--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3089 paths analyzed, 1025 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.502ns.
--------------------------------------------------------------------------------
Slack:                  14.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.639 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.CQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X1Y54.A1       net (fanout=2)        0.755   btn_cond/M_ctr_q[18]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.385ns (1.416ns logic, 3.969ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_16 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.639 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_16 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.AQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    SLICE_X1Y54.A2       net (fanout=2)        0.751   btn_cond/M_ctr_q[16]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.416ns logic, 3.965ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.639 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.CQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X1Y54.A6       net (fanout=2)        0.745   btn_cond/M_ctr_q[14]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.416ns logic, 3.959ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.348ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.641 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.CQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X1Y54.A1       net (fanout=2)        0.755   btn_cond/M_ctr_q[18]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (1.416ns logic, 3.932ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  14.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_16 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.641 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_16 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.AQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    SLICE_X1Y54.A2       net (fanout=2)        0.751   btn_cond/M_ctr_q[16]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (1.416ns logic, 3.928ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  14.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.641 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.CQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X1Y54.A6       net (fanout=2)        0.745   btn_cond/M_ctr_q[14]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.416ns logic, 3.922ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  14.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_7 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.639 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_7 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.DQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_7
    SLICE_X0Y49.A1       net (fanout=2)        1.199   btn_cond/M_ctr_q[7]
    SLICE_X0Y49.A        Tilo                  0.254   M_ctr_q_0_0
                                                       btn_cond/out1
    SLICE_X1Y49.C3       net (fanout=3)        0.366   out_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.411ns logic, 3.798ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  14.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.639 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X1Y54.A3       net (fanout=2)        0.553   btn_cond/M_ctr_q[15]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (1.416ns logic, 3.767ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  14.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_7 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.641 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_7 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.DQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_7
    SLICE_X0Y49.A1       net (fanout=2)        1.199   btn_cond/M_ctr_q[7]
    SLICE_X0Y49.A        Tilo                  0.254   M_ctr_q_0_0
                                                       btn_cond/out1
    SLICE_X1Y49.C3       net (fanout=3)        0.366   out_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (1.411ns logic, 3.761ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  14.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.641 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X1Y54.A3       net (fanout=2)        0.553   btn_cond/M_ctr_q[15]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (1.416ns logic, 3.730ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  14.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.639 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.DQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X1Y54.A4       net (fanout=2)        0.514   btn_cond/M_ctr_q[19]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.416ns logic, 3.728ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  14.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.641 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.DQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X1Y54.A4       net (fanout=2)        0.514   btn_cond/M_ctr_q[19]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (1.416ns logic, 3.691ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  14.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.641 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.CQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X1Y54.A1       net (fanout=2)        0.755   btn_cond/M_ctr_q[18]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.DX       net (fanout=3)        1.443   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (1.416ns logic, 3.683ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  14.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_16 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.095ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.641 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_16 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.AQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    SLICE_X1Y54.A2       net (fanout=2)        0.751   btn_cond/M_ctr_q[16]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.DX       net (fanout=3)        1.443   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (1.416ns logic, 3.679ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  14.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.641 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.CQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X1Y54.A6       net (fanout=2)        0.745   btn_cond/M_ctr_q[14]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.DX       net (fanout=3)        1.443   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (1.416ns logic, 3.673ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  14.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_8 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.639 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_8 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    SLICE_X1Y52.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[8]
    SLICE_X1Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X1Y49.C5       net (fanout=3)        0.612   out2_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.416ns logic, 3.593ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  14.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_13 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.639 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_13 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.BQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    SLICE_X1Y52.A4       net (fanout=2)        0.748   btn_cond/M_ctr_q[13]
    SLICE_X1Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X1Y49.C5       net (fanout=3)        0.612   out2_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (1.416ns logic, 3.593ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  14.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_8 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.641 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_8 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.AQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_8
    SLICE_X1Y52.A1       net (fanout=2)        0.748   btn_cond/M_ctr_q[8]
    SLICE_X1Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X1Y49.C5       net (fanout=3)        0.612   out2_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.416ns logic, 3.556ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  14.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_13 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.641 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_13 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.BQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_13
    SLICE_X1Y52.A4       net (fanout=2)        0.748   btn_cond/M_ctr_q[13]
    SLICE_X1Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X1Y49.C5       net (fanout=3)        0.612   out2_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.972ns (1.416ns logic, 3.556ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  14.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_7 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.641 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_7 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.DQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_7
    SLICE_X0Y49.A1       net (fanout=2)        1.199   btn_cond/M_ctr_q[7]
    SLICE_X0Y49.A        Tilo                  0.254   M_ctr_q_0_0
                                                       btn_cond/out1
    SLICE_X1Y49.C3       net (fanout=3)        0.366   out_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.DX       net (fanout=3)        1.443   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.411ns logic, 3.512ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  14.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_15 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.641 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_15 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.DQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_15
    SLICE_X1Y54.A3       net (fanout=2)        0.553   btn_cond/M_ctr_q[15]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.DX       net (fanout=3)        1.443   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.416ns logic, 3.481ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  15.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_18 (FF)
  Destination:          nums/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.639 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_18 to nums/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.CQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_18
    SLICE_X1Y54.A1       net (fanout=2)        0.755   btn_cond/M_ctr_q[18]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y36.DX       net (fanout=3)        1.227   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.883ns (1.416ns logic, 3.467ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_16 (FF)
  Destination:          nums/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.639 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_16 to nums/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.AQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_16
    SLICE_X1Y54.A2       net (fanout=2)        0.751   btn_cond/M_ctr_q[16]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y36.DX       net (fanout=3)        1.227   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (1.416ns logic, 3.463ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  15.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_14 (FF)
  Destination:          nums/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.639 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_14 to nums/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y53.CQ       Tcko                  0.525   btn_cond/M_ctr_q[15]
                                                       btn_cond/M_ctr_q_14
    SLICE_X1Y54.A6       net (fanout=2)        0.745   btn_cond/M_ctr_q[14]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y36.DX       net (fanout=3)        1.227   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (1.416ns logic, 3.457ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_17 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.639 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_17 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.BQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    SLICE_X1Y54.A5       net (fanout=2)        0.241   btn_cond/M_ctr_q[17]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.871ns (1.416ns logic, 3.455ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_19 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.858ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.641 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_19 to nums/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.DQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_19
    SLICE_X1Y54.A4       net (fanout=2)        0.514   btn_cond/M_ctr_q[19]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.DX       net (fanout=3)        1.443   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.858ns (1.416ns logic, 3.442ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  15.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_17 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.641 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_17 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y54.BQ       Tcko                  0.525   btn_cond/M_ctr_q[19]
                                                       btn_cond/M_ctr_q_17
    SLICE_X1Y54.A5       net (fanout=2)        0.241   btn_cond/M_ctr_q[17]
    SLICE_X1Y54.A        Tilo                  0.259   out1_0
                                                       btn_cond/out2
    SLICE_X1Y49.C2       net (fanout=3)        0.981   out1_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (1.416ns logic, 3.418ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  15.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_10 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.639 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_10 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.CQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    SLICE_X1Y52.A2       net (fanout=2)        0.553   btn_cond/M_ctr_q[10]
    SLICE_X1Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X1Y49.C5       net (fanout=3)        0.612   out2_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.416ns logic, 3.398ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_10 (FF)
  Destination:          nums/M_states_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.085ns (0.641 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_10 to nums/M_states_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y52.CQ       Tcko                  0.525   btn_cond/M_ctr_q[11]
                                                       btn_cond/M_ctr_q_10
    SLICE_X1Y52.A2       net (fanout=2)        0.553   btn_cond/M_ctr_q[10]
    SLICE_X1Y52.A        Tilo                  0.259   M_btn_cond_out_inv
                                                       btn_cond/out3
    SLICE_X1Y49.C5       net (fanout=3)        0.612   out2_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X1Y49.D4       net (fanout=2)        0.504   M_btn_cond_out
    SLICE_X1Y49.D        Tilo                  0.259   M_last_q_0
                                                       nums/M_states_q_FSM_FFd2-In1
    SLICE_X3Y35.CX       net (fanout=3)        1.692   nums/M_states_q_FSM_FFd2-In
    SLICE_X3Y35.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2_2
                                                       nums/M_states_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.777ns (1.416ns logic, 3.361ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond/M_ctr_q_4 (FF)
  Destination:          nums/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.747ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.639 - 0.728)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond/M_ctr_q_4 to nums/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y51.AQ       Tcko                  0.525   btn_cond/M_ctr_q[7]
                                                       btn_cond/M_ctr_q_4
    SLICE_X0Y49.A2       net (fanout=2)        0.737   btn_cond/M_ctr_q[4]
    SLICE_X0Y49.A        Tilo                  0.254   M_ctr_q_0_0
                                                       btn_cond/out1
    SLICE_X1Y49.C3       net (fanout=3)        0.366   out_0
    SLICE_X1Y49.C        Tilo                  0.259   M_last_q_0
                                                       btn_cond/out4
    SLICE_X3Y36.A5       net (fanout=2)        1.588   M_btn_cond_out
    SLICE_X3Y36.A        Tilo                  0.259   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1-In1
    SLICE_X3Y36.CX       net (fanout=1)        0.645   nums/M_states_q_FSM_FFd1-In
    SLICE_X3Y36.CLK      Tdick                 0.114   nums/M_states_q_FSM_FFd2
                                                       nums/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (1.411ns logic, 3.336ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dif_cond/M_sync_out/CLK
  Logical resource: btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: dif_cond/M_sync_out/CLK
  Logical resource: dif_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_1/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_2/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[3]/CLK
  Logical resource: btn_cond/M_ctr_q_3/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_4/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_5/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_6/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[7]/CLK
  Logical resource: btn_cond/M_ctr_q_7/CK
  Location pin: SLICE_X0Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_8/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_9/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_10/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[11]/CLK
  Logical resource: btn_cond/M_ctr_q_11/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_12/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_13/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_14/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[15]/CLK
  Logical resource: btn_cond/M_ctr_q_15/CK
  Location pin: SLICE_X0Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_16/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_17/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_18/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond/M_ctr_q[19]/CLK
  Logical resource: btn_cond/M_ctr_q_19/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/M_ctr_q_0/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/M_ctr_q_1/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/M_ctr_q_2/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/M_ctr_q_3/CK
  Location pin: SLICE_X16Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/M_ctr_q_4/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/M_ctr_q_5/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/M_ctr_q_6/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/M_ctr_q_7/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.502|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3089 paths, 0 nets, and 765 connections

Design statistics:
   Minimum period:   5.502ns{1}   (Maximum frequency: 181.752MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 00:35:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



