{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1407461507851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1407461507861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 08 11:31:47 2014 " "Processing started: Fri Aug 08 11:31:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1407461507861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1407461507861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1407461507861 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1407461508061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_memtoreg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_memtoreg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_MemtoReg_Mux " "Found entity 1: WB_MemtoReg_Mux" {  } { { "WB_MemtoReg_Mux.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/WB_MemtoReg_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Top " "Found entity 1: MIPS_Top" {  } { { "MIPS_Top.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS_Top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Pipeline_Stage " "Found entity 1: MEM_WB_Pipeline_Stage" {  } { { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Data_Memory " "Found entity 1: MEM_Data_Memory" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch_and.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_branch_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch_AND " "Found entity 1: MEM_Branch_AND" {  } { { "MEM_Branch_AND.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Branch_AND.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Reg " "Found entity 1: IF_PC_Reg" {  } { { "IF_PC_Reg.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_PC_Reg.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Mux " "Found entity 1: IF_PC_Mux" {  } { { "IF_PC_Mux.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_PC_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file if_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_Add " "Found entity 1: IF_PC_Add" {  } { { "IF_PC_Add.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file if_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Instruction_Memory " "Found entity 1: IF_Instruction_Memory" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_Instruction_Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Pipeline_Stage " "Found entity 1: IF_ID_Pipeline_Stage" {  } { { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file id_sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Sign_Extension " "Found entity 1: ID_Sign_Extension" {  } { { "ID_Sign_Extension.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Sign_Extension.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Registers " "Found entity 1: ID_Registers" {  } { { "ID_Registers.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Registers.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Pipeline_Stage " "Found entity 1: ID_EX_Pipeline_Stage" {  } { { "ID_EX_Pipeline_Stage.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_EX_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Control " "Found entity 1: ID_Control" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Shift_Left_2 " "Found entity 1: EX_Shift_Left_2" {  } { { "EX_Shift_Left_2.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_Shift_Left_2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_pc_add.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_pc_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_PC_Add " "Found entity 1: EX_PC_Add" {  } { { "EX_PC_Add.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_PC_Add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_pipeline_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_pipeline_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Pipeline_Stage " "Found entity 1: EX_MEM_Pipeline_Stage" {  } { { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_dest_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_dest_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_Dest_Mux " "Found entity 1: EX_Dest_Mux" {  } { { "EX_Dest_Mux.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_Dest_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Mux " "Found entity 1: EX_ALU_Mux" {  } { { "EX_ALU_Mux.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU_Mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU_Control " "Found entity 1: EX_ALU_Control" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU_Control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "EX_ALU.v(30) " "Verilog HDL warning at EX_ALU.v(30): extended using \"x\" or \"z\"" {  } { { "EX_ALU.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1407461508131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407461508141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407461508141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS_Top.v(26) " "Verilog HDL Implicit Net warning at MIPS_Top.v(26): created implicit net for \"Clk\"" {  } { { "MIPS_Top.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS_Top.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407461508141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk MIPS32.v(26) " "Verilog HDL Implicit Net warning at MIPS32.v(26): created implicit net for \"Clk\"" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407461508141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS32 " "Elaborating entity \"MIPS32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1407461508171 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Registers_Write_Data_WB MIPS32.v(24) " "Output port \"Registers_Write_Data_WB\" at MIPS32.v(24) has no driver" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1407461508171 "|MIPS32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Mux IF_PC_Mux:IF_PC_Mux " "Elaborating entity \"IF_PC_Mux\" for hierarchy \"IF_PC_Mux:IF_PC_Mux\"" {  } { { "MIPS32.v" "IF_PC_Mux" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Reg IF_PC_Reg:IF_PC_Reg " "Elaborating entity \"IF_PC_Reg\" for hierarchy \"IF_PC_Reg:IF_PC_Reg\"" {  } { { "MIPS32.v" "IF_PC_Reg" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_Add IF_PC_Add:IF_PC_Add " "Elaborating entity \"IF_PC_Add\" for hierarchy \"IF_PC_Add:IF_PC_Add\"" {  } { { "MIPS32.v" "IF_PC_Add" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Instruction_Memory IF_Instruction_Memory:IF_Instruction_Memory " "Elaborating entity \"IF_Instruction_Memory\" for hierarchy \"IF_Instruction_Memory:IF_Instruction_Memory\"" {  } { { "MIPS32.v" "IF_Instruction_Memory" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508221 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "21 0 255 IF_Instruction_Memory.v(13) " "Verilog HDL warning at IF_Instruction_Memory.v(13): number of words (21) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1407461508231 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.data_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.data_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1407461508231 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.waddr_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.waddr_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1407461508231 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instruction_Memory.we_a 0 IF_Instruction_Memory.v(10) " "Net \"Instruction_Memory.we_a\" at IF_Instruction_Memory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "IF_Instruction_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/IF_Instruction_Memory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1407461508231 "|MIPS32|IF_Instruction_Memory:IF_Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Pipeline_Stage IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage " "Elaborating entity \"IF_ID_Pipeline_Stage\" for hierarchy \"IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\"" {  } { { "MIPS32.v" "IF_ID_Pipeline_Stage" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Registers ID_Registers:ID_Registers " "Elaborating entity \"ID_Registers\" for hierarchy \"ID_Registers:ID_Registers\"" {  } { { "MIPS32.v" "ID_Registers" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508251 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 255 ID_Registers.v(18) " "Verilog HDL warning at ID_Registers.v(18): number of words (0) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "ID_Registers.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Registers.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1407461508251 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ID_Registers.v(21) " "Verilog HDL or VHDL warning at the ID_Registers.v(21): index expression is not wide enough to address all of the elements in the array" {  } { { "ID_Registers.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Registers.v" 21 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1407461508261 "|MIPS32|ID_Registers:ID_Registers"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "ID_Registers.v(26) " "Verilog HDL or VHDL warning at the ID_Registers.v(26): index expression is not wide enough to address all of the elements in the array" {  } { { "ID_Registers.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Registers.v" 26 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1407461508261 "|MIPS32|ID_Registers:ID_Registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Sign_Extension ID_Sign_Extension:ID_Sign_Extension " "Elaborating entity \"ID_Sign_Extension\" for hierarchy \"ID_Sign_Extension:ID_Sign_Extension\"" {  } { { "MIPS32.v" "ID_Sign_Extension" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Control ID_Control:ID_Control " "Elaborating entity \"ID_Control\" for hierarchy \"ID_Control:ID_Control\"" {  } { { "MIPS32.v" "ID_Control" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508281 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID_Control.v(28) " "Verilog HDL Case Statement warning at ID_Control.v(28): incomplete case statement has no default case item" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite_ID ID_Control.v(28) " "Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable \"RegWrite_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg_ID ID_Control.v(28) " "Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable \"MemtoReg_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_ID ID_Control.v(28) " "Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable \"Branch_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead_ID ID_Control.v(28) " "Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable \"MemRead_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite_ID ID_Control.v(28) " "Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable \"MemWrite_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst_ID ID_Control.v(28) " "Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable \"RegDst_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp_ID ID_Control.v(28) " "Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable \"ALUOp_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc_ID ID_Control.v(28) " "Verilog HDL Always Construct warning at ID_Control.v(28): inferring latch(es) for variable \"ALUSrc_ID\", which holds its previous value in one or more paths through the always construct" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc_ID ID_Control.v(28) " "Inferred latch for \"ALUSrc_ID\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp_ID\[0\] ID_Control.v(28) " "Inferred latch for \"ALUOp_ID\[0\]\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp_ID\[1\] ID_Control.v(28) " "Inferred latch for \"ALUOp_ID\[1\]\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst_ID ID_Control.v(28) " "Inferred latch for \"RegDst_ID\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite_ID ID_Control.v(28) " "Inferred latch for \"MemWrite_ID\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead_ID ID_Control.v(28) " "Inferred latch for \"MemRead_ID\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_ID ID_Control.v(28) " "Inferred latch for \"Branch_ID\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg_ID ID_Control.v(28) " "Inferred latch for \"MemtoReg_ID\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite_ID ID_Control.v(28) " "Inferred latch for \"RegWrite_ID\" at ID_Control.v(28)" {  } { { "ID_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/ID_Control.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508281 "|MIPS32|ID_Control:ID_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Pipeline_Stage ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage " "Elaborating entity \"ID_EX_Pipeline_Stage\" for hierarchy \"ID_EX_Pipeline_Stage:ID_EX_Pipeline_Stage\"" {  } { { "MIPS32.v" "ID_EX_Pipeline_Stage" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Shift_Left_2 EX_Shift_Left_2:EX_Shift_Left_2 " "Elaborating entity \"EX_Shift_Left_2\" for hierarchy \"EX_Shift_Left_2:EX_Shift_Left_2\"" {  } { { "MIPS32.v" "EX_Shift_Left_2" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_PC_Add EX_PC_Add:EX_PC_Add " "Elaborating entity \"EX_PC_Add\" for hierarchy \"EX_PC_Add:EX_PC_Add\"" {  } { { "MIPS32.v" "EX_PC_Add" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Mux EX_ALU_Mux:EX_ALU_Mux " "Elaborating entity \"EX_ALU_Mux\" for hierarchy \"EX_ALU_Mux:EX_ALU_Mux\"" {  } { { "MIPS32.v" "EX_ALU_Mux" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:EX_ALU " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:EX_ALU\"" {  } { { "MIPS32.v" "EX_ALU" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU_Control EX_ALU_Control:EX_ALU_Control " "Elaborating entity \"EX_ALU_Control\" for hierarchy \"EX_ALU_Control:EX_ALU_Control\"" {  } { { "MIPS32.v" "EX_ALU_Control" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Control_EX EX_ALU_Control.v(34) " "Verilog HDL Always Construct warning at EX_ALU_Control.v(34): inferring latch(es) for variable \"ALU_Control_EX\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508361 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[0\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[0\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508361 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[1\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[1\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508361 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[2\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[2\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508361 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Control_EX\[3\] EX_ALU_Control.v(34) " "Inferred latch for \"ALU_Control_EX\[3\]\" at EX_ALU_Control.v(34)" {  } { { "EX_ALU_Control.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/EX_ALU_Control.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508361 "|MIPS32|EX_ALU_Control:EX_ALU_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_Dest_Mux EX_Dest_Mux:EX_Dest_Mux " "Elaborating entity \"EX_Dest_Mux\" for hierarchy \"EX_Dest_Mux:EX_Dest_Mux\"" {  } { { "MIPS32.v" "EX_Dest_Mux" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Pipeline_Stage EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage " "Elaborating entity \"EX_MEM_Pipeline_Stage\" for hierarchy \"EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\"" {  } { { "MIPS32.v" "EX_MEM_Pipeline_Stage" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Branch_AND MEM_Branch_AND:MEM_Branch_AND " "Elaborating entity \"MEM_Branch_AND\" for hierarchy \"MEM_Branch_AND:MEM_Branch_AND\"" {  } { { "MIPS32.v" "MEM_Branch_AND" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Data_Memory MEM_Data_Memory:MEM_Data_Memory " "Elaborating entity \"MEM_Data_Memory\" for hierarchy \"MEM_Data_Memory:MEM_Data_Memory\"" {  } { { "MIPS32.v" "MEM_Data_Memory" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508651 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "address_select MEM_Data_Memory.v(24) " "Verilog HDL warning at MEM_Data_Memory.v(24): object address_select used but never assigned" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 24 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1407461508651 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "450 0 512 MEM_Data_Memory.v(17) " "Verilog HDL warning at MEM_Data_Memory.v(17): number of words (450) in memory file does not match the number of elements in the address range \[0:512\]" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1407461508651 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "MEM_Data_Memory.v(29) " "Verilog HDL or VHDL warning at the MEM_Data_Memory.v(29): index expression is not wide enough to address all of the elements in the array" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 29 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1407461508661 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address MEM_Data_Memory.v(31) " "Verilog HDL Always Construct warning at MEM_Data_Memory.v(31): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1407461508661 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_Data_MEM MEM_Data_Memory.v(29) " "Verilog HDL Always Construct warning at MEM_Data_Memory.v(29): inferring latch(es) for variable \"Read_Data_MEM\", which holds its previous value in one or more paths through the always construct" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1407461508661 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "address_select 0 MEM_Data_Memory.v(24) " "Net \"address_select\" at MEM_Data_Memory.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[0\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[0\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[1\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[1\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[2\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[2\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[3\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[3\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[4\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[4\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[5\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[5\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[6\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[6\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[7\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[7\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[8\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[8\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[9\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[9\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[10\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[10\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[11\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[11\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[12\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[12\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[13\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[13\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[14\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[14\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[15\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[15\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[16\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[16\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[17\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[17\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[18\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[18\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[19\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[19\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[20\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[20\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[21\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[21\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[22\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[22\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[23\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[23\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[24\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[24\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[25\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[25\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[26\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[26\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[27\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[27\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[28\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[28\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[29\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[29\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[30\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[30\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_Data_MEM\[31\] MEM_Data_Memory.v(31) " "Inferred latch for \"Read_Data_MEM\[31\]\" at MEM_Data_Memory.v(31)" {  } { { "MEM_Data_Memory.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MEM_Data_Memory.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1407461508671 "|MIPS32|MEM_Data_Memory:MEM_Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Pipeline_Stage MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage " "Elaborating entity \"MEM_WB_Pipeline_Stage\" for hierarchy \"MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\"" {  } { { "MIPS32.v" "MEM_WB_Pipeline_Stage" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_MemtoReg_Mux WB_MemtoReg_Mux:WB_MemtoReg_Mux " "Elaborating entity \"WB_MemtoReg_Mux\" for hierarchy \"WB_MemtoReg_Mux:WB_MemtoReg_Mux\"" {  } { { "MIPS32.v" "WB_MemtoReg_Mux" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407461508691 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[31\] " "Net \"PC_Plus_4_ID\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[31\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[30\] " "Net \"PC_Plus_4_ID\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[30\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[29\] " "Net \"PC_Plus_4_ID\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[29\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[28\] " "Net \"PC_Plus_4_ID\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[28\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[27\] " "Net \"PC_Plus_4_ID\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[27\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[26\] " "Net \"PC_Plus_4_ID\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[26\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[25\] " "Net \"PC_Plus_4_ID\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[25\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[24\] " "Net \"PC_Plus_4_ID\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[24\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[23\] " "Net \"PC_Plus_4_ID\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[23\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[22\] " "Net \"PC_Plus_4_ID\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[22\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[21\] " "Net \"PC_Plus_4_ID\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[21\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[20\] " "Net \"PC_Plus_4_ID\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[20\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[19\] " "Net \"PC_Plus_4_ID\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[19\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[18\] " "Net \"PC_Plus_4_ID\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[18\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[17\] " "Net \"PC_Plus_4_ID\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[17\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[16\] " "Net \"PC_Plus_4_ID\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[16\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[15\] " "Net \"PC_Plus_4_ID\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[15\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[14\] " "Net \"PC_Plus_4_ID\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[14\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[13\] " "Net \"PC_Plus_4_ID\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[13\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[12\] " "Net \"PC_Plus_4_ID\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[12\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[11\] " "Net \"PC_Plus_4_ID\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[11\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[10\] " "Net \"PC_Plus_4_ID\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[10\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[9\] " "Net \"PC_Plus_4_ID\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[9\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[8\] " "Net \"PC_Plus_4_ID\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[8\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[7\] " "Net \"PC_Plus_4_ID\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[7\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[6\] " "Net \"PC_Plus_4_ID\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[6\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[5\] " "Net \"PC_Plus_4_ID\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[5\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[4\] " "Net \"PC_Plus_4_ID\[4\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[4\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[3\] " "Net \"PC_Plus_4_ID\[3\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[3\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[2\] " "Net \"PC_Plus_4_ID\[2\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[2\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[1\] " "Net \"PC_Plus_4_ID\[1\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[1\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508771 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[31\] " "Net \"PC_Plus_4_ID\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[31\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[30\] " "Net \"PC_Plus_4_ID\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[30\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[29\] " "Net \"PC_Plus_4_ID\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[29\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[28\] " "Net \"PC_Plus_4_ID\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[28\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[27\] " "Net \"PC_Plus_4_ID\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[27\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[26\] " "Net \"PC_Plus_4_ID\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[26\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[25\] " "Net \"PC_Plus_4_ID\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[25\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[24\] " "Net \"PC_Plus_4_ID\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[24\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[23\] " "Net \"PC_Plus_4_ID\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[23\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[22\] " "Net \"PC_Plus_4_ID\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[22\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[21\] " "Net \"PC_Plus_4_ID\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[21\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[20\] " "Net \"PC_Plus_4_ID\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[20\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[19\] " "Net \"PC_Plus_4_ID\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[19\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[18\] " "Net \"PC_Plus_4_ID\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[18\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[17\] " "Net \"PC_Plus_4_ID\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[17\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[16\] " "Net \"PC_Plus_4_ID\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[16\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[15\] " "Net \"PC_Plus_4_ID\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[15\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[14\] " "Net \"PC_Plus_4_ID\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[14\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[13\] " "Net \"PC_Plus_4_ID\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[13\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[12\] " "Net \"PC_Plus_4_ID\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[12\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[11\] " "Net \"PC_Plus_4_ID\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[11\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[10\] " "Net \"PC_Plus_4_ID\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[10\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[9\] " "Net \"PC_Plus_4_ID\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[9\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[8\] " "Net \"PC_Plus_4_ID\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[8\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[7\] " "Net \"PC_Plus_4_ID\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[7\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[6\] " "Net \"PC_Plus_4_ID\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[6\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[5\] " "Net \"PC_Plus_4_ID\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[5\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[4\] " "Net \"PC_Plus_4_ID\[4\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[4\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[3\] " "Net \"PC_Plus_4_ID\[3\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[3\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[2\] " "Net \"PC_Plus_4_ID\[2\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[2\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[1\] " "Net \"PC_Plus_4_ID\[1\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[1\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[31\] " "Net \"PC_Plus_4_ID\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[31\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[30\] " "Net \"PC_Plus_4_ID\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[30\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[29\] " "Net \"PC_Plus_4_ID\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[29\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[28\] " "Net \"PC_Plus_4_ID\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[28\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[27\] " "Net \"PC_Plus_4_ID\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[27\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[26\] " "Net \"PC_Plus_4_ID\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[26\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[25\] " "Net \"PC_Plus_4_ID\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[25\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[24\] " "Net \"PC_Plus_4_ID\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[24\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[23\] " "Net \"PC_Plus_4_ID\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[23\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[22\] " "Net \"PC_Plus_4_ID\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[22\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[21\] " "Net \"PC_Plus_4_ID\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[21\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[20\] " "Net \"PC_Plus_4_ID\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[20\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[19\] " "Net \"PC_Plus_4_ID\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[19\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[18\] " "Net \"PC_Plus_4_ID\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[18\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[17\] " "Net \"PC_Plus_4_ID\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[17\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[16\] " "Net \"PC_Plus_4_ID\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[16\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[15\] " "Net \"PC_Plus_4_ID\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[15\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[14\] " "Net \"PC_Plus_4_ID\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[14\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[13\] " "Net \"PC_Plus_4_ID\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[13\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[12\] " "Net \"PC_Plus_4_ID\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[12\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[11\] " "Net \"PC_Plus_4_ID\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[11\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[10\] " "Net \"PC_Plus_4_ID\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[10\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[9\] " "Net \"PC_Plus_4_ID\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[9\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[8\] " "Net \"PC_Plus_4_ID\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[8\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[7\] " "Net \"PC_Plus_4_ID\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[7\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[6\] " "Net \"PC_Plus_4_ID\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[6\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[5\] " "Net \"PC_Plus_4_ID\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[5\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[4\] " "Net \"PC_Plus_4_ID\[4\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[4\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[3\] " "Net \"PC_Plus_4_ID\[3\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[3\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[2\] " "Net \"PC_Plus_4_ID\[2\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[2\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[1\] " "Net \"PC_Plus_4_ID\[1\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[1\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[31\] " "Net \"PC_Plus_4_ID\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[31\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[30\] " "Net \"PC_Plus_4_ID\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[30\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[29\] " "Net \"PC_Plus_4_ID\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[29\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[28\] " "Net \"PC_Plus_4_ID\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[28\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[27\] " "Net \"PC_Plus_4_ID\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[27\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[26\] " "Net \"PC_Plus_4_ID\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[26\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[25\] " "Net \"PC_Plus_4_ID\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[25\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[24\] " "Net \"PC_Plus_4_ID\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[24\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[23\] " "Net \"PC_Plus_4_ID\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[23\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[22\] " "Net \"PC_Plus_4_ID\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[22\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[21\] " "Net \"PC_Plus_4_ID\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[21\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[20\] " "Net \"PC_Plus_4_ID\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[20\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[19\] " "Net \"PC_Plus_4_ID\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[19\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[18\] " "Net \"PC_Plus_4_ID\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[18\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[17\] " "Net \"PC_Plus_4_ID\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[17\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[16\] " "Net \"PC_Plus_4_ID\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[16\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[15\] " "Net \"PC_Plus_4_ID\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[15\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[14\] " "Net \"PC_Plus_4_ID\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[14\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[13\] " "Net \"PC_Plus_4_ID\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[13\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[12\] " "Net \"PC_Plus_4_ID\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[12\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[11\] " "Net \"PC_Plus_4_ID\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[11\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[10\] " "Net \"PC_Plus_4_ID\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[10\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[9\] " "Net \"PC_Plus_4_ID\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[9\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[8\] " "Net \"PC_Plus_4_ID\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[8\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[7\] " "Net \"PC_Plus_4_ID\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[7\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[6\] " "Net \"PC_Plus_4_ID\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[6\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[5\] " "Net \"PC_Plus_4_ID\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[5\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[4\] " "Net \"PC_Plus_4_ID\[4\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[4\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[3\] " "Net \"PC_Plus_4_ID\[3\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[3\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[2\] " "Net \"PC_Plus_4_ID\[2\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[2\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[1\] " "Net \"PC_Plus_4_ID\[1\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[1\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[31\] " "Net \"PC_Plus_4_ID\[31\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[31\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[30\] " "Net \"PC_Plus_4_ID\[30\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[30\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[29\] " "Net \"PC_Plus_4_ID\[29\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[29\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[28\] " "Net \"PC_Plus_4_ID\[28\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[28\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[27\] " "Net \"PC_Plus_4_ID\[27\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[27\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[26\] " "Net \"PC_Plus_4_ID\[26\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[26\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[25\] " "Net \"PC_Plus_4_ID\[25\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[25\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[24\] " "Net \"PC_Plus_4_ID\[24\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[24\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[23\] " "Net \"PC_Plus_4_ID\[23\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[23\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[22\] " "Net \"PC_Plus_4_ID\[22\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[22\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[21\] " "Net \"PC_Plus_4_ID\[21\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[21\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[20\] " "Net \"PC_Plus_4_ID\[20\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[20\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[19\] " "Net \"PC_Plus_4_ID\[19\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[19\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[18\] " "Net \"PC_Plus_4_ID\[18\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[18\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[17\] " "Net \"PC_Plus_4_ID\[17\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[17\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[16\] " "Net \"PC_Plus_4_ID\[16\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[16\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[15\] " "Net \"PC_Plus_4_ID\[15\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[15\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[14\] " "Net \"PC_Plus_4_ID\[14\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[14\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[13\] " "Net \"PC_Plus_4_ID\[13\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[13\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[12\] " "Net \"PC_Plus_4_ID\[12\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[12\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[11\] " "Net \"PC_Plus_4_ID\[11\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[11\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[10\] " "Net \"PC_Plus_4_ID\[10\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[10\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[9\] " "Net \"PC_Plus_4_ID\[9\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[9\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[8\] " "Net \"PC_Plus_4_ID\[8\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[8\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[7\] " "Net \"PC_Plus_4_ID\[7\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[7\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[6\] " "Net \"PC_Plus_4_ID\[6\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[6\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[5\] " "Net \"PC_Plus_4_ID\[5\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[5\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[4\] " "Net \"PC_Plus_4_ID\[4\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[4\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[3\] " "Net \"PC_Plus_4_ID\[3\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[3\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[2\] " "Net \"PC_Plus_4_ID\[2\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[2\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Plus_4_ID\[1\] " "Net \"PC_Plus_4_ID\[1\]\" is missing source, defaulting to GND" {  } { { "MIPS32.v" "PC_Plus_4_ID\[1\]" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1407461508781 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1407461508971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[0\] GND " "Pin \"Registers_Write_Data_WB\[0\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[1\] GND " "Pin \"Registers_Write_Data_WB\[1\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[2\] GND " "Pin \"Registers_Write_Data_WB\[2\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[3\] GND " "Pin \"Registers_Write_Data_WB\[3\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[4\] GND " "Pin \"Registers_Write_Data_WB\[4\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[5\] GND " "Pin \"Registers_Write_Data_WB\[5\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[6\] GND " "Pin \"Registers_Write_Data_WB\[6\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[7\] GND " "Pin \"Registers_Write_Data_WB\[7\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[8\] GND " "Pin \"Registers_Write_Data_WB\[8\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[9\] GND " "Pin \"Registers_Write_Data_WB\[9\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[10\] GND " "Pin \"Registers_Write_Data_WB\[10\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[11\] GND " "Pin \"Registers_Write_Data_WB\[11\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[12\] GND " "Pin \"Registers_Write_Data_WB\[12\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[13\] GND " "Pin \"Registers_Write_Data_WB\[13\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[14\] GND " "Pin \"Registers_Write_Data_WB\[14\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[15\] GND " "Pin \"Registers_Write_Data_WB\[15\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[16\] GND " "Pin \"Registers_Write_Data_WB\[16\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[17\] GND " "Pin \"Registers_Write_Data_WB\[17\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[18\] GND " "Pin \"Registers_Write_Data_WB\[18\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[19\] GND " "Pin \"Registers_Write_Data_WB\[19\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[20\] GND " "Pin \"Registers_Write_Data_WB\[20\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[21\] GND " "Pin \"Registers_Write_Data_WB\[21\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[22\] GND " "Pin \"Registers_Write_Data_WB\[22\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[23\] GND " "Pin \"Registers_Write_Data_WB\[23\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[24\] GND " "Pin \"Registers_Write_Data_WB\[24\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[25\] GND " "Pin \"Registers_Write_Data_WB\[25\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[26\] GND " "Pin \"Registers_Write_Data_WB\[26\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[27\] GND " "Pin \"Registers_Write_Data_WB\[27\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[28\] GND " "Pin \"Registers_Write_Data_WB\[28\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[29\] GND " "Pin \"Registers_Write_Data_WB\[29\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[30\] GND " "Pin \"Registers_Write_Data_WB\[30\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Registers_Write_Data_WB\[31\] GND " "Pin \"Registers_Write_Data_WB\[31\]\" is stuck at GND" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1407461508991 "|MIPS32|Registers_Write_Data_WB[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1407461508991 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tlan16/git/MIPS32_verilog/output_files/MIPS32.map.smsg " "Generated suppressed messages file C:/Users/tlan16/git/MIPS32_verilog/output_files/MIPS32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1407461509041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1407461509151 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407461509151 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS32.v" "" { Text "C:/Users/tlan16/git/MIPS32_verilog/MIPS32.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407461509241 "|MIPS32|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1407461509241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1407461509241 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1407461509241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1407461509241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 222 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 222 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407461509271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 08 11:31:49 2014 " "Processing ended: Fri Aug 08 11:31:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407461509271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407461509271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407461509271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1407461509271 ""}
