// Seed: 1721859279
module module_0 ();
  wire id_1;
  wire id_2;
  always disable id_3#(.id_4(~1 == 1));
  assign module_1.id_2 = 0;
  uwire  [  -1  :  -1  ]  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  assign id_25 = -1;
endmodule
module module_0 #(
    parameter id_5 = 32'd25,
    parameter id_9 = 32'd4
) (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    input supply1 id_4,
    output wand _id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    input tri1 _id_9
    , id_30,
    input wand id_10,
    input supply0 id_11,
    input wor id_12,
    input wire id_13,
    input supply0 id_14,
    input wand id_15
    , id_31,
    input wor id_16,
    input supply0 id_17,
    output wor id_18,
    input uwire id_19,
    input wand id_20,
    input tri id_21,
    input wand id_22,
    output tri1 id_23,
    input tri1 id_24,
    input tri id_25,
    input wire id_26,
    input wor id_27,
    output tri id_28
);
  wire id_32;
  logic [id_5  & module_1 : 1  -  -1] id_33;
  logic [7:0] id_34;
  supply0 [id_9 : 1] id_35;
  module_0 modCall_1 ();
  wire id_36;
  assign id_35 = 1 ? 1 : id_31;
  assign id_34[-1] = 1;
endmodule
