#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 22 12:17:07 2023
# Process ID: 18448
# Current directory: C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/vivado_prj/symmetric_fir_vivado.runs/synth_1
# Command line: vivado.exe -log symmetric_fir.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source symmetric_fir.tcl
# Log file: C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/vivado_prj/symmetric_fir_vivado.runs/synth_1/symmetric_fir.vds
# Journal file: C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/vivado_prj/symmetric_fir_vivado.runs/synth_1\vivado.jou
# Running On: Milanesi-Dell, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16879 MB
#-----------------------------------------------------------
source symmetric_fir.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 559.480 ; gain = 131.070
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/vivado_prj/symmetric_fir_vivado.srcs/utils_1/imports/synth_1/symmetric_fir.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/vivado_prj/symmetric_fir_vivado.srcs/utils_1/imports/synth_1/symmetric_fir.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top symmetric_fir -part xc7a50tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8756
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1366.883 ; gain = 409.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'symmetric_fir' [C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/hdlsrc/sfir_fixed/symmetric_fir.v:47]
INFO: [Synth 8-6155] done synthesizing module 'symmetric_fir' (0#1) [C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/hdlsrc/sfir_fixed/symmetric_fir.v:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.711 ; gain = 499.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.711 ; gain = 499.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.711 ; gain = 499.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1456.711 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/hdlsrc/sfir_fixed/clock_constraint.xdc]
Finished Parsing XDC File [C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/hdlsrc/sfir_fixed/clock_constraint.xdc]
Parsing XDC File [D:/digilent-xdc-master/Arty-S7-50-Master.xdc]
Finished Parsing XDC File [D:/digilent-xdc-master/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/digilent-xdc-master/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/symmetric_fir_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/symmetric_fir_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1551.887 ; gain = 0.633
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP m3_out1, operation Mode is: (D+A)*B.
DSP Report: operator m3_out1 is absorbed into DSP m3_out1.
DSP Report: operator a3_out1 is absorbed into DSP m3_out1.
DSP Report: Generating DSP a6_out1, operation Mode is: PCIN+(D+A)*B.
DSP Report: operator a6_out1 is absorbed into DSP a6_out1.
DSP Report: operator m4_out1 is absorbed into DSP a6_out1.
DSP Report: operator a4_out1 is absorbed into DSP a6_out1.
DSP Report: Generating DSP m1_out1, operation Mode is: (D+A)*B.
DSP Report: operator m1_out1 is absorbed into DSP m1_out1.
DSP Report: operator a1_out1 is absorbed into DSP m1_out1.
DSP Report: Generating DSP a5_out1, operation Mode is: PCIN+(D+A)*B.
DSP Report: operator a5_out1 is absorbed into DSP a5_out1.
DSP Report: operator m2_out1 is absorbed into DSP a5_out1.
DSP Report: operator a2_out1 is absorbed into DSP a5_out1.
DSP Report: Generating DSP y_out_pre_out1, operation Mode is: PCIN+A:B.
DSP Report: operator y_out_pre_out1 is absorbed into DSP y_out_pre_out1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|symmetric_fir | (D+A)*B      | 16     | 16     | -      | 16     | 33     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|symmetric_fir | PCIN+(D+A)*B | 16     | 16     | -      | 16     | 34     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|symmetric_fir | (D+A)*B      | 16     | 16     | -      | 16     | 33     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|symmetric_fir | PCIN+(D+A)*B | 16     | 16     | -      | 16     | 34     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|symmetric_fir | PCIN+A:B     | 16     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|symmetric_fir | D+A*B       | 30     | 18     | -      | 25     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|symmetric_fir | PCIN+D+A*B  | 30     | 18     | -      | 25     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|symmetric_fir | D+A*B       | 30     | 18     | -      | 25     | 48     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|symmetric_fir | PCIN+U+C    | -      | -      | -      | -      | 35     | -    | -    | -    | -    | 0     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     4|
|3     |FDCE    |   128|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1551.887 ; gain = 594.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1551.887 ; gain = 499.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1551.887 ; gain = 594.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1551.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1551.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fb1c2acb
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1551.887 ; gain = 967.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marco Milanesi/OneDrive/Documenti/Laboratori Merced/Symmetric_FIR_filter/hdl_prj/vivado_prj/symmetric_fir_vivado.runs/synth_1/symmetric_fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file symmetric_fir_utilization_synth.rpt -pb symmetric_fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 12:17:59 2023...
