# do finite_state_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /opt/intelFPGA/20.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/roberto.se/ELD2_PROJ/2024_07_23/finite_state/finite_state.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:39:27 on Jul 23,2024
# vcom -reportprogress 300 -93 -work work /home/roberto.se/ELD2_PROJ/2024_07_23/finite_state/finite_state.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity finite_state
# -- Compiling architecture ifsc_v1 of finite_state
# End time: 10:39:27 on Jul 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.finite_state(ifsc_v1)
# vsim work.finite_state(ifsc_v1) 
# Start time: 10:40:21 on Jul 23,2024
# //  ModelSim - Intel FPGA Edition 2020.1 Feb 28 2020 Linux 4.19.0-27-amd64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.finite_state(ifsc_v1)
add wave -position end  sim:/finite_state/clk
add wave -position end  sim:/finite_state/rst
add wave -position end  sim:/finite_state/x
add wave -position end  sim:/finite_state/y
add wave -position end  sim:/finite_state/pr_state
add wave -position end  sim:/finite_state/nx_state
force -freeze sim:/finite_state/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/finite_state/rst 1 0
force -freeze sim:/finite_state/rst 1 0, 0 20
run
run
run
run
run
force -freeze sim:/finite_state/x 1 0
run
run

run
run
force -freeze sim:/finite_state/x 2 0
run
run
run
run
run
force -freeze sim:/finite_state/x 1 0
run
run
run
force -freeze sim:/finite_state/x 2 0
run

run
force -freeze sim:/finite_state/x 0 0
run
run
run
force -freeze sim:/finite_state/x 2 0
run
run
force -freeze sim:/finite_state/x 1 0
run
run
# End time: 10:55:25 on Jul 23,2024, Elapsed time: 0:15:04
# Errors: 0, Warnings: 0
