# Tiny Tapeout project information
project:
  title:        "Multiplicador 4x4 bits (jerarquico)"      # Project title
  author:       "María Grado"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Multiplicador combinacional unsigned 4 bits x 4 bits -> 8 bits Diseñado con 5 módulos jerarquicos para mostrar la integración de distintos archivos .v
                  half_adder->full_adder->rca4->multiplier_core-> top-level"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_multiplicador_4x4"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "half_adder.v"
    - "full_adder.v"
    - "rca4.v"
    - "multiplier_core.v"
    - "tt_um_multiplicador_4x4.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "a[0] (multiplicando LSB)"
  ui[1]: "a[1]"
  ui[2]: "a[2]"
  ui[3]: "a[3] (multiplicando MSB)"
  ui[4]: "b[0] (multiplicador LBS)"
  ui[5]: "b[1]"
  ui[6]: "b[2]"
  ui[7]: "b[3] (Multiplicador LSB)"

  # Outputs
  uo[0]: "producto [0] (LSB)"
  uo[1]: "producto [1]"
  uo[2]: "producto [2]"
  uo[3]: "producto [3]"
  uo[4]: "producto [4]"
  uo[5]: "producto [5]"
  uo[6]: "producto [6]"
  uo[7]: "producto [7] (MSB)"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
