[14:10:27.187] <TB0>     INFO: *** Welcome to pxar ***
[14:10:27.187] <TB0>     INFO: *** Today: 2016/09/21
[14:10:27.194] <TB0>     INFO: *** Version: 47bc-dirty
[14:10:27.194] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C15.dat
[14:10:27.195] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:10:27.195] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//defaultMaskFile.dat
[14:10:27.195] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters_C15.dat
[14:10:27.270] <TB0>     INFO:         clk: 4
[14:10:27.270] <TB0>     INFO:         ctr: 4
[14:10:27.270] <TB0>     INFO:         sda: 19
[14:10:27.270] <TB0>     INFO:         tin: 9
[14:10:27.270] <TB0>     INFO:         level: 15
[14:10:27.270] <TB0>     INFO:         triggerdelay: 0
[14:10:27.270] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:10:27.270] <TB0>     INFO: Log level: DEBUG
[14:10:27.280] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:10:27.292] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:10:27.295] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:10:27.298] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:10:28.850] <TB0>     INFO: DUT info: 
[14:10:28.850] <TB0>     INFO: The DUT currently contains the following objects:
[14:10:28.850] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:10:28.850] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:10:28.850] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:10:28.850] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:10:28.850] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.850] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:10:28.851] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:10:28.852] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:10:28.853] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:10:28.859] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29589504
[14:10:28.859] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2456310
[14:10:28.859] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x23c8770
[14:10:28.859] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fed95d94010
[14:10:28.859] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fed9bfff510
[14:10:28.859] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29655040 fPxarMemory = 0x7fed95d94010
[14:10:28.860] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[14:10:28.861] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[14:10:28.861] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[14:10:28.861] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:10:29.262] <TB0>     INFO: enter 'restricted' command line mode
[14:10:29.262] <TB0>     INFO: enter test to run
[14:10:29.262] <TB0>     INFO:   test: FPIXTest no parameter change
[14:10:29.262] <TB0>     INFO:   running: fpixtest
[14:10:29.262] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:10:29.265] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:10:29.265] <TB0>     INFO: ######################################################################
[14:10:29.265] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:10:29.265] <TB0>     INFO: ######################################################################
[14:10:29.268] <TB0>     INFO: ######################################################################
[14:10:29.268] <TB0>     INFO: PixTestPretest::doTest()
[14:10:29.268] <TB0>     INFO: ######################################################################
[14:10:29.271] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:29.271] <TB0>     INFO:    PixTestPretest::programROC() 
[14:10:29.271] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:47.287] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:10:47.287] <TB0>     INFO: IA differences per ROC:  16.9 16.9 20.1 20.1 17.7 16.1 16.9 17.7 18.5 20.1 16.9 17.7 17.7 18.5 19.3 19.3
[14:10:47.354] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:47.354] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:10:47.354] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:48.607] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:10:49.109] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:10:49.610] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:10:50.112] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:10:50.614] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:10:51.116] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:10:51.617] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:10:52.119] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[14:10:52.621] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:10:53.123] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:10:53.624] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:10:54.126] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[14:10:54.628] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:10:55.130] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:10:55.631] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:10:56.133] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[14:10:56.386] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 1.6 2.4 1.6 2.4 2.4 2.4 1.6 2.4 2.4 2.4 1.6 
[14:10:56.386] <TB0>     INFO: Test took 9035 ms.
[14:10:56.386] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:10:56.417] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:56.417] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:10:56.417] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:56.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[14:10:56.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.2188 mA
[14:10:56.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  89 Ia 23.8187 mA
[14:10:56.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  90 Ia 24.6187 mA
[14:10:56.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  87 Ia 23.8187 mA
[14:10:57.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  88 Ia 23.8187 mA
[14:10:57.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  89 Ia 23.8187 mA
[14:10:57.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  90 Ia 24.6187 mA
[14:10:57.328] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  87 Ia 23.8187 mA
[14:10:57.429] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  88 Ia 23.8187 mA
[14:10:57.529] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  89 Ia 23.8187 mA
[14:10:57.630] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  90 Ia 24.6187 mA
[14:10:57.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  87 Ia 23.8187 mA
[14:10:57.833] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.4188 mA
[14:10:57.934] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  94 Ia 25.4188 mA
[14:10:58.034] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  87 Ia 23.8187 mA
[14:10:58.135] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  88 Ia 23.8187 mA
[14:10:58.236] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  89 Ia 23.8187 mA
[14:10:58.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  90 Ia 24.6187 mA
[14:10:58.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  87 Ia 23.8187 mA
[14:10:58.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  88 Ia 23.8187 mA
[14:10:58.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  89 Ia 23.8187 mA
[14:10:58.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  90 Ia 24.6187 mA
[14:10:58.841] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  87 Ia 23.8187 mA
[14:10:58.942] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  88 Ia 23.8187 mA
[14:10:59.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.6187 mA
[14:10:59.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  75 Ia 23.8187 mA
[14:10:59.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  76 Ia 24.6187 mA
[14:10:59.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  73 Ia 23.8187 mA
[14:10:59.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  74 Ia 23.8187 mA
[14:10:59.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  75 Ia 23.8187 mA
[14:10:59.648] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  76 Ia 24.6187 mA
[14:10:59.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  73 Ia 23.8187 mA
[14:10:59.850] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  74 Ia 23.8187 mA
[14:10:59.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  75 Ia 23.8187 mA
[14:11:00.051] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 24.6187 mA
[14:11:00.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  73 Ia 23.8187 mA
[14:11:00.253] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.6187 mA
[14:11:00.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 23.8187 mA
[14:11:00.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  76 Ia 24.6187 mA
[14:11:00.555] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  73 Ia 23.8187 mA
[14:11:00.656] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  74 Ia 23.8187 mA
[14:11:00.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  75 Ia 23.8187 mA
[14:11:00.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  76 Ia 23.8187 mA
[14:11:00.958] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  77 Ia 24.6187 mA
[14:11:01.059] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  74 Ia 23.8187 mA
[14:11:01.159] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  75 Ia 23.8187 mA
[14:11:01.260] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  76 Ia 24.6187 mA
[14:11:01.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  73 Ia 23.8187 mA
[14:11:01.463] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[14:11:01.564] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[14:11:01.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[14:11:01.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 24.6187 mA
[14:11:01.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 23.0188 mA
[14:11:01.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 24.6187 mA
[14:11:02.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  82 Ia 24.6187 mA
[14:11:02.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  79 Ia 23.8187 mA
[14:11:02.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  80 Ia 23.8187 mA
[14:11:02.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  81 Ia 23.8187 mA
[14:11:02.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  82 Ia 24.6187 mA
[14:11:02.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  79 Ia 23.8187 mA
[14:11:02.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 20.6188 mA
[14:11:02.773] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  98 Ia 25.4188 mA
[14:11:02.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  91 Ia 23.8187 mA
[14:11:02.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  92 Ia 23.8187 mA
[14:11:03.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  93 Ia 24.6187 mA
[14:11:03.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  90 Ia 23.8187 mA
[14:11:03.277] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  91 Ia 23.8187 mA
[14:11:03.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  92 Ia 23.8187 mA
[14:11:03.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  93 Ia 23.8187 mA
[14:11:03.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  94 Ia 24.6187 mA
[14:11:03.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  91 Ia 23.8187 mA
[14:11:03.780] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  92 Ia 23.8187 mA
[14:11:03.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.4188 mA
[14:11:03.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  94 Ia 25.4188 mA
[14:11:04.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  87 Ia 23.8187 mA
[14:11:04.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  88 Ia 23.8187 mA
[14:11:04.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  89 Ia 23.8187 mA
[14:11:04.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  90 Ia 24.6187 mA
[14:11:04.486] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  87 Ia 23.8187 mA
[14:11:04.587] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  88 Ia 23.8187 mA
[14:11:04.688] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  89 Ia 23.8187 mA
[14:11:04.789] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  90 Ia 24.6187 mA
[14:11:04.890] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  87 Ia 23.8187 mA
[14:11:04.990] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  88 Ia 23.8187 mA
[14:11:05.092] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.4188 mA
[14:11:05.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  94 Ia 25.4188 mA
[14:11:05.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  87 Ia 24.6187 mA
[14:11:05.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  84 Ia 23.8187 mA
[14:11:05.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  85 Ia 23.8187 mA
[14:11:05.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  86 Ia 23.8187 mA
[14:11:05.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  87 Ia 23.8187 mA
[14:11:05.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  88 Ia 23.8187 mA
[14:11:05.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  89 Ia 24.6187 mA
[14:11:05.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  86 Ia 23.8187 mA
[14:11:06.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  87 Ia 24.6187 mA
[14:11:06.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  84 Ia 23.8187 mA
[14:11:06.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[14:11:06.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[14:11:06.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[14:11:06.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[14:11:06.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 23.8187 mA
[14:11:06.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  84 Ia 23.8187 mA
[14:11:06.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  85 Ia 24.6187 mA
[14:11:07.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[14:11:07.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  83 Ia 23.8187 mA
[14:11:07.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  84 Ia 23.8187 mA
[14:11:07.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  85 Ia 24.6187 mA
[14:11:07.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  82 Ia 23.8187 mA
[14:11:07.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[14:11:07.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[14:11:07.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[14:11:07.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[14:11:07.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 24.6187 mA
[14:11:08.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  75 Ia 23.8187 mA
[14:11:08.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  76 Ia 23.8187 mA
[14:11:08.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[14:11:08.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[14:11:08.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 24.6187 mA
[14:11:08.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[14:11:08.620] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[14:11:08.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.4188 mA
[14:11:08.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  94 Ia 25.4188 mA
[14:11:08.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 23.8187 mA
[14:11:09.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  88 Ia 23.8187 mA
[14:11:09.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  89 Ia 23.8187 mA
[14:11:09.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  90 Ia 23.8187 mA
[14:11:09.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  91 Ia 24.6187 mA
[14:11:09.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  88 Ia 23.8187 mA
[14:11:09.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  89 Ia 23.8187 mA
[14:11:09.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  90 Ia 24.6187 mA
[14:11:09.730] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  87 Ia 23.8187 mA
[14:11:09.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  88 Ia 23.8187 mA
[14:11:09.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.2188 mA
[14:11:10.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 24.6187 mA
[14:11:10.133] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  86 Ia 24.6187 mA
[14:11:10.234] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  83 Ia 23.8187 mA
[14:11:10.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  84 Ia 23.8187 mA
[14:11:10.435] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.6187 mA
[14:11:10.536] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  82 Ia 23.8187 mA
[14:11:10.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 23.8187 mA
[14:11:10.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 23.8187 mA
[14:11:10.837] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 23.8187 mA
[14:11:10.938] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  86 Ia 24.6187 mA
[14:11:11.039] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  83 Ia 23.8187 mA
[14:11:11.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0188 mA
[14:11:11.241] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6187 mA
[14:11:11.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8187 mA
[14:11:11.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 23.8187 mA
[14:11:11.542] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 24.6187 mA
[14:11:11.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 23.8187 mA
[14:11:11.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  81 Ia 23.8187 mA
[14:11:11.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  82 Ia 23.8187 mA
[14:11:11.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  83 Ia 24.6187 mA
[14:11:12.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  80 Ia 23.8187 mA
[14:11:12.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  81 Ia 23.8187 mA
[14:11:12.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  82 Ia 23.8187 mA
[14:11:12.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[14:11:12.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6187 mA
[14:11:12.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8187 mA
[14:11:12.652] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 24.6187 mA
[14:11:12.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 23.0188 mA
[14:11:12.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  85 Ia 25.4188 mA
[14:11:12.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.0188 mA
[14:11:13.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  84 Ia 24.6187 mA
[14:11:13.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  81 Ia 24.6187 mA
[14:11:13.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  78 Ia 23.0188 mA
[14:11:13.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  84 Ia 24.6187 mA
[14:11:13.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  81 Ia 24.6187 mA
[14:11:13.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.6187 mA
[14:11:13.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  75 Ia 23.8187 mA
[14:11:13.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.8187 mA
[14:11:13.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  77 Ia 23.8187 mA
[14:11:13.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[14:11:14.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 24.6187 mA
[14:11:14.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  76 Ia 23.8187 mA
[14:11:14.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  77 Ia 24.6187 mA
[14:11:14.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  74 Ia 23.8187 mA
[14:11:14.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.8187 mA
[14:11:14.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.8187 mA
[14:11:14.669] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 23.8187 mA
[14:11:14.770] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[14:11:14.871] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[14:11:14.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[14:11:15.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 24.6187 mA
[14:11:15.174] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  74 Ia 23.8187 mA
[14:11:15.275] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[14:11:15.376] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[14:11:15.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[14:11:15.577] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  78 Ia 24.6187 mA
[14:11:15.678] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[14:11:15.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[14:11:15.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 24.6187 mA
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  87
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  88
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  73
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  73
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  92
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  88
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  84
[14:11:15.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  82
[14:11:15.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  77
[14:11:15.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[14:11:15.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  83
[14:11:15.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[14:11:15.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[14:11:15.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[14:11:15.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[14:11:17.733] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 388.3 mA = 24.2687 mA/ROC
[14:11:17.733] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1  20.1  19.3  19.3
[14:11:17.769] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:17.769] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:11:17.769] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:17.905] <TB0>     INFO: Expecting 231680 events.
[14:11:26.082] <TB0>     INFO: 231680 events read in total (7460ms).
[14:11:26.235] <TB0>     INFO: Test took 8463ms.
[14:11:26.436] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 78 and Delta(CalDel) = 58
[14:11:26.439] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 100 and Delta(CalDel) = 62
[14:11:26.443] <TB0>     INFO: fwp_c12_r22_C2 does not pass: vthrComp = 95 Delta(CalDel) = 0, trying another
[14:11:26.578] <TB0>     INFO: Expecting 231680 events.
[14:11:34.782] <TB0>     INFO: 231680 events read in total (7489ms).
[14:11:34.787] <TB0>     INFO: Test took 8341ms.
[14:11:35.127] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C0 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:11:35.130] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C1 OK, with vthrComp = 117 and Delta(CalDel) = 61
[14:11:35.134] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C2 OK, with vthrComp = 90 and Delta(CalDel) = 65
[14:11:35.137] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C3 OK, with vthrComp = 92 and Delta(CalDel) = 63
[14:11:35.141] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C4 OK, with vthrComp = 81 and Delta(CalDel) = 59
[14:11:35.144] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C5 OK, with vthrComp = 90 and Delta(CalDel) = 62
[14:11:35.147] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C6 OK, with vthrComp = 99 and Delta(CalDel) = 63
[14:11:35.151] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C7 OK, with vthrComp = 79 and Delta(CalDel) = 62
[14:11:35.154] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C8 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:11:35.158] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C9 OK, with vthrComp = 89 and Delta(CalDel) = 63
[14:11:35.161] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C10 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:11:35.164] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C11 OK, with vthrComp = 92 and Delta(CalDel) = 57
[14:11:35.168] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C12 OK, with vthrComp = 91 and Delta(CalDel) = 61
[14:11:35.172] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C13 OK, with vthrComp = 90 and Delta(CalDel) = 59
[14:11:35.175] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C14 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:11:35.179] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C15 OK, with vthrComp = 106 and Delta(CalDel) = 62
[14:11:35.220] <TB0>     INFO: Found working pixel in all ROCs: col/row = 5/5
[14:11:35.255] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:35.255] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:11:35.255] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:35.390] <TB0>     INFO: Expecting 231680 events.
[14:11:43.589] <TB0>     INFO: 231680 events read in total (7483ms).
[14:11:43.593] <TB0>     INFO: Test took 8334ms.
[14:11:43.614] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:11:43.932] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[14:11:43.936] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 32.5
[14:11:43.940] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:11:43.944] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[14:11:43.948] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[14:11:43.951] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32
[14:11:43.955] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[14:11:43.959] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[14:11:43.962] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[14:11:43.965] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[14:11:43.969] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29
[14:11:43.972] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[14:11:43.976] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[14:11:43.979] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[14:11:43.983] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30.5
[14:11:44.017] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:11:44.017] <TB0>     INFO: CalDel:      131   139   152   143   125   144   158   144   131   144   143   125   134   128   144   134
[14:11:44.017] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:11:44.020] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C0.dat
[14:11:44.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C1.dat
[14:11:44.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C2.dat
[14:11:44.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C3.dat
[14:11:44.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C4.dat
[14:11:44.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C5.dat
[14:11:44.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C6.dat
[14:11:44.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C7.dat
[14:11:44.021] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C8.dat
[14:11:44.022] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C9.dat
[14:11:44.022] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C10.dat
[14:11:44.022] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C11.dat
[14:11:44.022] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C12.dat
[14:11:44.022] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C13.dat
[14:11:44.022] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C14.dat
[14:11:44.022] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters_C15.dat
[14:11:44.022] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:11:44.023] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:11:44.023] <TB0>     INFO: PixTestPretest::doTest() done, duration: 74 seconds
[14:11:44.023] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:11:44.108] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:11:44.108] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:11:44.108] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:11:44.108] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:11:44.111] <TB0>     INFO: ######################################################################
[14:11:44.111] <TB0>     INFO: PixTestTiming::doTest()
[14:11:44.111] <TB0>     INFO: ######################################################################
[14:11:44.111] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.111] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:11:44.111] <TB0>     INFO:    ----------------------------------------------------------------------
[14:11:44.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:11:46.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:11:48.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:11:50.553] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:11:52.827] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:11:55.100] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:11:57.373] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:12:02.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:12:04.837] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:12:07.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:12:09.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:12:11.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:12:13.929] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:12:16.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:12:19.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:12:26.488] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:12:28.761] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:12:30.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:12:31.802] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:12:33.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:12:34.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:12:36.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:12:37.880] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:12:44.216] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:12:45.735] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:12:49.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:12:50.655] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:12:52.177] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:12:53.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:12:55.216] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:12:56.736] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:13:21.583] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:13:23.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:13:35.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:13:47.897] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:14:00.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:14:12.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:14:25.189] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:14:37.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:14:45.165] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:14:57.519] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:14:59.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:15:02.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:15:04.338] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:15:16.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:15:18.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:15:21.248] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:15:29.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:15:31.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:15:33.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:15:35.874] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:15:38.147] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:15:40.422] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:15:42.695] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:15:44.968] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:15:51.755] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:15:54.028] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:15:56.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:15:58.575] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:16:00.847] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:16:03.121] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:16:05.394] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:16:07.668] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:16:15.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:16:17.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:16:19.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:16:22.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:16:24.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:16:26.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:16:28.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:16:31.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:16:33.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:16:35.919] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:16:38.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:16:40.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:16:42.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:16:45.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:16:47.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:16:50.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:16:58.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:17:01.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:17:04.789] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:17:06.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:17:07.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:17:09.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:17:10.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:17:12.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:17:22.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:17:24.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:17:25.856] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:17:27.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:17:28.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:17:30.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:17:31.933] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:17:33.452] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:17:43.709] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:17:45.229] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:17:46.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:17:48.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:17:49.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:17:51.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:17:52.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:17:54.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:18:01.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:18:03.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:18:05.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:18:07.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:18:10.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:18:11.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:18:14.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:18:16.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:18:33.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:18:36.111] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:18:38.384] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:18:40.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:18:42.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:18:45.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:18:47.477] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:18:49.749] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:18:56.535] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:18:58.808] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:19:01.081] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:19:03.355] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:19:05.628] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:19:07.901] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:19:10.175] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:19:12.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:19:19.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:19:22.081] <TB0>     INFO: TBM Phase Settings: 228
[14:19:22.081] <TB0>     INFO: 400MHz Phase: 1
[14:19:22.081] <TB0>     INFO: 160MHz Phase: 7
[14:19:22.081] <TB0>     INFO: Functional Phase Area: 4
[14:19:22.084] <TB0>     INFO: Test took 457973 ms.
[14:19:22.084] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:19:22.084] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:22.084] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:19:22.084] <TB0>     INFO:    ----------------------------------------------------------------------
[14:19:22.084] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:19:23.789] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:19:26.625] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:19:30.024] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:19:32.859] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:19:36.447] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:19:39.470] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:19:42.681] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:19:46.269] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:19:47.788] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:19:49.308] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:19:50.828] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:19:52.347] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:19:53.867] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:19:55.386] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:19:56.905] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:19:58.425] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:19:59.945] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:20:01.465] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:20:03.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:20:06.011] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:20:08.285] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:20:10.557] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:20:12.077] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:20:13.597] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:20:15.117] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:20:16.637] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:20:18.910] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:20:21.184] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:20:23.457] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:20:25.730] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:20:27.249] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:20:28.768] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:20:30.289] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:20:31.809] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:20:34.083] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:20:36.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:20:38.629] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:20:40.902] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:20:42.422] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:20:43.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:20:45.462] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:20:46.982] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:20:49.255] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:20:51.529] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:20:53.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:20:56.075] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:20:57.594] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:20:59.115] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:21:00.635] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:21:02.154] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:21:04.428] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:21:06.701] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:21:08.974] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:21:11.247] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:21:12.767] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:21:14.287] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:21:15.807] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:21:17.327] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:21:18.847] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:21:20.368] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:21:21.888] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:21:23.408] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:21:24.928] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:21:26.831] <TB0>     INFO: ROC Delay Settings: 227
[14:21:26.831] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:21:26.831] <TB0>     INFO: ROC Port 0 Delay: 3
[14:21:26.831] <TB0>     INFO: ROC Port 1 Delay: 4
[14:21:26.831] <TB0>     INFO: Functional ROC Area: 4
[14:21:26.834] <TB0>     INFO: Test took 124750 ms.
[14:21:26.834] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:21:26.834] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:26.834] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:21:26.834] <TB0>     INFO:    ----------------------------------------------------------------------
[14:21:27.973] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4c08 4c08 4c09 4c09 4c08 4c08 4c08 4c08 e062 c000 a101 8000 4c08 4c08 4c09 4c09 4c08 4c08 4c09 4c08 e062 c000 
[14:21:27.973] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4c08 4c09 4c08 4c09 4c08 4c09 4c08 4c08 e022 c000 a102 8040 4c08 4c08 4c08 4c09 4c08 4c09 4c08 4c08 e022 c000 
[14:21:27.973] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4c08 4c08 4c08 4c08 4c08 4c09 4c08 4c08 e022 c000 a103 80b1 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e022 c000 
[14:21:27.973] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:21:41.921] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:41.921] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:21:55.881] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:55.881] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:22:09.888] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:09.888] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:22:23.932] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:23.932] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:22:37.981] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:37.981] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:22:51.968] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:51.968] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:23:05.855] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:05.855] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:23:20.117] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:20.117] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:23:34.089] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:34.089] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:23:47.934] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:48.316] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:48.330] <TB0>     INFO: Decoding statistics:
[14:23:48.330] <TB0>     INFO:   General information:
[14:23:48.330] <TB0>     INFO: 	 16bit words read:         240000000
[14:23:48.330] <TB0>     INFO: 	 valid events total:       20000000
[14:23:48.330] <TB0>     INFO: 	 empty events:             20000000
[14:23:48.330] <TB0>     INFO: 	 valid events with pixels: 0
[14:23:48.330] <TB0>     INFO: 	 valid pixel hits:         0
[14:23:48.330] <TB0>     INFO:   Event errors: 	           0
[14:23:48.330] <TB0>     INFO: 	 start marker:             0
[14:23:48.330] <TB0>     INFO: 	 stop marker:              0
[14:23:48.330] <TB0>     INFO: 	 overflow:                 0
[14:23:48.330] <TB0>     INFO: 	 invalid 5bit words:       0
[14:23:48.330] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:23:48.330] <TB0>     INFO:   TBM errors: 		           0
[14:23:48.330] <TB0>     INFO: 	 flawed TBM headers:       0
[14:23:48.330] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:23:48.330] <TB0>     INFO: 	 event ID mismatches:      0
[14:23:48.330] <TB0>     INFO:   ROC errors: 		           0
[14:23:48.330] <TB0>     INFO: 	 missing ROC header(s):    0
[14:23:48.330] <TB0>     INFO: 	 misplaced readback start: 0
[14:23:48.330] <TB0>     INFO:   Pixel decoding errors:	   0
[14:23:48.330] <TB0>     INFO: 	 pixel data incomplete:    0
[14:23:48.330] <TB0>     INFO: 	 pixel address:            0
[14:23:48.330] <TB0>     INFO: 	 pulse height fill bit:    0
[14:23:48.330] <TB0>     INFO: 	 buffer corruption:        0
[14:23:48.330] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:48.330] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:23:48.330] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:48.330] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:48.330] <TB0>     INFO:    Read back bit status: 1
[14:23:48.330] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:48.330] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:48.330] <TB0>     INFO:    Timings are good!
[14:23:48.331] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:48.331] <TB0>     INFO: Test took 141497 ms.
[14:23:48.331] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:23:48.331] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:23:48.331] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:23:48.331] <TB0>     INFO: PixTestTiming::doTest took 724223 ms.
[14:23:48.331] <TB0>     INFO: PixTestTiming::doTest() done
[14:23:48.331] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:23:48.331] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:23:48.331] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:23:48.331] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:23:48.331] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:23:48.332] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:23:48.332] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:23:48.682] <TB0>     INFO: ######################################################################
[14:23:48.683] <TB0>     INFO: PixTestAlive::doTest()
[14:23:48.683] <TB0>     INFO: ######################################################################
[14:23:48.686] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:48.686] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:23:48.686] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:48.687] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:23:49.030] <TB0>     INFO: Expecting 41600 events.
[14:23:53.097] <TB0>     INFO: 41600 events read in total (3352ms).
[14:23:53.098] <TB0>     INFO: Test took 4411ms.
[14:23:53.106] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:53.106] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66507
[14:23:53.106] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:23:53.484] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:23:53.484] <TB0>     INFO: number of dead pixels (per ROC):     0    0   52    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:23:53.484] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0   52    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:23:53.487] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:53.487] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:23:53.487] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:53.490] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:23:53.836] <TB0>     INFO: Expecting 41600 events.
[14:23:56.790] <TB0>     INFO: 41600 events read in total (2239ms).
[14:23:56.791] <TB0>     INFO: Test took 3301ms.
[14:23:56.791] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:56.791] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:23:56.791] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:23:56.791] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:23:57.196] <TB0>     INFO: PixTestAlive::maskTest() done
[14:23:57.196] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:23:57.199] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:57.199] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:23:57.199] <TB0>     INFO:    ----------------------------------------------------------------------
[14:23:57.200] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:23:57.549] <TB0>     INFO: Expecting 41600 events.
[14:24:01.624] <TB0>     INFO: 41600 events read in total (3361ms).
[14:24:01.625] <TB0>     INFO: Test took 4425ms.
[14:24:01.633] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:01.633] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66507
[14:24:01.633] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:24:01.005] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:24:01.005] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:24:01.005] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:24:01.005] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:24:02.014] <TB0>     INFO: ######################################################################
[14:24:02.014] <TB0>     INFO: PixTestTrim::doTest()
[14:24:02.014] <TB0>     INFO: ######################################################################
[14:24:02.017] <TB0>     INFO:    ----------------------------------------------------------------------
[14:24:02.017] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:24:02.017] <TB0>     INFO:    ----------------------------------------------------------------------
[14:24:02.094] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:24:02.094] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:24:02.111] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:02.111] <TB0>     INFO:     run 1 of 1
[14:24:02.111] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:02.454] <TB0>     INFO: Expecting 5025280 events.
[14:24:47.750] <TB0>     INFO: 1412928 events read in total (44581ms).
[14:25:30.901] <TB0>     INFO: 2810728 events read in total (87733ms).
[14:26:14.653] <TB0>     INFO: 4222240 events read in total (131485ms).
[14:26:39.838] <TB0>     INFO: 5025280 events read in total (156669ms).
[14:26:39.877] <TB0>     INFO: Test took 157766ms.
[14:26:39.931] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:40.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:41.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:42.730] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:44.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:45.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:46.689] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:48.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:49.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:50.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:51.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:53.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:54.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:55.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:57.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:58.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:59.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:01.364] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 195948544
[14:27:01.367] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2038 minThrLimit = 94.1976 minThrNLimit = 111.799 -> result = 94.2038 -> 94
[14:27:01.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.852 minThrLimit = 100.836 minThrNLimit = 121.213 -> result = 100.852 -> 100
[14:27:01.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2363 minThrLimit = 94.2289 minThrNLimit = 112.812 -> result = 94.2363 -> 94
[14:27:01.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9498 minThrLimit = 90.9278 minThrNLimit = 116.832 -> result = 90.9498 -> 90
[14:27:01.369] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5234 minThrLimit = 88.4981 minThrNLimit = 109.827 -> result = 88.5234 -> 88
[14:27:01.369] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.594 minThrLimit = 97.5914 minThrNLimit = 116.006 -> result = 97.594 -> 97
[14:27:01.369] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7865 minThrLimit = 93.7745 minThrNLimit = 116.69 -> result = 93.7865 -> 93
[14:27:01.370] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7258 minThrLimit = 87.6468 minThrNLimit = 106.162 -> result = 87.7258 -> 87
[14:27:01.370] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5015 minThrLimit = 88.4814 minThrNLimit = 112.153 -> result = 88.5015 -> 88
[14:27:01.371] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9766 minThrLimit = 91.965 minThrNLimit = 113.628 -> result = 91.9766 -> 91
[14:27:01.371] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.232 minThrLimit = 98.2035 minThrNLimit = 115.717 -> result = 98.232 -> 98
[14:27:01.371] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4342 minThrLimit = 88.3896 minThrNLimit = 110.73 -> result = 88.4342 -> 88
[14:27:01.372] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6836 minThrLimit = 92.6667 minThrNLimit = 111.841 -> result = 92.6836 -> 92
[14:27:01.372] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5857 minThrLimit = 86.5756 minThrNLimit = 112.944 -> result = 86.5857 -> 86
[14:27:01.373] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1567 minThrLimit = 92.1463 minThrNLimit = 113.938 -> result = 92.1567 -> 92
[14:27:01.373] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6607 minThrLimit = 99.6602 minThrNLimit = 124.564 -> result = 99.6607 -> 99
[14:27:01.373] <TB0>     INFO: ROC 0 VthrComp = 94
[14:27:01.373] <TB0>     INFO: ROC 1 VthrComp = 100
[14:27:01.373] <TB0>     INFO: ROC 2 VthrComp = 94
[14:27:01.374] <TB0>     INFO: ROC 3 VthrComp = 90
[14:27:01.374] <TB0>     INFO: ROC 4 VthrComp = 88
[14:27:01.374] <TB0>     INFO: ROC 5 VthrComp = 97
[14:27:01.374] <TB0>     INFO: ROC 6 VthrComp = 93
[14:27:01.374] <TB0>     INFO: ROC 7 VthrComp = 87
[14:27:01.374] <TB0>     INFO: ROC 8 VthrComp = 88
[14:27:01.374] <TB0>     INFO: ROC 9 VthrComp = 91
[14:27:01.375] <TB0>     INFO: ROC 10 VthrComp = 98
[14:27:01.375] <TB0>     INFO: ROC 11 VthrComp = 88
[14:27:01.375] <TB0>     INFO: ROC 12 VthrComp = 92
[14:27:01.375] <TB0>     INFO: ROC 13 VthrComp = 86
[14:27:01.376] <TB0>     INFO: ROC 14 VthrComp = 92
[14:27:01.376] <TB0>     INFO: ROC 15 VthrComp = 99
[14:27:01.376] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:27:01.376] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:27:01.390] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:01.391] <TB0>     INFO:     run 1 of 1
[14:27:01.391] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:01.740] <TB0>     INFO: Expecting 5025280 events.
[14:27:37.433] <TB0>     INFO: 888592 events read in total (34978ms).
[14:28:11.959] <TB0>     INFO: 1775264 events read in total (69504ms).
[14:28:46.784] <TB0>     INFO: 2660552 events read in total (104329ms).
[14:29:21.238] <TB0>     INFO: 3536544 events read in total (138783ms).
[14:29:55.192] <TB0>     INFO: 4407584 events read in total (172737ms).
[14:30:20.107] <TB0>     INFO: 5025280 events read in total (197652ms).
[14:30:20.174] <TB0>     INFO: Test took 198783ms.
[14:30:20.343] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:20.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:22.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:23.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:25.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:26.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:28.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:30.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:31.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:33.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:34.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:36.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:38.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:39.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:41.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:42.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:44.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:45.928] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351657984
[14:30:45.931] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.9602 for pixel 5/29 mean/min/max = 45.4821/32.9553/58.0089
[14:30:45.932] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.3736 for pixel 29/0 mean/min/max = 45.4805/32.4972/58.4637
[14:30:45.932] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.0416 for pixel 14/1 mean/min/max = 46.1856/33.2969/59.0743
[14:30:45.932] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1916 for pixel 20/17 mean/min/max = 45.29/34.1323/56.4478
[14:30:45.932] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1029 for pixel 0/78 mean/min/max = 45.256/34.1341/56.3779
[14:30:45.933] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.0197 for pixel 22/0 mean/min/max = 45.6769/32.2851/59.0688
[14:30:45.933] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.0686 for pixel 1/0 mean/min/max = 45.0931/34.107/56.0791
[14:30:45.933] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.1928 for pixel 15/5 mean/min/max = 45.7566/32.2319/59.2813
[14:30:45.934] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.3623 for pixel 1/6 mean/min/max = 45.6821/33.9222/57.4421
[14:30:45.934] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.8441 for pixel 13/8 mean/min/max = 46.4119/33.9223/58.9014
[14:30:45.934] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.0321 for pixel 17/30 mean/min/max = 44.5403/31.9994/57.0813
[14:30:45.935] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.4308 for pixel 20/15 mean/min/max = 46.1986/33.8875/58.5098
[14:30:45.935] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.0518 for pixel 8/0 mean/min/max = 46.1488/34.0347/58.2628
[14:30:45.935] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.5702 for pixel 17/11 mean/min/max = 43.7481/32.4827/55.0136
[14:30:45.935] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.3617 for pixel 26/2 mean/min/max = 45.3115/34.0391/56.5838
[14:30:45.936] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.9062 for pixel 0/7 mean/min/max = 45.1347/31.6655/58.6039
[14:30:45.936] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:46.069] <TB0>     INFO: Expecting 411648 events.
[14:30:53.657] <TB0>     INFO: 411648 events read in total (6866ms).
[14:30:53.663] <TB0>     INFO: Expecting 411648 events.
[14:31:01.362] <TB0>     INFO: 411648 events read in total (7030ms).
[14:31:01.371] <TB0>     INFO: Expecting 411648 events.
[14:31:08.901] <TB0>     INFO: 411648 events read in total (6871ms).
[14:31:08.913] <TB0>     INFO: Expecting 411648 events.
[14:31:16.490] <TB0>     INFO: 411648 events read in total (6916ms).
[14:31:16.504] <TB0>     INFO: Expecting 411648 events.
[14:31:24.025] <TB0>     INFO: 411648 events read in total (6869ms).
[14:31:24.041] <TB0>     INFO: Expecting 411648 events.
[14:31:31.542] <TB0>     INFO: 411648 events read in total (6839ms).
[14:31:31.560] <TB0>     INFO: Expecting 411648 events.
[14:31:39.108] <TB0>     INFO: 411648 events read in total (6892ms).
[14:31:39.131] <TB0>     INFO: Expecting 411648 events.
[14:31:46.657] <TB0>     INFO: 411648 events read in total (6877ms).
[14:31:46.680] <TB0>     INFO: Expecting 411648 events.
[14:31:54.250] <TB0>     INFO: 411648 events read in total (6918ms).
[14:31:54.277] <TB0>     INFO: Expecting 411648 events.
[14:32:01.764] <TB0>     INFO: 411648 events read in total (6844ms).
[14:32:01.794] <TB0>     INFO: Expecting 411648 events.
[14:32:09.290] <TB0>     INFO: 411648 events read in total (6854ms).
[14:32:09.322] <TB0>     INFO: Expecting 411648 events.
[14:32:16.861] <TB0>     INFO: 411648 events read in total (6896ms).
[14:32:16.898] <TB0>     INFO: Expecting 411648 events.
[14:32:24.363] <TB0>     INFO: 411648 events read in total (6835ms).
[14:32:24.400] <TB0>     INFO: Expecting 411648 events.
[14:32:31.982] <TB0>     INFO: 411648 events read in total (6947ms).
[14:32:32.022] <TB0>     INFO: Expecting 411648 events.
[14:32:39.516] <TB0>     INFO: 411648 events read in total (6863ms).
[14:32:39.559] <TB0>     INFO: Expecting 411648 events.
[14:32:47.040] <TB0>     INFO: 411648 events read in total (6851ms).
[14:32:47.085] <TB0>     INFO: Test took 121149ms.
[14:32:47.571] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1437 < 35 for itrim = 92; old thr = 33.8543 ... break
[14:32:47.610] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5317 < 35 for itrim+1 = 112; old thr = 34.8415 ... break
[14:32:47.640] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2089 < 35 for itrim = 98; old thr = 33.9654 ... break
[14:32:47.682] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2628 < 35 for itrim+1 = 108; old thr = 34.7528 ... break
[14:32:47.711] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1379 < 35 for itrim = 89; old thr = 34.1616 ... break
[14:32:47.739] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1169 < 35 for itrim = 99; old thr = 34.0586 ... break
[14:32:47.775] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2939 < 35 for itrim = 97; old thr = 34.2331 ... break
[14:32:47.806] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3906 < 35 for itrim = 96; old thr = 33.5768 ... break
[14:32:47.841] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4116 < 35 for itrim = 97; old thr = 34.3431 ... break
[14:32:47.878] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.087 < 35 for itrim = 101; old thr = 34.3999 ... break
[14:32:47.908] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3142 < 35 for itrim = 97; old thr = 33.7788 ... break
[14:32:47.948] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.446 < 35 for itrim+1 = 114; old thr = 34.7235 ... break
[14:32:47.985] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2682 < 35 for itrim = 101; old thr = 34.5878 ... break
[14:32:48.028] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4905 < 35 for itrim = 96; old thr = 34.4516 ... break
[14:32:48.067] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3091 < 35 for itrim = 96; old thr = 34.0502 ... break
[14:32:48.095] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.235 < 35 for itrim = 98; old thr = 34.6248 ... break
[14:32:48.172] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:32:48.181] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:48.181] <TB0>     INFO:     run 1 of 1
[14:32:48.182] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:48.524] <TB0>     INFO: Expecting 5025280 events.
[14:33:23.887] <TB0>     INFO: 872256 events read in total (34648ms).
[14:33:58.464] <TB0>     INFO: 1742968 events read in total (69225ms).
[14:34:33.488] <TB0>     INFO: 2612728 events read in total (104249ms).
[14:35:07.319] <TB0>     INFO: 3472024 events read in total (138080ms).
[14:35:43.514] <TB0>     INFO: 4326128 events read in total (174275ms).
[14:36:12.176] <TB0>     INFO: 5025280 events read in total (202937ms).
[14:36:12.250] <TB0>     INFO: Test took 204068ms.
[14:36:12.432] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:12.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:14.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:15.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:17.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:18.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:20.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:22.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:23.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:25.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:26.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:28.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:29.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:31.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:32.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:34.370] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:35.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:37.609] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258535424
[14:36:37.611] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.010834 .. 47.870339
[14:36:37.686] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 57 (-1/-1) hits flags = 528 (plus default)
[14:36:37.696] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:37.696] <TB0>     INFO:     run 1 of 1
[14:36:37.696] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:38.041] <TB0>     INFO: Expecting 1930240 events.
[14:37:19.827] <TB0>     INFO: 1195808 events read in total (41071ms).
[14:37:46.812] <TB0>     INFO: 1930240 events read in total (68056ms).
[14:37:46.829] <TB0>     INFO: Test took 69133ms.
[14:37:46.864] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:46.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:37:47.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:48.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:49.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:50.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:51.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:52.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:53.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:54.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:55.630] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:56.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:57.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:58.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:59.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:00.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:01.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:38:02.407] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236240896
[14:38:02.488] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.167750 .. 44.227377
[14:38:02.562] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:38:02.572] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:02.572] <TB0>     INFO:     run 1 of 1
[14:38:02.572] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:02.914] <TB0>     INFO: Expecting 1597440 events.
[14:38:43.873] <TB0>     INFO: 1163184 events read in total (40244ms).
[14:38:59.209] <TB0>     INFO: 1597440 events read in total (55580ms).
[14:38:59.231] <TB0>     INFO: Test took 56660ms.
[14:38:59.270] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:59.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:00.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:01.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:02.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:03.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:04.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:05.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:05.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:06.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:07.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:08.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:09.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:10.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:11.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:12.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:13.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:14.554] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294453248
[14:39:14.648] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.525982 .. 39.955640
[14:39:14.723] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:39:14.733] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:14.733] <TB0>     INFO:     run 1 of 1
[14:39:14.733] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:15.082] <TB0>     INFO: Expecting 1264640 events.
[14:39:57.089] <TB0>     INFO: 1191408 events read in total (41292ms).
[14:39:59.985] <TB0>     INFO: 1264640 events read in total (44188ms).
[14:39:59.994] <TB0>     INFO: Test took 45261ms.
[14:40:00.019] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:00.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:01.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:01.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:02.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:03.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:04.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:05.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:06.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:07.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:08.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:09.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:10.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:11.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:12.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:13.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:14.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:15.016] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329547776
[14:40:15.097] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.515316 .. 39.955640
[14:40:15.171] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:40:15.181] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:15.181] <TB0>     INFO:     run 1 of 1
[14:40:15.181] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:15.524] <TB0>     INFO: Expecting 1198080 events.
[14:40:56.447] <TB0>     INFO: 1172488 events read in total (40208ms).
[14:40:57.678] <TB0>     INFO: 1198080 events read in total (41439ms).
[14:40:57.688] <TB0>     INFO: Test took 42507ms.
[14:40:57.713] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:57.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:58.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:59.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:00.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:01.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:02.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:03.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:04.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:04.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:05.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:06.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:07.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:08.599] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:09.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:10.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:11.326] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:12.236] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336179200
[14:41:12.321] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:41:12.321] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:41:12.332] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:12.332] <TB0>     INFO:     run 1 of 1
[14:41:12.332] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:12.676] <TB0>     INFO: Expecting 1364480 events.
[14:41:52.130] <TB0>     INFO: 1075440 events read in total (38739ms).
[14:42:02.979] <TB0>     INFO: 1364480 events read in total (49588ms).
[14:42:02.992] <TB0>     INFO: Test took 50660ms.
[14:42:03.025] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:03.097] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:04.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:05.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:05.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:06.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:07.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:08.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:09.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:10.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:11.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:12.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:13.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:14.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:15.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:16.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:17.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:18.645] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356515840
[14:42:18.680] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C0.dat
[14:42:18.680] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C1.dat
[14:42:18.680] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C2.dat
[14:42:18.680] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C3.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C4.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C5.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C6.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C7.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C8.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C9.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C10.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C11.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C12.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C13.dat
[14:42:18.681] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C14.dat
[14:42:18.682] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C15.dat
[14:42:18.682] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C0.dat
[14:42:18.691] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C1.dat
[14:42:18.698] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C2.dat
[14:42:18.705] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C3.dat
[14:42:18.712] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C4.dat
[14:42:18.719] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C5.dat
[14:42:18.726] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C6.dat
[14:42:18.733] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C7.dat
[14:42:18.740] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C8.dat
[14:42:18.746] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C9.dat
[14:42:18.753] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C10.dat
[14:42:18.760] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C11.dat
[14:42:18.767] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C12.dat
[14:42:18.773] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C13.dat
[14:42:18.780] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C14.dat
[14:42:18.787] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//trimParameters35_C15.dat
[14:42:18.793] <TB0>     INFO: PixTestTrim::trimTest() done
[14:42:18.794] <TB0>     INFO: vtrim:      92 112  98 108  89  99  97  96  97 101  97 114 101  96  96  98 
[14:42:18.794] <TB0>     INFO: vthrcomp:   94 100  94  90  88  97  93  87  88  91  98  88  92  86  92  99 
[14:42:18.794] <TB0>     INFO: vcal mean:  34.99  34.96  34.53  34.99  35.01  34.92  34.98  34.95  34.99  34.96  34.96  34.98  34.98  34.95  34.96  34.94 
[14:42:18.794] <TB0>     INFO: vcal RMS:    0.85   0.85   3.97   0.78   0.77   0.88   0.96   0.85   0.78   0.85   0.89   0.85   0.82   0.80   0.80   0.82 
[14:42:18.794] <TB0>     INFO: bits mean:   9.14   9.59   9.30   9.64   9.04   9.37   9.23   9.53   9.03   9.22  10.00   9.56   9.28  10.17   9.12   9.14 
[14:42:18.794] <TB0>     INFO: bits RMS:    2.76   2.65   2.70   2.37   2.64   2.75   2.61   2.70   2.62   2.54   2.60   2.42   2.57   2.47   2.66   2.97 
[14:42:18.804] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:18.805] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:42:18.805] <TB0>     INFO:    ----------------------------------------------------------------------
[14:42:18.808] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:42:18.808] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:42:18.818] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:42:18.818] <TB0>     INFO:     run 1 of 1
[14:42:18.818] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:19.161] <TB0>     INFO: Expecting 4160000 events.
[14:43:07.767] <TB0>     INFO: 1147980 events read in total (47891ms).
[14:43:53.122] <TB0>     INFO: 2283575 events read in total (93247ms).
[14:44:38.033] <TB0>     INFO: 3404955 events read in total (138158ms).
[14:45:08.603] <TB0>     INFO: 4160000 events read in total (168727ms).
[14:45:08.663] <TB0>     INFO: Test took 169845ms.
[14:45:08.786] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:09.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:10.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:12.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:14.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:16.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:18.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:20.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:22.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:24.180] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:26.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:27.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:29.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:31.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:33.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:35.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:37.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:39.434] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403791872
[14:45:39.435] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:45:39.510] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:45:39.510] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:45:39.520] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:39.520] <TB0>     INFO:     run 1 of 1
[14:45:39.520] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:39.871] <TB0>     INFO: Expecting 3348800 events.
[14:46:29.957] <TB0>     INFO: 1237905 events read in total (49369ms).
[14:47:17.716] <TB0>     INFO: 2449660 events read in total (97128ms).
[14:47:53.425] <TB0>     INFO: 3348800 events read in total (132838ms).
[14:47:53.467] <TB0>     INFO: Test took 133947ms.
[14:47:53.547] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:53.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:55.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:57.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:58.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:00.366] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:02.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:03.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:05.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:07.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:08.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:10.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:12.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:13.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:15.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:17.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:18.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:20.599] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403791872
[14:48:20.600] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:48:20.676] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:48:20.676] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:48:20.686] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:20.686] <TB0>     INFO:     run 1 of 1
[14:48:20.686] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:21.035] <TB0>     INFO: Expecting 3140800 events.
[14:49:11.777] <TB0>     INFO: 1290305 events read in total (50028ms).
[14:50:00.502] <TB0>     INFO: 2547850 events read in total (98753ms).
[14:50:23.603] <TB0>     INFO: 3140800 events read in total (121854ms).
[14:50:23.635] <TB0>     INFO: Test took 122950ms.
[14:50:23.702] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:23.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:25.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:26.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:28.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:30.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:31.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:33.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:34.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:36.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:38.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:39.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:41.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:42.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:44.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:46.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:47.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:49.269] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411627520
[14:50:49.270] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:50:49.347] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:50:49.347] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:50:49.357] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:49.357] <TB0>     INFO:     run 1 of 1
[14:50:49.357] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:49.699] <TB0>     INFO: Expecting 3161600 events.
[14:51:41.270] <TB0>     INFO: 1283900 events read in total (50856ms).
[14:52:29.341] <TB0>     INFO: 2535455 events read in total (98927ms).
[14:52:54.006] <TB0>     INFO: 3161600 events read in total (123592ms).
[14:52:54.039] <TB0>     INFO: Test took 124682ms.
[14:52:54.107] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:54.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:55.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:57.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:59.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:00.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:02.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:04.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:05.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:07.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:09.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:10.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:12.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:14.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:15.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:17.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:19.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:20.949] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411774976
[14:53:20.950] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:53:21.025] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:53:21.025] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:53:21.036] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:53:21.036] <TB0>     INFO:     run 1 of 1
[14:53:21.036] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:21.378] <TB0>     INFO: Expecting 3182400 events.
[14:54:12.064] <TB0>     INFO: 1277610 events read in total (49971ms).
[14:54:59.778] <TB0>     INFO: 2524350 events read in total (97685ms).
[14:55:25.630] <TB0>     INFO: 3182400 events read in total (123538ms).
[14:55:25.666] <TB0>     INFO: Test took 124630ms.
[14:55:25.736] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:25.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:27.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:29.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:30.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:32.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:34.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:35.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:37.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:39.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:40.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:42.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:44.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:45.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:47.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:49.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:50.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:52.647] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 411774976
[14:55:52.648] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.67853, thr difference RMS: 1.57426
[14:55:52.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.67642, thr difference RMS: 1.25594
[14:55:52.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.76202, thr difference RMS: 1.93122
[14:55:52.650] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.64045, thr difference RMS: 1.52999
[14:55:52.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.90837, thr difference RMS: 1.55747
[14:55:52.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.2156, thr difference RMS: 1.52045
[14:55:52.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.93775, thr difference RMS: 1.63987
[14:55:52.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.19431, thr difference RMS: 1.60157
[14:55:52.651] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.93929, thr difference RMS: 1.43556
[14:55:52.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.99532, thr difference RMS: 1.62319
[14:55:52.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.1043, thr difference RMS: 1.37108
[14:55:52.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.71625, thr difference RMS: 1.6353
[14:55:52.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.1706, thr difference RMS: 1.75218
[14:55:52.652] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.0222, thr difference RMS: 1.20229
[14:55:52.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.34573, thr difference RMS: 1.7185
[14:55:52.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.09536, thr difference RMS: 1.71112
[14:55:52.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.59801, thr difference RMS: 1.56551
[14:55:52.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.67057, thr difference RMS: 1.24225
[14:55:52.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.80759, thr difference RMS: 1.92027
[14:55:52.653] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.69952, thr difference RMS: 1.52453
[14:55:52.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.9112, thr difference RMS: 1.54859
[14:55:52.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.1473, thr difference RMS: 1.52457
[14:55:52.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.96585, thr difference RMS: 1.65079
[14:55:52.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.13918, thr difference RMS: 1.60633
[14:55:52.654] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.00154, thr difference RMS: 1.40568
[14:55:52.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.03479, thr difference RMS: 1.60678
[14:55:52.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.167, thr difference RMS: 1.38969
[14:55:52.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.64133, thr difference RMS: 1.69873
[14:55:52.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.18012, thr difference RMS: 1.73928
[14:55:52.655] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.10977, thr difference RMS: 1.17866
[14:55:52.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.23313, thr difference RMS: 1.70018
[14:55:52.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.07715, thr difference RMS: 1.70599
[14:55:52.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.71589, thr difference RMS: 1.58236
[14:55:52.656] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.73674, thr difference RMS: 1.26715
[14:55:52.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.95136, thr difference RMS: 1.94242
[14:55:52.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.78587, thr difference RMS: 1.52708
[14:55:52.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.99633, thr difference RMS: 1.54201
[14:55:52.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0925, thr difference RMS: 1.52053
[14:55:52.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.00969, thr difference RMS: 1.65595
[14:55:52.657] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.20413, thr difference RMS: 1.60462
[14:55:52.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.19986, thr difference RMS: 1.40905
[14:55:52.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.08559, thr difference RMS: 1.59936
[14:55:52.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.2919, thr difference RMS: 1.3549
[14:55:52.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.68459, thr difference RMS: 1.64985
[14:55:52.658] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.28373, thr difference RMS: 1.72416
[14:55:52.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.25246, thr difference RMS: 1.19301
[14:55:52.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.22536, thr difference RMS: 1.67978
[14:55:52.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.07332, thr difference RMS: 1.67359
[14:55:52.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.77832, thr difference RMS: 1.58341
[14:55:52.659] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.78679, thr difference RMS: 1.23994
[14:55:52.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.0378, thr difference RMS: 1.92831
[14:55:52.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.8439, thr difference RMS: 1.52188
[14:55:52.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.08734, thr difference RMS: 1.51717
[14:55:52.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2006, thr difference RMS: 1.5298
[14:55:52.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.03451, thr difference RMS: 1.6356
[14:55:52.660] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.39258, thr difference RMS: 1.59641
[14:55:52.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.3755, thr difference RMS: 1.37886
[14:55:52.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.21259, thr difference RMS: 1.59124
[14:55:52.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.3338, thr difference RMS: 1.36407
[14:55:52.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.61642, thr difference RMS: 1.64349
[14:55:52.661] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.28132, thr difference RMS: 1.7328
[14:55:52.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.39788, thr difference RMS: 1.17933
[14:55:52.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.1463, thr difference RMS: 1.7077
[14:55:52.662] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.14213, thr difference RMS: 1.70864
[14:55:52.776] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:55:52.779] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1910 seconds
[14:55:52.779] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:55:53.514] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:55:53.514] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:55:53.518] <TB0>     INFO: ######################################################################
[14:55:53.518] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:55:53.518] <TB0>     INFO: ######################################################################
[14:55:53.518] <TB0>     INFO:    ----------------------------------------------------------------------
[14:55:53.518] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:55:53.518] <TB0>     INFO:    ----------------------------------------------------------------------
[14:55:53.518] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:55:53.529] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:55:53.529] <TB0>     INFO:     run 1 of 1
[14:55:53.529] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:53.872] <TB0>     INFO: Expecting 59072000 events.
[14:56:22.941] <TB0>     INFO: 1073200 events read in total (28355ms).
[14:56:50.970] <TB0>     INFO: 2142400 events read in total (56384ms).
[14:57:19.209] <TB0>     INFO: 3213600 events read in total (84624ms).
[14:57:47.410] <TB0>     INFO: 4283800 events read in total (112824ms).
[14:58:14.587] <TB0>     INFO: 5352400 events read in total (140001ms).
[14:58:42.864] <TB0>     INFO: 6424600 events read in total (168278ms).
[14:59:10.776] <TB0>     INFO: 7493400 events read in total (196190ms).
[14:59:38.590] <TB0>     INFO: 8562400 events read in total (224004ms).
[15:00:06.780] <TB0>     INFO: 9635400 events read in total (252194ms).
[15:00:35.042] <TB0>     INFO: 10704400 events read in total (280456ms).
[15:01:03.254] <TB0>     INFO: 11774400 events read in total (308668ms).
[15:01:31.473] <TB0>     INFO: 12845400 events read in total (336887ms).
[15:01:59.784] <TB0>     INFO: 13913800 events read in total (365198ms).
[15:02:27.005] <TB0>     INFO: 14985200 events read in total (393419ms).
[15:02:56.185] <TB0>     INFO: 16056000 events read in total (421599ms).
[15:03:24.571] <TB0>     INFO: 17124600 events read in total (449985ms).
[15:03:52.861] <TB0>     INFO: 18197000 events read in total (478275ms).
[15:04:21.067] <TB0>     INFO: 19266200 events read in total (506481ms).
[15:04:49.276] <TB0>     INFO: 20335800 events read in total (534690ms).
[15:05:17.551] <TB0>     INFO: 21408400 events read in total (562965ms).
[15:05:45.810] <TB0>     INFO: 22477600 events read in total (591224ms).
[15:06:14.123] <TB0>     INFO: 23549800 events read in total (619537ms).
[15:06:42.301] <TB0>     INFO: 24618800 events read in total (647716ms).
[15:07:10.489] <TB0>     INFO: 25687800 events read in total (675903ms).
[15:07:38.682] <TB0>     INFO: 26760800 events read in total (704096ms).
[15:08:06.958] <TB0>     INFO: 27829600 events read in total (732372ms).
[15:08:35.222] <TB0>     INFO: 28899200 events read in total (760636ms).
[15:09:03.444] <TB0>     INFO: 29970600 events read in total (788858ms).
[15:09:31.612] <TB0>     INFO: 31039000 events read in total (817026ms).
[15:09:59.973] <TB0>     INFO: 32109400 events read in total (845387ms).
[15:10:28.274] <TB0>     INFO: 33180000 events read in total (873688ms).
[15:10:56.656] <TB0>     INFO: 34248600 events read in total (902070ms).
[15:11:24.966] <TB0>     INFO: 35319000 events read in total (930380ms).
[15:11:53.262] <TB0>     INFO: 36389200 events read in total (958676ms).
[15:12:21.518] <TB0>     INFO: 37457600 events read in total (986932ms).
[15:12:49.872] <TB0>     INFO: 38526600 events read in total (1015286ms).
[15:13:18.228] <TB0>     INFO: 39597200 events read in total (1043642ms).
[15:13:46.622] <TB0>     INFO: 40665400 events read in total (1072036ms).
[15:14:14.926] <TB0>     INFO: 41733600 events read in total (1100340ms).
[15:14:43.324] <TB0>     INFO: 42806000 events read in total (1128738ms).
[15:15:11.738] <TB0>     INFO: 43874600 events read in total (1157152ms).
[15:15:40.048] <TB0>     INFO: 44942600 events read in total (1185462ms).
[15:16:08.420] <TB0>     INFO: 46014400 events read in total (1213834ms).
[15:16:36.795] <TB0>     INFO: 47083000 events read in total (1242209ms).
[15:17:05.197] <TB0>     INFO: 48150400 events read in total (1270611ms).
[15:17:33.505] <TB0>     INFO: 49219200 events read in total (1298919ms).
[15:18:02.060] <TB0>     INFO: 50289600 events read in total (1327474ms).
[15:18:30.289] <TB0>     INFO: 51357400 events read in total (1355703ms).
[15:18:58.697] <TB0>     INFO: 52425200 events read in total (1384111ms).
[15:19:27.105] <TB0>     INFO: 53496000 events read in total (1412519ms).
[15:19:55.476] <TB0>     INFO: 54565200 events read in total (1440890ms).
[15:20:23.767] <TB0>     INFO: 55632800 events read in total (1469181ms).
[15:20:52.232] <TB0>     INFO: 56700600 events read in total (1497646ms).
[15:21:20.266] <TB0>     INFO: 57771600 events read in total (1525680ms).
[15:21:48.366] <TB0>     INFO: 58840800 events read in total (1553780ms).
[15:21:54.763] <TB0>     INFO: 59072000 events read in total (1560177ms).
[15:21:54.784] <TB0>     INFO: Test took 1561255ms.
[15:21:54.843] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:54.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:54.970] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:56.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:56.135] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:57.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:57.299] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:58.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:58.436] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:21:59.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:59.604] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:00.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:22:00.767] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:01.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:22:01.939] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:03.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:22:03.092] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:04.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:22:04.249] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:05.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:22:05.387] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:06.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:22:06.543] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:07.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:22:07.713] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:08.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:22:08.879] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:10.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:22:10.055] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:11.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:22:11.231] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:12.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:22:12.370] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:22:13.551] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 529469440
[15:22:13.585] <TB0>     INFO: PixTestScurves::scurves() done 
[15:22:13.585] <TB0>     INFO: Vcal mean:  35.10  35.09  34.67  35.05  35.09  34.98  35.08  35.12  35.10  35.09  35.09  35.11  35.10  35.03  35.11  35.01 
[15:22:13.585] <TB0>     INFO: Vcal RMS:    0.71   0.74   3.96   0.67   0.63   0.76   0.85   0.72   0.64   0.71   0.77   0.74   0.70   0.68   0.66   0.72 
[15:22:13.585] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:22:13.659] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:22:13.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:22:13.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:22:13.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:22:13.659] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:22:13.659] <TB0>     INFO: ######################################################################
[15:22:13.659] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:22:13.659] <TB0>     INFO: ######################################################################
[15:22:13.662] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:22:14.010] <TB0>     INFO: Expecting 41600 events.
[15:22:18.112] <TB0>     INFO: 41600 events read in total (3380ms).
[15:22:18.113] <TB0>     INFO: Test took 4451ms.
[15:22:18.121] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:18.121] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66507
[15:22:18.121] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:22:18.125] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 0, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 0, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 1, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 1, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 2, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 2, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 3, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 3, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 4, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 4, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 5, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 5, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 6, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 6, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 7, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 7, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 8, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 8, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 9, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 9, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 10, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 10, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 11, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 11, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 12, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 12, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 13, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 13, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 14, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 14, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 15, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 15, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 16, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 16, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 17, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 17, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 18, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 18, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 19, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 19, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 20, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 20, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 21, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 21, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 22, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 22, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 23, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 23, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 24, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 24, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 25, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 25, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 26, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 26, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 27, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 27, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 28, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 28, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 29, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 29, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 30, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 30, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 31, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 31, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 32, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 32, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 33, 22] has eff 0/10
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 33, 22]
[15:22:18.126] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 34, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 34, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 35, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 35, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 36, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 36, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 37, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 37, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 38, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 38, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 39, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 39, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 40, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 40, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 41, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 41, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 42, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 42, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 43, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 43, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 44, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 44, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 45, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 45, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 46, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 46, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 47, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 47, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 48, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 48, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 49, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 49, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 50, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 50, 22]
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 51, 22] has eff 0/10
[15:22:18.127] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 51, 22]
[15:22:18.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 31, 71] has eff 0/10
[15:22:18.128] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 31, 71]
[15:22:18.131] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 53
[15:22:18.131] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:22:18.131] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:22:18.131] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:22:18.471] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:22:18.819] <TB0>     INFO: Expecting 41600 events.
[15:22:22.996] <TB0>     INFO: 41600 events read in total (3462ms).
[15:22:22.997] <TB0>     INFO: Test took 4526ms.
[15:22:22.004] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:22.004] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66507
[15:22:22.004] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.663
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.406
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.668
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.126
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.609
[15:22:23.009] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 190
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.484
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.885
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,5] phvalue 167
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.612
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 166
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.489
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 188
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.28
[15:22:23.010] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.136
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.547
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 182
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.05
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.239
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.846
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 186
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.255
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 169
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:22:23.011] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:22:23.096] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:22:23.438] <TB0>     INFO: Expecting 41600 events.
[15:22:27.554] <TB0>     INFO: 41600 events read in total (3401ms).
[15:22:27.555] <TB0>     INFO: Test took 4459ms.
[15:22:27.563] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:22:27.563] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66507
[15:22:27.563] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:22:27.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:22:27.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 1
[15:22:27.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5485
[15:22:27.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 68
[15:22:27.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.0497
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 54
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6171
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 88
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.252
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 65
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9637
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 80
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8252
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 74
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3568
[15:22:27.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 61
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.2073
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 58
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.5778
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,12] phvalue 87
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9427
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 74
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9185
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 67
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9431
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 74
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.1504
[15:22:27.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,62] phvalue 89
[15:22:27.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.3359
[15:22:27.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 82
[15:22:27.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9666
[15:22:27.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 88
[15:22:27.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8414
[15:22:27.570] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 66
[15:22:27.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[15:22:27.971] <TB0>     INFO: Expecting 2560 events.
[15:22:28.929] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:28.929] <TB0>     INFO: Test took 1358ms.
[15:22:28.929] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:28.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 1 1
[15:22:29.437] <TB0>     INFO: Expecting 2560 events.
[15:22:30.395] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:30.395] <TB0>     INFO: Test took 1465ms.
[15:22:30.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:30.397] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 2 2
[15:22:30.903] <TB0>     INFO: Expecting 2560 events.
[15:22:31.859] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:31.859] <TB0>     INFO: Test took 1462ms.
[15:22:31.859] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:31.860] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 3 3
[15:22:32.368] <TB0>     INFO: Expecting 2560 events.
[15:22:33.325] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:33.325] <TB0>     INFO: Test took 1465ms.
[15:22:33.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:33.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[15:22:33.833] <TB0>     INFO: Expecting 2560 events.
[15:22:34.790] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:34.790] <TB0>     INFO: Test took 1464ms.
[15:22:34.790] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:34.790] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 5 5
[15:22:35.298] <TB0>     INFO: Expecting 2560 events.
[15:22:36.255] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:36.255] <TB0>     INFO: Test took 1465ms.
[15:22:36.256] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:36.256] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 6 6
[15:22:36.762] <TB0>     INFO: Expecting 2560 events.
[15:22:37.720] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:37.721] <TB0>     INFO: Test took 1465ms.
[15:22:37.721] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:37.721] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[15:22:38.228] <TB0>     INFO: Expecting 2560 events.
[15:22:39.186] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:39.187] <TB0>     INFO: Test took 1466ms.
[15:22:39.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:39.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 12, 8 8
[15:22:39.694] <TB0>     INFO: Expecting 2560 events.
[15:22:40.652] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:40.652] <TB0>     INFO: Test took 1465ms.
[15:22:40.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:40.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 9 9
[15:22:41.160] <TB0>     INFO: Expecting 2560 events.
[15:22:42.118] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:42.118] <TB0>     INFO: Test took 1466ms.
[15:22:42.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:42.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 10 10
[15:22:42.625] <TB0>     INFO: Expecting 2560 events.
[15:22:43.584] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:43.584] <TB0>     INFO: Test took 1466ms.
[15:22:43.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:43.585] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 11 11
[15:22:44.092] <TB0>     INFO: Expecting 2560 events.
[15:22:45.050] <TB0>     INFO: 2560 events read in total (244ms).
[15:22:45.050] <TB0>     INFO: Test took 1465ms.
[15:22:45.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:45.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 62, 12 12
[15:22:45.560] <TB0>     INFO: Expecting 2560 events.
[15:22:46.517] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:46.518] <TB0>     INFO: Test took 1467ms.
[15:22:46.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:46.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 13 13
[15:22:47.025] <TB0>     INFO: Expecting 2560 events.
[15:22:47.983] <TB0>     INFO: 2560 events read in total (243ms).
[15:22:47.983] <TB0>     INFO: Test took 1465ms.
[15:22:47.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:47.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:22:48.490] <TB0>     INFO: Expecting 2560 events.
[15:22:49.447] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:49.447] <TB0>     INFO: Test took 1464ms.
[15:22:49.448] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:49.448] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 15 15
[15:22:49.955] <TB0>     INFO: Expecting 2560 events.
[15:22:50.912] <TB0>     INFO: 2560 events read in total (242ms).
[15:22:50.912] <TB0>     INFO: Test took 1464ms.
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:22:50.912] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:22:50.913] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:22:50.913] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:22:50.913] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:22:50.913] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:22:50.917] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:22:51.422] <TB0>     INFO: Expecting 655360 events.
[15:23:03.208] <TB0>     INFO: 655360 events read in total (11071ms).
[15:23:03.219] <TB0>     INFO: Expecting 655360 events.
[15:23:14.845] <TB0>     INFO: 655360 events read in total (11069ms).
[15:23:14.860] <TB0>     INFO: Expecting 655360 events.
[15:23:26.428] <TB0>     INFO: 655360 events read in total (11010ms).
[15:23:26.447] <TB0>     INFO: Expecting 655360 events.
[15:23:37.998] <TB0>     INFO: 655360 events read in total (10994ms).
[15:23:38.022] <TB0>     INFO: Expecting 655360 events.
[15:23:49.566] <TB0>     INFO: 655360 events read in total (10995ms).
[15:23:49.595] <TB0>     INFO: Expecting 655360 events.
[15:24:01.245] <TB0>     INFO: 655360 events read in total (11111ms).
[15:24:01.278] <TB0>     INFO: Expecting 655360 events.
[15:24:12.678] <TB0>     INFO: 655360 events read in total (10866ms).
[15:24:12.714] <TB0>     INFO: Expecting 655360 events.
[15:24:24.151] <TB0>     INFO: 655360 events read in total (10897ms).
[15:24:24.191] <TB0>     INFO: Expecting 655360 events.
[15:24:35.806] <TB0>     INFO: 655360 events read in total (11079ms).
[15:24:35.852] <TB0>     INFO: Expecting 655360 events.
[15:24:47.422] <TB0>     INFO: 655360 events read in total (11042ms).
[15:24:47.471] <TB0>     INFO: Expecting 655360 events.
[15:24:58.003] <TB0>     INFO: 655360 events read in total (11005ms).
[15:24:59.057] <TB0>     INFO: Expecting 655360 events.
[15:25:10.698] <TB0>     INFO: 655360 events read in total (11114ms).
[15:25:10.754] <TB0>     INFO: Expecting 655360 events.
[15:25:22.319] <TB0>     INFO: 655360 events read in total (11038ms).
[15:25:22.380] <TB0>     INFO: Expecting 655360 events.
[15:25:33.955] <TB0>     INFO: 655360 events read in total (11048ms).
[15:25:34.021] <TB0>     INFO: Expecting 655360 events.
[15:25:45.410] <TB0>     INFO: 655360 events read in total (10863ms).
[15:25:45.481] <TB0>     INFO: Expecting 655360 events.
[15:25:56.895] <TB0>     INFO: 655360 events read in total (10888ms).
[15:25:56.970] <TB0>     INFO: Test took 186054ms.
[15:25:57.062] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:25:57.371] <TB0>     INFO: Expecting 655360 events.
[15:26:09.133] <TB0>     INFO: 655360 events read in total (11047ms).
[15:26:09.145] <TB0>     INFO: Expecting 655360 events.
[15:26:20.748] <TB0>     INFO: 655360 events read in total (11040ms).
[15:26:20.762] <TB0>     INFO: Expecting 655360 events.
[15:26:32.293] <TB0>     INFO: 655360 events read in total (10973ms).
[15:26:32.312] <TB0>     INFO: Expecting 655360 events.
[15:26:43.845] <TB0>     INFO: 655360 events read in total (10977ms).
[15:26:43.869] <TB0>     INFO: Expecting 655360 events.
[15:26:55.417] <TB0>     INFO: 655360 events read in total (10996ms).
[15:26:55.446] <TB0>     INFO: Expecting 655360 events.
[15:27:06.999] <TB0>     INFO: 655360 events read in total (11005ms).
[15:27:07.031] <TB0>     INFO: Expecting 655360 events.
[15:27:18.576] <TB0>     INFO: 655360 events read in total (11004ms).
[15:27:18.613] <TB0>     INFO: Expecting 655360 events.
[15:27:30.070] <TB0>     INFO: 655360 events read in total (10922ms).
[15:27:30.110] <TB0>     INFO: Expecting 655360 events.
[15:27:41.653] <TB0>     INFO: 655360 events read in total (11007ms).
[15:27:41.697] <TB0>     INFO: Expecting 655360 events.
[15:27:53.300] <TB0>     INFO: 655360 events read in total (11076ms).
[15:27:53.349] <TB0>     INFO: Expecting 655360 events.
[15:28:04.916] <TB0>     INFO: 655360 events read in total (11041ms).
[15:28:04.971] <TB0>     INFO: Expecting 655360 events.
[15:28:16.582] <TB0>     INFO: 655360 events read in total (11084ms).
[15:28:16.639] <TB0>     INFO: Expecting 655360 events.
[15:28:28.228] <TB0>     INFO: 655360 events read in total (11063ms).
[15:28:28.290] <TB0>     INFO: Expecting 655360 events.
[15:28:39.869] <TB0>     INFO: 655360 events read in total (11052ms).
[15:28:39.935] <TB0>     INFO: Expecting 655360 events.
[15:28:51.540] <TB0>     INFO: 655360 events read in total (11078ms).
[15:28:51.610] <TB0>     INFO: Expecting 655360 events.
[15:29:03.254] <TB0>     INFO: 655360 events read in total (11117ms).
[15:29:03.329] <TB0>     INFO: Test took 186267ms.
[15:29:03.499] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.500] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:29:03.500] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.500] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:29:03.500] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:29:03.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:29:03.501] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.502] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:29:03.502] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.502] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:29:03.502] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.502] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:29:03.502] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.503] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:29:03.503] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.503] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:29:03.503] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:29:03.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:29:03.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:29:03.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:29:03.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:29:03.505] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:29:03.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:29:03.506] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:29:03.506] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.513] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.520] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.527] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.533] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.540] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.547] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.554] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.560] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.567] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.574] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.581] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.587] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.594] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.601] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.608] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:29:03.614] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:29:03.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:29:03.649] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C0.dat
[15:29:03.649] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C1.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C2.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C3.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C4.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C5.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C6.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C7.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C8.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C9.dat
[15:29:03.650] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C10.dat
[15:29:03.651] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C11.dat
[15:29:03.651] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C12.dat
[15:29:03.651] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C13.dat
[15:29:03.651] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C14.dat
[15:29:03.651] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//dacParameters35_C15.dat
[15:29:03.998] <TB0>     INFO: Expecting 41600 events.
[15:29:07.848] <TB0>     INFO: 41600 events read in total (3135ms).
[15:29:07.849] <TB0>     INFO: Test took 4194ms.
[15:29:08.503] <TB0>     INFO: Expecting 41600 events.
[15:29:12.336] <TB0>     INFO: 41600 events read in total (3118ms).
[15:29:12.337] <TB0>     INFO: Test took 4185ms.
[15:29:12.986] <TB0>     INFO: Expecting 41600 events.
[15:29:16.831] <TB0>     INFO: 41600 events read in total (3130ms).
[15:29:16.832] <TB0>     INFO: Test took 4192ms.
[15:29:17.132] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:17.264] <TB0>     INFO: Expecting 2560 events.
[15:29:18.223] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:18.223] <TB0>     INFO: Test took 1091ms.
[15:29:18.225] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:18.732] <TB0>     INFO: Expecting 2560 events.
[15:29:19.690] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:19.690] <TB0>     INFO: Test took 1465ms.
[15:29:19.692] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:20.199] <TB0>     INFO: Expecting 2560 events.
[15:29:21.158] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:21.158] <TB0>     INFO: Test took 1466ms.
[15:29:21.160] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:21.667] <TB0>     INFO: Expecting 2560 events.
[15:29:22.625] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:22.625] <TB0>     INFO: Test took 1465ms.
[15:29:22.628] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:23.134] <TB0>     INFO: Expecting 2560 events.
[15:29:24.091] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:24.091] <TB0>     INFO: Test took 1463ms.
[15:29:24.093] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:24.603] <TB0>     INFO: Expecting 2560 events.
[15:29:25.561] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:25.562] <TB0>     INFO: Test took 1469ms.
[15:29:25.564] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:26.071] <TB0>     INFO: Expecting 2560 events.
[15:29:27.029] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:27.029] <TB0>     INFO: Test took 1465ms.
[15:29:27.031] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:27.538] <TB0>     INFO: Expecting 2560 events.
[15:29:28.495] <TB0>     INFO: 2560 events read in total (242ms).
[15:29:28.495] <TB0>     INFO: Test took 1464ms.
[15:29:28.496] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:28.003] <TB0>     INFO: Expecting 2560 events.
[15:29:29.961] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:29.962] <TB0>     INFO: Test took 1466ms.
[15:29:29.963] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:30.471] <TB0>     INFO: Expecting 2560 events.
[15:29:31.429] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:31.430] <TB0>     INFO: Test took 1467ms.
[15:29:31.432] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:31.938] <TB0>     INFO: Expecting 2560 events.
[15:29:32.897] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:32.898] <TB0>     INFO: Test took 1466ms.
[15:29:32.899] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:33.406] <TB0>     INFO: Expecting 2560 events.
[15:29:34.364] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:34.364] <TB0>     INFO: Test took 1465ms.
[15:29:34.366] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:34.873] <TB0>     INFO: Expecting 2560 events.
[15:29:35.832] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:35.832] <TB0>     INFO: Test took 1466ms.
[15:29:35.834] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:36.341] <TB0>     INFO: Expecting 2560 events.
[15:29:37.297] <TB0>     INFO: 2560 events read in total (242ms).
[15:29:37.297] <TB0>     INFO: Test took 1463ms.
[15:29:37.299] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:37.806] <TB0>     INFO: Expecting 2560 events.
[15:29:38.764] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:38.765] <TB0>     INFO: Test took 1466ms.
[15:29:38.766] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:39.273] <TB0>     INFO: Expecting 2560 events.
[15:29:40.231] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:40.231] <TB0>     INFO: Test took 1465ms.
[15:29:40.233] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:40.740] <TB0>     INFO: Expecting 2560 events.
[15:29:41.699] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:41.700] <TB0>     INFO: Test took 1467ms.
[15:29:41.701] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:42.208] <TB0>     INFO: Expecting 2560 events.
[15:29:43.167] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:43.168] <TB0>     INFO: Test took 1467ms.
[15:29:43.170] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:43.677] <TB0>     INFO: Expecting 2560 events.
[15:29:44.636] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:44.636] <TB0>     INFO: Test took 1466ms.
[15:29:44.640] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:45.144] <TB0>     INFO: Expecting 2560 events.
[15:29:46.103] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:46.104] <TB0>     INFO: Test took 1464ms.
[15:29:46.106] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:46.612] <TB0>     INFO: Expecting 2560 events.
[15:29:47.570] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:47.570] <TB0>     INFO: Test took 1464ms.
[15:29:47.572] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:48.080] <TB0>     INFO: Expecting 2560 events.
[15:29:49.039] <TB0>     INFO: 2560 events read in total (245ms).
[15:29:49.039] <TB0>     INFO: Test took 1467ms.
[15:29:49.042] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:49.548] <TB0>     INFO: Expecting 2560 events.
[15:29:50.506] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:50.507] <TB0>     INFO: Test took 1465ms.
[15:29:50.509] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:51.017] <TB0>     INFO: Expecting 2560 events.
[15:29:51.974] <TB0>     INFO: 2560 events read in total (242ms).
[15:29:51.975] <TB0>     INFO: Test took 1467ms.
[15:29:51.977] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:52.483] <TB0>     INFO: Expecting 2560 events.
[15:29:53.441] <TB0>     INFO: 2560 events read in total (243ms).
[15:29:53.441] <TB0>     INFO: Test took 1464ms.
[15:29:53.444] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:53.950] <TB0>     INFO: Expecting 2560 events.
[15:29:54.909] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:54.909] <TB0>     INFO: Test took 1466ms.
[15:29:54.911] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:55.418] <TB0>     INFO: Expecting 2560 events.
[15:29:56.377] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:56.377] <TB0>     INFO: Test took 1466ms.
[15:29:56.379] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:56.886] <TB0>     INFO: Expecting 2560 events.
[15:29:57.845] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:57.845] <TB0>     INFO: Test took 1466ms.
[15:29:57.847] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:58.354] <TB0>     INFO: Expecting 2560 events.
[15:29:59.313] <TB0>     INFO: 2560 events read in total (244ms).
[15:29:59.313] <TB0>     INFO: Test took 1466ms.
[15:29:59.315] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:59.822] <TB0>     INFO: Expecting 2560 events.
[15:30:00.781] <TB0>     INFO: 2560 events read in total (244ms).
[15:30:00.781] <TB0>     INFO: Test took 1466ms.
[15:30:00.784] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:01.290] <TB0>     INFO: Expecting 2560 events.
[15:30:02.249] <TB0>     INFO: 2560 events read in total (244ms).
[15:30:02.250] <TB0>     INFO: Test took 1467ms.
[15:30:02.252] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:30:02.758] <TB0>     INFO: Expecting 2560 events.
[15:30:03.717] <TB0>     INFO: 2560 events read in total (244ms).
[15:30:03.718] <TB0>     INFO: Test took 1466ms.
[15:30:04.734] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:30:04.734] <TB0>     INFO: PH scale (per ROC):    74  77  69  75  80  69  75  67  77  69  78  79  73  80  77  68
[15:30:04.734] <TB0>     INFO: PH offset (per ROC):  182 191 169 182 167 178 188 192 163 177 179 174 165 165 165 187
[15:30:04.914] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:30:04.918] <TB0>     INFO: ######################################################################
[15:30:04.918] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:30:04.918] <TB0>     INFO: ######################################################################
[15:30:04.918] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:30:04.929] <TB0>     INFO: scanning low vcal = 10
[15:30:05.277] <TB0>     INFO: Expecting 41600 events.
[15:30:08.995] <TB0>     INFO: 41600 events read in total (3003ms).
[15:30:08.995] <TB0>     INFO: Test took 4066ms.
[15:30:08.997] <TB0>     INFO: scanning low vcal = 20
[15:30:09.503] <TB0>     INFO: Expecting 41600 events.
[15:30:13.227] <TB0>     INFO: 41600 events read in total (3009ms).
[15:30:13.227] <TB0>     INFO: Test took 4230ms.
[15:30:13.229] <TB0>     INFO: scanning low vcal = 30
[15:30:13.735] <TB0>     INFO: Expecting 41600 events.
[15:30:17.458] <TB0>     INFO: 41600 events read in total (3008ms).
[15:30:17.458] <TB0>     INFO: Test took 4229ms.
[15:30:17.460] <TB0>     INFO: scanning low vcal = 40
[15:30:17.961] <TB0>     INFO: Expecting 41600 events.
[15:30:22.201] <TB0>     INFO: 41600 events read in total (3525ms).
[15:30:22.201] <TB0>     INFO: Test took 4741ms.
[15:30:22.204] <TB0>     INFO: scanning low vcal = 50
[15:30:22.621] <TB0>     INFO: Expecting 41600 events.
[15:30:26.876] <TB0>     INFO: 41600 events read in total (3540ms).
[15:30:26.876] <TB0>     INFO: Test took 4672ms.
[15:30:26.879] <TB0>     INFO: scanning low vcal = 60
[15:30:27.297] <TB0>     INFO: Expecting 41600 events.
[15:30:31.566] <TB0>     INFO: 41600 events read in total (3555ms).
[15:30:31.566] <TB0>     INFO: Test took 4687ms.
[15:30:31.570] <TB0>     INFO: scanning low vcal = 70
[15:30:31.989] <TB0>     INFO: Expecting 41600 events.
[15:30:36.257] <TB0>     INFO: 41600 events read in total (3553ms).
[15:30:36.258] <TB0>     INFO: Test took 4688ms.
[15:30:36.262] <TB0>     INFO: scanning low vcal = 80
[15:30:36.678] <TB0>     INFO: Expecting 41600 events.
[15:30:40.952] <TB0>     INFO: 41600 events read in total (3559ms).
[15:30:40.953] <TB0>     INFO: Test took 4691ms.
[15:30:40.956] <TB0>     INFO: scanning low vcal = 90
[15:30:41.375] <TB0>     INFO: Expecting 41600 events.
[15:30:45.620] <TB0>     INFO: 41600 events read in total (3531ms).
[15:30:45.620] <TB0>     INFO: Test took 4664ms.
[15:30:45.624] <TB0>     INFO: scanning low vcal = 100
[15:30:46.041] <TB0>     INFO: Expecting 41600 events.
[15:30:50.408] <TB0>     INFO: 41600 events read in total (3652ms).
[15:30:50.409] <TB0>     INFO: Test took 4785ms.
[15:30:50.411] <TB0>     INFO: scanning low vcal = 110
[15:30:50.827] <TB0>     INFO: Expecting 41600 events.
[15:30:55.078] <TB0>     INFO: 41600 events read in total (3536ms).
[15:30:55.079] <TB0>     INFO: Test took 4668ms.
[15:30:55.082] <TB0>     INFO: scanning low vcal = 120
[15:30:55.498] <TB0>     INFO: Expecting 41600 events.
[15:30:59.738] <TB0>     INFO: 41600 events read in total (3525ms).
[15:30:59.739] <TB0>     INFO: Test took 4657ms.
[15:30:59.742] <TB0>     INFO: scanning low vcal = 130
[15:31:00.160] <TB0>     INFO: Expecting 41600 events.
[15:31:04.401] <TB0>     INFO: 41600 events read in total (3526ms).
[15:31:04.402] <TB0>     INFO: Test took 4661ms.
[15:31:04.405] <TB0>     INFO: scanning low vcal = 140
[15:31:04.820] <TB0>     INFO: Expecting 41600 events.
[15:31:09.054] <TB0>     INFO: 41600 events read in total (3519ms).
[15:31:09.054] <TB0>     INFO: Test took 4649ms.
[15:31:09.058] <TB0>     INFO: scanning low vcal = 150
[15:31:09.474] <TB0>     INFO: Expecting 41600 events.
[15:31:13.700] <TB0>     INFO: 41600 events read in total (3511ms).
[15:31:13.701] <TB0>     INFO: Test took 4643ms.
[15:31:13.704] <TB0>     INFO: scanning low vcal = 160
[15:31:14.124] <TB0>     INFO: Expecting 41600 events.
[15:31:18.355] <TB0>     INFO: 41600 events read in total (3516ms).
[15:31:18.356] <TB0>     INFO: Test took 4652ms.
[15:31:18.359] <TB0>     INFO: scanning low vcal = 170
[15:31:18.779] <TB0>     INFO: Expecting 41600 events.
[15:31:23.011] <TB0>     INFO: 41600 events read in total (3516ms).
[15:31:23.012] <TB0>     INFO: Test took 4653ms.
[15:31:23.017] <TB0>     INFO: scanning low vcal = 180
[15:31:23.433] <TB0>     INFO: Expecting 41600 events.
[15:31:27.651] <TB0>     INFO: 41600 events read in total (3502ms).
[15:31:27.651] <TB0>     INFO: Test took 4634ms.
[15:31:27.654] <TB0>     INFO: scanning low vcal = 190
[15:31:28.075] <TB0>     INFO: Expecting 41600 events.
[15:31:32.338] <TB0>     INFO: 41600 events read in total (3548ms).
[15:31:32.338] <TB0>     INFO: Test took 4683ms.
[15:31:32.341] <TB0>     INFO: scanning low vcal = 200
[15:31:32.759] <TB0>     INFO: Expecting 41600 events.
[15:31:37.031] <TB0>     INFO: 41600 events read in total (3557ms).
[15:31:37.032] <TB0>     INFO: Test took 4691ms.
[15:31:37.035] <TB0>     INFO: scanning low vcal = 210
[15:31:37.451] <TB0>     INFO: Expecting 41600 events.
[15:31:41.742] <TB0>     INFO: 41600 events read in total (3576ms).
[15:31:41.742] <TB0>     INFO: Test took 4707ms.
[15:31:41.745] <TB0>     INFO: scanning low vcal = 220
[15:31:42.162] <TB0>     INFO: Expecting 41600 events.
[15:31:46.429] <TB0>     INFO: 41600 events read in total (3552ms).
[15:31:46.430] <TB0>     INFO: Test took 4685ms.
[15:31:46.435] <TB0>     INFO: scanning low vcal = 230
[15:31:46.853] <TB0>     INFO: Expecting 41600 events.
[15:31:51.150] <TB0>     INFO: 41600 events read in total (3582ms).
[15:31:51.151] <TB0>     INFO: Test took 4716ms.
[15:31:51.154] <TB0>     INFO: scanning low vcal = 240
[15:31:51.568] <TB0>     INFO: Expecting 41600 events.
[15:31:55.825] <TB0>     INFO: 41600 events read in total (3542ms).
[15:31:55.825] <TB0>     INFO: Test took 4671ms.
[15:31:55.828] <TB0>     INFO: scanning low vcal = 250
[15:31:56.245] <TB0>     INFO: Expecting 41600 events.
[15:32:00.496] <TB0>     INFO: 41600 events read in total (3536ms).
[15:32:00.497] <TB0>     INFO: Test took 4669ms.
[15:32:00.501] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:32:00.917] <TB0>     INFO: Expecting 41600 events.
[15:32:05.168] <TB0>     INFO: 41600 events read in total (3537ms).
[15:32:05.169] <TB0>     INFO: Test took 4668ms.
[15:32:05.172] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:32:05.592] <TB0>     INFO: Expecting 41600 events.
[15:32:09.845] <TB0>     INFO: 41600 events read in total (3538ms).
[15:32:09.846] <TB0>     INFO: Test took 4674ms.
[15:32:09.849] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:32:10.270] <TB0>     INFO: Expecting 41600 events.
[15:32:14.519] <TB0>     INFO: 41600 events read in total (3534ms).
[15:32:14.520] <TB0>     INFO: Test took 4671ms.
[15:32:14.523] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:32:14.939] <TB0>     INFO: Expecting 41600 events.
[15:32:19.185] <TB0>     INFO: 41600 events read in total (3531ms).
[15:32:19.185] <TB0>     INFO: Test took 4662ms.
[15:32:19.188] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:32:19.606] <TB0>     INFO: Expecting 41600 events.
[15:32:23.882] <TB0>     INFO: 41600 events read in total (3561ms).
[15:32:23.882] <TB0>     INFO: Test took 4694ms.
[15:32:24.428] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:32:24.431] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:32:24.431] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:32:24.431] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:32:24.431] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:32:24.431] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:32:24.432] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:32:24.432] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:32:24.432] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:32:24.432] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:32:24.432] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:32:24.433] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:32:24.433] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:32:24.433] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:32:24.433] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:32:24.433] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:32:24.433] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:33:02.719] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:33:02.719] <TB0>     INFO: non-linearity mean:  0.960 0.951 0.958 0.949 0.958 0.953 0.950 0.947 0.951 0.955 0.959 0.951 0.952 0.951 0.956 0.952
[15:33:02.719] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.006 0.006 0.005 0.006 0.007 0.008 0.006 0.006 0.005 0.006 0.006 0.006 0.005 0.006
[15:33:02.719] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:33:02.742] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:33:02.764] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:33:02.786] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:33:02.808] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:33:02.830] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:33:02.852] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:33:02.874] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:33:02.896] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:33:02.918] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:33:02.940] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:33:02.962] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:33:02.984] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:33:03.006] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:33:03.028] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:33:03.050] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-03_FPIXTest-17C-Nebraska-160921-1408-150V_2016-09-21_14h08m_1474484917//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:33:03.072] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:33:03.072] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:33:03.079] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:33:03.079] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:33:03.082] <TB0>     INFO: ######################################################################
[15:33:03.082] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:33:03.082] <TB0>     INFO: ######################################################################
[15:33:03.085] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:33:03.094] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:33:03.094] <TB0>     INFO:     run 1 of 1
[15:33:03.095] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:03.441] <TB0>     INFO: Expecting 3120000 events.
[15:33:52.742] <TB0>     INFO: 1319445 events read in total (48586ms).
[15:34:42.859] <TB0>     INFO: 2637525 events read in total (98704ms).
[15:35:00.784] <TB0>     INFO: 3120000 events read in total (116628ms).
[15:35:00.839] <TB0>     INFO: Test took 117744ms.
[15:35:00.901] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:01.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:35:02.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:35:03.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:35:05.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:35:06.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:35:08.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:09.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:11.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:12.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:13.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:15.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:16.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:18.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:19.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:20.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:22.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:23.881] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 442941440
[15:35:23.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:35:23.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7796, RMS = 0.956942
[15:35:23.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:35:23.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:35:23.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0815, RMS = 1.20241
[15:35:23.913] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:35:23.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:35:23.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4308, RMS = 1.93316
[15:35:23.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:35:23.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:35:23.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8837, RMS = 1.85657
[15:35:23.914] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:35:23.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:35:23.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2617, RMS = 1.12574
[15:35:23.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:35:23.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:35:23.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2616, RMS = 1.25485
[15:35:23.915] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:35:23.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:35:23.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1885, RMS = 0.949716
[15:35:23.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:35:23.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:35:23.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8939, RMS = 1.12405
[15:35:23.916] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:35:23.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:35:23.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1509, RMS = 1.4402
[15:35:23.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:35:23.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:35:23.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1921, RMS = 1.41736
[15:35:23.917] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:35:23.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:35:23.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8414, RMS = 1.1443
[15:35:23.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:35:23.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:35:23.918] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3317, RMS = 1.20221
[15:35:23.919] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:35:23.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 2 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:35:23.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4918, RMS = 3.37219
[15:35:23.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[15:35:23.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 2 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:35:23.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.635, RMS = 2.84042
[15:35:23.920] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:35:23.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:35:23.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4531, RMS = 1.09739
[15:35:23.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:35:23.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:35:23.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4774, RMS = 1.47836
[15:35:23.921] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:35:23.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:35:23.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.047, RMS = 1.11021
[15:35:23.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:35:23.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:35:23.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7977, RMS = 1.43771
[15:35:23.922] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:35:23.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:35:23.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8483, RMS = 0.963513
[15:35:23.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:35:23.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:35:23.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0913, RMS = 1.36115
[15:35:23.923] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:35:23.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:35:23.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.087, RMS = 1.49717
[15:35:23.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:35:23.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:35:23.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7326, RMS = 1.34995
[15:35:23.924] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:35:23.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:35:23.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8304, RMS = 1.28774
[15:35:23.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:35:23.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:35:23.925] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.686, RMS = 1.79703
[15:35:23.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:35:23.926] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:35:23.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2865, RMS = 0.959546
[15:35:23.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:35:23.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:35:23.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6422, RMS = 1.0056
[15:35:23.927] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:35:23.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:35:23.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0869, RMS = 0.811333
[15:35:23.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:35:23.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:35:23.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7577, RMS = 1.12402
[15:35:23.928] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:35:23.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:35:23.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.887, RMS = 1.03868
[15:35:23.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:35:23.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:35:23.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9525, RMS = 1.30513
[15:35:23.929] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:35:23.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:35:23.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.0912, RMS = 1.40093
[15:35:23.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:35:23.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:35:23.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.06, RMS = 1.51172
[15:35:23.930] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:35:23.933] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[15:35:23.933] <TB0>     INFO: number of dead bumps (per ROC):     0    1   52    6    1    1 2181    0    1    0    0    0    1    5    0    1
[15:35:23.933] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:35:24.031] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:35:24.031] <TB0>     INFO: enter test to run
[15:35:24.031] <TB0>     INFO:   test:  no parameter change
[15:35:24.032] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 389.1mA
[15:35:24.033] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:35:24.033] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[15:35:24.033] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:35:24.570] <TB0>    QUIET: Connection to board 133 closed.
[15:35:24.570] <TB0>     INFO: pXar: this is the end, my friend
[15:35:24.571] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
