
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters
 - **References**: 
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_ep_00 | 0.00 % | 0 % | 0.00 % | 0.00 % | 0 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_391_ep_00_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_391_ep_00_pdk45.v)]  [[C](mul8u_pwr_0_391_ep_00.c)] |
| mul8u_pwr_0_388_ep_09 | 0.018 % | 0.29 % | 9.38 % | 0.13 % | 1792 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_388_ep_09_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_388_ep_09_pdk45.v)]  [[C](mul8u_pwr_0_388_ep_09.c)] |
| mul8u_pwr_0_371_ep_19 | 1.12 % | 16 % | 19.82 % | 2.64 % | 5576768 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_371_ep_19_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_371_ep_19_pdk45.v)]  [[C](mul8u_pwr_0_371_ep_19.c)] |
| mul8u_pwr_0_356_ep_29 | 0.057 % | 1.1 % | 29.93 % | 0.51 % | 12684 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_356_ep_29_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_356_ep_29_pdk45.v)]  [[C](mul8u_pwr_0_356_ep_29.c)] |
| mul8u_pwr_0_329_ep_39 | 0.13 % | 2.4 % | 39.93 % | 1.04 % | 52863 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_329_ep_39_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_329_ep_39_pdk45.v)]  [[C](mul8u_pwr_0_329_ep_39.c)] |
| mul8u_pwr_0_309_ep_49 | 0.36 % | 5.2 % | 49.93 % | 2.06 % | 307232 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_309_ep_49_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_309_ep_49_pdk45.v)]  [[C](mul8u_pwr_0_309_ep_49.c)] |
| mul8u_pwr_0_254_ep_64 | 0.25 % | 2.8 % | 64.73 % | 1.99 % | 106014 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_254_ep_64_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_254_ep_64_pdk45.v)]  [[C](mul8u_pwr_0_254_ep_64.c)] |
| mul8u_pwr_0_189_ep_74 | 1.54 % | 14 % | 74.91 % | 7.46 % | 3689282 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_189_ep_74_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_189_ep_74_pdk45.v)]  [[C](mul8u_pwr_0_189_ep_74.c)] |
| mul8u_pwr_0_061_ep_88 | 4.84 % | 49 % | 88.71 % | 15.66 % | 33602746 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_061_ep_88_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_061_ep_88_pdk45.v)]  [[C](mul8u_pwr_0_061_ep_88.c)] |
| mul8u_pwr_0_000_ep_99 | 24.81 % | 99 % | 99.22 % | 100.00 % | 471649806 |  [[Verilog<sub>generic</sub>](mul8u_pwr_0_000_ep_99_gen.v)] [[Verilog<sub>PDK45</sub>](mul8u_pwr_0_000_ep_99_pdk45.v)]  [[C](mul8u_pwr_0_000_ep_99.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             