/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.12
Hash     : 6f00985
Date     : Oct  1 2024
Type     : Engineering
Log Time   : Tue Oct  1 20:50:18 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.12
Hash     : 6f00985
Date     : Oct  1 2024
Type     : Engineering
Log Time   : Tue Oct  1 20:50:18 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.10
Build    : 1.2.12
Hash     : 6f00985
Date     : Oct  1 2024
Type     : Engineering
Log Time   : Tue Oct  1 20:50:18 2024 GMT

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/

 Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3)

-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/results_dir/prim_xilinx_pad_wrapper/run_1/synth_1_1/analysis/prim_xilinx_pad_wrapper_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/10_01_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_FAB'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\MIPI_RX'.
Generating RTLIL representation for module `\MIPI_TX'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_FAB'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Successfully finished Verilog frontend.
Warning: Using synlig as yosys plugin is deprecated. It is recommended to build synlig as standalone binary.

2. Executing SystemVerilog frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/results_dir/prim_xilinx_pad_wrapper/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_alert_pkg.sv:5:1: Compile package "prim_alert_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:13:1: Compile package "prim_mubi_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_pad_wrapper_pkg.sv:5:1: Compile package "prim_pad_wrapper_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_pkg.sv:11:1: Compile package "prim_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_secded_pkg.sv:8:1: Compile package "prim_secded_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_subreg_pkg.sv:5:1: Compile package "prim_subreg_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_util_pkg.sv:9:1: Compile package "prim_util_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/top_pkg.sv:6:1: Compile package "top_pkg".
[INF:CP0301] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/tlul_pkg.sv:6:1: Compile package "tlul_pkg".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/IOBUF.v:42:1: Compile module "work@IOBUF".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_xilinx_pad_wrapper.sv:9:1: Compile module "work@prim_xilinx_pad_wrapper".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/IOBUF.v:42:15: Implicit port type (wire) for "O",
there are 1 more instances of this message.
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_xilinx_pad_wrapper.sv:66:5: Compile generate block "work@prim_xilinx_pad_wrapper.gen_bidir".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_xilinx_pad_wrapper.sv:9:1: Top level module "work@prim_xilinx_pad_wrapper".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 4.
[NTE:EL0510] Nb instances: 5.
[NTE:EL0511] Nb leaf instances: 3.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[WRN:UH0720] /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/IOBUF.v:75:27: Non-synthesizable construct "".
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:80: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:106: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:209: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:235: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:338: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:364: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:467: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_mubi_pkg.sv:493: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/prim_util_pkg.sv:34: Post-incrementation operations are handled as pre-incrementation.
Warning: /nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/IOBUF.v:75: Skipping non-synthesizable object of type 'delay_control'
/nfs_scratch/scratch/CGA/repo/2024-10-01-23-30-48_T12181R18/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/prim_xilinx/rtl/IOBUF.v:64: ERROR: Encountered unhandled gate type: \T1