============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 16:44:24 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.297120s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (50.6%)

RUN-1004 : used memory is 270 MB, reserved memory is 245 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96778498080768"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96778498080768"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 86144159055872"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4191888080896"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 68 trigger nets, 68 data nets.
KIT-1004 : Chipwatcher code = 1100110111111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=170) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=170)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=68,BUS_CTRL_NUM=148,BUS_WIDTH='{32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb01010000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 13693/17 useful/useless nets, 11468/6 useful/useless insts
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 13280/16 useful/useless nets, 12015/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 538 better
SYN-1014 : Optimize round 2
SYN-1032 : 12870/45 useful/useless nets, 11605/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.102497s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (46.8%)

RUN-1004 : used memory is 281 MB, reserved memory is 254 MB, peak memory is 283 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 45 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 68 instances.
SYN-2501 : Optimize round 1, 138 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 13494/2 useful/useless nets, 12236/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 54912, tnet num: 13494, tinst num: 12235, tnode num: 67653, tedge num: 89091.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13494 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 309 (3.19), #lev = 7 (1.50)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 624 instances into 309 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 503 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 184 adder to BLE ...
SYN-4008 : Packed 184 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.973264s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (60.2%)

RUN-1004 : used memory is 304 MB, reserved memory is 287 MB, peak memory is 425 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.199437s wall, 1.765625s user + 0.046875s system = 1.812500s CPU (56.7%)

RUN-1004 : used memory is 304 MB, reserved memory is 287 MB, peak memory is 425 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (361 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10949 instances
RUN-0007 : 6514 luts, 3450 seqs, 559 mslices, 286 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 12240 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 7132 nets have 2 pins
RUN-1001 : 3760 nets have [3 - 5] pins
RUN-1001 : 790 nets have [6 - 10] pins
RUN-1001 : 318 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 18 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     230     
RUN-1001 :   No   |  No   |  Yes  |    1437     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     980     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  62   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 81
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10947 instances, 6514 luts, 3450 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-0007 : Cell area utilization is 41%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52235, tnet num: 12238, tinst num: 10947, tnode num: 63911, tedge num: 85514.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.019411s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (88.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.88022e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10947.
PHY-3001 : Level 1 #clusters 1617.
PHY-3001 : End clustering;  0.114007s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 844951, overlap = 311.094
PHY-3002 : Step(2): len = 750622, overlap = 354.75
PHY-3002 : Step(3): len = 526251, overlap = 522.625
PHY-3002 : Step(4): len = 467627, overlap = 549.938
PHY-3002 : Step(5): len = 378749, overlap = 649.406
PHY-3002 : Step(6): len = 336971, overlap = 660.688
PHY-3002 : Step(7): len = 273277, overlap = 775.312
PHY-3002 : Step(8): len = 240324, overlap = 789.844
PHY-3002 : Step(9): len = 205777, overlap = 838.938
PHY-3002 : Step(10): len = 193282, overlap = 843.469
PHY-3002 : Step(11): len = 173805, overlap = 865.469
PHY-3002 : Step(12): len = 160460, overlap = 882.031
PHY-3002 : Step(13): len = 143469, overlap = 908.938
PHY-3002 : Step(14): len = 141958, overlap = 925.469
PHY-3002 : Step(15): len = 129816, overlap = 906.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00904e-06
PHY-3002 : Step(16): len = 151581, overlap = 863.312
PHY-3002 : Step(17): len = 198666, overlap = 754.969
PHY-3002 : Step(18): len = 208230, overlap = 703.656
PHY-3002 : Step(19): len = 210184, overlap = 676.156
PHY-3002 : Step(20): len = 201846, overlap = 660.781
PHY-3002 : Step(21): len = 196160, overlap = 634.375
PHY-3002 : Step(22): len = 188300, overlap = 620.969
PHY-3002 : Step(23): len = 183992, overlap = 610
PHY-3002 : Step(24): len = 179994, overlap = 622.219
PHY-3002 : Step(25): len = 177167, overlap = 626.812
PHY-3002 : Step(26): len = 174119, overlap = 662.031
PHY-3002 : Step(27): len = 172640, overlap = 647.312
PHY-3002 : Step(28): len = 170748, overlap = 648.875
PHY-3002 : Step(29): len = 168648, overlap = 658.906
PHY-3002 : Step(30): len = 168551, overlap = 659.344
PHY-3002 : Step(31): len = 167898, overlap = 667.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01808e-06
PHY-3002 : Step(32): len = 174427, overlap = 654.062
PHY-3002 : Step(33): len = 188716, overlap = 639.781
PHY-3002 : Step(34): len = 195492, overlap = 609.188
PHY-3002 : Step(35): len = 198232, overlap = 601.344
PHY-3002 : Step(36): len = 198343, overlap = 582.75
PHY-3002 : Step(37): len = 198284, overlap = 582.219
PHY-3002 : Step(38): len = 197364, overlap = 583.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.03616e-06
PHY-3002 : Step(39): len = 209618, overlap = 537.719
PHY-3002 : Step(40): len = 230532, overlap = 498.938
PHY-3002 : Step(41): len = 238440, overlap = 465.281
PHY-3002 : Step(42): len = 239857, overlap = 464.031
PHY-3002 : Step(43): len = 238235, overlap = 478.438
PHY-3002 : Step(44): len = 235803, overlap = 500.219
PHY-3002 : Step(45): len = 233941, overlap = 500.219
PHY-3002 : Step(46): len = 233077, overlap = 498.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.60723e-05
PHY-3002 : Step(47): len = 248142, overlap = 448.594
PHY-3002 : Step(48): len = 266969, overlap = 365.719
PHY-3002 : Step(49): len = 276416, overlap = 325.844
PHY-3002 : Step(50): len = 280486, overlap = 320.25
PHY-3002 : Step(51): len = 282849, overlap = 334.594
PHY-3002 : Step(52): len = 284277, overlap = 339.156
PHY-3002 : Step(53): len = 283765, overlap = 331.812
PHY-3002 : Step(54): len = 283019, overlap = 329.219
PHY-3002 : Step(55): len = 281353, overlap = 337.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.21446e-05
PHY-3002 : Step(56): len = 299386, overlap = 295.844
PHY-3002 : Step(57): len = 316553, overlap = 247.469
PHY-3002 : Step(58): len = 324199, overlap = 254.125
PHY-3002 : Step(59): len = 327400, overlap = 257.656
PHY-3002 : Step(60): len = 329108, overlap = 239.5
PHY-3002 : Step(61): len = 329602, overlap = 232.219
PHY-3002 : Step(62): len = 326520, overlap = 229.25
PHY-3002 : Step(63): len = 325096, overlap = 247.75
PHY-3002 : Step(64): len = 323705, overlap = 237.344
PHY-3002 : Step(65): len = 323936, overlap = 224.188
PHY-3002 : Step(66): len = 323272, overlap = 228.812
PHY-3002 : Step(67): len = 323593, overlap = 227.906
PHY-3002 : Step(68): len = 323830, overlap = 222.844
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.42893e-05
PHY-3002 : Step(69): len = 340876, overlap = 198.875
PHY-3002 : Step(70): len = 353531, overlap = 195.469
PHY-3002 : Step(71): len = 355198, overlap = 182.938
PHY-3002 : Step(72): len = 357238, overlap = 190.969
PHY-3002 : Step(73): len = 359789, overlap = 196.688
PHY-3002 : Step(74): len = 362515, overlap = 191.969
PHY-3002 : Step(75): len = 361841, overlap = 196.406
PHY-3002 : Step(76): len = 361430, overlap = 190.219
PHY-3002 : Step(77): len = 361624, overlap = 190.438
PHY-3002 : Step(78): len = 361877, overlap = 190.25
PHY-3002 : Step(79): len = 360963, overlap = 186.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000128579
PHY-3002 : Step(80): len = 374389, overlap = 165
PHY-3002 : Step(81): len = 383658, overlap = 164.688
PHY-3002 : Step(82): len = 386035, overlap = 162.812
PHY-3002 : Step(83): len = 388632, overlap = 140.656
PHY-3002 : Step(84): len = 392132, overlap = 139.75
PHY-3002 : Step(85): len = 394236, overlap = 131.812
PHY-3002 : Step(86): len = 392739, overlap = 131.75
PHY-3002 : Step(87): len = 392966, overlap = 125.156
PHY-3002 : Step(88): len = 396050, overlap = 128.75
PHY-3002 : Step(89): len = 398050, overlap = 129.375
PHY-3002 : Step(90): len = 396270, overlap = 133.344
PHY-3002 : Step(91): len = 395837, overlap = 132.812
PHY-3002 : Step(92): len = 396495, overlap = 128.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000257157
PHY-3002 : Step(93): len = 405580, overlap = 124.75
PHY-3002 : Step(94): len = 410933, overlap = 122.938
PHY-3002 : Step(95): len = 411158, overlap = 105.5
PHY-3002 : Step(96): len = 411841, overlap = 105.844
PHY-3002 : Step(97): len = 414232, overlap = 105.656
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000498315
PHY-3002 : Step(98): len = 420326, overlap = 102.719
PHY-3002 : Step(99): len = 425277, overlap = 102.875
PHY-3002 : Step(100): len = 426140, overlap = 94.125
PHY-3002 : Step(101): len = 428047, overlap = 90.4688
PHY-3002 : Step(102): len = 432379, overlap = 78.4375
PHY-3002 : Step(103): len = 435434, overlap = 81.3438
PHY-3002 : Step(104): len = 435636, overlap = 83.2188
PHY-3002 : Step(105): len = 435991, overlap = 77.0312
PHY-3002 : Step(106): len = 436743, overlap = 77.625
PHY-3002 : Step(107): len = 437034, overlap = 78.7812
PHY-3002 : Step(108): len = 437176, overlap = 80.1562
PHY-3002 : Step(109): len = 437950, overlap = 78.4062
PHY-3002 : Step(110): len = 438442, overlap = 77.0312
PHY-3002 : Step(111): len = 438886, overlap = 76.6562
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000988711
PHY-3002 : Step(112): len = 442031, overlap = 79.0312
PHY-3002 : Step(113): len = 444947, overlap = 72.8438
PHY-3002 : Step(114): len = 445527, overlap = 75.25
PHY-3002 : Step(115): len = 447178, overlap = 78.1875
PHY-3002 : Step(116): len = 449951, overlap = 75.1562
PHY-3002 : Step(117): len = 451392, overlap = 73.4062
PHY-3002 : Step(118): len = 450521, overlap = 68.1875
PHY-3002 : Step(119): len = 450452, overlap = 70.25
PHY-3002 : Step(120): len = 452164, overlap = 61.2188
PHY-3002 : Step(121): len = 453320, overlap = 62.6875
PHY-3002 : Step(122): len = 452621, overlap = 68.3125
PHY-3002 : Step(123): len = 452874, overlap = 68.3125
PHY-3002 : Step(124): len = 453983, overlap = 67.9375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00188996
PHY-3002 : Step(125): len = 455901, overlap = 65.375
PHY-3002 : Step(126): len = 458697, overlap = 58.25
PHY-3002 : Step(127): len = 459852, overlap = 62.0625
PHY-3002 : Step(128): len = 461641, overlap = 58.2188
PHY-3002 : Step(129): len = 464067, overlap = 49.625
PHY-3002 : Step(130): len = 465861, overlap = 50.9375
PHY-3002 : Step(131): len = 466067, overlap = 50.3438
PHY-3002 : Step(132): len = 467108, overlap = 49.2812
PHY-3002 : Step(133): len = 468920, overlap = 45.625
PHY-3002 : Step(134): len = 470295, overlap = 47.625
PHY-3002 : Step(135): len = 470438, overlap = 53.2812
PHY-3002 : Step(136): len = 470822, overlap = 51.0312
PHY-3002 : Step(137): len = 471340, overlap = 48.5625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00331123
PHY-3002 : Step(138): len = 472345, overlap = 51.0625
PHY-3002 : Step(139): len = 473493, overlap = 51
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019401s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12240.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607200, over cnt = 1400(3%), over = 7661, worst = 46
PHY-1001 : End global iterations;  0.340766s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.7%)

PHY-1001 : Congestion index: top1 = 85.28, top5 = 63.18, top10 = 53.20, top15 = 46.88.
PHY-3001 : End congestion estimation;  0.458913s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (54.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414593s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (90.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000174453
PHY-3002 : Step(140): len = 508035, overlap = 18.5938
PHY-3002 : Step(141): len = 511230, overlap = 15.5938
PHY-3002 : Step(142): len = 508231, overlap = 12.9375
PHY-3002 : Step(143): len = 506706, overlap = 13.5
PHY-3002 : Step(144): len = 509307, overlap = 13.25
PHY-3002 : Step(145): len = 514653, overlap = 10.9062
PHY-3002 : Step(146): len = 513423, overlap = 10.4062
PHY-3002 : Step(147): len = 512359, overlap = 10.6875
PHY-3002 : Step(148): len = 509226, overlap = 14.625
PHY-3002 : Step(149): len = 506975, overlap = 18.6562
PHY-3002 : Step(150): len = 503817, overlap = 16.5312
PHY-3002 : Step(151): len = 501296, overlap = 16.125
PHY-3002 : Step(152): len = 499448, overlap = 13.4375
PHY-3002 : Step(153): len = 498443, overlap = 13.3438
PHY-3002 : Step(154): len = 496415, overlap = 14.8438
PHY-3002 : Step(155): len = 494379, overlap = 15.2812
PHY-3002 : Step(156): len = 494342, overlap = 15.375
PHY-3002 : Step(157): len = 492765, overlap = 15.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000348906
PHY-3002 : Step(158): len = 494561, overlap = 14.8125
PHY-3002 : Step(159): len = 499296, overlap = 14.7188
PHY-3002 : Step(160): len = 501905, overlap = 14.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000697813
PHY-3002 : Step(161): len = 505925, overlap = 11.5938
PHY-3002 : Step(162): len = 516451, overlap = 9.4375
PHY-3002 : Step(163): len = 521502, overlap = 11.8438
PHY-3002 : Step(164): len = 523897, overlap = 9.25
PHY-3002 : Step(165): len = 525806, overlap = 7.34375
PHY-3002 : Step(166): len = 527613, overlap = 6.8125
PHY-3002 : Step(167): len = 528235, overlap = 6.90625
PHY-3002 : Step(168): len = 527908, overlap = 7.375
PHY-3002 : Step(169): len = 527007, overlap = 10.4062
PHY-3002 : Step(170): len = 525236, overlap = 9.875
PHY-3002 : Step(171): len = 522727, overlap = 9.78125
PHY-3002 : Step(172): len = 521012, overlap = 9.125
PHY-3002 : Step(173): len = 519208, overlap = 8.15625
PHY-3002 : Step(174): len = 518190, overlap = 7.34375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00139563
PHY-3002 : Step(175): len = 519822, overlap = 8.15625
PHY-3002 : Step(176): len = 522613, overlap = 9.09375
PHY-3002 : Step(177): len = 528047, overlap = 7
PHY-3002 : Step(178): len = 532888, overlap = 9.40625
PHY-3002 : Step(179): len = 534210, overlap = 9.5625
PHY-3002 : Step(180): len = 534370, overlap = 7.46875
PHY-3002 : Step(181): len = 535564, overlap = 8.09375
PHY-3002 : Step(182): len = 535556, overlap = 7.875
PHY-3002 : Step(183): len = 535415, overlap = 8.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00246538
PHY-3002 : Step(184): len = 535915, overlap = 9.125
PHY-3002 : Step(185): len = 538361, overlap = 9.90625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 48%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 73/12240.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 636728, over cnt = 1980(5%), over = 8406, worst = 36
PHY-1001 : End global iterations;  0.439505s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (53.3%)

PHY-1001 : Congestion index: top1 = 75.62, top5 = 59.70, top10 = 52.03, top15 = 47.23.
PHY-3001 : End congestion estimation;  0.566289s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (69.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460780s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (84.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000177526
PHY-3002 : Step(186): len = 533502, overlap = 107.625
PHY-3002 : Step(187): len = 530076, overlap = 89.3438
PHY-3002 : Step(188): len = 523723, overlap = 81.9375
PHY-3002 : Step(189): len = 518633, overlap = 85.0625
PHY-3002 : Step(190): len = 512306, overlap = 81.8125
PHY-3002 : Step(191): len = 508036, overlap = 81.2812
PHY-3002 : Step(192): len = 503935, overlap = 75.875
PHY-3002 : Step(193): len = 500120, overlap = 72.3438
PHY-3002 : Step(194): len = 496716, overlap = 73.6562
PHY-3002 : Step(195): len = 493425, overlap = 78.9688
PHY-3002 : Step(196): len = 489845, overlap = 80.5938
PHY-3002 : Step(197): len = 485746, overlap = 75.7188
PHY-3002 : Step(198): len = 481930, overlap = 77.1875
PHY-3002 : Step(199): len = 477916, overlap = 76.5625
PHY-3002 : Step(200): len = 474904, overlap = 79.7812
PHY-3002 : Step(201): len = 471987, overlap = 81.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000355052
PHY-3002 : Step(202): len = 475896, overlap = 75.0938
PHY-3002 : Step(203): len = 479954, overlap = 65.9062
PHY-3002 : Step(204): len = 482481, overlap = 60.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000710104
PHY-3002 : Step(205): len = 485847, overlap = 54.3438
PHY-3002 : Step(206): len = 491225, overlap = 50.1562
PHY-3002 : Step(207): len = 496689, overlap = 40
PHY-3002 : Step(208): len = 499764, overlap = 42.9375
PHY-3002 : Step(209): len = 501579, overlap = 42.9062
PHY-3002 : Step(210): len = 501458, overlap = 38.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52235, tnet num: 12238, tinst num: 10947, tnode num: 63911, tedge num: 85514.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 301.81 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 245/12240.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617888, over cnt = 2076(5%), over = 7100, worst = 24
PHY-1001 : End global iterations;  0.451960s wall, 0.375000s user + 0.046875s system = 0.421875s CPU (93.3%)

PHY-1001 : Congestion index: top1 = 66.36, top5 = 53.47, top10 = 47.22, top15 = 43.38.
PHY-1001 : End incremental global routing;  0.588247s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (93.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12238 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.417576s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (86.1%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10838 has valid locations, 45 needs to be replaced
PHY-3001 : design contains 10986 instances, 6522 luts, 3481 seqs, 845 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 505121
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10441/12279.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 621120, over cnt = 2088(5%), over = 7119, worst = 24
PHY-1001 : End global iterations;  0.079353s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (59.1%)

PHY-1001 : Congestion index: top1 = 66.42, top5 = 53.48, top10 = 47.33, top15 = 43.48.
PHY-3001 : End congestion estimation;  0.230007s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (88.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 52391, tnet num: 12277, tinst num: 10986, tnode num: 64160, tedge num: 85748.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.232977s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (78.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(211): len = 504818, overlap = 0
PHY-3002 : Step(212): len = 504751, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10451/12279.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 620584, over cnt = 2090(5%), over = 7129, worst = 24
PHY-1001 : End global iterations;  0.073663s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.6%)

PHY-1001 : Congestion index: top1 = 66.68, top5 = 53.54, top10 = 47.35, top15 = 43.50.
PHY-3001 : End congestion estimation;  0.222888s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (84.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.449226s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (66.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00109581
PHY-3002 : Step(213): len = 504757, overlap = 39.0938
PHY-3002 : Step(214): len = 504814, overlap = 38.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00219162
PHY-3002 : Step(215): len = 504871, overlap = 38.8438
PHY-3002 : Step(216): len = 505010, overlap = 38.8125
PHY-3001 : Final: Len = 505010, Over = 38.8125
PHY-3001 : End incremental placement;  2.448484s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (75.3%)

OPT-1001 : Total overflow 302.62 peak overflow 3.00
OPT-1001 : End high-fanout net optimization;  3.711015s wall, 2.828125s user + 0.093750s system = 2.921875s CPU (78.7%)

OPT-1001 : Current memory(MB): used = 538, reserve = 520, peak = 542.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10449/12279.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 620888, over cnt = 2075(5%), over = 7038, worst = 24
PHY-1002 : len = 656536, over cnt = 1339(3%), over = 3283, worst = 17
PHY-1002 : len = 678048, over cnt = 420(1%), over = 888, worst = 13
PHY-1002 : len = 686520, over cnt = 55(0%), over = 76, worst = 6
PHY-1002 : len = 687440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.704564s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (82.1%)

PHY-1001 : Congestion index: top1 = 55.22, top5 = 47.25, top10 = 43.18, top15 = 40.65.
OPT-1001 : End congestion update;  0.853320s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (84.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12277 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.373405s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (79.5%)

OPT-0007 : Start: WNS -3345 TNS -72716 NUM_FEPS 105
OPT-0007 : Iter 1: improved WNS -3345 TNS -70831 NUM_FEPS 103 with 29 cells processed and 1476 slack improved
OPT-0007 : Iter 2: improved WNS -3345 TNS -70723 NUM_FEPS 103 with 14 cells processed and 200 slack improved
OPT-0007 : Iter 3: improved WNS -3345 TNS -70623 NUM_FEPS 103 with 12 cells processed and 300 slack improved
OPT-0007 : Iter 4: improved WNS -3345 TNS -70623 NUM_FEPS 103 with 3 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.249194s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (83.8%)

OPT-1001 : Current memory(MB): used = 539, reserve = 520, peak = 542.
OPT-1001 : End physical optimization;  6.139482s wall, 4.875000s user + 0.093750s system = 4.968750s CPU (80.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6522 LUT to BLE ...
SYN-4008 : Packed 6522 LUT and 1248 SEQ to BLE.
SYN-4003 : Packing 2233 remaining SEQ's ...
SYN-4005 : Packed 1740 SEQ with LUT/SLICE
SYN-4006 : 3685 single LUT's are left
SYN-4006 : 493 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7015/8588 primitive instances ...
PHY-3001 : End packing;  0.480652s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (84.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4853 instances
RUN-1001 : 2357 mslices, 2356 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11223 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5871 nets have 2 pins
RUN-1001 : 3868 nets have [3 - 5] pins
RUN-1001 : 889 nets have [6 - 10] pins
RUN-1001 : 330 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 4851 instances, 4713 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : After packing: Len = 516604, Over = 108.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5692/11223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 672904, over cnt = 1265(3%), over = 1970, worst = 9
PHY-1002 : len = 677472, over cnt = 870(2%), over = 1165, worst = 6
PHY-1002 : len = 685712, over cnt = 359(1%), over = 456, worst = 4
PHY-1002 : len = 689208, over cnt = 129(0%), over = 157, worst = 3
PHY-1002 : len = 691648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.816697s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (67.0%)

PHY-1001 : Congestion index: top1 = 55.43, top5 = 47.60, top10 = 43.66, top15 = 41.07.
PHY-3001 : End congestion estimation;  1.016079s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (73.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49026, tnet num: 11221, tinst num: 4851, tnode num: 58126, tedge num: 82869.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.365824s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (83.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.869e-05
PHY-3002 : Step(217): len = 507983, overlap = 109.5
PHY-3002 : Step(218): len = 501959, overlap = 114.5
PHY-3002 : Step(219): len = 498432, overlap = 126
PHY-3002 : Step(220): len = 496171, overlap = 133.75
PHY-3002 : Step(221): len = 494059, overlap = 134
PHY-3002 : Step(222): len = 492567, overlap = 132.25
PHY-3002 : Step(223): len = 491468, overlap = 131
PHY-3002 : Step(224): len = 490814, overlap = 132.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013738
PHY-3002 : Step(225): len = 498321, overlap = 120
PHY-3002 : Step(226): len = 505534, overlap = 105.25
PHY-3002 : Step(227): len = 505548, overlap = 106.5
PHY-3002 : Step(228): len = 505699, overlap = 106.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00027476
PHY-3002 : Step(229): len = 513022, overlap = 93.25
PHY-3002 : Step(230): len = 521940, overlap = 87.75
PHY-3002 : Step(231): len = 527286, overlap = 88.25
PHY-3002 : Step(232): len = 527673, overlap = 84.25
PHY-3002 : Step(233): len = 526795, overlap = 84.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.882140s wall, 0.140625s user + 0.296875s system = 0.437500s CPU (49.6%)

PHY-3001 : Trial Legalized: Len = 569992
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 54%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 614/11223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 696816, over cnt = 1715(4%), over = 2854, worst = 7
PHY-1002 : len = 708424, over cnt = 932(2%), over = 1290, worst = 6
PHY-1002 : len = 720480, over cnt = 229(0%), over = 286, worst = 6
PHY-1002 : len = 722464, over cnt = 109(0%), over = 121, worst = 3
PHY-1002 : len = 724680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.088382s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (81.8%)

PHY-1001 : Congestion index: top1 = 54.25, top5 = 46.82, top10 = 43.31, top15 = 41.02.
PHY-3001 : End congestion estimation;  1.323700s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (77.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.471015s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (73.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179297
PHY-3002 : Step(234): len = 553411, overlap = 12.25
PHY-3002 : Step(235): len = 544400, overlap = 24
PHY-3002 : Step(236): len = 536545, overlap = 34.5
PHY-3002 : Step(237): len = 530215, overlap = 46.75
PHY-3002 : Step(238): len = 526781, overlap = 53.5
PHY-3002 : Step(239): len = 524310, overlap = 58.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000358593
PHY-3002 : Step(240): len = 530882, overlap = 54.5
PHY-3002 : Step(241): len = 534354, overlap = 52.25
PHY-3002 : Step(242): len = 536460, overlap = 52
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000717186
PHY-3002 : Step(243): len = 541469, overlap = 48.25
PHY-3002 : Step(244): len = 549848, overlap = 43.75
PHY-3002 : Step(245): len = 553308, overlap = 40
PHY-3002 : Step(246): len = 552666, overlap = 39.5
PHY-3002 : Step(247): len = 552403, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010877s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 566787, Over = 0
PHY-3001 : Spreading special nets. 53 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030991s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 68 instances has been re-located, deltaX = 11, deltaY = 37, maxDist = 1.
PHY-3001 : Final: Len = 567702, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49026, tnet num: 11221, tinst num: 4851, tnode num: 58126, tedge num: 82869.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.079676s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (70.9%)

RUN-1004 : used memory is 508 MB, reserved memory is 501 MB, peak memory is 555 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2966/11223.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 707264, over cnt = 1564(4%), over = 2472, worst = 7
PHY-1002 : len = 715696, over cnt = 902(2%), over = 1224, worst = 6
PHY-1002 : len = 724480, over cnt = 354(1%), over = 472, worst = 4
PHY-1002 : len = 727912, over cnt = 159(0%), over = 206, worst = 4
PHY-1002 : len = 730240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.081488s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (72.2%)

PHY-1001 : Congestion index: top1 = 51.94, top5 = 45.31, top10 = 41.92, top15 = 39.82.
PHY-1001 : End incremental global routing;  1.305853s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (74.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.465865s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (70.4%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4745 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 4861 instances, 4723 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 570167
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10338/11235.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 732848, over cnt = 41(0%), over = 47, worst = 4
PHY-1002 : len = 732912, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 733128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.301142s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (72.6%)

PHY-1001 : Congestion index: top1 = 52.03, top5 = 45.41, top10 = 42.00, top15 = 39.90.
PHY-3001 : End congestion estimation;  0.527503s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (77.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49128, tnet num: 11233, tinst num: 4861, tnode num: 58258, tedge num: 83023.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.040244s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (63.1%)

RUN-1004 : used memory is 535 MB, reserved memory is 526 MB, peak memory is 564 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.502369s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (55.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(248): len = 569425, overlap = 0
PHY-3002 : Step(249): len = 569196, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10328/11235.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731600, over cnt = 31(0%), over = 35, worst = 2
PHY-1002 : len = 731688, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 731792, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 731824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.403884s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (42.6%)

PHY-1001 : Congestion index: top1 = 51.94, top5 = 45.36, top10 = 41.95, top15 = 39.84.
PHY-3001 : End congestion estimation;  0.626575s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (44.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.498733s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (68.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000208805
PHY-3002 : Step(250): len = 568998, overlap = 0.25
PHY-3002 : Step(251): len = 569022, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003975s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 569044, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028389s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.0%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 569040, Over = 0
PHY-3001 : End incremental placement;  3.447600s wall, 2.015625s user + 0.078125s system = 2.093750s CPU (60.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.514011s wall, 3.343750s user + 0.125000s system = 3.468750s CPU (62.9%)

OPT-1001 : Current memory(MB): used = 571, reserve = 557, peak = 573.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10326/11235.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 731664, over cnt = 23(0%), over = 28, worst = 3
PHY-1002 : len = 731728, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 731832, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 731848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.410147s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (68.6%)

PHY-1001 : Congestion index: top1 = 51.94, top5 = 45.26, top10 = 41.87, top15 = 39.79.
OPT-1001 : End congestion update;  0.628163s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (72.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.384956s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (69.0%)

OPT-0007 : Start: WNS -3277 TNS -67556 NUM_FEPS 87
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4758 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4861 instances, 4723 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 581921, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029465s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.1%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 582245, Over = 0
PHY-3001 : End incremental legalization;  0.215025s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (79.9%)

OPT-0007 : Iter 1: improved WNS -3177 TNS -41315 NUM_FEPS 87 with 52 cells processed and 19750 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4758 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4861 instances, 4723 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 582957, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029377s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.2%)

PHY-3001 : 4 instances has been re-located, deltaX = 3, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 583117, Over = 0
PHY-3001 : End incremental legalization;  0.213193s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (58.6%)

OPT-0007 : Iter 2: improved WNS -3177 TNS -40150 NUM_FEPS 87 with 18 cells processed and 2721 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4758 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4861 instances, 4723 slices, 154 macros(845 instances: 559 mslices 286 lslices)
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Initial: Len = 583095, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030143s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.8%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 583183, Over = 0
PHY-3001 : End incremental legalization;  0.218400s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (71.5%)

OPT-0007 : Iter 3: improved WNS -3177 TNS -40168 NUM_FEPS 87 with 12 cells processed and 985 slack improved
OPT-1001 : End path based optimization;  1.972037s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (72.1%)

OPT-1001 : Current memory(MB): used = 572, reserve = 557, peak = 574.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364604s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (85.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10104/11235.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 745416, over cnt = 68(0%), over = 98, worst = 4
PHY-1002 : len = 745808, over cnt = 21(0%), over = 24, worst = 2
PHY-1002 : len = 746016, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 746080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.401427s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.4%)

PHY-1001 : Congestion index: top1 = 51.92, top5 = 45.39, top10 = 41.99, top15 = 39.92.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.386807s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (68.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3377 TNS -40793 NUM_FEPS 87
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3377ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11235 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11235 nets
OPT-1001 : End physical optimization;  10.146308s wall, 6.578125s user + 0.187500s system = 6.765625s CPU (66.7%)

RUN-1003 : finish command "place" in  31.596113s wall, 19.968750s user + 1.796875s system = 21.765625s CPU (68.9%)

RUN-1004 : used memory is 498 MB, reserved memory is 486 MB, peak memory is 574 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.145555s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (106.4%)

RUN-1004 : used memory is 499 MB, reserved memory is 487 MB, peak memory is 574 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4863 instances
RUN-1001 : 2363 mslices, 2360 lslices, 100 pads, 32 brams, 3 dsps
RUN-1001 : There are total 11235 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5869 nets have 2 pins
RUN-1001 : 3869 nets have [3 - 5] pins
RUN-1001 : 896 nets have [6 - 10] pins
RUN-1001 : 331 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49128, tnet num: 11233, tinst num: 4861, tnode num: 58258, tedge num: 83023.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2363 mslices, 2360 lslices, 100 pads, 32 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 704624, over cnt = 1670(4%), over = 2711, worst = 7
PHY-1002 : len = 714968, over cnt = 1018(2%), over = 1440, worst = 7
PHY-1002 : len = 725104, over cnt = 464(1%), over = 649, worst = 7
PHY-1002 : len = 732840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.871117s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (55.6%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 45.04, top10 = 41.76, top15 = 39.58.
PHY-1001 : End global routing;  1.078157s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (53.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 569, reserve = 554, peak = 574.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 823, reserve = 808, peak = 823.
PHY-1001 : End build detailed router design. 2.765822s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (59.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 140712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.437949s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (53.2%)

PHY-1001 : Current memory(MB): used = 858, reserve = 845, peak = 858.
PHY-1001 : End phase 1; 1.443510s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (53.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 2.02163e+06, over cnt = 831(0%), over = 836, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 863, reserve = 849, peak = 863.
PHY-1001 : End initial routed; 28.506466s wall, 13.265625s user + 0.125000s system = 13.390625s CPU (47.0%)

PHY-1001 : Update timing.....
PHY-1001 : 327/10489(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.755   |  -375.822  |  210  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.703720s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (59.6%)

PHY-1001 : Current memory(MB): used = 869, reserve = 856, peak = 869.
PHY-1001 : End phase 2; 30.210255s wall, 14.265625s user + 0.140625s system = 14.406250s CPU (47.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 27 pins with SWNS -3.618ns STNS -368.584ns FEP 210.
PHY-1001 : End OPT Iter 1; 0.156194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.0%)

PHY-1022 : len = 2.02184e+06, over cnt = 848(0%), over = 853, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.303737s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (20.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.99295e+06, over cnt = 220(0%), over = 221, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.246767s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (56.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.99131e+06, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.270998s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.99147e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.152469s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (30.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.99158e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.140691s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.1%)

PHY-1001 : Update timing.....
PHY-1001 : 327/10489(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.618   |  -369.064  |  210  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.681489s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (43.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 255 feed throughs used by 159 nets
PHY-1001 : End commit to database; 1.237587s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (54.3%)

PHY-1001 : Current memory(MB): used = 938, reserve = 927, peak = 938.
PHY-1001 : End phase 3; 5.239015s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (44.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -3.618ns STNS -365.873ns FEP 209.
PHY-1001 : End OPT Iter 1; 0.159345s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (49.0%)

PHY-1022 : len = 1.99158e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.288067s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (48.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.618ns, -365.873ns, 209}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.99156e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.109384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (14.3%)

PHY-1001 : Update timing.....
PHY-1001 : 327/10489(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.618   |  -366.292  |  209  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.710525s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (53.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 257 feed throughs used by 161 nets
PHY-1001 : End commit to database; 1.303919s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (50.3%)

PHY-1001 : Current memory(MB): used = 944, reserve = 933, peak = 944.
PHY-1001 : End phase 4; 3.436976s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (50.0%)

PHY-1003 : Routed, final wirelength = 1.99156e+06
PHY-1001 : Current memory(MB): used = 946, reserve = 934, peak = 946.
PHY-1001 : End export database. 0.065830s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (71.2%)

PHY-1001 : End detail routing;  43.405548s wall, 20.921875s user + 0.187500s system = 21.109375s CPU (48.6%)

RUN-1003 : finish command "route" in  45.923368s wall, 22.437500s user + 0.203125s system = 22.640625s CPU (49.3%)

RUN-1004 : used memory is 891 MB, reserved memory is 880 MB, peak memory is 946 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8633   out of  19600   44.05%
#reg                     3622   out of  19600   18.48%
#le                      9116
  #lut only              5494   out of   9116   60.27%
  #reg only               483   out of   9116    5.30%
  #lut&reg               3139   out of   9116   34.43%
#dsp                        3   out of     29   10.34%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1711
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    244
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               204
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    51


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |9116   |7788    |845     |3634    |32      |3       |
|  ISP                               |AHBISP                                        |1303   |722     |339     |761     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |577    |305     |145     |312     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |78     |42      |18      |44      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |69     |31      |18      |43      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |6       |0       |6       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |63     |30      |18      |36      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |4       |0       |7       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |66     |30      |18      |41      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |0      |0       |0       |0       |2       |0       |
|    u_bypass                        |bypass                                        |125    |85      |40      |48      |0       |0       |
|    u_demosaic                      |demosaic                                      |426    |189     |142     |284     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |108    |37      |31      |79      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |76     |33      |27      |48      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |78     |36      |27      |51      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |82     |41      |33      |63      |0       |0       |
|    u_gamma                         |gamma                                         |16     |16      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |10     |10      |0       |10      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |5      |5       |0       |5       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |1      |1       |0       |1       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |14     |10      |4       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |6      |6       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |8      |4       |4       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |20     |20      |0       |15      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |32     |32      |0       |15      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |3      |3       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |5      |5       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |36     |24      |0       |30      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |3      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |14     |14      |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                           |2      |2       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |147    |99      |18      |114     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |14     |10      |0       |14      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |24      |0       |35      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |27      |0       |35      |0       |0       |
|  kb                                |Keyboard                                      |104    |88      |16      |50      |0       |0       |
|  sd_reader                         |sd_reader                                     |716    |618     |94      |316     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |327    |292     |34      |150     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |798    |625     |121     |406     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |415    |292     |75      |283     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |158    |96      |21      |126     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |16      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |33     |23      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |32      |0       |39      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |170    |133     |30      |129     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |30     |27      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |35      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |40     |40      |0       |38      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |383    |333     |46      |123     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |62     |62      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |47     |39      |4       |27      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |124    |106     |18      |32      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |93     |81      |12      |30      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |4975   |4915    |51      |1387    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |151    |84      |65      |30      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |768    |506     |131     |481     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |768    |506     |131     |481     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |346    |222     |0       |339     |0       |0       |
|        reg_inst                    |register                                      |345    |221     |0       |338     |0       |0       |
|        tap_inst                    |tap                                           |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                       |422    |284     |131     |142     |0       |0       |
|        bus_inst                    |bus_top                                       |204    |130     |74      |62      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |17     |11      |6       |9       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |94     |60      |34      |28      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |93     |59      |34      |25      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |105    |76      |29      |53      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5824  
    #2          2       2327  
    #3          3       920   
    #4          4       622   
    #5        5-10      953   
    #6        11-50     504   
    #7       51-100      21   
    #8       101-500     3    
  Average     3.16            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.470011s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (92.5%)

RUN-1004 : used memory is 892 MB, reserved memory is 881 MB, peak memory is 947 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49128, tnet num: 11233, tinst num: 4861, tnode num: 58258, tedge num: 83023.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11233 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 5956a6058a8b3c81d69416d7902a72581fa84cfa27d09ef7c749692e78cb1abf -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4861
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11235, pip num: 128719
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 257
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3156 valid insts, and 347471 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100010001100110111111111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.027567s wall, 81.875000s user + 0.593750s system = 82.468750s CPU (484.3%)

RUN-1004 : used memory is 948 MB, reserved memory is 944 MB, peak memory is 1123 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_164424.log"
