// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Mon Nov  2 10:21:08 2020
// Host        : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_detectCorner_0_0_sim_netlist.v
// Design      : design_1_detectCorner_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sfvc784-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_detectCorner_0_0,detectCorner,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "detectCorner,Vivado 2020.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (overly_alpha_ap_vld,
    overly_x_ap_vld,
    overly_y_ap_vld,
    overly_h_ap_vld,
    overly_w_ap_vld,
    threshold_ap_vld,
    video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    overly_alpha,
    overly_x,
    overly_y,
    overly_h,
    overly_w,
    threshold,
    ap_clk,
    ap_rst_n);
  input overly_alpha_ap_vld;
  input overly_x_ap_vld;
  input overly_y_ap_vld;
  input overly_h_ap_vld;
  input overly_w_ap_vld;
  input threshold_ap_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [23:0]video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [2:0]video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [2:0]video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input [0:0]video_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output video_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [23:0]video_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [2:0]video_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [2:0]video_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME video_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148146667, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) output [0:0]video_out_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_alpha DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_alpha, LAYERED_METADATA undef" *) input [7:0]overly_alpha;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_x DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_x, LAYERED_METADATA undef" *) input [31:0]overly_x;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_y, LAYERED_METADATA undef" *) input [31:0]overly_y;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_h DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_h, LAYERED_METADATA undef" *) input [31:0]overly_h;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 overly_w DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME overly_w, LAYERED_METADATA undef" *) input [31:0]overly_w;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 threshold DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME threshold, LAYERED_METADATA undef" *) input [31:0]threshold;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF video_in:video_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148146667, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]overly_alpha;
  wire overly_alpha_ap_vld;
  wire [31:0]overly_h;
  wire overly_h_ap_vld;
  wire [31:0]overly_w;
  wire overly_w_ap_vld;
  wire [31:0]overly_x;
  wire overly_x_ap_vld;
  wire [31:0]overly_y;
  wire overly_y_ap_vld;
  wire [31:0]threshold;
  wire threshold_ap_vld;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [2:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [2:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [2:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [2:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .overly_alpha(overly_alpha),
        .overly_alpha_ap_vld(overly_alpha_ap_vld),
        .overly_h(overly_h),
        .overly_h_ap_vld(overly_h_ap_vld),
        .overly_w(overly_w),
        .overly_w_ap_vld(overly_w_ap_vld),
        .overly_x(overly_x),
        .overly_x_ap_vld(overly_x_ap_vld),
        .overly_y(overly_y),
        .overly_y_ap_vld(overly_y_ap_vld),
        .threshold(threshold),
        .threshold_ap_vld(threshold_ap_vld),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner
   (video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    overly_alpha,
    overly_x,
    overly_y,
    overly_h,
    overly_w,
    threshold,
    ap_clk,
    ap_rst_n,
    video_in_TVALID,
    video_in_TREADY,
    overly_alpha_ap_vld,
    overly_x_ap_vld,
    overly_y_ap_vld,
    overly_h_ap_vld,
    overly_w_ap_vld,
    threshold_ap_vld,
    video_out_TVALID,
    video_out_TREADY);
  input [23:0]video_in_TDATA;
  input [2:0]video_in_TKEEP;
  input [2:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [23:0]video_out_TDATA;
  output [2:0]video_out_TKEEP;
  output [2:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input [7:0]overly_alpha;
  input [31:0]overly_x;
  input [31:0]overly_y;
  input [31:0]overly_h;
  input [31:0]overly_w;
  input [31:0]threshold;
  input ap_clk;
  input ap_rst_n;
  input video_in_TVALID;
  output video_in_TREADY;
  input overly_alpha_ap_vld;
  input overly_x_ap_vld;
  input overly_y_ap_vld;
  input overly_h_ap_vld;
  input overly_w_ap_vld;
  input threshold_ap_vld;
  output video_out_TVALID;
  input video_out_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire Loop_loop_height_proc1719_U0_ap_start;
  wire Loop_loop_height_proc1719_U0_n_5;
  wire [23:0]Loop_loop_height_proc1821_U0_img_in_data_din;
  wire Loop_loop_height_proc1821_U0_img_in_data_write;
  wire Loop_loop_height_proc1821_U0_n_10;
  wire Loop_loop_height_proc1821_U0_n_11;
  wire Loop_loop_height_proc1821_U0_n_6;
  wire Loop_loop_height_proc1821_U0_n_8;
  wire Loop_loop_height_proc1821_U0_n_9;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_2;
  wire empty_n_3;
  wire empty_n_5;
  wire empty_n_6;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire [7:0]fast_0_0_1080_1920_1_U0_img_gray_dst_data_din;
  wire [23:0]fast_0_0_1080_1920_1_U0_img_rgb_dst_data_din;
  wire fast_0_0_1080_1920_1_U0_img_rgb_dst_data_write;
  wire fast_0_0_1080_1920_1_U0_n_11;
  wire fast_0_0_1080_1920_1_U0_n_20;
  wire fast_0_0_1080_1920_1_U0_n_29;
  wire fast_0_0_1080_1920_1_U0_n_38;
  wire fast_0_0_1080_1920_1_U0_n_40;
  wire fast_0_0_1080_1920_1_U0_n_41;
  wire fast_0_0_1080_1920_1_U0_n_42;
  wire fast_0_0_1080_1920_1_U0_n_43;
  wire fast_0_0_1080_1920_1_U0_n_44;
  wire fast_0_0_1080_1920_1_U0_n_45;
  wire fast_0_0_1080_1920_1_U0_n_46;
  wire fast_0_0_1080_1920_1_U0_n_47;
  wire fast_0_0_1080_1920_1_U0_n_48;
  wire fast_0_0_1080_1920_1_U0_n_49;
  wire fast_0_0_1080_1920_1_U0_n_50;
  wire fast_0_0_1080_1920_1_U0_n_51;
  wire fast_0_0_1080_1920_1_U0_n_52;
  wire fast_0_0_1080_1920_1_U0_n_53;
  wire fast_0_0_1080_1920_1_U0_n_54;
  wire fast_0_0_1080_1920_1_U0_n_55;
  wire fast_0_0_1080_1920_1_U0_n_81;
  wire fast_0_0_1080_1920_1_U0_n_83;
  wire fast_0_0_1080_1920_1_U0_n_84;
  wire fast_0_0_1080_1920_1_U0_n_86;
  wire fast_0_0_1080_1920_1_U0_n_89;
  wire fast_0_0_1080_1920_1_U0_n_91;
  wire fast_0_0_1080_1920_1_U0_n_92;
  wire fast_0_0_1080_1920_1_U0_n_93;
  wire fast_0_0_1080_1920_1_U0_n_94;
  wire fast_0_0_1080_1920_1_U0_threshold_read;
  wire \grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/ap_CS_fsm_state8 ;
  wire [7:0]\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/buf_0_V_d1 ;
  wire [7:0]\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 ;
  wire [7:0]\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 ;
  wire [7:0]\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 ;
  wire [7:0]\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 ;
  wire [7:0]img_gray_dst_data_dout;
  wire img_gray_dst_data_empty_n;
  wire img_gray_dst_data_full_n;
  wire [7:0]img_gray_src_data_dout;
  wire img_gray_src_data_empty_n;
  wire img_gray_src_data_full_n;
  wire [23:0]img_in_data_dout;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire [23:0]img_out_data_dout;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire [23:0]img_rgb_dst_data_dout;
  wire img_rgb_dst_data_empty_n;
  wire img_rgb_dst_data_full_n;
  wire [23:0]img_rgb_src_data_dout;
  wire img_rgb_src_data_empty_n;
  wire img_rgb_src_data_full_n;
  wire overlyOnMat_1080_1920_U0_ap_ready;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire [23:0]overlyOnMat_1080_1920_U0_img_out_4233_din;
  wire overlyOnMat_1080_1920_U0_n_30;
  wire overlyOnMat_1080_1920_U0_n_31;
  wire overlyOnMat_1080_1920_U0_n_33;
  wire overlyOnMat_1080_1920_U0_n_34;
  wire overlyOnMat_1080_1920_U0_overly_w_read;
  wire [7:0]overly_alpha;
  wire overly_alpha_ap_vld;
  wire overly_alpha_c_U_n_4;
  wire [7:0]overly_alpha_c_dout;
  wire overly_alpha_c_full_n;
  wire [31:0]overly_h;
  wire overly_h_ap_vld;
  wire overly_h_c_U_n_4;
  wire [31:0]overly_h_c_dout;
  wire overly_h_c_empty_n;
  wire [31:0]overly_w;
  wire overly_w_ap_vld;
  wire overly_w_c_U_n_4;
  wire [31:0]overly_w_c_dout;
  wire overly_w_c_empty_n;
  wire [31:0]overly_x;
  wire overly_x_ap_vld;
  wire [31:0]overly_x_c_dout;
  wire overly_x_c_empty_n;
  wire overly_x_c_full_n;
  wire [31:0]overly_y;
  wire overly_y_ap_vld;
  wire [31:0]overly_y_c_dout;
  wire overly_y_c_empty_n;
  wire overly_y_c_full_n;
  wire pop;
  wire pop_1;
  wire pop_12;
  wire pop_4;
  wire pop_7;
  wire pop_8;
  wire push;
  wire push_0;
  wire push_11;
  wire push_9;
  wire \regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ;
  wire \select_ln59_5_reg_5906[8]_i_17_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_18_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_19_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_20_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_21_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_22_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_23_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_24_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_25_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_26_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_27_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_28_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_29_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_30_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_31_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_32_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_33_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_34_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_35_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_36_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_37_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_38_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_39_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_40_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_41_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_42_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_43_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_44_n_3 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_4_n_10 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_4_n_6 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_4_n_7 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_4_n_8 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_4_n_9 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_5_n_10 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_5_n_6 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_5_n_7 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_5_n_8 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_5_n_9 ;
  wire \select_ln59_6_reg_5922[8]_i_16_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_17_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_18_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_19_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_20_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_21_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_22_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_23_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_24_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_25_n_3 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_4_n_10 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_4_n_6 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_4_n_7 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_4_n_8 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_4_n_9 ;
  wire \select_ln60_5_reg_5914[8]_i_17_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_18_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_19_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_20_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_21_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_22_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_23_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_24_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_25_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_26_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_27_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_28_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_29_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_30_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_31_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_32_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_33_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_34_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_35_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_36_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_37_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_38_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_39_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_40_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_41_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_42_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_43_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_44_n_3 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_4_n_10 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_4_n_6 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_4_n_7 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_4_n_8 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_4_n_9 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_5_n_10 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_5_n_6 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_5_n_7 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_5_n_8 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_5_n_9 ;
  wire \select_ln60_6_reg_5930[8]_i_16_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_17_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_18_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_19_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_20_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_21_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_22_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_23_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_24_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_25_n_3 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_4_n_10 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_4_n_6 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_4_n_7 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_4_n_8 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_4_n_9 ;
  wire shiftReg_ce;
  wire start_for_Loop_loop_height_proc1719_U0_full_n;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_U_n_5;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_10;
  wire [31:0]threshold;
  wire threshold_ap_vld;
  wire [7:0]threshold_c_dout;
  wire threshold_c_empty_n;
  wire threshold_c_full_n;
  wire [23:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;
  wire xfrgb2gray_1080_1920_U0_ap_ready;
  wire xfrgb2gray_1080_1920_U0_ap_start;
  wire [7:0]xfrgb2gray_1080_1920_U0_img_gray_src_4236_din;
  wire [23:0]xfrgb2gray_1080_1920_U0_img_rgb_src_4234_din;
  wire xfrgb2gray_1080_1920_U0_n_35;
  wire xfrgb2gray_1080_1920_U0_n_38;
  wire xfrgb2gray_1080_1920_U0_n_39;
  wire xfrgb2gray_1080_1920_U0_n_40;
  wire [7:5]\NLW_select_ln59_5_reg_5906_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_5_reg_5906_reg[8]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_5_reg_5906_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_5_reg_5906_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_6_reg_5922_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_6_reg_5922_reg[8]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_5_reg_5914_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_5_reg_5914_reg[8]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_5_reg_5914_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_5_reg_5914_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_6_reg_5930_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_6_reg_5930_reg[8]_i_4_O_UNCONNECTED ;

  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[2] = \<const1> ;
  assign video_out_TKEEP[1] = \<const1> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[2] = \<const0> ;
  assign video_out_TSTRB[1] = \<const0> ;
  assign video_out_TSTRB[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1719 Loop_loop_height_proc1719_U0
       (.B_V_data_1_sel_wr01_out(\regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .\B_V_data_1_state_reg[0] (video_out_TVALID),
        .\B_V_data_1_state_reg[1] (Loop_loop_height_proc1719_U0_n_5),
        .Loop_loop_height_proc1719_U0_ap_start(Loop_loop_height_proc1719_U0_ap_start),
        .Q(img_out_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_out_data_empty_n(img_out_data_empty_n),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1821 Loop_loop_height_proc1821_U0
       (.\B_V_data_1_state_reg[1] (video_in_TREADY),
        .E(Loop_loop_height_proc1821_U0_n_6),
        .Loop_loop_height_proc1821_U0_img_in_data_write(Loop_loop_height_proc1821_U0_img_in_data_write),
        .Q(fast_0_0_1080_1920_1_U0_n_89),
        .\ap_CS_fsm_reg[0]_0 (Loop_loop_height_proc1821_U0_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Loop_loop_height_proc1821_U0_n_10),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_V_reg_395_reg[23]_0 (Loop_loop_height_proc1821_U0_img_in_data_din),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .img_in_data_full_n(img_in_data_full_n),
        .internal_empty_n_reg(Loop_loop_height_proc1821_U0_n_9),
        .\mOutPtr_reg[2] (fast_0_0_1080_1920_1_U0_n_92),
        .overlyOnMat_1080_1920_U0_overly_w_read(overlyOnMat_1080_1920_U0_overly_w_read),
        .overly_alpha_ap_vld(overly_alpha_ap_vld),
        .overly_alpha_ap_vld_0(Loop_loop_height_proc1821_U0_n_8),
        .overly_w_ap_vld(overly_w_ap_vld),
        .shiftReg_ce(shiftReg_ce),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .\start_fu_106_reg[0]_0 (overly_w_c_U_n_4),
        .\start_fu_106_reg[0]_1 (overly_h_c_U_n_4),
        .start_once_reg(start_once_reg),
        .threshold_c_empty_n(threshold_c_empty_n),
        .threshold_c_full_n(threshold_c_full_n),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fast_0_0_1080_1920_1_s fast_0_0_1080_1920_1_U0
       (.CO(fast_0_0_1080_1920_1_U0_n_11),
        .D(fast_0_0_1080_1920_1_U0_img_gray_dst_data_din),
        .DINADIN(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/buf_0_V_d1 ),
        .E(pop_1),
        .O(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 ),
        .Q(img_gray_src_data_dout),
        .WEA(fast_0_0_1080_1920_1_U0_img_rgb_dst_data_write),
        .\ap_CS_fsm_reg[0]_0 (fast_0_0_1080_1920_1_U0_n_89),
        .\ap_CS_fsm_reg[1]_0 (fast_0_0_1080_1920_1_U0_n_81),
        .\ap_CS_fsm_reg[1]_1 (pop),
        .\ap_CS_fsm_reg[1]_2 (fast_0_0_1080_1920_1_U0_n_83),
        .\ap_CS_fsm_reg[1]_3 (fast_0_0_1080_1920_1_U0_n_84),
        .\ap_CS_fsm_reg[1]_4 (fast_0_0_1080_1920_1_U0_n_86),
        .\ap_CS_fsm_reg[6] (\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/ap_CS_fsm_state8 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n(empty_n_2),
        .empty_n_1(empty_n_6),
        .empty_n_reg(fast_0_0_1080_1920_1_U0_n_93),
        .empty_n_reg_0(fast_0_0_1080_1920_1_U0_n_94),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .fast_0_0_1080_1920_1_U0_threshold_read(fast_0_0_1080_1920_1_U0_threshold_read),
        .if_din(fast_0_0_1080_1920_1_U0_img_rgb_dst_data_din),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_dst_data_full_n(img_rgb_dst_data_full_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .internal_empty_n_reg(fast_0_0_1080_1920_1_U0_n_92),
        .out(threshold_c_dout),
        .pop(pop_8),
        .pop_2(pop_7),
        .push(push_0),
        .push_0(push),
        .ram_reg_bram_1(img_rgb_src_data_dout),
        .\select_ln59_2_reg_5860_reg[0] (\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .\select_ln59_3_reg_5874_reg[0] (\select_ln59_5_reg_5906_reg[8]_i_5_n_6 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5 (\select_ln59_5_reg_5906[8]_i_37_n_3 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_0 (\select_ln59_5_reg_5906[8]_i_38_n_3 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_1 (\select_ln59_5_reg_5906[8]_i_39_n_3 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_2 (\select_ln59_5_reg_5906[8]_i_40_n_3 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_3 (\select_ln59_5_reg_5906[8]_i_41_n_3 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_4 (\select_ln59_5_reg_5906[8]_i_42_n_3 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_5 (\select_ln59_5_reg_5906[8]_i_43_n_3 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_6 (\select_ln59_5_reg_5906[8]_i_44_n_3 ),
        .\select_ln59_6_reg_5922_reg[0] (\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .\select_ln60_2_reg_5867_reg[0] (\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .\select_ln60_3_reg_5882_reg[0] (\select_ln60_5_reg_5914_reg[8]_i_5_n_6 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5 (\select_ln60_5_reg_5914[8]_i_37_n_3 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_0 (\select_ln60_5_reg_5914[8]_i_41_n_3 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_1 (\select_ln60_5_reg_5914[8]_i_38_n_3 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_2 (\select_ln60_5_reg_5914[8]_i_42_n_3 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_3 (\select_ln60_5_reg_5914[8]_i_39_n_3 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_4 (\select_ln60_5_reg_5914[8]_i_43_n_3 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_5 (\select_ln60_5_reg_5914[8]_i_40_n_3 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_6 (\select_ln60_5_reg_5914[8]_i_44_n_3 ),
        .\select_ln60_6_reg_5930_reg[0] (\select_ln60_6_reg_5930_reg[8]_i_4_n_6 ),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(fast_0_0_1080_1920_1_U0_n_91),
        .threshold_c_empty_n(threshold_c_empty_n),
        .\zext_ln1351_reg_5466_reg[7] (\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 ),
        .\zext_ln1351_reg_5466_reg[7]_0 (fast_0_0_1080_1920_1_U0_n_20),
        .\zext_ln1351_reg_5466_reg[7]_1 (\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 ),
        .\zext_ln1351_reg_5466_reg[7]_10 (fast_0_0_1080_1920_1_U0_n_45),
        .\zext_ln1351_reg_5466_reg[7]_11 (fast_0_0_1080_1920_1_U0_n_46),
        .\zext_ln1351_reg_5466_reg[7]_12 (fast_0_0_1080_1920_1_U0_n_47),
        .\zext_ln1351_reg_5466_reg[7]_13 (fast_0_0_1080_1920_1_U0_n_48),
        .\zext_ln1351_reg_5466_reg[7]_14 (fast_0_0_1080_1920_1_U0_n_49),
        .\zext_ln1351_reg_5466_reg[7]_15 (fast_0_0_1080_1920_1_U0_n_50),
        .\zext_ln1351_reg_5466_reg[7]_16 (fast_0_0_1080_1920_1_U0_n_51),
        .\zext_ln1351_reg_5466_reg[7]_17 (fast_0_0_1080_1920_1_U0_n_52),
        .\zext_ln1351_reg_5466_reg[7]_18 (fast_0_0_1080_1920_1_U0_n_53),
        .\zext_ln1351_reg_5466_reg[7]_19 (fast_0_0_1080_1920_1_U0_n_54),
        .\zext_ln1351_reg_5466_reg[7]_2 (fast_0_0_1080_1920_1_U0_n_29),
        .\zext_ln1351_reg_5466_reg[7]_20 (fast_0_0_1080_1920_1_U0_n_55),
        .\zext_ln1351_reg_5466_reg[7]_3 (\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 ),
        .\zext_ln1351_reg_5466_reg[7]_4 (fast_0_0_1080_1920_1_U0_n_38),
        .\zext_ln1351_reg_5466_reg[7]_5 (fast_0_0_1080_1920_1_U0_n_40),
        .\zext_ln1351_reg_5466_reg[7]_6 (fast_0_0_1080_1920_1_U0_n_41),
        .\zext_ln1351_reg_5466_reg[7]_7 (fast_0_0_1080_1920_1_U0_n_42),
        .\zext_ln1351_reg_5466_reg[7]_8 (fast_0_0_1080_1920_1_U0_n_43),
        .\zext_ln1351_reg_5466_reg[7]_9 (fast_0_0_1080_1920_1_U0_n_44));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A img_gray_dst_data_U
       (.D(fast_0_0_1080_1920_1_U0_img_gray_dst_data_din),
        .E(fast_0_0_1080_1920_1_U0_n_84),
        .Q(img_gray_dst_data_dout),
        .WEA(fast_0_0_1080_1920_1_U0_img_rgb_dst_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(overlyOnMat_1080_1920_U0_n_33),
        .empty_n(empty_n),
        .img_gray_dst_data_empty_n(img_gray_dst_data_empty_n),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .pop(pop_8),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0 img_gray_src_data_U
       (.D(xfrgb2gray_1080_1920_U0_img_gray_src_4236_din),
        .DINADIN(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/buf_0_V_d1 ),
        .E(pop_1),
        .Q(img_gray_src_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(fast_0_0_1080_1920_1_U0_n_93),
        .empty_n(empty_n_2),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .mem_reg_bram_0_0(fast_0_0_1080_1920_1_U0_n_81),
        .push(push_11),
        .ram_reg_bram_0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/ap_CS_fsm_state8 ),
        .\usedw_reg[0]_0 (xfrgb2gray_1080_1920_U0_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A img_in_data_U
       (.E(xfrgb2gray_1080_1920_U0_n_35),
        .Loop_loop_height_proc1821_U0_img_in_data_write(Loop_loop_height_proc1821_U0_img_in_data_write),
        .Q(img_in_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(xfrgb2gray_1080_1920_U0_n_40),
        .empty_n(empty_n_3),
        .if_din(Loop_loop_height_proc1821_U0_img_in_data_din),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_in_data_full_n(img_in_data_full_n),
        .pop(pop_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1 img_out_data_U
       (.B_V_data_1_sel_wr01_out(\regslice_both_video_out_V_data_V_U/B_V_data_1_sel_wr01_out ),
        .E(overlyOnMat_1080_1920_U0_n_31),
        .Q(img_out_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(overlyOnMat_1080_1920_U0_img_out_4233_din),
        .img_out_data_empty_n(img_out_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .pop(pop_4),
        .push(push_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_2 img_rgb_dst_data_U
       (.E(fast_0_0_1080_1920_1_U0_n_86),
        .Q(img_rgb_dst_data_dout),
        .WEA(fast_0_0_1080_1920_1_U0_img_rgb_dst_data_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(overlyOnMat_1080_1920_U0_n_34),
        .empty_n(empty_n_5),
        .if_din(fast_0_0_1080_1920_1_U0_img_rgb_dst_data_din),
        .img_rgb_dst_data_empty_n(img_rgb_dst_data_empty_n),
        .img_rgb_dst_data_full_n(img_rgb_dst_data_full_n),
        .pop(pop_7),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_3 img_rgb_src_data_U
       (.E(pop),
        .Q(img_rgb_src_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg_0(fast_0_0_1080_1920_1_U0_n_94),
        .empty_n(empty_n_6),
        .if_din(xfrgb2gray_1080_1920_U0_img_rgb_src_4234_din),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .img_rgb_src_data_full_n(img_rgb_src_data_full_n),
        .mem_reg_bram_0_0(fast_0_0_1080_1920_1_U0_n_83),
        .push(push_11),
        .\usedw_reg[0]_0 (xfrgb2gray_1080_1920_U0_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_overlyOnMat_1080_1920_s overlyOnMat_1080_1920_U0
       (.DSP_ALU_INST(img_rgb_dst_data_dout),
        .E(overlyOnMat_1080_1920_U0_n_31),
        .Q(img_gray_dst_data_dout),
        .\ap_CS_fsm_reg[1]_0 (overlyOnMat_1080_1920_U0_n_33),
        .\ap_CS_fsm_reg[1]_1 (overlyOnMat_1080_1920_U0_n_34),
        .\ap_CS_fsm_reg[2]_0 ({overlyOnMat_1080_1920_U0_ap_ready,overlyOnMat_1080_1920_U0_n_30}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n(empty_n),
        .empty_n_2(empty_n_5),
        .if_din(overlyOnMat_1080_1920_U0_img_out_4233_din),
        .img_gray_dst_data_empty_n(img_gray_dst_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .img_rgb_dst_data_empty_n(img_rgb_dst_data_empty_n),
        .out(overly_x_c_dout),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .overlyOnMat_1080_1920_U0_overly_w_read(overlyOnMat_1080_1920_U0_overly_w_read),
        .\overly_alpha_read_reg_474_reg[7]_0 (overly_alpha_c_dout),
        .\overly_h_read_reg_490_reg[31]_0 (overly_h_c_dout),
        .\overly_w_read_reg_496_reg[31]_0 (overly_w_c_dout),
        .\overly_x_read_reg_479_reg[31]_0 (overly_alpha_c_U_n_4),
        .\overly_y_read_reg_484_reg[31]_0 (overly_y_c_dout),
        .pop(pop_8),
        .pop_0(pop_7),
        .pop_1(pop_4),
        .push(push_9),
        .start_for_Loop_loop_height_proc1719_U0_full_n(start_for_Loop_loop_height_proc1719_U0_full_n),
        .start_once_reg(start_once_reg_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d4_S overly_alpha_c_U
       (.E(Loop_loop_height_proc1821_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(overly_alpha_c_U_n_4),
        .internal_full_n_reg_0(Loop_loop_height_proc1821_U0_n_10),
        .out(overly_alpha_c_dout),
        .overlyOnMat_1080_1920_U0_overly_w_read(overlyOnMat_1080_1920_U0_overly_w_read),
        .overly_alpha(overly_alpha),
        .overly_alpha_c_full_n(overly_alpha_c_full_n),
        .overly_h_c_empty_n(overly_h_c_empty_n),
        .overly_w_c_empty_n(overly_w_c_empty_n),
        .overly_x_c_empty_n(overly_x_c_empty_n),
        .\overly_x_read_reg_479_reg[31] (overlyOnMat_1080_1920_U0_n_30),
        .overly_y_c_empty_n(overly_y_c_empty_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S overly_h_c_U
       (.E(Loop_loop_height_proc1821_U0_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Loop_loop_height_proc1821_U0_n_10),
        .out(overly_h_c_dout),
        .overlyOnMat_1080_1920_U0_overly_w_read(overlyOnMat_1080_1920_U0_overly_w_read),
        .overly_alpha_c_full_n(overly_alpha_c_full_n),
        .overly_h(overly_h),
        .overly_h_ap_vld(overly_h_ap_vld),
        .overly_h_c_empty_n(overly_h_c_empty_n),
        .overly_x_ap_vld(overly_x_ap_vld),
        .overly_x_ap_vld_0(overly_h_c_U_n_4),
        .overly_x_c_full_n(overly_x_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .threshold_ap_vld(threshold_ap_vld));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_4 overly_w_c_U
       (.E(Loop_loop_height_proc1821_U0_n_8),
        .\SRL_SIG_reg[3][0]_srl4_i_1 (Loop_loop_height_proc1821_U0_n_11),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Loop_loop_height_proc1821_U0_n_10),
        .out(overly_w_c_dout),
        .overlyOnMat_1080_1920_U0_overly_w_read(overlyOnMat_1080_1920_U0_overly_w_read),
        .overly_w(overly_w),
        .overly_w_c_empty_n(overly_w_c_empty_n),
        .overly_y_ap_vld(overly_y_ap_vld),
        .overly_y_ap_vld_0(overly_w_c_U_n_4),
        .overly_y_c_full_n(overly_y_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_5 overly_x_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Loop_loop_height_proc1821_U0_n_10),
        .\mOutPtr_reg[0]_0 (Loop_loop_height_proc1821_U0_n_8),
        .out(overly_x_c_dout),
        .overlyOnMat_1080_1920_U0_overly_w_read(overlyOnMat_1080_1920_U0_overly_w_read),
        .overly_x(overly_x),
        .overly_x_c_empty_n(overly_x_c_empty_n),
        .overly_x_c_full_n(overly_x_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_6 overly_y_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(Loop_loop_height_proc1821_U0_n_10),
        .\mOutPtr_reg[2]_0 (Loop_loop_height_proc1821_U0_n_8),
        .out(overly_y_c_dout),
        .overlyOnMat_1080_1920_U0_overly_w_read(overlyOnMat_1080_1920_U0_overly_w_read),
        .overly_y(overly_y),
        .overly_y_c_empty_n(overly_y_c_empty_n),
        .overly_y_c_full_n(overly_y_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln59_5_reg_5906[8]_i_17 
       (.I0(fast_0_0_1080_1920_1_U0_n_29),
        .I1(fast_0_0_1080_1920_1_U0_n_38),
        .O(\select_ln59_5_reg_5906[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_5_reg_5906[8]_i_18 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [6]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [6]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [7]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [7]),
        .O(\select_ln59_5_reg_5906[8]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_5_reg_5906[8]_i_19 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [4]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [4]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [5]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [5]),
        .O(\select_ln59_5_reg_5906[8]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_5_reg_5906[8]_i_20 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [2]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [2]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [3]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [3]),
        .O(\select_ln59_5_reg_5906[8]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_5_reg_5906[8]_i_21 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [0]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [0]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [1]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [1]),
        .O(\select_ln59_5_reg_5906[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln59_5_reg_5906[8]_i_22 
       (.I0(fast_0_0_1080_1920_1_U0_n_29),
        .I1(fast_0_0_1080_1920_1_U0_n_38),
        .O(\select_ln59_5_reg_5906[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_5_reg_5906[8]_i_23 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [6]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [6]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [7]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [7]),
        .O(\select_ln59_5_reg_5906[8]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_5_reg_5906[8]_i_24 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [4]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [4]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [5]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [5]),
        .O(\select_ln59_5_reg_5906[8]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_5_reg_5906[8]_i_25 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [2]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [2]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [3]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [3]),
        .O(\select_ln59_5_reg_5906[8]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_5_reg_5906[8]_i_26 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [0]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [0]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [1]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [1]),
        .O(\select_ln59_5_reg_5906[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \select_ln59_5_reg_5906[8]_i_27 
       (.I0(fast_0_0_1080_1920_1_U0_n_11),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I2(fast_0_0_1080_1920_1_U0_n_20),
        .I3(fast_0_0_1080_1920_1_U0_n_29),
        .I4(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I5(fast_0_0_1080_1920_1_U0_n_38),
        .O(\select_ln59_5_reg_5906[8]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln59_5_reg_5906[8]_i_28 
       (.I0(fast_0_0_1080_1920_1_U0_n_48),
        .I1(\select_ln59_5_reg_5906[8]_i_37_n_3 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [6]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I4(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [6]),
        .I5(\select_ln59_5_reg_5906[8]_i_38_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln59_5_reg_5906[8]_i_29 
       (.I0(fast_0_0_1080_1920_1_U0_n_50),
        .I1(\select_ln59_5_reg_5906[8]_i_39_n_3 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [4]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I4(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [4]),
        .I5(\select_ln59_5_reg_5906[8]_i_40_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln59_5_reg_5906[8]_i_30 
       (.I0(fast_0_0_1080_1920_1_U0_n_52),
        .I1(\select_ln59_5_reg_5906[8]_i_41_n_3 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [2]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I4(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [2]),
        .I5(\select_ln59_5_reg_5906[8]_i_42_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln59_5_reg_5906[8]_i_31 
       (.I0(fast_0_0_1080_1920_1_U0_n_54),
        .I1(\select_ln59_5_reg_5906[8]_i_43_n_3 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [0]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I4(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [0]),
        .I5(\select_ln59_5_reg_5906[8]_i_44_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \select_ln59_5_reg_5906[8]_i_32 
       (.I0(fast_0_0_1080_1920_1_U0_n_11),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I2(fast_0_0_1080_1920_1_U0_n_20),
        .I3(fast_0_0_1080_1920_1_U0_n_29),
        .I4(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I5(fast_0_0_1080_1920_1_U0_n_38),
        .O(\select_ln59_5_reg_5906[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln59_5_reg_5906[8]_i_33 
       (.I0(\select_ln59_5_reg_5906[8]_i_37_n_3 ),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [7]),
        .I2(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [7]),
        .I4(\select_ln59_5_reg_5906[8]_i_38_n_3 ),
        .I5(fast_0_0_1080_1920_1_U0_n_49),
        .O(\select_ln59_5_reg_5906[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln59_5_reg_5906[8]_i_34 
       (.I0(\select_ln59_5_reg_5906[8]_i_39_n_3 ),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [5]),
        .I2(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [5]),
        .I4(\select_ln59_5_reg_5906[8]_i_40_n_3 ),
        .I5(fast_0_0_1080_1920_1_U0_n_51),
        .O(\select_ln59_5_reg_5906[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln59_5_reg_5906[8]_i_35 
       (.I0(\select_ln59_5_reg_5906[8]_i_41_n_3 ),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [3]),
        .I2(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [3]),
        .I4(\select_ln59_5_reg_5906[8]_i_42_n_3 ),
        .I5(fast_0_0_1080_1920_1_U0_n_53),
        .O(\select_ln59_5_reg_5906[8]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln59_5_reg_5906[8]_i_36 
       (.I0(\select_ln59_5_reg_5906[8]_i_43_n_3 ),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [1]),
        .I2(\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [1]),
        .I4(\select_ln59_5_reg_5906[8]_i_44_n_3 ),
        .I5(fast_0_0_1080_1920_1_U0_n_55),
        .O(\select_ln59_5_reg_5906[8]_i_36_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_37 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [7]),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [7]),
        .O(\select_ln59_5_reg_5906[8]_i_37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_38 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [6]),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [6]),
        .O(\select_ln59_5_reg_5906[8]_i_38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_39 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [5]),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [5]),
        .O(\select_ln59_5_reg_5906[8]_i_39_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_40 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [4]),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [4]),
        .O(\select_ln59_5_reg_5906[8]_i_40_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_41 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [3]),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [3]),
        .O(\select_ln59_5_reg_5906[8]_i_41_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_42 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [2]),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [2]),
        .O(\select_ln59_5_reg_5906[8]_i_42_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_43 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [1]),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [1]),
        .O(\select_ln59_5_reg_5906[8]_i_43_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_44 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [0]),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [0]),
        .O(\select_ln59_5_reg_5906[8]_i_44_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_5_reg_5906_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_5_reg_5906_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln59_5_reg_5906_reg[8]_i_4_n_6 ,\select_ln59_5_reg_5906_reg[8]_i_4_n_7 ,\select_ln59_5_reg_5906_reg[8]_i_4_n_8 ,\select_ln59_5_reg_5906_reg[8]_i_4_n_9 ,\select_ln59_5_reg_5906_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_5_reg_5906[8]_i_17_n_3 ,\select_ln59_5_reg_5906[8]_i_18_n_3 ,\select_ln59_5_reg_5906[8]_i_19_n_3 ,\select_ln59_5_reg_5906[8]_i_20_n_3 ,\select_ln59_5_reg_5906[8]_i_21_n_3 }),
        .O(\NLW_select_ln59_5_reg_5906_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_5_reg_5906[8]_i_22_n_3 ,\select_ln59_5_reg_5906[8]_i_23_n_3 ,\select_ln59_5_reg_5906[8]_i_24_n_3 ,\select_ln59_5_reg_5906[8]_i_25_n_3 ,\select_ln59_5_reg_5906[8]_i_26_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_5_reg_5906_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_5_reg_5906_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln59_5_reg_5906_reg[8]_i_5_n_6 ,\select_ln59_5_reg_5906_reg[8]_i_5_n_7 ,\select_ln59_5_reg_5906_reg[8]_i_5_n_8 ,\select_ln59_5_reg_5906_reg[8]_i_5_n_9 ,\select_ln59_5_reg_5906_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_5_reg_5906[8]_i_27_n_3 ,\select_ln59_5_reg_5906[8]_i_28_n_3 ,\select_ln59_5_reg_5906[8]_i_29_n_3 ,\select_ln59_5_reg_5906[8]_i_30_n_3 ,\select_ln59_5_reg_5906[8]_i_31_n_3 }),
        .O(\NLW_select_ln59_5_reg_5906_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_5_reg_5906[8]_i_32_n_3 ,\select_ln59_5_reg_5906[8]_i_33_n_3 ,\select_ln59_5_reg_5906[8]_i_34_n_3 ,\select_ln59_5_reg_5906[8]_i_35_n_3 ,\select_ln59_5_reg_5906[8]_i_36_n_3 }));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln59_6_reg_5922[8]_i_16 
       (.I0(fast_0_0_1080_1920_1_U0_n_11),
        .I1(fast_0_0_1080_1920_1_U0_n_20),
        .O(\select_ln59_6_reg_5922[8]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_6_reg_5922[8]_i_17 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [6]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [6]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [7]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [7]),
        .O(\select_ln59_6_reg_5922[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_6_reg_5922[8]_i_18 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [4]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [4]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [5]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [5]),
        .O(\select_ln59_6_reg_5922[8]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_6_reg_5922[8]_i_19 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [2]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [2]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [3]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [3]),
        .O(\select_ln59_6_reg_5922[8]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_6_reg_5922[8]_i_20 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [0]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [0]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [1]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [1]),
        .O(\select_ln59_6_reg_5922[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln59_6_reg_5922[8]_i_21 
       (.I0(fast_0_0_1080_1920_1_U0_n_11),
        .I1(fast_0_0_1080_1920_1_U0_n_20),
        .O(\select_ln59_6_reg_5922[8]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_6_reg_5922[8]_i_22 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [6]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [6]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [7]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [7]),
        .O(\select_ln59_6_reg_5922[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_6_reg_5922[8]_i_23 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [4]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [4]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [5]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [5]),
        .O(\select_ln59_6_reg_5922[8]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_6_reg_5922[8]_i_24 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [2]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [2]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [3]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [3]),
        .O(\select_ln59_6_reg_5922[8]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_6_reg_5922[8]_i_25 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [0]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [0]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [1]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [1]),
        .O(\select_ln59_6_reg_5922[8]_i_25_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_6_reg_5922_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_6_reg_5922_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln59_6_reg_5922_reg[8]_i_4_n_6 ,\select_ln59_6_reg_5922_reg[8]_i_4_n_7 ,\select_ln59_6_reg_5922_reg[8]_i_4_n_8 ,\select_ln59_6_reg_5922_reg[8]_i_4_n_9 ,\select_ln59_6_reg_5922_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_6_reg_5922[8]_i_16_n_3 ,\select_ln59_6_reg_5922[8]_i_17_n_3 ,\select_ln59_6_reg_5922[8]_i_18_n_3 ,\select_ln59_6_reg_5922[8]_i_19_n_3 ,\select_ln59_6_reg_5922[8]_i_20_n_3 }),
        .O(\NLW_select_ln59_6_reg_5922_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_6_reg_5922[8]_i_21_n_3 ,\select_ln59_6_reg_5922[8]_i_22_n_3 ,\select_ln59_6_reg_5922[8]_i_23_n_3 ,\select_ln59_6_reg_5922[8]_i_24_n_3 ,\select_ln59_6_reg_5922[8]_i_25_n_3 }));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln60_5_reg_5914[8]_i_17 
       (.I0(fast_0_0_1080_1920_1_U0_n_38),
        .I1(fast_0_0_1080_1920_1_U0_n_29),
        .O(\select_ln60_5_reg_5914[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_5_reg_5914[8]_i_18 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [6]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [6]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [7]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [7]),
        .O(\select_ln60_5_reg_5914[8]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_5_reg_5914[8]_i_19 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [4]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [4]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [5]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [5]),
        .O(\select_ln60_5_reg_5914[8]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_5_reg_5914[8]_i_20 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [2]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [2]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [3]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [3]),
        .O(\select_ln60_5_reg_5914[8]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_5_reg_5914[8]_i_21 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [0]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [0]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [1]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [1]),
        .O(\select_ln60_5_reg_5914[8]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln60_5_reg_5914[8]_i_22 
       (.I0(fast_0_0_1080_1920_1_U0_n_38),
        .I1(fast_0_0_1080_1920_1_U0_n_29),
        .O(\select_ln60_5_reg_5914[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_5_reg_5914[8]_i_23 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [6]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [6]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [7]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [7]),
        .O(\select_ln60_5_reg_5914[8]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_5_reg_5914[8]_i_24 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [4]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [4]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [5]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [5]),
        .O(\select_ln60_5_reg_5914[8]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_5_reg_5914[8]_i_25 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [2]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [2]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [3]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [3]),
        .O(\select_ln60_5_reg_5914[8]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_5_reg_5914[8]_i_26 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [0]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [0]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [1]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [1]),
        .O(\select_ln60_5_reg_5914[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \select_ln60_5_reg_5914[8]_i_27 
       (.I0(fast_0_0_1080_1920_1_U0_n_29),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(fast_0_0_1080_1920_1_U0_n_38),
        .I3(fast_0_0_1080_1920_1_U0_n_11),
        .I4(\select_ln60_6_reg_5930_reg[8]_i_4_n_6 ),
        .I5(fast_0_0_1080_1920_1_U0_n_20),
        .O(\select_ln60_5_reg_5914[8]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_5_reg_5914[8]_i_28 
       (.I0(fast_0_0_1080_1920_1_U0_n_40),
        .I1(\select_ln60_5_reg_5914[8]_i_37_n_3 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [6]),
        .I3(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I4(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [6]),
        .I5(fast_0_0_1080_1920_1_U0_n_41),
        .O(\select_ln60_5_reg_5914[8]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_5_reg_5914[8]_i_29 
       (.I0(fast_0_0_1080_1920_1_U0_n_42),
        .I1(\select_ln60_5_reg_5914[8]_i_38_n_3 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [4]),
        .I3(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I4(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [4]),
        .I5(fast_0_0_1080_1920_1_U0_n_43),
        .O(\select_ln60_5_reg_5914[8]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_5_reg_5914[8]_i_30 
       (.I0(fast_0_0_1080_1920_1_U0_n_44),
        .I1(\select_ln60_5_reg_5914[8]_i_39_n_3 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [2]),
        .I3(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I4(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [2]),
        .I5(fast_0_0_1080_1920_1_U0_n_45),
        .O(\select_ln60_5_reg_5914[8]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_5_reg_5914[8]_i_31 
       (.I0(fast_0_0_1080_1920_1_U0_n_46),
        .I1(\select_ln60_5_reg_5914[8]_i_40_n_3 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [0]),
        .I3(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I4(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [0]),
        .I5(fast_0_0_1080_1920_1_U0_n_47),
        .O(\select_ln60_5_reg_5914[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \select_ln60_5_reg_5914[8]_i_32 
       (.I0(fast_0_0_1080_1920_1_U0_n_29),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(fast_0_0_1080_1920_1_U0_n_38),
        .I3(fast_0_0_1080_1920_1_U0_n_11),
        .I4(\select_ln60_6_reg_5930_reg[8]_i_4_n_6 ),
        .I5(fast_0_0_1080_1920_1_U0_n_20),
        .O(\select_ln60_5_reg_5914[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln60_5_reg_5914[8]_i_33 
       (.I0(\select_ln60_5_reg_5914[8]_i_37_n_3 ),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [7]),
        .I2(\select_ln60_6_reg_5930_reg[8]_i_4_n_6 ),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [7]),
        .I4(\select_ln60_5_reg_5914[8]_i_41_n_3 ),
        .I5(fast_0_0_1080_1920_1_U0_n_41),
        .O(\select_ln60_5_reg_5914[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln60_5_reg_5914[8]_i_34 
       (.I0(\select_ln60_5_reg_5914[8]_i_38_n_3 ),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [5]),
        .I2(\select_ln60_6_reg_5930_reg[8]_i_4_n_6 ),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [5]),
        .I4(\select_ln60_5_reg_5914[8]_i_42_n_3 ),
        .I5(fast_0_0_1080_1920_1_U0_n_43),
        .O(\select_ln60_5_reg_5914[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln60_5_reg_5914[8]_i_35 
       (.I0(\select_ln60_5_reg_5914[8]_i_39_n_3 ),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [3]),
        .I2(\select_ln60_6_reg_5930_reg[8]_i_4_n_6 ),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [3]),
        .I4(\select_ln60_5_reg_5914[8]_i_43_n_3 ),
        .I5(fast_0_0_1080_1920_1_U0_n_45),
        .O(\select_ln60_5_reg_5914[8]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln60_5_reg_5914[8]_i_36 
       (.I0(\select_ln60_5_reg_5914[8]_i_40_n_3 ),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [1]),
        .I2(\select_ln60_6_reg_5930_reg[8]_i_4_n_6 ),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [1]),
        .I4(\select_ln60_5_reg_5914[8]_i_44_n_3 ),
        .I5(fast_0_0_1080_1920_1_U0_n_47),
        .O(\select_ln60_5_reg_5914[8]_i_36_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_37 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [7]),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [7]),
        .O(\select_ln60_5_reg_5914[8]_i_37_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_38 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [5]),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [5]),
        .O(\select_ln60_5_reg_5914[8]_i_38_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_39 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [3]),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [3]),
        .O(\select_ln60_5_reg_5914[8]_i_39_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_40 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [1]),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [1]),
        .O(\select_ln60_5_reg_5914[8]_i_40_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_41 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [6]),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [6]),
        .O(\select_ln60_5_reg_5914[8]_i_41_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_42 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [4]),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [4]),
        .O(\select_ln60_5_reg_5914[8]_i_42_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_43 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [2]),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [2]),
        .O(\select_ln60_5_reg_5914[8]_i_43_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_44 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_11_fu_2443_p2 [0]),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_12_fu_2452_p2 [0]),
        .O(\select_ln60_5_reg_5914[8]_i_44_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_5_reg_5914_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_5_reg_5914_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln60_5_reg_5914_reg[8]_i_4_n_6 ,\select_ln60_5_reg_5914_reg[8]_i_4_n_7 ,\select_ln60_5_reg_5914_reg[8]_i_4_n_8 ,\select_ln60_5_reg_5914_reg[8]_i_4_n_9 ,\select_ln60_5_reg_5914_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_5_reg_5914[8]_i_17_n_3 ,\select_ln60_5_reg_5914[8]_i_18_n_3 ,\select_ln60_5_reg_5914[8]_i_19_n_3 ,\select_ln60_5_reg_5914[8]_i_20_n_3 ,\select_ln60_5_reg_5914[8]_i_21_n_3 }),
        .O(\NLW_select_ln60_5_reg_5914_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_5_reg_5914[8]_i_22_n_3 ,\select_ln60_5_reg_5914[8]_i_23_n_3 ,\select_ln60_5_reg_5914[8]_i_24_n_3 ,\select_ln60_5_reg_5914[8]_i_25_n_3 ,\select_ln60_5_reg_5914[8]_i_26_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_5_reg_5914_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_5_reg_5914_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln60_5_reg_5914_reg[8]_i_5_n_6 ,\select_ln60_5_reg_5914_reg[8]_i_5_n_7 ,\select_ln60_5_reg_5914_reg[8]_i_5_n_8 ,\select_ln60_5_reg_5914_reg[8]_i_5_n_9 ,\select_ln60_5_reg_5914_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_5_reg_5914[8]_i_27_n_3 ,\select_ln60_5_reg_5914[8]_i_28_n_3 ,\select_ln60_5_reg_5914[8]_i_29_n_3 ,\select_ln60_5_reg_5914[8]_i_30_n_3 ,\select_ln60_5_reg_5914[8]_i_31_n_3 }),
        .O(\NLW_select_ln60_5_reg_5914_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_5_reg_5914[8]_i_32_n_3 ,\select_ln60_5_reg_5914[8]_i_33_n_3 ,\select_ln60_5_reg_5914[8]_i_34_n_3 ,\select_ln60_5_reg_5914[8]_i_35_n_3 ,\select_ln60_5_reg_5914[8]_i_36_n_3 }));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln60_6_reg_5930[8]_i_16 
       (.I0(fast_0_0_1080_1920_1_U0_n_20),
        .I1(fast_0_0_1080_1920_1_U0_n_11),
        .O(\select_ln60_6_reg_5930[8]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_6_reg_5930[8]_i_17 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [6]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [6]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [7]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [7]),
        .O(\select_ln60_6_reg_5930[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_6_reg_5930[8]_i_18 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [4]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [4]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [5]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [5]),
        .O(\select_ln60_6_reg_5930[8]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_6_reg_5930[8]_i_19 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [2]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [2]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [3]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [3]),
        .O(\select_ln60_6_reg_5930[8]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_6_reg_5930[8]_i_20 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [0]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [0]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [1]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [1]),
        .O(\select_ln60_6_reg_5930[8]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln60_6_reg_5930[8]_i_21 
       (.I0(fast_0_0_1080_1920_1_U0_n_20),
        .I1(fast_0_0_1080_1920_1_U0_n_11),
        .O(\select_ln60_6_reg_5930[8]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_6_reg_5930[8]_i_22 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [6]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [6]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [7]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [7]),
        .O(\select_ln60_6_reg_5930[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_6_reg_5930[8]_i_23 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [4]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [4]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [5]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [5]),
        .O(\select_ln60_6_reg_5930[8]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_6_reg_5930[8]_i_24 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [2]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [2]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [3]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [3]),
        .O(\select_ln60_6_reg_5930[8]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_6_reg_5930[8]_i_25 
       (.I0(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [0]),
        .I1(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [0]),
        .I2(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_13_fu_2461_p2 [1]),
        .I3(\grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_14_fu_2470_p2 [1]),
        .O(\select_ln60_6_reg_5930[8]_i_25_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_6_reg_5930_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_6_reg_5930_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln60_6_reg_5930_reg[8]_i_4_n_6 ,\select_ln60_6_reg_5930_reg[8]_i_4_n_7 ,\select_ln60_6_reg_5930_reg[8]_i_4_n_8 ,\select_ln60_6_reg_5930_reg[8]_i_4_n_9 ,\select_ln60_6_reg_5930_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_6_reg_5930[8]_i_16_n_3 ,\select_ln60_6_reg_5930[8]_i_17_n_3 ,\select_ln60_6_reg_5930[8]_i_18_n_3 ,\select_ln60_6_reg_5930[8]_i_19_n_3 ,\select_ln60_6_reg_5930[8]_i_20_n_3 }),
        .O(\NLW_select_ln60_6_reg_5930_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_6_reg_5930[8]_i_21_n_3 ,\select_ln60_6_reg_5930[8]_i_22_n_3 ,\select_ln60_6_reg_5930[8]_i_23_n_3 ,\select_ln60_6_reg_5930[8]_i_24_n_3 ,\select_ln60_6_reg_5930[8]_i_25_n_3 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_Loop_loop_height_proc1719_U0 start_for_Loop_loop_height_proc1719_U0_U
       (.Loop_loop_height_proc1719_U0_ap_start(Loop_loop_height_proc1719_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[0]_0 (Loop_loop_height_proc1719_U0_n_5),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_Loop_loop_height_proc1719_U0_full_n(start_for_Loop_loop_height_proc1719_U0_full_n),
        .start_once_reg(start_once_reg_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_fast_0_0_1080_1920_1_U0 start_for_fast_0_0_1080_1920_1_U0_U
       (.E(Loop_loop_height_proc1821_U0_n_6),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .internal_empty_n_reg_0(fast_0_0_1080_1920_1_U0_n_92),
        .internal_empty_n_reg_1(start_for_xfrgb2gray_1080_1920_U0_U_n_5),
        .\mOutPtr_reg[2]_0 (fast_0_0_1080_1920_1_U0_n_91),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_overlyOnMat_1080_1920_U0 start_for_overlyOnMat_1080_1920_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\mOutPtr_reg[1]_0 (start_for_xfrgb2gray_1080_1920_U0_U_n_5),
        .\mOutPtr_reg[1]_1 (overlyOnMat_1080_1920_U0_ap_ready),
        .overlyOnMat_1080_1920_U0_ap_start(overlyOnMat_1080_1920_U0_ap_start),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfrgb2gray_1080_1920_U0 start_for_xfrgb2gray_1080_1920_U0_U
       (.Q(xfrgb2gray_1080_1920_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(start_for_xfrgb2gray_1080_1920_U0_U_n_5),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfrgb2gray_1080_1920_U0_ap_start(xfrgb2gray_1080_1920_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S threshold_c_U
       (.E(Loop_loop_height_proc1821_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .fast_0_0_1080_1920_1_U0_threshold_read(fast_0_0_1080_1920_1_U0_threshold_read),
        .\mOutPtr_reg[1]_0 (fast_0_0_1080_1920_1_U0_n_89),
        .out(threshold_c_dout),
        .shiftReg_ce(shiftReg_ce),
        .threshold(threshold[7:0]),
        .threshold_c_empty_n(threshold_c_empty_n),
        .threshold_c_full_n(threshold_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfrgb2gray_1080_1920_s xfrgb2gray_1080_1920_U0
       (.E(xfrgb2gray_1080_1920_U0_n_35),
        .Loop_loop_height_proc1821_U0_img_in_data_write(Loop_loop_height_proc1821_U0_img_in_data_write),
        .P(xfrgb2gray_1080_1920_U0_img_gray_src_4236_din),
        .Q(img_in_data_dout),
        .\ap_CS_fsm_reg[2]_0 (xfrgb2gray_1080_1920_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6_reg_0(xfrgb2gray_1080_1920_U0_n_38),
        .ap_enable_reg_pp0_iter6_reg_1(xfrgb2gray_1080_1920_U0_n_39),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg(xfrgb2gray_1080_1920_U0_n_40),
        .empty_n(empty_n_3),
        .if_din(xfrgb2gray_1080_1920_U0_img_rgb_src_4234_din),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_rgb_src_data_full_n(img_rgb_src_data_full_n),
        .pop(pop_12),
        .push(push_11),
        .\usedw_reg[0] (fast_0_0_1080_1920_1_U0_n_81),
        .\usedw_reg[0]_0 (fast_0_0_1080_1920_1_U0_n_83),
        .xfrgb2gray_1080_1920_U0_ap_start(xfrgb2gray_1080_1920_U0_ap_start));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1719
   (\B_V_data_1_state_reg[0] ,
    B_V_data_1_sel_wr01_out,
    \B_V_data_1_state_reg[1] ,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    video_out_TREADY,
    img_out_data_empty_n,
    Loop_loop_height_proc1719_U0_ap_start,
    Q);
  output \B_V_data_1_state_reg[0] ;
  output B_V_data_1_sel_wr01_out;
  output \B_V_data_1_state_reg[1] ;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [23:0]video_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input video_out_TREADY;
  input img_out_data_empty_n;
  input Loop_loop_height_proc1719_U0_ap_start;
  input [23:0]Q;

  wire B_V_data_1_sel_wr01_out;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire Loop_loop_height_proc1719_U0_ap_start;
  wire [23:0]Q;
  wire \ap_CS_fsm[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm[2]_i_4__0_n_3 ;
  wire \ap_CS_fsm[2]_i_5_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire i_2_reg_118;
  wire \i_2_reg_118_reg_n_3_[0] ;
  wire \i_2_reg_118_reg_n_3_[10] ;
  wire \i_2_reg_118_reg_n_3_[1] ;
  wire \i_2_reg_118_reg_n_3_[2] ;
  wire \i_2_reg_118_reg_n_3_[3] ;
  wire \i_2_reg_118_reg_n_3_[4] ;
  wire \i_2_reg_118_reg_n_3_[5] ;
  wire \i_2_reg_118_reg_n_3_[6] ;
  wire \i_2_reg_118_reg_n_3_[7] ;
  wire \i_2_reg_118_reg_n_3_[8] ;
  wire \i_2_reg_118_reg_n_3_[9] ;
  wire [10:0]i_fu_161_p2;
  wire [10:0]i_reg_189;
  wire i_reg_1890;
  wire \i_reg_189[10]_i_3_n_3 ;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire \icmp_ln190_reg_194[0]_i_4_n_3 ;
  wire \icmp_ln190_reg_194[0]_i_5_n_3 ;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg_n_3_[0] ;
  wire img_out_data_empty_n;
  wire j_2_reg_129;
  wire j_2_reg_1290;
  wire \j_2_reg_129[10]_i_5_n_3 ;
  wire \j_2_reg_129[6]_i_1_n_3 ;
  wire \j_2_reg_129[7]_i_1_n_3 ;
  wire \j_2_reg_129[8]_i_1_n_3 ;
  wire [10:0]j_2_reg_129_reg;
  wire [10:0]j_fu_173_p2;
  wire regslice_both_video_out_V_data_V_U_n_11;
  wire regslice_both_video_out_V_data_V_U_n_12;
  wire regslice_both_video_out_V_data_V_U_n_4;
  wire regslice_both_video_out_V_data_V_U_n_5;
  wire regslice_both_video_out_V_data_V_U_n_6;
  wire sof_2_reg_140;
  wire sof_reg_104;
  wire \sof_reg_104[0]_i_1_n_3 ;
  wire \tmp_last_V_reg_203[0]_i_2_n_3 ;
  wire \tmp_last_V_reg_203[0]_i_3_n_3 ;
  wire \tmp_last_V_reg_203_reg_n_3_[0] ;
  wire [23:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(\i_2_reg_118_reg_n_3_[6] ),
        .I1(\i_2_reg_118_reg_n_3_[7] ),
        .I2(\i_2_reg_118_reg_n_3_[10] ),
        .I3(\i_2_reg_118_reg_n_3_[9] ),
        .I4(\ap_CS_fsm[2]_i_4__0_n_3 ),
        .I5(\ap_CS_fsm[2]_i_5_n_3 ),
        .O(\ap_CS_fsm[2]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\i_2_reg_118_reg_n_3_[1] ),
        .I1(\i_2_reg_118_reg_n_3_[0] ),
        .I2(\i_2_reg_118_reg_n_3_[8] ),
        .I3(\i_2_reg_118_reg_n_3_[2] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\i_2_reg_118_reg_n_3_[5] ),
        .I1(\i_2_reg_118_reg_n_3_[3] ),
        .I2(\i_2_reg_118_reg_n_3_[4] ),
        .I3(\i_2_reg_118_reg_n_3_[1] ),
        .O(\ap_CS_fsm[2]_i_5_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_11),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter2_reg_n_3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_2_reg_118[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[0] ),
        .I1(Loop_loop_height_proc1719_U0_ap_start),
        .I2(ap_CS_fsm_state6),
        .O(i_2_reg_118));
  FDRE \i_2_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[0]),
        .Q(\i_2_reg_118_reg_n_3_[0] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[10]),
        .Q(\i_2_reg_118_reg_n_3_[10] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[1]),
        .Q(\i_2_reg_118_reg_n_3_[1] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[2]),
        .Q(\i_2_reg_118_reg_n_3_[2] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[3]),
        .Q(\i_2_reg_118_reg_n_3_[3] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[4]),
        .Q(\i_2_reg_118_reg_n_3_[4] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[5]),
        .Q(\i_2_reg_118_reg_n_3_[5] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[6]),
        .Q(\i_2_reg_118_reg_n_3_[6] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[7]),
        .Q(\i_2_reg_118_reg_n_3_[7] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[8]),
        .Q(\i_2_reg_118_reg_n_3_[8] ),
        .R(i_2_reg_118));
  FDRE \i_2_reg_118_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_reg_189[9]),
        .Q(\i_2_reg_118_reg_n_3_[9] ),
        .R(i_2_reg_118));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_189[0]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[0] ),
        .O(i_fu_161_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_reg_189[10]_i_2 
       (.I0(\i_2_reg_118_reg_n_3_[10] ),
        .I1(\i_2_reg_118_reg_n_3_[8] ),
        .I2(\i_2_reg_118_reg_n_3_[7] ),
        .I3(\i_reg_189[10]_i_3_n_3 ),
        .I4(\i_2_reg_118_reg_n_3_[6] ),
        .I5(\i_2_reg_118_reg_n_3_[9] ),
        .O(i_fu_161_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_reg_189[10]_i_3 
       (.I0(\i_2_reg_118_reg_n_3_[4] ),
        .I1(\i_2_reg_118_reg_n_3_[2] ),
        .I2(\i_2_reg_118_reg_n_3_[0] ),
        .I3(\i_2_reg_118_reg_n_3_[1] ),
        .I4(\i_2_reg_118_reg_n_3_[3] ),
        .I5(\i_2_reg_118_reg_n_3_[5] ),
        .O(\i_reg_189[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_189[1]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[0] ),
        .I1(\i_2_reg_118_reg_n_3_[1] ),
        .O(i_fu_161_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_189[2]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[2] ),
        .I1(\i_2_reg_118_reg_n_3_[0] ),
        .I2(\i_2_reg_118_reg_n_3_[1] ),
        .O(i_fu_161_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_189[3]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[3] ),
        .I1(\i_2_reg_118_reg_n_3_[1] ),
        .I2(\i_2_reg_118_reg_n_3_[0] ),
        .I3(\i_2_reg_118_reg_n_3_[2] ),
        .O(i_fu_161_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_189[4]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[4] ),
        .I1(\i_2_reg_118_reg_n_3_[2] ),
        .I2(\i_2_reg_118_reg_n_3_[0] ),
        .I3(\i_2_reg_118_reg_n_3_[1] ),
        .I4(\i_2_reg_118_reg_n_3_[3] ),
        .O(i_fu_161_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_reg_189[5]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[5] ),
        .I1(\i_2_reg_118_reg_n_3_[3] ),
        .I2(\i_2_reg_118_reg_n_3_[1] ),
        .I3(\i_2_reg_118_reg_n_3_[0] ),
        .I4(\i_2_reg_118_reg_n_3_[2] ),
        .I5(\i_2_reg_118_reg_n_3_[4] ),
        .O(i_fu_161_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_reg_189[6]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[6] ),
        .I1(\i_reg_189[10]_i_3_n_3 ),
        .O(i_fu_161_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_reg_189[7]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[7] ),
        .I1(\i_reg_189[10]_i_3_n_3 ),
        .I2(\i_2_reg_118_reg_n_3_[6] ),
        .O(i_fu_161_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_reg_189[8]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[6] ),
        .I1(\i_reg_189[10]_i_3_n_3 ),
        .I2(\i_2_reg_118_reg_n_3_[7] ),
        .I3(\i_2_reg_118_reg_n_3_[8] ),
        .O(i_fu_161_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_reg_189[9]_i_1 
       (.I0(\i_2_reg_118_reg_n_3_[9] ),
        .I1(\i_2_reg_118_reg_n_3_[6] ),
        .I2(\i_reg_189[10]_i_3_n_3 ),
        .I3(\i_2_reg_118_reg_n_3_[7] ),
        .I4(\i_2_reg_118_reg_n_3_[8] ),
        .O(i_fu_161_p2[9]));
  FDRE \i_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[0]),
        .Q(i_reg_189[0]),
        .R(1'b0));
  FDRE \i_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[10]),
        .Q(i_reg_189[10]),
        .R(1'b0));
  FDRE \i_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[1]),
        .Q(i_reg_189[1]),
        .R(1'b0));
  FDRE \i_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[2]),
        .Q(i_reg_189[2]),
        .R(1'b0));
  FDRE \i_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[3]),
        .Q(i_reg_189[3]),
        .R(1'b0));
  FDRE \i_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[4]),
        .Q(i_reg_189[4]),
        .R(1'b0));
  FDRE \i_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[5]),
        .Q(i_reg_189[5]),
        .R(1'b0));
  FDRE \i_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[6]),
        .Q(i_reg_189[6]),
        .R(1'b0));
  FDRE \i_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[7]),
        .Q(i_reg_189[7]),
        .R(1'b0));
  FDRE \i_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[8]),
        .Q(i_reg_189[8]),
        .R(1'b0));
  FDRE \i_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1890),
        .D(i_fu_161_p2[9]),
        .Q(i_reg_189[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \icmp_ln190_reg_194[0]_i_2 
       (.I0(j_2_reg_129_reg[5]),
        .I1(j_2_reg_129_reg[7]),
        .I2(j_2_reg_129_reg[8]),
        .I3(j_2_reg_129_reg[1]),
        .I4(\icmp_ln190_reg_194[0]_i_4_n_3 ),
        .I5(\icmp_ln190_reg_194[0]_i_5_n_3 ),
        .O(icmp_ln190_fu_167_p2));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \icmp_ln190_reg_194[0]_i_4 
       (.I0(j_2_reg_129_reg[10]),
        .I1(j_2_reg_129_reg[9]),
        .I2(j_2_reg_129_reg[1]),
        .I3(j_2_reg_129_reg[0]),
        .O(\icmp_ln190_reg_194[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln190_reg_194[0]_i_5 
       (.I0(j_2_reg_129_reg[4]),
        .I1(j_2_reg_129_reg[2]),
        .I2(j_2_reg_129_reg[6]),
        .I3(j_2_reg_129_reg[3]),
        .O(\icmp_ln190_reg_194[0]_i_5_n_3 ));
  FDRE \icmp_ln190_reg_194_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(\icmp_ln190_reg_194_reg_n_3_[0] ),
        .Q(icmp_ln190_reg_194_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln190_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln190_reg_1940),
        .D(icmp_ln190_fu_167_p2),
        .Q(\icmp_ln190_reg_194_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_2_reg_129[0]_i_1 
       (.I0(j_2_reg_129_reg[0]),
        .O(j_fu_173_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \j_2_reg_129[10]_i_3 
       (.I0(j_2_reg_129_reg[10]),
        .I1(j_2_reg_129_reg[8]),
        .I2(j_2_reg_129_reg[7]),
        .I3(\j_2_reg_129[10]_i_5_n_3 ),
        .I4(j_2_reg_129_reg[6]),
        .I5(j_2_reg_129_reg[9]),
        .O(j_fu_173_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \j_2_reg_129[10]_i_5 
       (.I0(j_2_reg_129_reg[4]),
        .I1(j_2_reg_129_reg[2]),
        .I2(j_2_reg_129_reg[0]),
        .I3(j_2_reg_129_reg[1]),
        .I4(j_2_reg_129_reg[3]),
        .I5(j_2_reg_129_reg[5]),
        .O(\j_2_reg_129[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_2_reg_129[1]_i_1 
       (.I0(j_2_reg_129_reg[0]),
        .I1(j_2_reg_129_reg[1]),
        .O(j_fu_173_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_2_reg_129[2]_i_1 
       (.I0(j_2_reg_129_reg[2]),
        .I1(j_2_reg_129_reg[0]),
        .I2(j_2_reg_129_reg[1]),
        .O(j_fu_173_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_2_reg_129[3]_i_1 
       (.I0(j_2_reg_129_reg[3]),
        .I1(j_2_reg_129_reg[1]),
        .I2(j_2_reg_129_reg[0]),
        .I3(j_2_reg_129_reg[2]),
        .O(j_fu_173_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_2_reg_129[4]_i_1 
       (.I0(j_2_reg_129_reg[4]),
        .I1(j_2_reg_129_reg[2]),
        .I2(j_2_reg_129_reg[0]),
        .I3(j_2_reg_129_reg[1]),
        .I4(j_2_reg_129_reg[3]),
        .O(j_fu_173_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_2_reg_129[5]_i_1 
       (.I0(j_2_reg_129_reg[5]),
        .I1(j_2_reg_129_reg[3]),
        .I2(j_2_reg_129_reg[1]),
        .I3(j_2_reg_129_reg[0]),
        .I4(j_2_reg_129_reg[2]),
        .I5(j_2_reg_129_reg[4]),
        .O(j_fu_173_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \j_2_reg_129[6]_i_1 
       (.I0(j_2_reg_129_reg[6]),
        .I1(\j_2_reg_129[10]_i_5_n_3 ),
        .O(\j_2_reg_129[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \j_2_reg_129[7]_i_1 
       (.I0(j_2_reg_129_reg[7]),
        .I1(j_2_reg_129_reg[6]),
        .I2(\j_2_reg_129[10]_i_5_n_3 ),
        .O(\j_2_reg_129[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    \j_2_reg_129[8]_i_1 
       (.I0(j_2_reg_129_reg[8]),
        .I1(j_2_reg_129_reg[7]),
        .I2(\j_2_reg_129[10]_i_5_n_3 ),
        .I3(j_2_reg_129_reg[6]),
        .O(\j_2_reg_129[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \j_2_reg_129[9]_i_1 
       (.I0(j_2_reg_129_reg[9]),
        .I1(j_2_reg_129_reg[6]),
        .I2(\j_2_reg_129[10]_i_5_n_3 ),
        .I3(j_2_reg_129_reg[7]),
        .I4(j_2_reg_129_reg[8]),
        .O(j_fu_173_p2[9]));
  FDRE \j_2_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(j_fu_173_p2[0]),
        .Q(j_2_reg_129_reg[0]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[10] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(j_fu_173_p2[10]),
        .Q(j_2_reg_129_reg[10]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[1] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(j_fu_173_p2[1]),
        .Q(j_2_reg_129_reg[1]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[2] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(j_fu_173_p2[2]),
        .Q(j_2_reg_129_reg[2]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[3] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(j_fu_173_p2[3]),
        .Q(j_2_reg_129_reg[3]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[4] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(j_fu_173_p2[4]),
        .Q(j_2_reg_129_reg[4]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[5] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(j_fu_173_p2[5]),
        .Q(j_2_reg_129_reg[5]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[6] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(\j_2_reg_129[6]_i_1_n_3 ),
        .Q(j_2_reg_129_reg[6]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[7] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(\j_2_reg_129[7]_i_1_n_3 ),
        .Q(j_2_reg_129_reg[7]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[8] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(\j_2_reg_129[8]_i_1_n_3 ),
        .Q(j_2_reg_129_reg[8]),
        .R(j_2_reg_129));
  FDRE \j_2_reg_129_reg[9] 
       (.C(ap_clk),
        .CE(j_2_reg_1290),
        .D(j_fu_173_p2[9]),
        .Q(j_2_reg_129_reg[9]),
        .R(j_2_reg_129));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_31 regslice_both_video_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (Q),
        .B_V_data_1_sel_wr_reg_0(\icmp_ln190_reg_194_reg_n_3_[0] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(ap_NS_fsm),
        .E(j_2_reg_1290),
        .Loop_loop_height_proc1719_U0_ap_start(Loop_loop_height_proc1719_U0_ap_start),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_3_[0] }),
        .SR(j_2_reg_129),
        .\ap_CS_fsm_reg[1] (i_reg_1890),
        .\ap_CS_fsm_reg[2] (regslice_both_video_out_V_data_V_U_n_11),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(regslice_both_video_out_V_data_V_U_n_4),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_video_out_V_data_V_U_n_5),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln190_fu_167_p2(icmp_ln190_fu_167_p2),
        .icmp_ln190_reg_1940(icmp_ln190_reg_1940),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .\icmp_ln190_reg_194_reg[0] (B_V_data_1_sel_wr01_out),
        .img_out_data_empty_n(img_out_data_empty_n),
        .\j_2_reg_129_reg[0] (\ap_CS_fsm[2]_i_3__0_n_3 ),
        .sof_2_reg_140(sof_2_reg_140),
        .\sof_2_reg_140_reg[0] (regslice_both_video_out_V_data_V_U_n_6),
        .sof_reg_104(sof_reg_104),
        .\tmp_last_V_reg_203_reg[0] (regslice_both_video_out_V_data_V_U_n_12),
        .\tmp_last_V_reg_203_reg[0]_0 (\tmp_last_V_reg_203_reg_n_3_[0] ),
        .\tmp_last_V_reg_203_reg[0]_1 (\tmp_last_V_reg_203[0]_i_2_n_3 ),
        .\tmp_last_V_reg_203_reg[0]_2 (j_2_reg_129_reg[8:7]),
        .\tmp_last_V_reg_203_reg[0]_3 (\tmp_last_V_reg_203[0]_i_3_n_3 ),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_32 regslice_both_video_out_V_last_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\tmp_last_V_reg_203_reg_n_3_[0] ),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_33 regslice_both_video_out_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (ap_enable_reg_pp0_iter2_reg_n_3),
        .\B_V_data_1_state_reg[1]_0 (B_V_data_1_sel_wr01_out),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln190_reg_194_pp0_iter1_reg(icmp_ln190_reg_194_pp0_iter1_reg),
        .sof_2_reg_140(sof_2_reg_140),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER));
  FDRE \sof_2_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_6),
        .Q(sof_2_reg_140),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00EA)) 
    \sof_reg_104[0]_i_1 
       (.I0(sof_reg_104),
        .I1(Loop_loop_height_proc1719_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_CS_fsm_state6),
        .O(\sof_reg_104[0]_i_1_n_3 ));
  FDRE \sof_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_104[0]_i_1_n_3 ),
        .Q(sof_reg_104),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_last_V_reg_203[0]_i_2 
       (.I0(j_2_reg_129_reg[9]),
        .I1(j_2_reg_129_reg[10]),
        .O(\tmp_last_V_reg_203[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_last_V_reg_203[0]_i_3 
       (.I0(\j_2_reg_129[10]_i_5_n_3 ),
        .I1(j_2_reg_129_reg[6]),
        .O(\tmp_last_V_reg_203[0]_i_3_n_3 ));
  FDRE \tmp_last_V_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_out_V_data_V_U_n_12),
        .Q(\tmp_last_V_reg_203_reg_n_3_[0] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_Loop_loop_height_proc1821
   (\B_V_data_1_state_reg[1] ,
    start_once_reg,
    shiftReg_ce,
    E,
    Loop_loop_height_proc1821_U0_img_in_data_write,
    overly_alpha_ap_vld_0,
    internal_empty_n_reg,
    ap_rst_n_0,
    \ap_CS_fsm_reg[0]_0 ,
    \axi_data_V_reg_395_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    start_for_fast_0_0_1080_1920_1_U0_full_n,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    \mOutPtr_reg[2] ,
    video_in_TVALID,
    img_in_data_full_n,
    overlyOnMat_1080_1920_U0_overly_w_read,
    threshold_c_empty_n,
    fast_0_0_1080_1920_1_U0_ap_start,
    Q,
    overly_alpha_ap_vld,
    threshold_c_full_n,
    overly_w_ap_vld,
    \start_fu_106_reg[0]_0 ,
    \start_fu_106_reg[0]_1 ,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TDATA);
  output \B_V_data_1_state_reg[1] ;
  output start_once_reg;
  output shiftReg_ce;
  output [0:0]E;
  output Loop_loop_height_proc1821_U0_img_in_data_write;
  output [0:0]overly_alpha_ap_vld_0;
  output [0:0]internal_empty_n_reg;
  output ap_rst_n_0;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [23:0]\axi_data_V_reg_395_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input start_for_fast_0_0_1080_1920_1_U0_full_n;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input \mOutPtr_reg[2] ;
  input video_in_TVALID;
  input img_in_data_full_n;
  input overlyOnMat_1080_1920_U0_overly_w_read;
  input threshold_c_empty_n;
  input fast_0_0_1080_1920_1_U0_ap_start;
  input [0:0]Q;
  input overly_alpha_ap_vld;
  input threshold_c_full_n;
  input overly_w_ap_vld;
  input \start_fu_106_reg[0]_0 ;
  input \start_fu_106_reg[0]_1 ;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [23:0]video_in_TDATA;

  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]E;
  wire Loop_loop_height_proc1821_U0_img_in_data_write;
  wire [0:0]Q;
  wire \SRL_SIG_reg[3][0]_srl4_i_4_n_3 ;
  wire ack_out1;
  wire \ap_CS_fsm[0]_i_2__0_n_3 ;
  wire \ap_CS_fsm[0]_i_3_n_3 ;
  wire \ap_CS_fsm[0]_i_4_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_V_reg_395_reg[23]_0 ;
  wire axi_last_V_1_reg_400;
  wire eol_2_reg_284;
  wire \eol_reg_230_reg_n_3_[0] ;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire [10:0]i_1_fu_309_p2;
  wire [10:0]i_1_reg_386;
  wire \i_1_reg_386[10]_i_2_n_3 ;
  wire \i_1_reg_386[6]_i_1_n_3 ;
  wire i_reg_219;
  wire \i_reg_219_reg_n_3_[0] ;
  wire \i_reg_219_reg_n_3_[10] ;
  wire \i_reg_219_reg_n_3_[1] ;
  wire \i_reg_219_reg_n_3_[2] ;
  wire \i_reg_219_reg_n_3_[3] ;
  wire \i_reg_219_reg_n_3_[4] ;
  wire \i_reg_219_reg_n_3_[5] ;
  wire \i_reg_219_reg_n_3_[6] ;
  wire \i_reg_219_reg_n_3_[7] ;
  wire \i_reg_219_reg_n_3_[8] ;
  wire \i_reg_219_reg_n_3_[9] ;
  wire icmp_ln122_fu_319_p2;
  wire icmp_ln122_fu_319_p2_carry__0_n_10;
  wire icmp_ln122_fu_319_p2_carry__0_n_7;
  wire icmp_ln122_fu_319_p2_carry__0_n_8;
  wire icmp_ln122_fu_319_p2_carry__0_n_9;
  wire icmp_ln122_fu_319_p2_carry_i_10_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_11_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_1_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_2_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_3_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_4_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_5_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_6_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_7_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_8_n_3;
  wire icmp_ln122_fu_319_p2_carry_i_9_n_3;
  wire icmp_ln122_fu_319_p2_carry_n_10;
  wire icmp_ln122_fu_319_p2_carry_n_3;
  wire icmp_ln122_fu_319_p2_carry_n_4;
  wire icmp_ln122_fu_319_p2_carry_n_5;
  wire icmp_ln122_fu_319_p2_carry_n_6;
  wire icmp_ln122_fu_319_p2_carry_n_7;
  wire icmp_ln122_fu_319_p2_carry_n_8;
  wire icmp_ln122_fu_319_p2_carry_n_9;
  wire icmp_ln122_reg_391;
  wire img_in_data_full_n;
  wire [0:0]internal_empty_n_reg;
  wire [31:0]j_3_fu_364_p2;
  wire j_3_fu_364_p2_carry__0_n_10;
  wire j_3_fu_364_p2_carry__0_n_3;
  wire j_3_fu_364_p2_carry__0_n_4;
  wire j_3_fu_364_p2_carry__0_n_5;
  wire j_3_fu_364_p2_carry__0_n_6;
  wire j_3_fu_364_p2_carry__0_n_7;
  wire j_3_fu_364_p2_carry__0_n_8;
  wire j_3_fu_364_p2_carry__0_n_9;
  wire j_3_fu_364_p2_carry__1_n_10;
  wire j_3_fu_364_p2_carry__1_n_3;
  wire j_3_fu_364_p2_carry__1_n_4;
  wire j_3_fu_364_p2_carry__1_n_5;
  wire j_3_fu_364_p2_carry__1_n_6;
  wire j_3_fu_364_p2_carry__1_n_7;
  wire j_3_fu_364_p2_carry__1_n_8;
  wire j_3_fu_364_p2_carry__1_n_9;
  wire j_3_fu_364_p2_carry__2_n_10;
  wire j_3_fu_364_p2_carry__2_n_4;
  wire j_3_fu_364_p2_carry__2_n_5;
  wire j_3_fu_364_p2_carry__2_n_6;
  wire j_3_fu_364_p2_carry__2_n_7;
  wire j_3_fu_364_p2_carry__2_n_8;
  wire j_3_fu_364_p2_carry__2_n_9;
  wire j_3_fu_364_p2_carry_n_10;
  wire j_3_fu_364_p2_carry_n_3;
  wire j_3_fu_364_p2_carry_n_4;
  wire j_3_fu_364_p2_carry_n_5;
  wire j_3_fu_364_p2_carry_n_6;
  wire j_3_fu_364_p2_carry_n_7;
  wire j_3_fu_364_p2_carry_n_8;
  wire j_3_fu_364_p2_carry_n_9;
  wire j_reg_242;
  wire \j_reg_242_reg_n_3_[0] ;
  wire \j_reg_242_reg_n_3_[10] ;
  wire \j_reg_242_reg_n_3_[11] ;
  wire \j_reg_242_reg_n_3_[12] ;
  wire \j_reg_242_reg_n_3_[13] ;
  wire \j_reg_242_reg_n_3_[14] ;
  wire \j_reg_242_reg_n_3_[15] ;
  wire \j_reg_242_reg_n_3_[16] ;
  wire \j_reg_242_reg_n_3_[17] ;
  wire \j_reg_242_reg_n_3_[18] ;
  wire \j_reg_242_reg_n_3_[19] ;
  wire \j_reg_242_reg_n_3_[1] ;
  wire \j_reg_242_reg_n_3_[20] ;
  wire \j_reg_242_reg_n_3_[21] ;
  wire \j_reg_242_reg_n_3_[22] ;
  wire \j_reg_242_reg_n_3_[23] ;
  wire \j_reg_242_reg_n_3_[24] ;
  wire \j_reg_242_reg_n_3_[25] ;
  wire \j_reg_242_reg_n_3_[26] ;
  wire \j_reg_242_reg_n_3_[27] ;
  wire \j_reg_242_reg_n_3_[28] ;
  wire \j_reg_242_reg_n_3_[29] ;
  wire \j_reg_242_reg_n_3_[2] ;
  wire \j_reg_242_reg_n_3_[30] ;
  wire \j_reg_242_reg_n_3_[31] ;
  wire \j_reg_242_reg_n_3_[3] ;
  wire \j_reg_242_reg_n_3_[4] ;
  wire \j_reg_242_reg_n_3_[5] ;
  wire \j_reg_242_reg_n_3_[6] ;
  wire \j_reg_242_reg_n_3_[7] ;
  wire \j_reg_242_reg_n_3_[8] ;
  wire \j_reg_242_reg_n_3_[9] ;
  wire \mOutPtr_reg[2] ;
  wire or_ln131_fu_345_p2;
  wire or_ln131_reg_405;
  wire or_ln134_reg_409;
  wire overlyOnMat_1080_1920_U0_overly_w_read;
  wire overly_alpha_ap_vld;
  wire [0:0]overly_alpha_ap_vld_0;
  wire overly_w_ap_vld;
  wire p_1_in;
  wire p_9_in;
  wire regslice_both_video_in_V_data_V_U_n_14;
  wire regslice_both_video_in_V_data_V_U_n_15;
  wire regslice_both_video_in_V_data_V_U_n_16;
  wire regslice_both_video_in_V_data_V_U_n_17;
  wire regslice_both_video_in_V_data_V_U_n_18;
  wire regslice_both_video_in_V_data_V_U_n_19;
  wire regslice_both_video_in_V_data_V_U_n_20;
  wire regslice_both_video_in_V_data_V_U_n_21;
  wire regslice_both_video_in_V_data_V_U_n_22;
  wire regslice_both_video_in_V_data_V_U_n_23;
  wire regslice_both_video_in_V_data_V_U_n_4;
  wire regslice_both_video_in_V_data_V_U_n_5;
  wire regslice_both_video_in_V_data_V_U_n_6;
  wire regslice_both_video_in_V_data_V_U_n_8;
  wire regslice_both_video_in_V_last_V_U_n_3;
  wire regslice_both_video_in_V_last_V_U_n_5;
  wire regslice_both_video_in_V_last_V_U_n_6;
  wire regslice_both_video_in_V_user_V_U_n_3;
  wire regslice_both_video_in_V_user_V_U_n_5;
  wire regslice_both_video_in_V_user_V_U_n_7;
  wire regslice_both_video_in_V_user_V_U_n_8;
  wire shiftReg_ce;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire [0:0]start_fu_106;
  wire \start_fu_106_reg[0]_0 ;
  wire \start_fu_106_reg[0]_1 ;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_3;
  wire threshold_c_empty_n;
  wire threshold_c_full_n;
  wire [23:0]video_in_TDATA;
  wire [23:0]video_in_TDATA_int_regslice;
  wire [0:0]video_in_TLAST;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [7:0]NLW_icmp_ln122_fu_319_p2_carry_O_UNCONNECTED;
  wire [7:5]NLW_icmp_ln122_fu_319_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln122_fu_319_p2_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_j_3_fu_364_p2_carry__2_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\SRL_SIG_reg[3][0]_srl4_i_4_n_3 ),
        .I1(overly_alpha_ap_vld),
        .I2(threshold_c_full_n),
        .I3(overly_w_ap_vld),
        .I4(\start_fu_106_reg[0]_0 ),
        .I5(\start_fu_106_reg[0]_1 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(start_once_reg),
        .I1(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .O(\SRL_SIG_reg[3][0]_srl4_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__0_n_3 ),
        .I2(shiftReg_ce),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\i_reg_219_reg_n_3_[6] ),
        .I1(\i_reg_219_reg_n_3_[7] ),
        .I2(\i_reg_219_reg_n_3_[10] ),
        .I3(\i_reg_219_reg_n_3_[9] ),
        .I4(\ap_CS_fsm[0]_i_3_n_3 ),
        .I5(\ap_CS_fsm[0]_i_4_n_3 ),
        .O(\ap_CS_fsm[0]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\i_reg_219_reg_n_3_[1] ),
        .I1(\i_reg_219_reg_n_3_[0] ),
        .I2(\i_reg_219_reg_n_3_[8] ),
        .I3(\i_reg_219_reg_n_3_[2] ),
        .O(\ap_CS_fsm[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\i_reg_219_reg_n_3_[5] ),
        .I1(\i_reg_219_reg_n_3_[3] ),
        .I2(\i_reg_219_reg_n_3_[4] ),
        .I3(\i_reg_219_reg_n_3_[1] ),
        .O(\ap_CS_fsm[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(shiftReg_ce),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__0_n_3 ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(eol_2_reg_284),
        .I2(ap_CS_fsm_state6),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(eol_2_reg_284),
        .I1(ap_CS_fsm_state6),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_14),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[0]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[10] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[10]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[11] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[11]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[12] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[12]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[13] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[13]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[14] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[14]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[15] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[15]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[16] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[16]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[17] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[17]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[18] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[18]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[19] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[19]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[1]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[20] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[20]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[21] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[21]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[22] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[22]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[23] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[23]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[2]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[3]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[4]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[5]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[6]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[7]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[8] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[8]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_395_reg[9] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(video_in_TDATA_int_regslice[9]),
        .Q(\axi_data_V_reg_395_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_V_1_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_6),
        .Q(axi_last_V_1_reg_400),
        .R(1'b0));
  FDRE \eol_2_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_last_V_U_n_5),
        .Q(eol_2_reg_284),
        .R(1'b0));
  FDRE \eol_reg_230_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_6),
        .Q(\eol_reg_230_reg_n_3_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_386[0]_i_1 
       (.I0(\i_reg_219_reg_n_3_[0] ),
        .O(i_1_fu_309_p2[0]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \i_1_reg_386[10]_i_1 
       (.I0(\i_reg_219_reg_n_3_[10] ),
        .I1(\i_reg_219_reg_n_3_[8] ),
        .I2(\i_reg_219_reg_n_3_[7] ),
        .I3(\i_1_reg_386[10]_i_2_n_3 ),
        .I4(\i_reg_219_reg_n_3_[6] ),
        .I5(\i_reg_219_reg_n_3_[9] ),
        .O(i_1_fu_309_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_1_reg_386[10]_i_2 
       (.I0(\i_reg_219_reg_n_3_[4] ),
        .I1(\i_reg_219_reg_n_3_[2] ),
        .I2(\i_reg_219_reg_n_3_[0] ),
        .I3(\i_reg_219_reg_n_3_[1] ),
        .I4(\i_reg_219_reg_n_3_[3] ),
        .I5(\i_reg_219_reg_n_3_[5] ),
        .O(\i_1_reg_386[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_386[1]_i_1 
       (.I0(\i_reg_219_reg_n_3_[0] ),
        .I1(\i_reg_219_reg_n_3_[1] ),
        .O(i_1_fu_309_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_reg_386[2]_i_1 
       (.I0(\i_reg_219_reg_n_3_[2] ),
        .I1(\i_reg_219_reg_n_3_[0] ),
        .I2(\i_reg_219_reg_n_3_[1] ),
        .O(i_1_fu_309_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_reg_386[3]_i_1 
       (.I0(\i_reg_219_reg_n_3_[3] ),
        .I1(\i_reg_219_reg_n_3_[1] ),
        .I2(\i_reg_219_reg_n_3_[0] ),
        .I3(\i_reg_219_reg_n_3_[2] ),
        .O(i_1_fu_309_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_reg_386[4]_i_1 
       (.I0(\i_reg_219_reg_n_3_[4] ),
        .I1(\i_reg_219_reg_n_3_[2] ),
        .I2(\i_reg_219_reg_n_3_[0] ),
        .I3(\i_reg_219_reg_n_3_[1] ),
        .I4(\i_reg_219_reg_n_3_[3] ),
        .O(i_1_fu_309_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_reg_386[5]_i_1 
       (.I0(\i_reg_219_reg_n_3_[5] ),
        .I1(\i_reg_219_reg_n_3_[3] ),
        .I2(\i_reg_219_reg_n_3_[1] ),
        .I3(\i_reg_219_reg_n_3_[0] ),
        .I4(\i_reg_219_reg_n_3_[2] ),
        .I5(\i_reg_219_reg_n_3_[4] ),
        .O(i_1_fu_309_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_1_reg_386[6]_i_1 
       (.I0(\i_reg_219_reg_n_3_[6] ),
        .I1(\i_1_reg_386[10]_i_2_n_3 ),
        .O(\i_1_reg_386[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \i_1_reg_386[7]_i_1 
       (.I0(\i_reg_219_reg_n_3_[7] ),
        .I1(\i_1_reg_386[10]_i_2_n_3 ),
        .I2(\i_reg_219_reg_n_3_[6] ),
        .O(i_1_fu_309_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \i_1_reg_386[8]_i_1 
       (.I0(\i_reg_219_reg_n_3_[6] ),
        .I1(\i_1_reg_386[10]_i_2_n_3 ),
        .I2(\i_reg_219_reg_n_3_[7] ),
        .I3(\i_reg_219_reg_n_3_[8] ),
        .O(i_1_fu_309_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \i_1_reg_386[9]_i_1 
       (.I0(\i_reg_219_reg_n_3_[9] ),
        .I1(\i_reg_219_reg_n_3_[6] ),
        .I2(\i_1_reg_386[10]_i_2_n_3 ),
        .I3(\i_reg_219_reg_n_3_[7] ),
        .I4(\i_reg_219_reg_n_3_[8] ),
        .O(i_1_fu_309_p2[9]));
  FDRE \i_1_reg_386_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[0]),
        .Q(i_1_reg_386[0]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[10]),
        .Q(i_1_reg_386[10]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[1]),
        .Q(i_1_reg_386[1]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[2]),
        .Q(i_1_reg_386[2]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[3]),
        .Q(i_1_reg_386[3]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[4]),
        .Q(i_1_reg_386[4]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[5]),
        .Q(i_1_reg_386[5]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\i_1_reg_386[6]_i_1_n_3 ),
        .Q(i_1_reg_386[6]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[7]),
        .Q(i_1_reg_386[7]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[8]),
        .Q(i_1_reg_386[8]),
        .R(1'b0));
  FDRE \i_1_reg_386_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_1_fu_309_p2[9]),
        .Q(i_1_reg_386[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_219[10]_i_1 
       (.I0(shiftReg_ce),
        .I1(ap_CS_fsm_state7),
        .O(i_reg_219));
  FDRE \i_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[0]),
        .Q(\i_reg_219_reg_n_3_[0] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[10]),
        .Q(\i_reg_219_reg_n_3_[10] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[1]),
        .Q(\i_reg_219_reg_n_3_[1] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[2]),
        .Q(\i_reg_219_reg_n_3_[2] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[3]),
        .Q(\i_reg_219_reg_n_3_[3] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[4]),
        .Q(\i_reg_219_reg_n_3_[4] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[5]),
        .Q(\i_reg_219_reg_n_3_[5] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[6]),
        .Q(\i_reg_219_reg_n_3_[6] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[7]),
        .Q(\i_reg_219_reg_n_3_[7] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[8]),
        .Q(\i_reg_219_reg_n_3_[8] ),
        .R(i_reg_219));
  FDRE \i_reg_219_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_1_reg_386[9]),
        .Q(\i_reg_219_reg_n_3_[9] ),
        .R(i_reg_219));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_319_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln122_fu_319_p2_carry_n_3,icmp_ln122_fu_319_p2_carry_n_4,icmp_ln122_fu_319_p2_carry_n_5,icmp_ln122_fu_319_p2_carry_n_6,icmp_ln122_fu_319_p2_carry_n_7,icmp_ln122_fu_319_p2_carry_n_8,icmp_ln122_fu_319_p2_carry_n_9,icmp_ln122_fu_319_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln122_fu_319_p2_carry_i_1_n_3,icmp_ln122_fu_319_p2_carry_i_2_n_3,icmp_ln122_fu_319_p2_carry_i_3_n_3}),
        .O(NLW_icmp_ln122_fu_319_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln122_fu_319_p2_carry_i_4_n_3,icmp_ln122_fu_319_p2_carry_i_5_n_3,icmp_ln122_fu_319_p2_carry_i_6_n_3,icmp_ln122_fu_319_p2_carry_i_7_n_3,icmp_ln122_fu_319_p2_carry_i_8_n_3,icmp_ln122_fu_319_p2_carry_i_9_n_3,icmp_ln122_fu_319_p2_carry_i_10_n_3,icmp_ln122_fu_319_p2_carry_i_11_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln122_fu_319_p2_carry__0
       (.CI(icmp_ln122_fu_319_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln122_fu_319_p2_carry__0_CO_UNCONNECTED[7:5],icmp_ln122_fu_319_p2,icmp_ln122_fu_319_p2_carry__0_n_7,icmp_ln122_fu_319_p2_carry__0_n_8,icmp_ln122_fu_319_p2_carry__0_n_9,icmp_ln122_fu_319_p2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,\j_reg_242_reg_n_3_[31] ,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln122_fu_319_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,regslice_both_video_in_V_data_V_U_n_15,regslice_both_video_in_V_data_V_U_n_16,regslice_both_video_in_V_data_V_U_n_17,regslice_both_video_in_V_data_V_U_n_18,regslice_both_video_in_V_data_V_U_n_19}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry_i_1
       (.I0(\j_reg_242_reg_n_3_[10] ),
        .I1(\j_reg_242_reg_n_3_[11] ),
        .O(icmp_ln122_fu_319_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln122_fu_319_p2_carry_i_10
       (.I0(\j_reg_242_reg_n_3_[8] ),
        .I1(\j_reg_242_reg_n_3_[9] ),
        .O(icmp_ln122_fu_319_p2_carry_i_10_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_319_p2_carry_i_11
       (.I0(\j_reg_242_reg_n_3_[7] ),
        .I1(\j_reg_242_reg_n_3_[6] ),
        .O(icmp_ln122_fu_319_p2_carry_i_11_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln122_fu_319_p2_carry_i_2
       (.I0(\j_reg_242_reg_n_3_[9] ),
        .I1(\j_reg_242_reg_n_3_[8] ),
        .O(icmp_ln122_fu_319_p2_carry_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln122_fu_319_p2_carry_i_3
       (.I0(\j_reg_242_reg_n_3_[7] ),
        .O(icmp_ln122_fu_319_p2_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry_i_4
       (.I0(\j_reg_242_reg_n_3_[21] ),
        .I1(\j_reg_242_reg_n_3_[20] ),
        .O(icmp_ln122_fu_319_p2_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry_i_5
       (.I0(\j_reg_242_reg_n_3_[19] ),
        .I1(\j_reg_242_reg_n_3_[18] ),
        .O(icmp_ln122_fu_319_p2_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry_i_6
       (.I0(\j_reg_242_reg_n_3_[17] ),
        .I1(\j_reg_242_reg_n_3_[16] ),
        .O(icmp_ln122_fu_319_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry_i_7
       (.I0(\j_reg_242_reg_n_3_[15] ),
        .I1(\j_reg_242_reg_n_3_[14] ),
        .O(icmp_ln122_fu_319_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry_i_8
       (.I0(\j_reg_242_reg_n_3_[13] ),
        .I1(\j_reg_242_reg_n_3_[12] ),
        .O(icmp_ln122_fu_319_p2_carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln122_fu_319_p2_carry_i_9
       (.I0(\j_reg_242_reg_n_3_[10] ),
        .I1(\j_reg_242_reg_n_3_[11] ),
        .O(icmp_ln122_fu_319_p2_carry_i_9_n_3));
  FDRE \icmp_ln122_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_data_V_U_n_20),
        .Q(icmp_ln122_reg_391),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    internal_full_n_i_1__8
       (.I0(shiftReg_ce),
        .I1(overlyOnMat_1080_1920_U0_overly_w_read),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_364_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({j_3_fu_364_p2_carry_n_3,j_3_fu_364_p2_carry_n_4,j_3_fu_364_p2_carry_n_5,j_3_fu_364_p2_carry_n_6,j_3_fu_364_p2_carry_n_7,j_3_fu_364_p2_carry_n_8,j_3_fu_364_p2_carry_n_9,j_3_fu_364_p2_carry_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\j_reg_242_reg_n_3_[0] }),
        .O(j_3_fu_364_p2[7:0]),
        .S({\j_reg_242_reg_n_3_[7] ,\j_reg_242_reg_n_3_[6] ,\j_reg_242_reg_n_3_[5] ,\j_reg_242_reg_n_3_[4] ,\j_reg_242_reg_n_3_[3] ,\j_reg_242_reg_n_3_[2] ,\j_reg_242_reg_n_3_[1] ,regslice_both_video_in_V_user_V_U_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_364_p2_carry__0
       (.CI(j_3_fu_364_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({j_3_fu_364_p2_carry__0_n_3,j_3_fu_364_p2_carry__0_n_4,j_3_fu_364_p2_carry__0_n_5,j_3_fu_364_p2_carry__0_n_6,j_3_fu_364_p2_carry__0_n_7,j_3_fu_364_p2_carry__0_n_8,j_3_fu_364_p2_carry__0_n_9,j_3_fu_364_p2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_364_p2[15:8]),
        .S({\j_reg_242_reg_n_3_[15] ,\j_reg_242_reg_n_3_[14] ,\j_reg_242_reg_n_3_[13] ,\j_reg_242_reg_n_3_[12] ,\j_reg_242_reg_n_3_[11] ,\j_reg_242_reg_n_3_[10] ,\j_reg_242_reg_n_3_[9] ,\j_reg_242_reg_n_3_[8] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_364_p2_carry__1
       (.CI(j_3_fu_364_p2_carry__0_n_3),
        .CI_TOP(1'b0),
        .CO({j_3_fu_364_p2_carry__1_n_3,j_3_fu_364_p2_carry__1_n_4,j_3_fu_364_p2_carry__1_n_5,j_3_fu_364_p2_carry__1_n_6,j_3_fu_364_p2_carry__1_n_7,j_3_fu_364_p2_carry__1_n_8,j_3_fu_364_p2_carry__1_n_9,j_3_fu_364_p2_carry__1_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_364_p2[23:16]),
        .S({\j_reg_242_reg_n_3_[23] ,\j_reg_242_reg_n_3_[22] ,\j_reg_242_reg_n_3_[21] ,\j_reg_242_reg_n_3_[20] ,\j_reg_242_reg_n_3_[19] ,\j_reg_242_reg_n_3_[18] ,\j_reg_242_reg_n_3_[17] ,\j_reg_242_reg_n_3_[16] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_3_fu_364_p2_carry__2
       (.CI(j_3_fu_364_p2_carry__1_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_j_3_fu_364_p2_carry__2_CO_UNCONNECTED[7],j_3_fu_364_p2_carry__2_n_4,j_3_fu_364_p2_carry__2_n_5,j_3_fu_364_p2_carry__2_n_6,j_3_fu_364_p2_carry__2_n_7,j_3_fu_364_p2_carry__2_n_8,j_3_fu_364_p2_carry__2_n_9,j_3_fu_364_p2_carry__2_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_3_fu_364_p2[31:24]),
        .S({\j_reg_242_reg_n_3_[31] ,\j_reg_242_reg_n_3_[30] ,\j_reg_242_reg_n_3_[29] ,\j_reg_242_reg_n_3_[28] ,\j_reg_242_reg_n_3_[27] ,\j_reg_242_reg_n_3_[26] ,\j_reg_242_reg_n_3_[25] ,\j_reg_242_reg_n_3_[24] }));
  FDRE \j_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[0]),
        .Q(\j_reg_242_reg_n_3_[0] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[10]),
        .Q(\j_reg_242_reg_n_3_[10] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[11] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[11]),
        .Q(\j_reg_242_reg_n_3_[11] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[12] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[12]),
        .Q(\j_reg_242_reg_n_3_[12] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[13] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[13]),
        .Q(\j_reg_242_reg_n_3_[13] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[14] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[14]),
        .Q(\j_reg_242_reg_n_3_[14] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[15] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[15]),
        .Q(\j_reg_242_reg_n_3_[15] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[16] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[16]),
        .Q(\j_reg_242_reg_n_3_[16] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[17] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[17]),
        .Q(\j_reg_242_reg_n_3_[17] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[18] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[18]),
        .Q(\j_reg_242_reg_n_3_[18] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[19] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[19]),
        .Q(\j_reg_242_reg_n_3_[19] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[1]),
        .Q(\j_reg_242_reg_n_3_[1] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[20] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[20]),
        .Q(\j_reg_242_reg_n_3_[20] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[21] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[21]),
        .Q(\j_reg_242_reg_n_3_[21] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[22] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[22]),
        .Q(\j_reg_242_reg_n_3_[22] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[23] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[23]),
        .Q(\j_reg_242_reg_n_3_[23] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[24] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[24]),
        .Q(\j_reg_242_reg_n_3_[24] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[25] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[25]),
        .Q(\j_reg_242_reg_n_3_[25] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[26] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[26]),
        .Q(\j_reg_242_reg_n_3_[26] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[27] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[27]),
        .Q(\j_reg_242_reg_n_3_[27] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[28] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[28]),
        .Q(\j_reg_242_reg_n_3_[28] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[29] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[29]),
        .Q(\j_reg_242_reg_n_3_[29] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[2]),
        .Q(\j_reg_242_reg_n_3_[2] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[30] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[30]),
        .Q(\j_reg_242_reg_n_3_[30] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[31] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[31]),
        .Q(\j_reg_242_reg_n_3_[31] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[3]),
        .Q(\j_reg_242_reg_n_3_[3] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[4]),
        .Q(\j_reg_242_reg_n_3_[4] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[5]),
        .Q(\j_reg_242_reg_n_3_[5] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[6]),
        .Q(\j_reg_242_reg_n_3_[6] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[7]),
        .Q(\j_reg_242_reg_n_3_[7] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[8]),
        .Q(\j_reg_242_reg_n_3_[8] ),
        .R(j_reg_242));
  FDRE \j_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(ack_out1),
        .D(j_3_fu_364_p2[9]),
        .Q(\j_reg_242_reg_n_3_[9] ),
        .R(j_reg_242));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \mOutPtr[2]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I4(\mOutPtr_reg[2] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(overly_alpha_ap_vld_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[2]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(threshold_c_empty_n),
        .I2(fast_0_0_1080_1920_1_U0_ap_start),
        .I3(Q),
        .O(internal_empty_n_reg));
  FDRE \or_ln131_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(or_ln131_fu_345_p2),
        .Q(or_ln131_reg_405),
        .R(1'b0));
  FDRE \or_ln134_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_user_V_U_n_8),
        .Q(or_ln134_reg_409),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_video_in_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (video_in_TDATA_int_regslice),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_0(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_last_V_U_n_3),
        .B_V_data_1_sel_rd_reg_1(regslice_both_video_in_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_4),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_in_V_data_V_U_n_8),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_video_in_V_data_V_U_n_21),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_video_in_V_data_V_U_n_22),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln122_fu_319_p2),
        .D(ap_NS_fsm[3:2]),
        .E(p_9_in),
        .Loop_loop_height_proc1821_U0_img_in_data_write(Loop_loop_height_proc1821_U0_img_in_data_write),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_pp0_stage0}),
        .S({regslice_both_video_in_V_data_V_U_n_15,regslice_both_video_in_V_data_V_U_n_16,regslice_both_video_in_V_data_V_U_n_17,regslice_both_video_in_V_data_V_U_n_18,regslice_both_video_in_V_data_V_U_n_19}),
        .SR(j_reg_242),
        .ack_out1(ack_out1),
        .\ap_CS_fsm_reg[2] (regslice_both_video_in_V_data_V_U_n_23),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_video_in_V_data_V_U_n_5),
        .ap_rst_n_1(regslice_both_video_in_V_data_V_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_400(axi_last_V_1_reg_400),
        .\axi_last_V_1_reg_400_reg[0] (regslice_both_video_in_V_data_V_U_n_6),
        .eol_2_reg_284(eol_2_reg_284),
        .\eol_reg_230_reg[0] (\eol_reg_230_reg_n_3_[0] ),
        .icmp_ln122_fu_319_p2_carry__0({\j_reg_242_reg_n_3_[31] ,\j_reg_242_reg_n_3_[30] ,\j_reg_242_reg_n_3_[29] ,\j_reg_242_reg_n_3_[28] ,\j_reg_242_reg_n_3_[27] ,\j_reg_242_reg_n_3_[26] ,\j_reg_242_reg_n_3_[25] ,\j_reg_242_reg_n_3_[24] ,\j_reg_242_reg_n_3_[23] ,\j_reg_242_reg_n_3_[22] }),
        .icmp_ln122_reg_391(icmp_ln122_reg_391),
        .\icmp_ln122_reg_391_reg[0] (regslice_both_video_in_V_data_V_U_n_20),
        .img_in_data_full_n(img_in_data_full_n),
        .or_ln131_reg_405(or_ln131_reg_405),
        .or_ln134_reg_409(or_ln134_reg_409),
        .p_1_in(p_1_in),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_video_in_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_6),
        .B_V_data_1_sel(B_V_data_1_sel),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_21),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_last_V_U_n_3),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_in_V_data_V_U_n_8),
        .E(ack_out1),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_V_1_reg_400(axi_last_V_1_reg_400),
        .eol_2_reg_284(eol_2_reg_284),
        .\eol_2_reg_284_reg[0] (\eol_reg_230_reg_n_3_[0] ),
        .\eol_2_reg_284_reg[0]_0 (regslice_both_video_in_V_data_V_U_n_4),
        .\eol_reg_230_reg[0] (regslice_both_video_in_V_last_V_U_n_5),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TVALID(video_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_30 regslice_both_video_in_V_user_V_U
       (.B_V_data_1_sel(B_V_data_1_sel_0),
        .B_V_data_1_sel_rd_reg_0(regslice_both_video_in_V_data_V_U_n_22),
        .\B_V_data_1_state_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_3),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_video_in_V_data_V_U_n_8),
        .CO(icmp_ln122_fu_319_p2),
        .E(ack_out1),
        .Q(\j_reg_242_reg_n_3_[0] ),
        .S(regslice_both_video_in_V_user_V_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .or_ln131_fu_345_p2(or_ln131_fu_345_p2),
        .or_ln134_reg_409(or_ln134_reg_409),
        .\or_ln134_reg_409_reg[0] (regslice_both_video_in_V_data_V_U_n_23),
        .start_fu_106(start_fu_106),
        .\start_fu_106_reg[0] (regslice_both_video_in_V_user_V_U_n_5),
        .\start_fu_106_reg[0]_0 (regslice_both_video_in_V_user_V_U_n_8),
        .\start_fu_106_reg[0]_1 (shiftReg_ce),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  FDRE \start_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_video_in_V_user_V_U_n_5),
        .Q(start_fu_106),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777777770000000)) 
    start_once_reg_i_1__0
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[0]_i_2__0_n_3 ),
        .I2(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fast_0_0_1080_1920_1_s
   (O,
    CO,
    \zext_ln1351_reg_5466_reg[7] ,
    \zext_ln1351_reg_5466_reg[7]_0 ,
    \zext_ln1351_reg_5466_reg[7]_1 ,
    \zext_ln1351_reg_5466_reg[7]_2 ,
    \zext_ln1351_reg_5466_reg[7]_3 ,
    \zext_ln1351_reg_5466_reg[7]_4 ,
    \ap_CS_fsm_reg[6] ,
    \zext_ln1351_reg_5466_reg[7]_5 ,
    \zext_ln1351_reg_5466_reg[7]_6 ,
    \zext_ln1351_reg_5466_reg[7]_7 ,
    \zext_ln1351_reg_5466_reg[7]_8 ,
    \zext_ln1351_reg_5466_reg[7]_9 ,
    \zext_ln1351_reg_5466_reg[7]_10 ,
    \zext_ln1351_reg_5466_reg[7]_11 ,
    \zext_ln1351_reg_5466_reg[7]_12 ,
    \zext_ln1351_reg_5466_reg[7]_13 ,
    \zext_ln1351_reg_5466_reg[7]_14 ,
    \zext_ln1351_reg_5466_reg[7]_15 ,
    \zext_ln1351_reg_5466_reg[7]_16 ,
    \zext_ln1351_reg_5466_reg[7]_17 ,
    \zext_ln1351_reg_5466_reg[7]_18 ,
    \zext_ln1351_reg_5466_reg[7]_19 ,
    \zext_ln1351_reg_5466_reg[7]_20 ,
    if_din,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    push,
    \ap_CS_fsm_reg[1]_4 ,
    push_0,
    WEA,
    \ap_CS_fsm_reg[0]_0 ,
    fast_0_0_1080_1920_1_U0_threshold_read,
    start_once_reg_reg,
    internal_empty_n_reg,
    empty_n_reg,
    empty_n_reg_0,
    D,
    ap_clk,
    DINADIN,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    img_gray_src_data_empty_n,
    img_rgb_src_data_empty_n,
    img_rgb_dst_data_full_n,
    img_gray_dst_data_full_n,
    \select_ln60_6_reg_5930_reg[0] ,
    \select_ln59_6_reg_5922_reg[0] ,
    \select_ln60_2_reg_5867_reg[0] ,
    \select_ln60_3_reg_5882_reg[0] ,
    \select_ln60_4_reg_5898_reg[8]_i_5 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_0 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_1 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_2 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_3 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_4 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_5 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_6 ,
    \select_ln59_2_reg_5860_reg[0] ,
    \select_ln59_4_reg_5890_reg[8]_i_5 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_0 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_1 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_2 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_3 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_4 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_5 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_6 ,
    \select_ln59_3_reg_5874_reg[0] ,
    empty_n,
    empty_n_1,
    pop,
    pop_2,
    start_once_reg,
    start_for_fast_0_0_1080_1920_1_U0_full_n,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    fast_0_0_1080_1920_1_U0_ap_start,
    threshold_c_empty_n,
    ram_reg_bram_1,
    out);
  output [7:0]O;
  output [0:0]CO;
  output [7:0]\zext_ln1351_reg_5466_reg[7] ;
  output [0:0]\zext_ln1351_reg_5466_reg[7]_0 ;
  output [7:0]\zext_ln1351_reg_5466_reg[7]_1 ;
  output [0:0]\zext_ln1351_reg_5466_reg[7]_2 ;
  output [7:0]\zext_ln1351_reg_5466_reg[7]_3 ;
  output [0:0]\zext_ln1351_reg_5466_reg[7]_4 ;
  output [0:0]\ap_CS_fsm_reg[6] ;
  output \zext_ln1351_reg_5466_reg[7]_5 ;
  output \zext_ln1351_reg_5466_reg[7]_6 ;
  output \zext_ln1351_reg_5466_reg[7]_7 ;
  output \zext_ln1351_reg_5466_reg[7]_8 ;
  output \zext_ln1351_reg_5466_reg[7]_9 ;
  output \zext_ln1351_reg_5466_reg[7]_10 ;
  output \zext_ln1351_reg_5466_reg[7]_11 ;
  output \zext_ln1351_reg_5466_reg[7]_12 ;
  output \zext_ln1351_reg_5466_reg[7]_13 ;
  output \zext_ln1351_reg_5466_reg[7]_14 ;
  output \zext_ln1351_reg_5466_reg[7]_15 ;
  output \zext_ln1351_reg_5466_reg[7]_16 ;
  output \zext_ln1351_reg_5466_reg[7]_17 ;
  output \zext_ln1351_reg_5466_reg[7]_18 ;
  output \zext_ln1351_reg_5466_reg[7]_19 ;
  output \zext_ln1351_reg_5466_reg[7]_20 ;
  output [23:0]if_din;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output [0:0]\ap_CS_fsm_reg[1]_3 ;
  output push;
  output [0:0]\ap_CS_fsm_reg[1]_4 ;
  output push_0;
  output [0:0]WEA;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output fast_0_0_1080_1920_1_U0_threshold_read;
  output start_once_reg_reg;
  output internal_empty_n_reg;
  output empty_n_reg;
  output empty_n_reg_0;
  output [7:0]D;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input img_gray_src_data_empty_n;
  input img_rgb_src_data_empty_n;
  input img_rgb_dst_data_full_n;
  input img_gray_dst_data_full_n;
  input [0:0]\select_ln60_6_reg_5930_reg[0] ;
  input [0:0]\select_ln59_6_reg_5922_reg[0] ;
  input [0:0]\select_ln60_2_reg_5867_reg[0] ;
  input [0:0]\select_ln60_3_reg_5882_reg[0] ;
  input \select_ln60_4_reg_5898_reg[8]_i_5 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_0 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_1 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_2 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_3 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_4 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_5 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_6 ;
  input [0:0]\select_ln59_2_reg_5860_reg[0] ;
  input \select_ln59_4_reg_5890_reg[8]_i_5 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_0 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_1 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_2 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_3 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_4 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_5 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_6 ;
  input [0:0]\select_ln59_3_reg_5874_reg[0] ;
  input empty_n;
  input empty_n_1;
  input pop;
  input pop_2;
  input start_once_reg;
  input start_for_fast_0_0_1080_1920_1_U0_full_n;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input fast_0_0_1080_1920_1_U0_ap_start;
  input threshold_c_empty_n;
  input [23:0]ram_reg_bram_1;
  input [7:0]out;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_3 ;
  wire [0:0]\ap_CS_fsm_reg[1]_4 ;
  wire [0:0]\ap_CS_fsm_reg[6] ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n;
  wire empty_n_1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire fast_0_0_1080_1920_1_U0_threshold_read;
  wire grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg;
  wire grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_n_95;
  wire [23:0]if_din;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire img_rgb_dst_data_full_n;
  wire img_rgb_src_data_empty_n;
  wire internal_empty_n_reg;
  wire [7:0]out;
  wire pop;
  wire pop_2;
  wire push;
  wire push_0;
  wire [23:0]ram_reg_bram_1;
  wire [0:0]\select_ln59_2_reg_5860_reg[0] ;
  wire [0:0]\select_ln59_3_reg_5874_reg[0] ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_0 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_1 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_2 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_3 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_4 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_5 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_6 ;
  wire [0:0]\select_ln59_6_reg_5922_reg[0] ;
  wire [0:0]\select_ln60_2_reg_5867_reg[0] ;
  wire [0:0]\select_ln60_3_reg_5882_reg[0] ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_0 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_1 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_2 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_3 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_4 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_5 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_6 ;
  wire [0:0]\select_ln60_6_reg_5930_reg[0] ;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire threshold_c_empty_n;
  wire [7:0]trunc_ln134_reg_56;
  wire [7:0]\zext_ln1351_reg_5466_reg[7] ;
  wire [0:0]\zext_ln1351_reg_5466_reg[7]_0 ;
  wire [7:0]\zext_ln1351_reg_5466_reg[7]_1 ;
  wire \zext_ln1351_reg_5466_reg[7]_10 ;
  wire \zext_ln1351_reg_5466_reg[7]_11 ;
  wire \zext_ln1351_reg_5466_reg[7]_12 ;
  wire \zext_ln1351_reg_5466_reg[7]_13 ;
  wire \zext_ln1351_reg_5466_reg[7]_14 ;
  wire \zext_ln1351_reg_5466_reg[7]_15 ;
  wire \zext_ln1351_reg_5466_reg[7]_16 ;
  wire \zext_ln1351_reg_5466_reg[7]_17 ;
  wire \zext_ln1351_reg_5466_reg[7]_18 ;
  wire \zext_ln1351_reg_5466_reg[7]_19 ;
  wire [0:0]\zext_ln1351_reg_5466_reg[7]_2 ;
  wire \zext_ln1351_reg_5466_reg[7]_20 ;
  wire [7:0]\zext_ln1351_reg_5466_reg[7]_3 ;
  wire [0:0]\zext_ln1351_reg_5466_reg[7]_4 ;
  wire \zext_ln1351_reg_5466_reg[7]_5 ;
  wire \zext_ln1351_reg_5466_reg[7]_6 ;
  wire \zext_ln1351_reg_5466_reg[7]_7 ;
  wire \zext_ln1351_reg_5466_reg[7]_8 ;
  wire \zext_ln1351_reg_5466_reg[7]_9 ;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38
       (.CO(CO),
        .D(O),
        .DINADIN(DINADIN),
        .E(E),
        .O(\zext_ln1351_reg_5466_reg[7]_3 ),
        .Q(Q),
        .WEA(WEA),
        .\and_ln203_3_reg_6053_reg[0]_0 (D),
        .\ap_CS_fsm_reg[0]_0 (ap_NS_fsm),
        .\ap_CS_fsm_reg[0]_1 (fast_0_0_1080_1920_1_U0_threshold_read),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm_reg[1]_1 ),
        .\ap_CS_fsm_reg[1]_2 (\ap_CS_fsm_reg[1]_2 ),
        .\ap_CS_fsm_reg[1]_3 (\ap_CS_fsm_reg[1]_3 ),
        .\ap_CS_fsm_reg[1]_4 (\ap_CS_fsm_reg[1]_4 ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_valid_reg({ap_CS_fsm_state2,\ap_CS_fsm_reg[0]_0 }),
        .empty_n(empty_n),
        .empty_n_1(empty_n_1),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .fast_0_0_1080_1920_1_U0_ap_start(fast_0_0_1080_1920_1_U0_ap_start),
        .grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .if_din(if_din),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_dst_data_full_n(img_rgb_dst_data_full_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_n_95),
        .pop(pop),
        .pop_2(pop_2),
        .push(push),
        .push_0(push_0),
        .ram_reg_bram_1(ram_reg_bram_1),
        .\select_ln59_2_reg_5860_reg[0]_0 (\select_ln59_2_reg_5860_reg[0] ),
        .\select_ln59_3_reg_5874_reg[0]_0 (\select_ln59_3_reg_5874_reg[0] ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_0 (\select_ln59_4_reg_5890_reg[8]_i_5 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_1 (\select_ln59_4_reg_5890_reg[8]_i_5_0 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_2 (\select_ln59_4_reg_5890_reg[8]_i_5_1 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_3 (\select_ln59_4_reg_5890_reg[8]_i_5_2 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_4 (\select_ln59_4_reg_5890_reg[8]_i_5_3 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_5 (\select_ln59_4_reg_5890_reg[8]_i_5_4 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_6 (\select_ln59_4_reg_5890_reg[8]_i_5_5 ),
        .\select_ln59_4_reg_5890_reg[8]_i_5_7 (\select_ln59_4_reg_5890_reg[8]_i_5_6 ),
        .\select_ln59_6_reg_5922_reg[0]_0 (\select_ln59_6_reg_5922_reg[0] ),
        .\select_ln60_2_reg_5867_reg[0]_0 (\select_ln60_2_reg_5867_reg[0] ),
        .\select_ln60_3_reg_5882_reg[0]_0 (\select_ln60_3_reg_5882_reg[0] ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_0 (\select_ln60_4_reg_5898_reg[8]_i_5 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_1 (\select_ln60_4_reg_5898_reg[8]_i_5_0 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_2 (\select_ln60_4_reg_5898_reg[8]_i_5_1 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_3 (\select_ln60_4_reg_5898_reg[8]_i_5_2 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_4 (\select_ln60_4_reg_5898_reg[8]_i_5_3 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_5 (\select_ln60_4_reg_5898_reg[8]_i_5_4 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_6 (\select_ln60_4_reg_5898_reg[8]_i_5_5 ),
        .\select_ln60_4_reg_5898_reg[8]_i_5_7 (\select_ln60_4_reg_5898_reg[8]_i_5_6 ),
        .\select_ln60_6_reg_5930_reg[0]_0 (\select_ln60_6_reg_5930_reg[0] ),
        .start_for_fast_0_0_1080_1920_1_U0_full_n(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .start_for_overlyOnMat_1080_1920_U0_full_n(start_for_overlyOnMat_1080_1920_U0_full_n),
        .start_for_xfrgb2gray_1080_1920_U0_full_n(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_once_reg_reg),
        .threshold_c_empty_n(threshold_c_empty_n),
        .\zext_ln1351_reg_5466_reg[7]_0 (\zext_ln1351_reg_5466_reg[7] ),
        .\zext_ln1351_reg_5466_reg[7]_1 (\zext_ln1351_reg_5466_reg[7]_0 ),
        .\zext_ln1351_reg_5466_reg[7]_10 (\zext_ln1351_reg_5466_reg[7]_10 ),
        .\zext_ln1351_reg_5466_reg[7]_11 (\zext_ln1351_reg_5466_reg[7]_11 ),
        .\zext_ln1351_reg_5466_reg[7]_12 (\zext_ln1351_reg_5466_reg[7]_12 ),
        .\zext_ln1351_reg_5466_reg[7]_13 (\zext_ln1351_reg_5466_reg[7]_13 ),
        .\zext_ln1351_reg_5466_reg[7]_14 (\zext_ln1351_reg_5466_reg[7]_14 ),
        .\zext_ln1351_reg_5466_reg[7]_15 (\zext_ln1351_reg_5466_reg[7]_15 ),
        .\zext_ln1351_reg_5466_reg[7]_16 (\zext_ln1351_reg_5466_reg[7]_16 ),
        .\zext_ln1351_reg_5466_reg[7]_17 (\zext_ln1351_reg_5466_reg[7]_17 ),
        .\zext_ln1351_reg_5466_reg[7]_18 (\zext_ln1351_reg_5466_reg[7]_18 ),
        .\zext_ln1351_reg_5466_reg[7]_19 (\zext_ln1351_reg_5466_reg[7]_19 ),
        .\zext_ln1351_reg_5466_reg[7]_2 (\zext_ln1351_reg_5466_reg[7]_1 ),
        .\zext_ln1351_reg_5466_reg[7]_20 (\zext_ln1351_reg_5466_reg[7]_20 ),
        .\zext_ln1351_reg_5466_reg[7]_3 (\zext_ln1351_reg_5466_reg[7]_2 ),
        .\zext_ln1351_reg_5466_reg[7]_4 (\zext_ln1351_reg_5466_reg[7]_4 ),
        .\zext_ln1351_reg_5466_reg[7]_5 (\zext_ln1351_reg_5466_reg[7]_5 ),
        .\zext_ln1351_reg_5466_reg[7]_6 (\zext_ln1351_reg_5466_reg[7]_6 ),
        .\zext_ln1351_reg_5466_reg[7]_7 (\zext_ln1351_reg_5466_reg[7]_7 ),
        .\zext_ln1351_reg_5466_reg[7]_8 (\zext_ln1351_reg_5466_reg[7]_8 ),
        .\zext_ln1351_reg_5466_reg[7]_9 (\zext_ln1351_reg_5466_reg[7]_9 ),
        .\zext_ln37_reg_5253_reg[7]_0 (trunc_ln134_reg_56));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_n_95),
        .Q(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \trunc_ln134_reg_56[7]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(fast_0_0_1080_1920_1_U0_ap_start),
        .I2(threshold_c_empty_n),
        .O(fast_0_0_1080_1920_1_U0_threshold_read));
  FDRE \trunc_ln134_reg_56_reg[0] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[0]),
        .Q(trunc_ln134_reg_56[0]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_56_reg[1] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[1]),
        .Q(trunc_ln134_reg_56[1]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_56_reg[2] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[2]),
        .Q(trunc_ln134_reg_56[2]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_56_reg[3] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[3]),
        .Q(trunc_ln134_reg_56[3]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_56_reg[4] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[4]),
        .Q(trunc_ln134_reg_56[4]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_56_reg[5] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[5]),
        .Q(trunc_ln134_reg_56[5]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_56_reg[6] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[6]),
        .Q(trunc_ln134_reg_56[6]),
        .R(1'b0));
  FDRE \trunc_ln134_reg_56_reg[7] 
       (.C(ap_clk),
        .CE(fast_0_0_1080_1920_1_U0_threshold_read),
        .D(out[7]),
        .Q(trunc_ln134_reg_56[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A
   (img_in_data_empty_n,
    img_in_data_full_n,
    empty_n,
    Q,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    ap_rst_n,
    Loop_loop_height_proc1821_U0_img_in_data_write,
    pop,
    if_din,
    E);
  output img_in_data_empty_n;
  output img_in_data_full_n;
  output empty_n;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input ap_rst_n;
  input Loop_loop_height_proc1821_U0_img_in_data_write;
  input pop;
  input [23:0]if_din;
  input [0:0]E;

  wire [0:0]E;
  wire Loop_loop_height_proc1821_U0_img_in_data_write;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_i_3_n_3;
  wire full_n_i_1__3_n_3;
  wire full_n_i_3_n_3;
  wire full_n_i_4_n_3;
  wire [23:0]if_din;
  wire img_in_data_empty_n;
  wire img_in_data_full_n;
  wire mem_reg_bram_0_i_13__2_n_3;
  wire mem_reg_bram_0_i_14__1_n_3;
  wire mem_reg_bram_0_i_15__1_n_3;
  wire mem_reg_bram_0_i_16__4_n_3;
  wire mem_reg_bram_0_i_17__1_n_3;
  wire mem_reg_bram_0_i_18__1_n_3;
  wire p_0_out_carry__0_i_1_n_3;
  wire p_0_out_carry__0_i_2_n_3;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry_i_1__0_n_3;
  wire p_0_out_carry_i_2__0_n_3;
  wire p_0_out_carry_i_3__0_n_3;
  wire p_0_out_carry_i_4__0_n_3;
  wire p_0_out_carry_i_5__0_n_3;
  wire p_0_out_carry_i_6__0_n_3;
  wire p_0_out_carry_i_7__0_n_3;
  wire p_0_out_carry_i_8__0_n_3;
  wire p_0_out_carry_i_9__3_n_3;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire pop;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1_n_3 ;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr[3]_i_1_n_3 ;
  wire \raddr[4]_i_1_n_3 ;
  wire \raddr[5]_i_1_n_3 ;
  wire \raddr[6]_i_2_n_3 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_3 ;
  wire [10:0]usedw_reg;
  wire [10:0]waddr;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[10]_i_1__1_n_3 ;
  wire \waddr[10]_i_2_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[2]_i_2_n_3 ;
  wire \waddr[2]_i_3_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[4]_i_1_n_3 ;
  wire \waddr[4]_i_2_n_3 ;
  wire \waddr[5]_i_1_n_3 ;
  wire \waddr[5]_i_2_n_3 ;
  wire \waddr[5]_i_3_n_3 ;
  wire \waddr[5]_i_4_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[6]_i_2_n_3 ;
  wire \waddr[6]_i_3_n_3 ;
  wire \waddr[7]_i_1_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr[8]_i_1_n_3 ;
  wire \waddr[9]_i_1_n_3 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_in_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hFF7F0F70)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_3),
        .I1(usedw_reg[0]),
        .I2(pop),
        .I3(Loop_loop_height_proc1821_U0_img_in_data_write),
        .I4(empty_n),
        .O(empty_n_i_1_n_3));
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[1]),
        .I4(empty_n_i_3_n_3),
        .O(empty_n_i_2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[2]),
        .I4(usedw_reg[6]),
        .I5(usedw_reg[5]),
        .O(empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(Loop_loop_height_proc1821_U0_img_in_data_write),
        .I3(pop),
        .I4(img_in_data_full_n),
        .O(full_n_i_1__3_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3_n_3),
        .I4(full_n_i_4_n_3),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_3),
        .Q(img_in_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_in_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc1821_U0_img_in_data_write,Loop_loop_height_proc1821_U0_img_in_data_write,Loop_loop_height_proc1821_U0_img_in_data_write,Loop_loop_height_proc1821_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    mem_reg_bram_0_i_13__2
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(mem_reg_bram_0_i_17__1_n_3),
        .I4(mem_reg_bram_0_i_18__1_n_3),
        .O(mem_reg_bram_0_i_13__2_n_3));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_bram_0_i_14__1
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_16__4_n_3),
        .I4(raddr[4]),
        .I5(raddr[5]),
        .O(mem_reg_bram_0_i_14__1_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__1
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_bram_0_i_15__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_16__4
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_16__4_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_17__1
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[10]),
        .I3(raddr[9]),
        .O(mem_reg_bram_0_i_17__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    mem_reg_bram_0_i_18__1
       (.I0(raddr[8]),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(raddr[0]),
        .O(mem_reg_bram_0_i_18__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_14__1_n_3),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_14__1_n_3),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_3
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_15__1_n_3),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    mem_reg_bram_0_i_4__1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(raddr[4]),
        .I3(pop),
        .I4(mem_reg_bram_0_i_16__4_n_3),
        .I5(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hAA2AFFFF00800000)) 
    mem_reg_bram_0_i_5__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[5]),
        .I2(raddr[4]),
        .I3(mem_reg_bram_0_i_16__4_n_3),
        .I4(pop),
        .I5(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'h8AFF2000)) 
    mem_reg_bram_0_i_6__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_16__4_n_3),
        .I2(raddr[4]),
        .I3(pop),
        .I4(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_7__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_16__4_n_3),
        .I2(pop),
        .I3(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__1
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_in_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_in_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({Loop_loop_height_proc1821_U0_img_in_data_write,Loop_loop_height_proc1821_U0_img_in_data_write}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1__0_n_3}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18}),
        .S({p_0_out_carry_i_2__0_n_3,p_0_out_carry_i_3__0_n_3,p_0_out_carry_i_4__0_n_3,p_0_out_carry_i_5__0_n_3,p_0_out_carry_i_6__0_n_3,p_0_out_carry_i_7__0_n_3,p_0_out_carry_i_8__0_n_3,p_0_out_carry_i_9__3_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1_n_3,p_0_out_carry__0_i_2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__0
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8__0_n_3));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_9__3
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(Loop_loop_height_proc1821_U0_img_in_data_write),
        .O(p_0_out_carry_i_9__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \raddr[5]_i_1 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(mem_reg_bram_0_i_16__4_n_3),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(\raddr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \raddr[6]_i_2 
       (.I0(mem_reg_bram_0_i_13__2_n_3),
        .I1(raddr[5]),
        .I2(raddr[4]),
        .I3(mem_reg_bram_0_i_16__4_n_3),
        .I4(raddr[6]),
        .O(\raddr[6]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1_n_3 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_3 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_3 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_3 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_2_n_3 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    show_ahead_i_1__3
       (.I0(empty_n_i_2_n_3),
        .I1(Loop_loop_height_proc1821_U0_img_in_data_write),
        .I2(pop),
        .I3(usedw_reg[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_17),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_11),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[10]_i_2_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3_n_3 ),
        .O(\waddr[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1 
       (.I0(\waddr[4]_i_2_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[4]_i_2_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3_n_3 ),
        .O(\waddr[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2_n_3 ),
        .I4(\waddr[5]_i_3_n_3 ),
        .I5(\waddr[5]_i_4_n_3 ),
        .O(\waddr[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2_n_3 ),
        .O(\waddr[6]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1 
       (.I0(\waddr[7]_i_2_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2_n_3 ),
        .O(\waddr[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[10]_i_1__1_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[4]_i_1_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[5]_i_1_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[7]_i_1_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[8]_i_1_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_proc1821_U0_img_in_data_write),
        .D(\waddr[9]_i_1_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_1
   (ap_rst_n_inv,
    img_out_data_empty_n,
    img_out_data_full_n,
    pop,
    Q,
    ap_clk,
    ap_rst_n,
    push,
    B_V_data_1_sel_wr01_out,
    if_din,
    E);
  output ap_rst_n_inv;
  output img_out_data_empty_n;
  output img_out_data_full_n;
  output pop;
  output [23:0]Q;
  input ap_clk;
  input ap_rst_n;
  input push;
  input B_V_data_1_sel_wr01_out;
  input [23:0]if_din;
  input [0:0]E;

  wire B_V_data_1_sel_wr01_out;
  wire [0:0]E;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_i_1__2_n_3;
  wire empty_n;
  wire empty_n_i_1__4_n_3;
  wire empty_n_i_2__4_n_3;
  wire empty_n_i_3__4_n_3;
  wire full_n_i_1__4_n_3;
  wire full_n_i_3__4_n_3;
  wire full_n_i_4__4_n_3;
  wire [23:0]if_din;
  wire img_out_data_empty_n;
  wire img_out_data_full_n;
  wire mem_reg_bram_0_i_13__4_n_3;
  wire mem_reg_bram_0_i_14__4_n_3;
  wire mem_reg_bram_0_i_15__4_n_3;
  wire mem_reg_bram_0_i_16__2_n_3;
  wire mem_reg_bram_0_i_17__2_n_3;
  wire mem_reg_bram_0_i_18__3_n_3;
  wire p_0_out_carry__0_i_1__4_n_3;
  wire p_0_out_carry__0_i_2__4_n_3;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry_i_1_n_3;
  wire p_0_out_carry_i_2_n_3;
  wire p_0_out_carry_i_3_n_3;
  wire p_0_out_carry_i_4_n_3;
  wire p_0_out_carry_i_5_n_3;
  wire p_0_out_carry_i_6_n_3;
  wire p_0_out_carry_i_7_n_3;
  wire p_0_out_carry_i_8_n_3;
  wire p_0_out_carry_i_9__4_n_3;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__2_n_3 ;
  wire \raddr[1]_i_1__2_n_3 ;
  wire \raddr[2]_i_1__2_n_3 ;
  wire \raddr[3]_i_1__2_n_3 ;
  wire \raddr[4]_i_1__2_n_3 ;
  wire \raddr[5]_i_1__2_n_3 ;
  wire \raddr[6]_i_1__2_n_3 ;
  wire \raddr[7]_i_2__1_n_3 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__4_n_3 ;
  wire [10:0]usedw_reg;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__4_n_3 ;
  wire \waddr[10]_i_1__4_n_3 ;
  wire \waddr[10]_i_2__4_n_3 ;
  wire \waddr[1]_i_1__4_n_3 ;
  wire \waddr[2]_i_1__4_n_3 ;
  wire \waddr[2]_i_2__4_n_3 ;
  wire \waddr[2]_i_3__4_n_3 ;
  wire \waddr[3]_i_1__4_n_3 ;
  wire \waddr[4]_i_1__4_n_3 ;
  wire \waddr[4]_i_2__4_n_3 ;
  wire \waddr[5]_i_1__4_n_3 ;
  wire \waddr[5]_i_2__4_n_3 ;
  wire \waddr[5]_i_3__4_n_3 ;
  wire \waddr[5]_i_4__4_n_3 ;
  wire \waddr[6]_i_1__4_n_3 ;
  wire \waddr[6]_i_2__4_n_3 ;
  wire \waddr[6]_i_3__4_n_3 ;
  wire \waddr[7]_i_1__4_n_3 ;
  wire \waddr[7]_i_2__4_n_3 ;
  wire \waddr[8]_i_1__4_n_3 ;
  wire \waddr[9]_i_1__4_n_3 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1__2
       (.I0(img_out_data_empty_n),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(empty_n),
        .O(dout_valid_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__2_n_3),
        .Q(img_out_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1__4
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__4_n_3),
        .I2(pop),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1__4_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__4
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[8]),
        .I4(empty_n_i_3__4_n_3),
        .O(empty_n_i_2__4_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3__4
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[1]),
        .I3(usedw_reg[7]),
        .I4(usedw_reg[2]),
        .I5(usedw_reg[6]),
        .O(empty_n_i_3__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(pop),
        .I4(img_out_data_full_n),
        .O(full_n_i_1__4_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[2]),
        .I3(full_n_i_3__4_n_3),
        .I4(full_n_i_4__4_n_3),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__4
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__4
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[1]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_3),
        .Q(img_out_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_out_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({push,push,push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__4
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__4
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13__4
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_17__2_n_3),
        .I4(mem_reg_bram_0_i_18__3_n_3),
        .O(mem_reg_bram_0_i_13__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_14__4
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15__4_n_3),
        .O(mem_reg_bram_0_i_14__4_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__4
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_bram_0_i_15__4_n_3));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_bram_0_i_16__2
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(mem_reg_bram_0_i_16__2_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_17__2
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_17__2_n_3));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_18__3
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_18__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__4
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(mem_reg_bram_0_i_14__4_n_3),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__4
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(mem_reg_bram_0_i_14__4_n_3),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_3__2
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(mem_reg_bram_0_i_15__4_n_3),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_bram_0_i_4__4
       (.I0(mem_reg_bram_0_i_15__4_n_3),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_5__4
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(mem_reg_bram_0_i_15__4_n_3),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_6__4
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(mem_reg_bram_0_i_16__2_n_3),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_7__4
       (.I0(\raddr[4]_i_1__2_n_3 ),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__4
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__4
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_out_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_out_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1_n_3}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18}),
        .S({p_0_out_carry_i_2_n_3,p_0_out_carry_i_3_n_3,p_0_out_carry_i_4_n_3,p_0_out_carry_i_5_n_3,p_0_out_carry_i_6_n_3,p_0_out_carry_i_7_n_3,p_0_out_carry_i_8_n_3,p_0_out_carry_i_9__4_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1__4_n_3,p_0_out_carry__0_i_2__4_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__4
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__4
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2__4_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_9__4
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(p_0_out_carry_i_9__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__2 
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__2 
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__2 
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__2 
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__2 
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \raddr[5]_i_1__2 
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(mem_reg_bram_0_i_16__2_n_3),
        .I2(raddr[5]),
        .O(\raddr[5]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[6]_i_1__2 
       (.I0(mem_reg_bram_0_i_13__4_n_3),
        .I1(mem_reg_bram_0_i_15__4_n_3),
        .I2(raddr[6]),
        .O(\raddr[6]_i_1__2_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \raddr[7]_i_1 
       (.I0(empty_n),
        .I1(B_V_data_1_sel_wr01_out),
        .I2(img_out_data_empty_n),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[7]_i_2__1 
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_15__4_n_3),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__2_n_3 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__2_n_3 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__2_n_3 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__2_n_3 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__2_n_3 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__2_n_3 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__2_n_3 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2__1_n_3 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__4
       (.I0(empty_n_i_2__4_n_3),
        .I1(push),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__4 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__4_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_17),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_11),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__4 
       (.I0(\waddr[10]_i_2__4_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__4 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__4_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__4 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__4 
       (.I0(\waddr[2]_i_2__4_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__4 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__4_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__4 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__4_n_3 ),
        .O(\waddr[2]_i_2__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__4 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__4_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__4 
       (.I0(\waddr[4]_i_2__4_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__4 
       (.I0(\waddr[4]_i_2__4_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__4 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__4_n_3 ),
        .O(\waddr[4]_i_2__4_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__4 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__4_n_3 ),
        .I4(\waddr[5]_i_3__4_n_3 ),
        .I5(\waddr[5]_i_4__4_n_3 ),
        .O(\waddr[5]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__4 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__4_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__4 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__4 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__4_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__4 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__4_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__4_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__4 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__4 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__4_n_3 ),
        .O(\waddr[6]_i_3__4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__4 
       (.I0(\waddr[7]_i_2__4_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__4 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__4_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__4_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__4 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__4_n_3 ),
        .O(\waddr[8]_i_1__4_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__4 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__4_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__4_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__4_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__4_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__4_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__4_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__4_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__4_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__4_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__4_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__4_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__4_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_2
   (img_rgb_dst_data_empty_n,
    img_rgb_dst_data_full_n,
    empty_n,
    Q,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    ap_rst_n,
    push,
    pop,
    if_din,
    WEA,
    E);
  output img_rgb_dst_data_empty_n;
  output img_rgb_dst_data_full_n;
  output empty_n;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input ap_rst_n;
  input push;
  input pop;
  input [23:0]if_din;
  input [0:0]WEA;
  input [0:0]E;

  wire [0:0]E;
  wire [23:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__3_n_3;
  wire empty_n_i_2__3_n_3;
  wire empty_n_i_3__3_n_3;
  wire full_n_i_1__2_n_3;
  wire full_n_i_3__3_n_3;
  wire full_n_i_4__3_n_3;
  wire [23:0]if_din;
  wire img_rgb_dst_data_empty_n;
  wire img_rgb_dst_data_full_n;
  wire mem_reg_bram_0_i_30__0_n_3;
  wire mem_reg_bram_0_i_31__0_n_3;
  wire mem_reg_bram_0_i_32__0_n_3;
  wire mem_reg_bram_0_i_33__0_n_3;
  wire mem_reg_bram_0_i_34__0_n_3;
  wire mem_reg_bram_0_i_35__0_n_3;
  wire p_0_out_carry__0_i_1__3_n_3;
  wire p_0_out_carry__0_i_2__3_n_3;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry_i_1__3_n_3;
  wire p_0_out_carry_i_2__3_n_3;
  wire p_0_out_carry_i_3__3_n_3;
  wire p_0_out_carry_i_4__3_n_3;
  wire p_0_out_carry_i_5__3_n_3;
  wire p_0_out_carry_i_6__3_n_3;
  wire p_0_out_carry_i_7__3_n_3;
  wire p_0_out_carry_i_8__3_n_3;
  wire p_0_out_carry_i_9__2_n_3;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire pop;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__1_n_3 ;
  wire \raddr[1]_i_1__1_n_3 ;
  wire \raddr[2]_i_1__1_n_3 ;
  wire \raddr[3]_i_1__1_n_3 ;
  wire \raddr[4]_i_1__1_n_3 ;
  wire \raddr[5]_i_1__1_n_3 ;
  wire \raddr[6]_i_1__1_n_3 ;
  wire \raddr[7]_i_2__0_n_3 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__3_n_3 ;
  wire [10:0]usedw_reg;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__3_n_3 ;
  wire \waddr[10]_i_2__3_n_3 ;
  wire \waddr[10]_i_3__0_n_3 ;
  wire \waddr[1]_i_1__3_n_3 ;
  wire \waddr[2]_i_1__3_n_3 ;
  wire \waddr[2]_i_2__3_n_3 ;
  wire \waddr[2]_i_3__3_n_3 ;
  wire \waddr[3]_i_1__3_n_3 ;
  wire \waddr[4]_i_1__3_n_3 ;
  wire \waddr[4]_i_2__3_n_3 ;
  wire \waddr[5]_i_1__3_n_3 ;
  wire \waddr[5]_i_2__3_n_3 ;
  wire \waddr[5]_i_3__3_n_3 ;
  wire \waddr[5]_i_4__3_n_3 ;
  wire \waddr[6]_i_1__3_n_3 ;
  wire \waddr[6]_i_2__3_n_3 ;
  wire \waddr[6]_i_3__3_n_3 ;
  wire \waddr[7]_i_1__3_n_3 ;
  wire \waddr[7]_i_2__3_n_3 ;
  wire \waddr[8]_i_1__3_n_3 ;
  wire \waddr[9]_i_1__3_n_3 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_rgb_dst_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1__3
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__3_n_3),
        .I2(pop),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1__3_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__3
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[1]),
        .I4(empty_n_i_3__3_n_3),
        .O(empty_n_i_2__3_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3__3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[2]),
        .I4(usedw_reg[6]),
        .I5(usedw_reg[5]),
        .O(empty_n_i_3__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(pop),
        .I4(img_rgb_dst_data_full_n),
        .O(full_n_i_1__2_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3__3_n_3),
        .I4(full_n_i_4__3_n_3),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__3
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__3
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__3_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_3),
        .Q(img_rgb_dst_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_rgb_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_rgb_dst_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__3
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__3
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__3
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(mem_reg_bram_0_i_31__0_n_3),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__3
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(mem_reg_bram_0_i_31__0_n_3),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_30__0
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_34__0_n_3),
        .I4(mem_reg_bram_0_i_35__0_n_3),
        .O(mem_reg_bram_0_i_30__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_31__0
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_32__0_n_3),
        .O(mem_reg_bram_0_i_31__0_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_32__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_bram_0_i_32__0_n_3));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_bram_0_i_33__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(mem_reg_bram_0_i_33__0_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_34__0
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_34__0_n_3));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_35__0
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_35__0_n_3));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_3__1
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(mem_reg_bram_0_i_32__0_n_3),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_bram_0_i_4__3
       (.I0(mem_reg_bram_0_i_32__0_n_3),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_5__3
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(mem_reg_bram_0_i_32__0_n_3),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_6__3
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(mem_reg_bram_0_i_33__0_n_3),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_7__3
       (.I0(\raddr[4]_i_1__1_n_3 ),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__3
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__3
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_rgb_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_rgb_dst_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1__3_n_3}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18}),
        .S({p_0_out_carry_i_2__3_n_3,p_0_out_carry_i_3__3_n_3,p_0_out_carry_i_4__3_n_3,p_0_out_carry_i_5__3_n_3,p_0_out_carry_i_6__3_n_3,p_0_out_carry_i_7__3_n_3,p_0_out_carry_i_8__3_n_3,p_0_out_carry_i_9__2_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1__3_n_3,p_0_out_carry__0_i_2__3_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__3
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__3
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2__3_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__3
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__3
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__3
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__3
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__3
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__3
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__3
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7__3_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__3
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8__3_n_3));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_9__2
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(p_0_out_carry_i_9__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__1 
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__1 
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__1 
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__1 
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__1 
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \raddr[5]_i_1__1 
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(mem_reg_bram_0_i_33__0_n_3),
        .I2(raddr[5]),
        .O(\raddr[5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[6]_i_1__1 
       (.I0(mem_reg_bram_0_i_30__0_n_3),
        .I1(mem_reg_bram_0_i_32__0_n_3),
        .I2(raddr[6]),
        .O(\raddr[6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[7]_i_2__0 
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_32__0_n_3),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__1_n_3 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__1_n_3 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__1_n_3 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__1_n_3 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__1_n_3 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__1_n_3 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__1_n_3 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2__0_n_3 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__2
       (.I0(empty_n_i_2__3_n_3),
        .I1(push),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__3 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__3_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_17),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_11),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__3 
       (.I0(\waddr[10]_i_3__0_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__0_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3__0 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__3 
       (.I0(\waddr[2]_i_2__3_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__3 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__3_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__3_n_3 ),
        .O(\waddr[2]_i_2__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__3 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__3_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__3 
       (.I0(\waddr[4]_i_2__3_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__3 
       (.I0(\waddr[4]_i_2__3_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__3 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__3_n_3 ),
        .O(\waddr[4]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__3 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__3_n_3 ),
        .I4(\waddr[5]_i_3__3_n_3 ),
        .I5(\waddr[5]_i_4__3_n_3 ),
        .O(\waddr[5]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__3 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__3_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__3 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__3_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__3 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__3_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__3_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__3 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__3_n_3 ),
        .O(\waddr[6]_i_3__3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__3 
       (.I0(\waddr[7]_i_2__3_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__3 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__3_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__3_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__3 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3__0_n_3 ),
        .O(\waddr[8]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__3 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3__0_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__3_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__3_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__3_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__3_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__3_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__3_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__3_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__3_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__3_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__3_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__3_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__3_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w24_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w24_d1920_A_3
   (img_rgb_src_data_empty_n,
    img_rgb_src_data_full_n,
    empty_n,
    Q,
    ap_rst_n_inv,
    ap_clk,
    dout_valid_reg_0,
    mem_reg_bram_0_0,
    push,
    ap_rst_n,
    if_din,
    E,
    \usedw_reg[0]_0 );
  output img_rgb_src_data_empty_n;
  output img_rgb_src_data_full_n;
  output empty_n;
  output [23:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input dout_valid_reg_0;
  input mem_reg_bram_0_0;
  input push;
  input ap_rst_n;
  input [23:0]if_din;
  input [0:0]E;
  input [0:0]\usedw_reg[0]_0 ;

  wire [0:0]E;
  wire [23:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_2_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__1_n_3;
  wire empty_n_i_2__1_n_3;
  wire empty_n_i_3__1_n_3;
  wire empty_n_i_4__0_n_3;
  wire full_n_i_1__0_n_3;
  wire full_n_i_3__1_n_3;
  wire full_n_i_4__1_n_3;
  wire [23:0]if_din;
  wire img_rgb_src_data_empty_n;
  wire img_rgb_src_data_full_n;
  wire mem_reg_bram_0_0;
  wire mem_reg_bram_0_i_13__3_n_3;
  wire mem_reg_bram_0_i_14__3_n_3;
  wire mem_reg_bram_0_i_15__3_n_3;
  wire mem_reg_bram_0_i_16__3_n_3;
  wire mem_reg_bram_0_i_17__4_n_3;
  wire mem_reg_bram_0_i_18__2_n_3;
  wire mem_reg_bram_0_i_19__2_n_3;
  wire mem_reg_bram_0_i_20__2_n_3;
  wire mem_reg_bram_0_i_21__1_n_3;
  wire p_0_out_carry__0_i_1__1_n_3;
  wire p_0_out_carry__0_i_2__1_n_3;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry_i_1__2_n_3;
  wire p_0_out_carry_i_2__2_n_3;
  wire p_0_out_carry_i_3__2_n_3;
  wire p_0_out_carry_i_4__2_n_3;
  wire p_0_out_carry_i_5__2_n_3;
  wire p_0_out_carry_i_6__2_n_3;
  wire p_0_out_carry_i_7__2_n_3;
  wire p_0_out_carry_i_8__2_n_3;
  wire p_0_out_carry_i_9__0_n_3;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire push;
  wire [23:0]q_buf;
  wire [23:0]q_tmp;
  wire [10:0]raddr;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__1_n_3 ;
  wire [10:0]usedw_reg;
  wire [0:0]\usedw_reg[0]_0 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__1_n_3 ;
  wire \waddr[10]_i_1__3_n_3 ;
  wire \waddr[10]_i_2__1_n_3 ;
  wire \waddr[1]_i_1__1_n_3 ;
  wire \waddr[2]_i_1__1_n_3 ;
  wire \waddr[2]_i_2__1_n_3 ;
  wire \waddr[2]_i_3__1_n_3 ;
  wire \waddr[3]_i_1__1_n_3 ;
  wire \waddr[4]_i_1__1_n_3 ;
  wire \waddr[4]_i_2__1_n_3 ;
  wire \waddr[5]_i_1__1_n_3 ;
  wire \waddr[5]_i_2__1_n_3 ;
  wire \waddr[5]_i_3__1_n_3 ;
  wire \waddr[5]_i_4__1_n_3 ;
  wire \waddr[6]_i_1__1_n_3 ;
  wire \waddr[6]_i_2__1_n_3 ;
  wire \waddr[6]_i_3__1_n_3 ;
  wire \waddr[7]_i_1__1_n_3 ;
  wire \waddr[7]_i_2__1_n_3 ;
  wire \waddr[8]_i_1__1_n_3 ;
  wire \waddr[9]_i_1__1_n_3 ;
  wire NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_2 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[23]_i_2_n_3 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_rgb_src_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'hFFFDF00D)) 
    empty_n_i_1__1
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__1_n_3),
        .I2(mem_reg_bram_0_0),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1__1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(empty_n_i_3__1_n_3),
        .I3(empty_n_i_4__0_n_3),
        .O(empty_n_i_2__1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(empty_n_i_3__1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[8]),
        .O(empty_n_i_4__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(mem_reg_bram_0_0),
        .I4(img_rgb_src_data_full_n),
        .O(full_n_i_1__0_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3__1_n_3),
        .I4(full_n_i_4__1_n_3),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__1
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(img_rgb_src_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_rgb_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,if_din[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],q_buf[15:0]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],q_buf[17:16]}),
        .ECCPARITY(NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(img_rgb_src_data_full_n),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({push,push,push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    mem_reg_bram_0_i_10__0
       (.I0(mem_reg_bram_0_0),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_17__4_n_3),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_11__0
       (.I0(mem_reg_bram_0_0),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_17__4_n_3),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_13__3
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_18__2_n_3),
        .I4(mem_reg_bram_0_i_19__2_n_3),
        .O(mem_reg_bram_0_i_13__3_n_3));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_14__3
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_15__3_n_3),
        .O(mem_reg_bram_0_i_14__3_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_15__3
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_bram_0_i_15__3_n_3));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    mem_reg_bram_0_i_16__3
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_0),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_16__3_n_3));
  LUT5 #(
    .INIT(32'h00100000)) 
    mem_reg_bram_0_i_17__4
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_20__2_n_3),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_17__4_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_18__2
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_18__2_n_3));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_19__2
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_19__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'hAEEE4000)) 
    mem_reg_bram_0_i_1__0
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_13__3_n_3),
        .I2(mem_reg_bram_0_i_14__3_n_3),
        .I3(raddr[9]),
        .I4(raddr[10]),
        .O(rnext[10]));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    mem_reg_bram_0_i_20__2
       (.I0(raddr[0]),
        .I1(raddr[8]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .I4(mem_reg_bram_0_i_21__1_n_3),
        .O(mem_reg_bram_0_i_20__2_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_21__1
       (.I0(raddr[9]),
        .I1(raddr[6]),
        .I2(raddr[10]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_21__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'hAE40)) 
    mem_reg_bram_0_i_2__0
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_13__3_n_3),
        .I2(mem_reg_bram_0_i_14__3_n_3),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'hFF7FFF0000800000)) 
    mem_reg_bram_0_i_3__4
       (.I0(mem_reg_bram_0_i_15__3_n_3),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(mem_reg_bram_0_0),
        .I4(mem_reg_bram_0_i_13__3_n_3),
        .I5(raddr[8]),
        .O(rnext[8]));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    mem_reg_bram_0_i_4__0
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_16__3_n_3),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT5 #(
    .INIT(32'h45551000)) 
    mem_reg_bram_0_i_5__0
       (.I0(mem_reg_bram_0_i_17__4_n_3),
        .I1(mem_reg_bram_0_i_16__3_n_3),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    mem_reg_bram_0_i_6__0
       (.I0(raddr[4]),
        .I1(mem_reg_bram_0_i_16__3_n_3),
        .I2(raddr[5]),
        .I3(mem_reg_bram_0_i_17__4_n_3),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_7__0
       (.I0(mem_reg_bram_0_i_16__3_n_3),
        .I1(raddr[4]),
        .I2(mem_reg_bram_0_i_17__4_n_3),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    mem_reg_bram_0_i_8__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_0),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(mem_reg_bram_0_i_17__4_n_3),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    mem_reg_bram_0_i_9__0
       (.I0(raddr[1]),
        .I1(mem_reg_bram_0_0),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(mem_reg_bram_0_i_17__4_n_3),
        .O(rnext[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46056" *) 
  (* RTL_RAM_NAME = "img_rgb_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_1
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,if_din[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],q_buf[23:18]}),
        .DOUTPADOUTP(NLW_mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_rgb_src_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1__2_n_3}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18}),
        .S({p_0_out_carry_i_2__2_n_3,p_0_out_carry_i_3__2_n_3,p_0_out_carry_i_4__2_n_3,p_0_out_carry_i_5__2_n_3,p_0_out_carry_i_6__2_n_3,p_0_out_carry_i_7__2_n_3,p_0_out_carry_i_8__2_n_3,p_0_out_carry_i_9__0_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1__1_n_3,p_0_out_carry__0_i_2__1_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2__1_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__2
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__2
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__2
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__2
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__2
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__2
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8__2_n_3));
  LUT3 #(
    .INIT(8'h95)) 
    p_0_out_carry_i_9__0
       (.I0(usedw_reg[1]),
        .I1(mem_reg_bram_0_0),
        .I2(push),
        .O(p_0_out_carry_i_9__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    show_ahead_i_1__0
       (.I0(push),
        .I1(empty_n_i_2__1_n_3),
        .I2(usedw_reg[0]),
        .I3(mem_reg_bram_0_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw[0]_i_1__1_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry__0_n_17),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_11),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__1 
       (.I0(\waddr[10]_i_2__1_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__3 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__3_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__1 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__1 
       (.I0(\waddr[2]_i_2__1_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__1_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__1_n_3 ),
        .O(\waddr[2]_i_2__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__1_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__1 
       (.I0(\waddr[4]_i_2__1_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__1_n_3 ),
        .O(\waddr[4]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__1_n_3 ),
        .I4(\waddr[5]_i_3__1_n_3 ),
        .I5(\waddr[5]_i_4__1_n_3 ),
        .O(\waddr[5]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__1_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__1 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__1 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__1_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__1_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__1_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__1_n_3 ),
        .O(\waddr[6]_i_3__1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr[7]_i_2__1_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__1_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__1_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__1_n_3 ),
        .O(\waddr[8]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__1 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__1_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__3_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__1_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__1_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__1_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S
   (threshold_c_full_n,
    threshold_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    fast_0_0_1080_1920_1_U0_threshold_read,
    fast_0_0_1080_1920_1_U0_ap_start,
    \mOutPtr_reg[1]_0 ,
    threshold,
    ap_rst_n_inv,
    E);
  output threshold_c_full_n;
  output threshold_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input fast_0_0_1080_1920_1_U0_threshold_read;
  input fast_0_0_1080_1920_1_U0_ap_start;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [7:0]threshold;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire fast_0_0_1080_1920_1_U0_threshold_read;
  wire internal_empty_n_i_1__6_n_3;
  wire internal_empty_n_i_2__0_n_3;
  wire internal_full_n_i_1__2_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__5_n_3 ;
  wire \mOutPtr[1]_i_1__7_n_3 ;
  wire \mOutPtr[2]_i_2__2_n_3 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire [7:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [7:0]threshold;
  wire threshold_c_empty_n;
  wire threshold_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S_shiftReg U_detectCorner_fifo_w32_d3_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .threshold(threshold));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__0_n_3),
        .I1(mOutPtr[2]),
        .I2(fast_0_0_1080_1920_1_U0_threshold_read),
        .I3(shiftReg_ce),
        .I4(threshold_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(threshold_c_empty_n),
        .I2(fast_0_0_1080_1920_1_U0_ap_start),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_3),
        .Q(threshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(threshold_c_full_n),
        .I2(mOutPtr[1]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(fast_0_0_1080_1920_1_U0_threshold_read),
        .O(internal_full_n_i_1__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_3),
        .Q(threshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__5_n_3 ));
  LUT6 #(
    .INIT(64'h55559555AAAA6AAA)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(threshold_c_empty_n),
        .I2(fast_0_0_1080_1920_1_U0_ap_start),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'h66A6AA9A)) 
    \mOutPtr[2]_i_2__2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(fast_0_0_1080_1920_1_U0_threshold_read),
        .I3(shiftReg_ce),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__2_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d3_S_shiftReg
   (\mOutPtr_reg[0] ,
    out,
    Q,
    shiftReg_ce,
    threshold,
    ap_clk);
  output [0:0]\mOutPtr_reg[0] ;
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]threshold;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [7:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;
  wire [7:0]threshold;

  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\threshold_c_U/U_detectCorner_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(\mOutPtr_reg[0] ),
        .A1(shiftReg_addr),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(threshold[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S
   (overly_h_c_empty_n,
    overly_x_ap_vld_0,
    out,
    ap_clk,
    internal_full_n_reg_0,
    overlyOnMat_1080_1920_U0_overly_w_read,
    shiftReg_ce,
    ap_rst_n,
    overly_x_ap_vld,
    threshold_ap_vld,
    overly_h_ap_vld,
    overly_x_c_full_n,
    overly_alpha_c_full_n,
    overly_h,
    ap_rst_n_inv,
    E);
  output overly_h_c_empty_n;
  output overly_x_ap_vld_0;
  output [31:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input overlyOnMat_1080_1920_U0_overly_w_read;
  input shiftReg_ce;
  input ap_rst_n;
  input overly_x_ap_vld;
  input threshold_ap_vld;
  input overly_h_ap_vld;
  input overly_x_c_full_n;
  input overly_alpha_c_full_n;
  input [31:0]overly_h;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__3_n_3;
  wire internal_empty_n_i_2__4_n_3;
  wire internal_full_n_i_1__6_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_3 ;
  wire \mOutPtr[1]_i_1__2_n_3 ;
  wire \mOutPtr[2]_i_1__4_n_3 ;
  wire [31:0]out;
  wire overlyOnMat_1080_1920_U0_overly_w_read;
  wire overly_alpha_c_full_n;
  wire [31:0]overly_h;
  wire overly_h_ap_vld;
  wire overly_h_c_empty_n;
  wire overly_h_c_full_n;
  wire overly_x_ap_vld;
  wire overly_x_ap_vld_0;
  wire overly_x_c_full_n;
  wire shiftReg_ce;
  wire threshold_ap_vld;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_shiftReg_9 U_detectCorner_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .out(out),
        .overly_alpha_c_full_n(overly_alpha_c_full_n),
        .overly_h(overly_h),
        .overly_h_ap_vld(overly_h_ap_vld),
        .overly_h_c_full_n(overly_h_c_full_n),
        .overly_x_ap_vld(overly_x_ap_vld),
        .overly_x_ap_vld_0(overly_x_ap_vld_0),
        .overly_x_c_full_n(overly_x_c_full_n),
        .shiftReg_ce(shiftReg_ce),
        .threshold_ap_vld(threshold_ap_vld));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2__4_n_3),
        .I1(mOutPtr[2]),
        .I2(overlyOnMat_1080_1920_U0_overly_w_read),
        .I3(shiftReg_ce),
        .I4(overly_h_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_3),
        .Q(overly_h_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__6
       (.I0(overly_h_c_full_n),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(shiftReg_ce),
        .I5(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(internal_full_n_i_1__6_n_3));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_3),
        .Q(overly_h_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(overlyOnMat_1080_1920_U0_overly_w_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(shiftReg_ce),
        .I4(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(\mOutPtr[2]_i_1__4_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_4
   (overly_w_c_empty_n,
    overly_y_ap_vld_0,
    out,
    ap_clk,
    internal_full_n_reg_0,
    overlyOnMat_1080_1920_U0_overly_w_read,
    shiftReg_ce,
    ap_rst_n,
    overly_y_ap_vld,
    \SRL_SIG_reg[3][0]_srl4_i_1 ,
    overly_y_c_full_n,
    overly_w,
    ap_rst_n_inv,
    E);
  output overly_w_c_empty_n;
  output overly_y_ap_vld_0;
  output [31:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input overlyOnMat_1080_1920_U0_overly_w_read;
  input shiftReg_ce;
  input ap_rst_n;
  input overly_y_ap_vld;
  input [0:0]\SRL_SIG_reg[3][0]_srl4_i_1 ;
  input overly_y_c_full_n;
  input [31:0]overly_w;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[3][0]_srl4_i_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__5_n_3;
  wire internal_empty_n_i_2__5_n_3;
  wire internal_full_n_i_1__7_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_3 ;
  wire \mOutPtr[1]_i_1__1_n_3 ;
  wire \mOutPtr[2]_i_1__3_n_3 ;
  wire [31:0]out;
  wire overlyOnMat_1080_1920_U0_overly_w_read;
  wire [31:0]overly_w;
  wire overly_w_c_empty_n;
  wire overly_w_c_full_n;
  wire overly_y_ap_vld;
  wire overly_y_ap_vld_0;
  wire overly_y_c_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_shiftReg_8 U_detectCorner_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .\SRL_SIG_reg[3][0]_srl4_i_1 (\SRL_SIG_reg[3][0]_srl4_i_1 ),
        .ap_clk(ap_clk),
        .out(out),
        .overly_w(overly_w),
        .overly_w_c_full_n(overly_w_c_full_n),
        .overly_y_ap_vld(overly_y_ap_vld),
        .overly_y_ap_vld_0(overly_y_ap_vld_0),
        .overly_y_c_full_n(overly_y_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n_i_2__5_n_3),
        .I1(mOutPtr[2]),
        .I2(overlyOnMat_1080_1920_U0_overly_w_read),
        .I3(shiftReg_ce),
        .I4(overly_w_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__5_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_3),
        .Q(overly_w_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__7
       (.I0(overly_w_c_full_n),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(shiftReg_ce),
        .I5(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(internal_full_n_i_1__7_n_3));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_3),
        .Q(overly_w_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(overlyOnMat_1080_1920_U0_overly_w_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(shiftReg_ce),
        .I4(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(\mOutPtr[2]_i_1__3_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_5
   (overly_x_c_empty_n,
    overly_x_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    overlyOnMat_1080_1920_U0_overly_w_read,
    shiftReg_ce,
    ap_rst_n,
    overly_x,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 );
  output overly_x_c_empty_n;
  output overly_x_c_full_n;
  output [31:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input overlyOnMat_1080_1920_U0_overly_w_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]overly_x;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_3;
  wire internal_empty_n_i_2__2_n_3;
  wire internal_full_n_i_1__4_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_1__4_n_3 ;
  wire \mOutPtr[2]_i_1__6_n_3 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire [31:0]out;
  wire overlyOnMat_1080_1920_U0_overly_w_read;
  wire [31:0]overly_x;
  wire overly_x_c_empty_n;
  wire overly_x_c_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_shiftReg_7 U_detectCorner_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .out(out),
        .overly_x(overly_x),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__2
       (.I0(internal_empty_n_i_2__2_n_3),
        .I1(mOutPtr[2]),
        .I2(overlyOnMat_1080_1920_U0_overly_w_read),
        .I3(shiftReg_ce),
        .I4(overly_x_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_3),
        .Q(overly_x_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__4
       (.I0(overly_x_c_full_n),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(shiftReg_ce),
        .I5(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(internal_full_n_i_1__4_n_3));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_3),
        .Q(overly_x_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(overlyOnMat_1080_1920_U0_overly_w_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(shiftReg_ce),
        .I4(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(\mOutPtr[2]_i_1__6_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__4_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1__6_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_6
   (overly_y_c_empty_n,
    overly_y_c_full_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    overlyOnMat_1080_1920_U0_overly_w_read,
    shiftReg_ce,
    ap_rst_n,
    overly_y,
    ap_rst_n_inv,
    \mOutPtr_reg[2]_0 );
  output overly_y_c_empty_n;
  output overly_y_c_full_n;
  output [31:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input overlyOnMat_1080_1920_U0_overly_w_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]overly_y;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[2]_0 ;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__4_n_3;
  wire internal_empty_n_i_2__3_n_3;
  wire internal_full_n_i_1__5_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_3 ;
  wire \mOutPtr[1]_i_1__3_n_3 ;
  wire \mOutPtr[2]_i_1__5_n_3 ;
  wire [0:0]\mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire overlyOnMat_1080_1920_U0_overly_w_read;
  wire [31:0]overly_y;
  wire overly_y_c_empty_n;
  wire overly_y_c_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_shiftReg U_detectCorner_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .out(out),
        .overly_y(overly_y),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(internal_empty_n_i_2__3_n_3),
        .I1(mOutPtr[2]),
        .I2(overlyOnMat_1080_1920_U0_overly_w_read),
        .I3(shiftReg_ce),
        .I4(overly_y_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_3),
        .Q(overly_y_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_1__5
       (.I0(overly_y_c_full_n),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(shiftReg_ce),
        .I5(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(internal_full_n_i_1__5_n_3));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_3),
        .Q(overly_y_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__3 
       (.I0(shiftReg_ce),
        .I1(overlyOnMat_1080_1920_U0_overly_w_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(shiftReg_ce),
        .I4(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(\mOutPtr[2]_i_1__5_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[0]_i_1__1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[1]_i_1__3_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[2]_0 ),
        .D(\mOutPtr[2]_i_1__5_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    overly_y,
    ap_clk);
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]overly_y;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire [31:0]overly_y;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_y_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_y[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_shiftReg_7
   (out,
    Q,
    shiftReg_ce,
    overly_x,
    ap_clk);
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]overly_x;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire [31:0]overly_x;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_x_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_x[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_shiftReg_8
   (overly_y_ap_vld_0,
    out,
    overly_y_ap_vld,
    overly_w_c_full_n,
    \SRL_SIG_reg[3][0]_srl4_i_1 ,
    overly_y_c_full_n,
    Q,
    shiftReg_ce,
    overly_w,
    ap_clk);
  output overly_y_ap_vld_0;
  output [31:0]out;
  input overly_y_ap_vld;
  input overly_w_c_full_n;
  input [0:0]\SRL_SIG_reg[3][0]_srl4_i_1 ;
  input overly_y_c_full_n;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]overly_w;
  input ap_clk;

  wire [2:0]Q;
  wire [0:0]\SRL_SIG_reg[3][0]_srl4_i_1 ;
  wire ap_clk;
  wire [31:0]out;
  wire [31:0]overly_w;
  wire overly_w_c_full_n;
  wire overly_y_ap_vld;
  wire overly_y_ap_vld_0;
  wire overly_y_c_full_n;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_5 
       (.I0(overly_y_ap_vld),
        .I1(overly_w_c_full_n),
        .I2(\SRL_SIG_reg[3][0]_srl4_i_1 ),
        .I3(overly_y_c_full_n),
        .O(overly_y_ap_vld_0));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_w_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_w[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w32_d4_S_shiftReg_9
   (overly_x_ap_vld_0,
    out,
    overly_x_ap_vld,
    threshold_ap_vld,
    overly_h_c_full_n,
    overly_h_ap_vld,
    overly_x_c_full_n,
    overly_alpha_c_full_n,
    Q,
    shiftReg_ce,
    overly_h,
    ap_clk);
  output overly_x_ap_vld_0;
  output [31:0]out;
  input overly_x_ap_vld;
  input threshold_ap_vld;
  input overly_h_c_full_n;
  input overly_h_ap_vld;
  input overly_x_c_full_n;
  input overly_alpha_c_full_n;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]overly_h;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire overly_alpha_c_full_n;
  wire [31:0]overly_h;
  wire overly_h_ap_vld;
  wire overly_h_c_full_n;
  wire overly_x_ap_vld;
  wire overly_x_ap_vld_0;
  wire overly_x_c_full_n;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire threshold_ap_vld;

  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_6 
       (.I0(overly_x_ap_vld),
        .I1(threshold_ap_vld),
        .I2(overly_h_c_full_n),
        .I3(overly_h_ap_vld),
        .I4(overly_x_c_full_n),
        .I5(overly_alpha_c_full_n),
        .O(overly_x_ap_vld_0));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_h_c_U/U_detectCorner_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_h[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A
   (img_gray_dst_data_full_n,
    img_gray_dst_data_empty_n,
    empty_n,
    Q,
    ap_clk,
    D,
    WEA,
    ap_rst_n_inv,
    dout_valid_reg_0,
    ap_rst_n,
    push,
    pop,
    E);
  output img_gray_dst_data_full_n;
  output img_gray_dst_data_empty_n;
  output empty_n;
  output [7:0]Q;
  input ap_clk;
  input [7:0]D;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input dout_valid_reg_0;
  input ap_rst_n;
  input push;
  input pop;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__2_n_3;
  wire empty_n_i_2__2_n_3;
  wire empty_n_i_3__2_n_3;
  wire full_n_i_1__1_n_3;
  wire full_n_i_3__2_n_3;
  wire full_n_i_4__2_n_3;
  wire img_gray_dst_data_empty_n;
  wire img_gray_dst_data_full_n;
  wire mem_reg_bram_0_i_21__2_n_3;
  wire mem_reg_bram_0_i_22__1_n_3;
  wire mem_reg_bram_0_i_23__0_n_3;
  wire mem_reg_bram_0_i_24__0_n_3;
  wire mem_reg_bram_0_i_28__0_n_3;
  wire mem_reg_bram_0_i_29__0_n_3;
  wire p_0_out_carry__0_i_1__2_n_3;
  wire p_0_out_carry__0_i_2__2_n_3;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry_i_1__4_n_3;
  wire p_0_out_carry_i_2__4_n_3;
  wire p_0_out_carry_i_3__4_n_3;
  wire p_0_out_carry_i_4__4_n_3;
  wire p_0_out_carry_i_5__4_n_3;
  wire p_0_out_carry_i_6__4_n_3;
  wire p_0_out_carry_i_7__4_n_3;
  wire p_0_out_carry_i_8__4_n_3;
  wire p_0_out_carry_i_9__1_n_3;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire pop;
  wire push;
  wire [7:0]q_buf;
  wire [7:0]q_tmp;
  wire [10:0]raddr;
  wire \raddr[0]_i_1__0_n_3 ;
  wire \raddr[1]_i_1__0_n_3 ;
  wire \raddr[2]_i_1__0_n_3 ;
  wire \raddr[3]_i_1__0_n_3 ;
  wire \raddr[4]_i_1__0_n_3 ;
  wire \raddr[5]_i_1__0_n_3 ;
  wire \raddr[6]_i_1__0_n_3 ;
  wire \raddr[7]_i_2_n_3 ;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__2_n_3 ;
  wire [10:0]usedw_reg;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__2_n_3 ;
  wire \waddr[10]_i_2__2_n_3 ;
  wire \waddr[10]_i_3_n_3 ;
  wire \waddr[1]_i_1__2_n_3 ;
  wire \waddr[2]_i_1__2_n_3 ;
  wire \waddr[2]_i_2__2_n_3 ;
  wire \waddr[2]_i_3__2_n_3 ;
  wire \waddr[3]_i_1__2_n_3 ;
  wire \waddr[4]_i_1__2_n_3 ;
  wire \waddr[4]_i_2__2_n_3 ;
  wire \waddr[5]_i_1__2_n_3 ;
  wire \waddr[5]_i_2__2_n_3 ;
  wire \waddr[5]_i_3__2_n_3 ;
  wire \waddr[5]_i_4__2_n_3 ;
  wire \waddr[6]_i_1__2_n_3 ;
  wire \waddr[6]_i_2__2_n_3 ;
  wire \waddr[6]_i_3__2_n_3 ;
  wire \waddr[7]_i_1__2_n_3 ;
  wire \waddr[7]_i_2__2_n_3 ;
  wire \waddr[8]_i_1__2_n_3 ;
  wire \waddr[9]_i_1__2_n_3 ;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_gray_dst_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1__2
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__2_n_3),
        .I2(pop),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1__2_n_3));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[3]),
        .I2(usedw_reg[8]),
        .I3(usedw_reg[1]),
        .I4(empty_n_i_3__2_n_3),
        .O(empty_n_i_2__2_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_3__2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[4]),
        .I3(usedw_reg[2]),
        .I4(usedw_reg[6]),
        .I5(usedw_reg[5]),
        .O(empty_n_i_3__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(pop),
        .I4(img_gray_dst_data_full_n),
        .O(full_n_i_1__1_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__2
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3__2_n_3),
        .I4(full_n_i_4__2_n_3),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__2
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__2
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(img_gray_dst_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15352" *) 
  (* RTL_RAM_NAME = "img_gray_dst_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_gray_dst_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_10__2
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h38)) 
    mem_reg_bram_0_i_11__2
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(pop),
        .I2(raddr[0]),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_1__2
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(mem_reg_bram_0_i_22__1_n_3),
        .I2(raddr[9]),
        .I3(pop),
        .I4(raddr[10]),
        .O(rnext[10]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_21__2
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_28__0_n_3),
        .I4(mem_reg_bram_0_i_29__0_n_3),
        .O(mem_reg_bram_0_i_21__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_22__1
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_23__0_n_3),
        .O(mem_reg_bram_0_i_22__1_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_23__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_bram_0_i_23__0_n_3));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_bram_0_i_24__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(mem_reg_bram_0_i_24__0_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_28__0
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_28__0_n_3));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_29__0
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_29__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_2__2
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(mem_reg_bram_0_i_22__1_n_3),
        .I2(pop),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_3__0
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(mem_reg_bram_0_i_23__0_n_3),
        .I2(raddr[6]),
        .I3(raddr[7]),
        .I4(pop),
        .I5(raddr[8]),
        .O(rnext[8]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_bram_0_i_4__2
       (.I0(mem_reg_bram_0_i_23__0_n_3),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h2F80)) 
    mem_reg_bram_0_i_5__2
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(mem_reg_bram_0_i_23__0_n_3),
        .I2(pop),
        .I3(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h8F20)) 
    mem_reg_bram_0_i_6__2
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(mem_reg_bram_0_i_24__0_n_3),
        .I2(pop),
        .I3(raddr[5]),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_7__2
       (.I0(\raddr[4]_i_1__0_n_3 ),
        .I1(pop),
        .I2(raddr[4]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h2AAAFFFF80000000)) 
    mem_reg_bram_0_i_8__2
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(pop),
        .I5(raddr[3]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    mem_reg_bram_0_i_9__2
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[2]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1__4_n_3}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18}),
        .S({p_0_out_carry_i_2__4_n_3,p_0_out_carry_i_3__4_n_3,p_0_out_carry_i_4__4_n_3,p_0_out_carry_i_5__4_n_3,p_0_out_carry_i_6__4_n_3,p_0_out_carry_i_7__4_n_3,p_0_out_carry_i_8__4_n_3,p_0_out_carry_i_9__1_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1__2_n_3,p_0_out_carry__0_i_2__2_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__2
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1__2_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__2
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2__2_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__4
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__4
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__4
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__4
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__4
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__4
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__4
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7__4_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__4
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8__4_n_3));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_9__1
       (.I0(usedw_reg[1]),
        .I1(pop),
        .I2(push),
        .O(p_0_out_carry_i_9__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \raddr[0]_i_1__0 
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(raddr[0]),
        .O(\raddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[1]_i_1__0 
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \raddr[2]_i_1__0 
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \raddr[3]_i_1__0 
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(raddr[3]),
        .O(\raddr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \raddr[4]_i_1__0 
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(\raddr[4]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \raddr[5]_i_1__0 
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(mem_reg_bram_0_i_24__0_n_3),
        .I2(raddr[5]),
        .O(\raddr[5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \raddr[6]_i_1__0 
       (.I0(mem_reg_bram_0_i_21__2_n_3),
        .I1(mem_reg_bram_0_i_23__0_n_3),
        .I2(raddr[6]),
        .O(\raddr[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_23__0_n_3),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[0]_i_1__0_n_3 ),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1__0_n_3 ),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1__0_n_3 ),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1__0_n_3 ),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1__0_n_3 ),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1__0_n_3 ),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_1__0_n_3 ),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_3 ),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1__1
       (.I0(empty_n_i_2__2_n_3),
        .I1(push),
        .I2(usedw_reg[0]),
        .I3(pop),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__2 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\usedw[0]_i_1__2_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_17),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_11),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__2 
       (.I0(\waddr[10]_i_3_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_2__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_3 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__2 
       (.I0(\waddr[2]_i_2__2_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__2 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__2_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__2_n_3 ),
        .O(\waddr[2]_i_2__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__2 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__2_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__2 
       (.I0(\waddr[4]_i_2__2_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__2 
       (.I0(\waddr[4]_i_2__2_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__2_n_3 ),
        .O(\waddr[4]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__2_n_3 ),
        .I4(\waddr[5]_i_3__2_n_3 ),
        .I5(\waddr[5]_i_4__2_n_3 ),
        .O(\waddr[5]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__2_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__2 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__2_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__2 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__2_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__2_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__2 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__2_n_3 ),
        .O(\waddr[6]_i_3__2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__2 
       (.I0(\waddr[7]_i_2__2_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__2_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__2_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__2 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_3_n_3 ),
        .O(\waddr[8]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__2 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_3_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__2_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_2__2_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__2_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__2_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__2_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__2_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__2_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__2_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__2_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "detectCorner_fifo_w8_d1920_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d1920_A_0
   (img_gray_src_data_full_n,
    img_gray_src_data_empty_n,
    DINADIN,
    Q,
    empty_n,
    ap_clk,
    D,
    push,
    ap_rst_n_inv,
    dout_valid_reg_0,
    ram_reg_bram_0,
    mem_reg_bram_0_0,
    ap_rst_n,
    E,
    \usedw_reg[0]_0 );
  output img_gray_src_data_full_n;
  output img_gray_src_data_empty_n;
  output [7:0]DINADIN;
  output [7:0]Q;
  output empty_n;
  input ap_clk;
  input [7:0]D;
  input push;
  input ap_rst_n_inv;
  input dout_valid_reg_0;
  input [0:0]ram_reg_bram_0;
  input mem_reg_bram_0_0;
  input ap_rst_n;
  input [0:0]E;
  input [0:0]\usedw_reg[0]_0 ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_2_n_3 ;
  wire dout_valid_reg_0;
  wire empty_n;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_i_3__0_n_3;
  wire empty_n_i_4_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_i_4__0_n_3;
  wire img_gray_src_data_empty_n;
  wire img_gray_src_data_full_n;
  wire mem_reg_bram_0_0;
  wire mem_reg_bram_0_i_14__2_n_3;
  wire mem_reg_bram_0_i_15__2_n_3;
  wire mem_reg_bram_0_i_16__1_n_3;
  wire mem_reg_bram_0_i_17__3_n_3;
  wire mem_reg_bram_0_i_18__4_n_3;
  wire mem_reg_bram_0_i_19__1_n_3;
  wire mem_reg_bram_0_i_20__1_n_3;
  wire mem_reg_bram_0_i_21__0_n_3;
  wire mem_reg_bram_0_i_22__0_n_3;
  wire p_0_out_carry__0_i_1__0_n_3;
  wire p_0_out_carry__0_i_2__0_n_3;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_17;
  wire p_0_out_carry__0_n_18;
  wire p_0_out_carry_i_1__1_n_3;
  wire p_0_out_carry_i_2__1_n_3;
  wire p_0_out_carry_i_3__1_n_3;
  wire p_0_out_carry_i_4__1_n_3;
  wire p_0_out_carry_i_5__1_n_3;
  wire p_0_out_carry_i_6__1_n_3;
  wire p_0_out_carry_i_7__1_n_3;
  wire p_0_out_carry_i_8__1_n_3;
  wire p_0_out_carry_i_9_n_3;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_18;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_1_in;
  wire push;
  wire [7:0]q_buf;
  wire [7:0]q_tmp;
  wire [10:0]raddr;
  wire [0:0]ram_reg_bram_0;
  wire [10:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__0_n_3 ;
  wire [10:0]usedw_reg;
  wire [0:0]\usedw_reg[0]_0 ;
  wire [10:0]waddr;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[10]_i_1__2_n_3 ;
  wire \waddr[10]_i_2__0_n_3 ;
  wire \waddr[1]_i_1__0_n_3 ;
  wire \waddr[2]_i_1__0_n_3 ;
  wire \waddr[2]_i_2__0_n_3 ;
  wire \waddr[2]_i_3__0_n_3 ;
  wire \waddr[3]_i_1__0_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[4]_i_2__0_n_3 ;
  wire \waddr[5]_i_1__0_n_3 ;
  wire \waddr[5]_i_2__0_n_3 ;
  wire \waddr[5]_i_3__0_n_3 ;
  wire \waddr[5]_i_4__0_n_3 ;
  wire \waddr[6]_i_1__0_n_3 ;
  wire \waddr[6]_i_2__0_n_3 ;
  wire \waddr[6]_i_3__0_n_3 ;
  wire \waddr[7]_i_1__0_n_3 ;
  wire \waddr[7]_i_2__0_n_3 ;
  wire \waddr[8]_i_1__0_n_3 ;
  wire \waddr[9]_i_1__0_n_3 ;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_p_0_out_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_2 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dout_buf[7]_i_2_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_reg_0),
        .Q(img_gray_src_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'hFFFDF00D)) 
    empty_n_i_1__0
       (.I0(usedw_reg[0]),
        .I1(empty_n_i_2__0_n_3),
        .I2(mem_reg_bram_0_0),
        .I3(push),
        .I4(empty_n),
        .O(empty_n_i_1__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .I2(empty_n_i_3__0_n_3),
        .I3(empty_n_i_4_n_3),
        .O(empty_n_i_2__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[3]),
        .I3(usedw_reg[4]),
        .O(empty_n_i_3__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_4
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .I2(usedw_reg[5]),
        .I3(usedw_reg[8]),
        .O(empty_n_i_4_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFFFD55F)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(push),
        .I3(mem_reg_bram_0_0),
        .I4(img_gray_src_data_full_n),
        .O(full_n_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__0
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[4]),
        .I2(usedw_reg[3]),
        .I3(full_n_i_3__0_n_3),
        .I4(full_n_i_4__0_n_3),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_3__0
       (.I0(usedw_reg[10]),
        .I1(usedw_reg[9]),
        .I2(usedw_reg[6]),
        .I3(usedw_reg[7]),
        .O(full_n_i_3__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_4__0
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[8]),
        .I2(usedw_reg[2]),
        .I3(usedw_reg[0]),
        .O(full_n_i_4__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(img_gray_src_data_full_n),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15352" *) 
  (* RTL_RAM_NAME = "img_gray_src_data_U/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    mem_reg_bram_0
       (.ADDRARDADDR({waddr,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({rnext,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_mem_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_mem_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],q_buf}),
        .DOUTPADOUTP(NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(img_gray_src_data_full_n),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({push,push}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'hAEEE4000)) 
    mem_reg_bram_0_i_1
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_14__2_n_3),
        .I2(mem_reg_bram_0_i_15__2_n_3),
        .I3(raddr[9]),
        .I4(raddr[10]),
        .O(rnext[10]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'h00B4)) 
    mem_reg_bram_0_i_10
       (.I0(mem_reg_bram_0_0),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(mem_reg_bram_0_i_18__4_n_3),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_11
       (.I0(mem_reg_bram_0_0),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_i_18__4_n_3),
        .O(rnext[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    mem_reg_bram_0_i_14__2
       (.I0(raddr[9]),
        .I1(raddr[10]),
        .I2(raddr[0]),
        .I3(mem_reg_bram_0_i_19__1_n_3),
        .I4(mem_reg_bram_0_i_20__1_n_3),
        .O(mem_reg_bram_0_i_14__2_n_3));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_15__2
       (.I0(raddr[8]),
        .I1(raddr[7]),
        .I2(raddr[6]),
        .I3(mem_reg_bram_0_i_16__1_n_3),
        .O(mem_reg_bram_0_i_15__2_n_3));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_bram_0_i_16__1
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_bram_0_i_16__1_n_3));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    mem_reg_bram_0_i_17__3
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_0),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_17__3_n_3));
  LUT5 #(
    .INIT(32'h00100000)) 
    mem_reg_bram_0_i_18__4
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_21__0_n_3),
        .I2(raddr[2]),
        .I3(raddr[7]),
        .I4(raddr[3]),
        .O(mem_reg_bram_0_i_18__4_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_19__1
       (.I0(raddr[6]),
        .I1(raddr[5]),
        .I2(raddr[8]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_19__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'hAE40)) 
    mem_reg_bram_0_i_2
       (.I0(mem_reg_bram_0_0),
        .I1(mem_reg_bram_0_i_14__2_n_3),
        .I2(mem_reg_bram_0_i_15__2_n_3),
        .I3(raddr[9]),
        .O(rnext[9]));
  LUT4 #(
    .INIT(16'hDFFF)) 
    mem_reg_bram_0_i_20__1
       (.I0(raddr[2]),
        .I1(raddr[7]),
        .I2(raddr[4]),
        .I3(raddr[3]),
        .O(mem_reg_bram_0_i_20__1_n_3));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    mem_reg_bram_0_i_21__0
       (.I0(raddr[0]),
        .I1(raddr[8]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .I4(mem_reg_bram_0_i_22__0_n_3),
        .O(mem_reg_bram_0_i_21__0_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_bram_0_i_22__0
       (.I0(raddr[9]),
        .I1(raddr[6]),
        .I2(raddr[10]),
        .I3(raddr[1]),
        .O(mem_reg_bram_0_i_22__0_n_3));
  LUT6 #(
    .INIT(64'hFF7FFF0000800000)) 
    mem_reg_bram_0_i_3__3
       (.I0(mem_reg_bram_0_i_16__1_n_3),
        .I1(raddr[6]),
        .I2(raddr[7]),
        .I3(mem_reg_bram_0_0),
        .I4(mem_reg_bram_0_i_14__2_n_3),
        .I5(raddr[8]),
        .O(rnext[8]));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    mem_reg_bram_0_i_4
       (.I0(raddr[7]),
        .I1(mem_reg_bram_0_i_17__3_n_3),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h45551000)) 
    mem_reg_bram_0_i_5
       (.I0(mem_reg_bram_0_i_18__4_n_3),
        .I1(mem_reg_bram_0_i_17__3_n_3),
        .I2(raddr[5]),
        .I3(raddr[4]),
        .I4(raddr[6]),
        .O(rnext[6]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    mem_reg_bram_0_i_6
       (.I0(raddr[4]),
        .I1(mem_reg_bram_0_i_17__3_n_3),
        .I2(raddr[5]),
        .I3(mem_reg_bram_0_i_18__4_n_3),
        .O(rnext[5]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h09)) 
    mem_reg_bram_0_i_7
       (.I0(mem_reg_bram_0_i_17__3_n_3),
        .I1(raddr[4]),
        .I2(mem_reg_bram_0_i_18__4_n_3),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    mem_reg_bram_0_i_8
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_bram_0_0),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(mem_reg_bram_0_i_18__4_n_3),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    mem_reg_bram_0_i_9
       (.I0(raddr[1]),
        .I1(mem_reg_bram_0_0),
        .I2(raddr[0]),
        .I3(raddr[2]),
        .I4(mem_reg_bram_0_i_18__4_n_3),
        .O(rnext[2]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(usedw_reg[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI({usedw_reg[7:1],p_0_out_carry_i_1__1_n_3}),
        .O({p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17,p_0_out_carry_n_18}),
        .S({p_0_out_carry_i_2__1_n_3,p_0_out_carry_i_3__1_n_3,p_0_out_carry_i_4__1_n_3,p_0_out_carry_i_5__1_n_3,p_0_out_carry_i_6__1_n_3,p_0_out_carry_i_7__1_n_3,p_0_out_carry_i_8__1_n_3,p_0_out_carry_i_9_n_3}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[7:1],p_0_out_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,usedw_reg[8]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[7:2],p_0_out_carry__0_n_17,p_0_out_carry__0_n_18}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_out_carry__0_i_1__0_n_3,p_0_out_carry__0_i_2__0_n_3}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg[9]),
        .I1(usedw_reg[10]),
        .O(p_0_out_carry__0_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(usedw_reg[8]),
        .I1(usedw_reg[9]),
        .O(p_0_out_carry__0_i_2__0_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(usedw_reg[1]),
        .O(p_0_out_carry_i_1__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[8]),
        .O(p_0_out_carry_i_2__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(p_0_out_carry_i_3__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(usedw_reg[5]),
        .I1(usedw_reg[6]),
        .O(p_0_out_carry_i_4__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__1
       (.I0(usedw_reg[4]),
        .I1(usedw_reg[5]),
        .O(p_0_out_carry_i_5__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__1
       (.I0(usedw_reg[3]),
        .I1(usedw_reg[4]),
        .O(p_0_out_carry_i_6__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__1
       (.I0(usedw_reg[2]),
        .I1(usedw_reg[3]),
        .O(p_0_out_carry_i_7__1_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__1
       (.I0(usedw_reg[1]),
        .I1(usedw_reg[2]),
        .O(p_0_out_carry_i_8__1_n_3));
  LUT3 #(
    .INIT(8'h95)) 
    p_0_out_carry_i_9
       (.I0(usedw_reg[1]),
        .I1(mem_reg_bram_0_0),
        .I2(push),
        .O(p_0_out_carry_i_9_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[10]),
        .Q(raddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[8]),
        .Q(raddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[9]),
        .Q(raddr[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__1
       (.I0(Q[7]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_15
       (.I0(Q[6]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16
       (.I0(Q[5]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_17
       (.I0(Q[4]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_18
       (.I0(Q[3]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_19
       (.I0(Q[2]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_20
       (.I0(Q[1]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_21
       (.I0(Q[0]),
        .I1(ram_reg_bram_0),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h0220)) 
    show_ahead_i_1
       (.I0(push),
        .I1(empty_n_i_2__0_n_3),
        .I2(usedw_reg[0]),
        .I3(mem_reg_bram_0_0),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(usedw_reg[0]),
        .O(\usedw[0]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(\usedw[0]_i_1__0_n_3 ),
        .Q(usedw_reg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[10] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry__0_n_17),
        .Q(usedw_reg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_18),
        .Q(usedw_reg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_17),
        .Q(usedw_reg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_16),
        .Q(usedw_reg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_15),
        .Q(usedw_reg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_14),
        .Q(usedw_reg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_13),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_12),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[8] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry_n_11),
        .Q(usedw_reg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[9] 
       (.C(ap_clk),
        .CE(\usedw_reg[0]_0 ),
        .D(p_0_out_carry__0_n_18),
        .Q(usedw_reg[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h3323333333333333)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr[10]_i_2__0_n_3 ),
        .I1(waddr[0]),
        .I2(waddr[8]),
        .I3(waddr[7]),
        .I4(waddr[10]),
        .I5(waddr[9]),
        .O(\waddr[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hCC6CCCCCCCCCCC4C)) 
    \waddr[10]_i_1__2 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__0_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[10]_i_1__2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[10]_i_2__0 
       (.I0(waddr[5]),
        .I1(waddr[6]),
        .I2(waddr[3]),
        .I3(waddr[4]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[10]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1__0 
       (.I0(\waddr[2]_i_2__0_n_3 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2__0_n_3 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \waddr[2]_i_2__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(\waddr[2]_i_3__0_n_3 ),
        .O(\waddr[2]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'hAFB0A0B0A0B0A0B0)) 
    \waddr[3]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_3 ),
        .I1(waddr[4]),
        .I2(waddr[3]),
        .I3(waddr[0]),
        .I4(waddr[2]),
        .I5(waddr[1]),
        .O(\waddr[3]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFC0000000)) 
    \waddr[4]_i_1__0 
       (.I0(\waddr[4]_i_2__0_n_3 ),
        .I1(waddr[1]),
        .I2(waddr[2]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF15FFFFFF)) 
    \waddr[4]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[6]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(\waddr[5]_i_3__0_n_3 ),
        .O(\waddr[4]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0FCF01C)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[5]_i_2__0_n_3 ),
        .I4(\waddr[5]_i_3__0_n_3 ),
        .I5(\waddr[5]_i_4__0_n_3 ),
        .O(\waddr[5]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[5]_i_2__0_n_3 ));
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    \waddr[5]_i_3__0 
       (.I0(waddr[9]),
        .I1(waddr[10]),
        .I2(waddr[7]),
        .I3(waddr[8]),
        .I4(waddr[0]),
        .O(\waddr[5]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[5]_i_4__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .O(\waddr[5]_i_4__0_n_3 ));
  LUT6 #(
    .INIT(64'hF858F0F0F0F0F0F0)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[5]),
        .I1(\waddr[6]_i_2__0_n_3 ),
        .I2(waddr[6]),
        .I3(\waddr[6]_i_3__0_n_3 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[0]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\waddr[6]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51555555)) 
    \waddr[6]_i_3__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[10]),
        .I4(waddr[9]),
        .I5(\waddr[5]_i_2__0_n_3 ),
        .O(\waddr[6]_i_3__0_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \waddr[7]_i_1__0 
       (.I0(\waddr[7]_i_2__0_n_3 ),
        .I1(waddr[7]),
        .O(\waddr[7]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \waddr[7]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .I2(\waddr[5]_i_4__0_n_3 ),
        .I3(waddr[6]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\waddr[7]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'hCCCCCCCC686C6C6C)) 
    \waddr[8]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[8]),
        .I2(waddr[7]),
        .I3(waddr[9]),
        .I4(waddr[10]),
        .I5(\waddr[10]_i_2__0_n_3 ),
        .O(\waddr[8]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hCC3CCCCCCCCCCC4C)) 
    \waddr[9]_i_1__0 
       (.I0(waddr[10]),
        .I1(waddr[9]),
        .I2(waddr[8]),
        .I3(\waddr[10]_i_2__0_n_3 ),
        .I4(waddr[7]),
        .I5(waddr[0]),
        .O(\waddr[9]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[10]_i_1__2_n_3 ),
        .Q(waddr[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_1__0_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[8]_i_1__0_n_3 ),
        .Q(waddr[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[9]_i_1__0_n_3 ),
        .Q(waddr[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d4_S
   (overly_alpha_c_full_n,
    internal_empty_n_reg_0,
    out,
    ap_clk,
    internal_full_n_reg_0,
    overlyOnMat_1080_1920_U0_overly_w_read,
    shiftReg_ce,
    ap_rst_n,
    overly_x_c_empty_n,
    overly_w_c_empty_n,
    \overly_x_read_reg_479_reg[31] ,
    overly_h_c_empty_n,
    overly_y_c_empty_n,
    overly_alpha,
    ap_rst_n_inv,
    E);
  output overly_alpha_c_full_n;
  output internal_empty_n_reg_0;
  output [7:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input overlyOnMat_1080_1920_U0_overly_w_read;
  input shiftReg_ce;
  input ap_rst_n;
  input overly_x_c_empty_n;
  input overly_w_c_empty_n;
  input [0:0]\overly_x_read_reg_479_reg[31] ;
  input overly_h_c_empty_n;
  input overly_y_c_empty_n;
  input [7:0]overly_alpha;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__1_n_3;
  wire internal_empty_n_i_2__1_n_3;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_2__1_n_3;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_3 ;
  wire \mOutPtr[1]_i_1__5_n_3 ;
  wire \mOutPtr[2]_i_2__1_n_3 ;
  wire [7:0]out;
  wire overlyOnMat_1080_1920_U0_overly_w_read;
  wire [7:0]overly_alpha;
  wire overly_alpha_c_empty_n;
  wire overly_alpha_c_full_n;
  wire overly_h_c_empty_n;
  wire overly_w_c_empty_n;
  wire overly_x_c_empty_n;
  wire [0:0]\overly_x_read_reg_479_reg[31] ;
  wire overly_y_c_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d4_S_shiftReg U_detectCorner_fifo_w8_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .out(out),
        .overly_alpha(overly_alpha),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(overly_alpha_c_empty_n),
        .I1(overly_x_c_empty_n),
        .I2(overly_w_c_empty_n),
        .I3(\overly_x_read_reg_479_reg[31] ),
        .I4(overly_h_c_empty_n),
        .I5(overly_y_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(internal_empty_n_i_2__1_n_3),
        .I1(mOutPtr[2]),
        .I2(overlyOnMat_1080_1920_U0_overly_w_read),
        .I3(shiftReg_ce),
        .I4(overly_alpha_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(internal_empty_n_i_2__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_3),
        .Q(overly_alpha_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    internal_full_n_i_2__1
       (.I0(overly_alpha_c_full_n),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(shiftReg_ce),
        .I5(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(internal_full_n_i_2__1_n_3));
  FDSE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_2__1_n_3),
        .Q(overly_alpha_c_full_n),
        .S(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__5 
       (.I0(shiftReg_ce),
        .I1(overlyOnMat_1080_1920_U0_overly_w_read),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(shiftReg_ce),
        .I4(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(\mOutPtr[2]_i_2__1_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__5_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_fifo_w8_d4_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    overly_alpha,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [7:0]overly_alpha;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]out;
  wire [7:0]overly_alpha;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_alpha[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_alpha[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_alpha[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_alpha[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_alpha[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_alpha[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_alpha[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\overly_alpha_c_U/U_detectCorner_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(overly_alpha[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1
   (P,
    E,
    CEA2,
    ap_clk,
    Q,
    DSP_ALU_INST,
    \tmp_V_reg_175_reg[0] ,
    \tmp_V_reg_175_reg[0]_0 ,
    \tmp_V_reg_175_reg[0]_1 );
  output [21:0]P;
  output [0:0]E;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [21:0]DSP_ALU_INST;
  input \tmp_V_reg_175_reg[0] ;
  input [0:0]\tmp_V_reg_175_reg[0]_0 ;
  input \tmp_V_reg_175_reg[0]_1 ;

  wire CEA2;
  wire [21:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire \tmp_V_reg_175_reg[0] ;
  wire [0:0]\tmp_V_reg_175_reg[0]_0 ;
  wire \tmp_V_reg_175_reg[0]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1 detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1_U
       (.CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\tmp_V_reg_175_reg[0] (\tmp_V_reg_175_reg[0] ),
        .\tmp_V_reg_175_reg[0]_0 (\tmp_V_reg_175_reg[0]_0 ),
        .\tmp_V_reg_175_reg[0]_1 (\tmp_V_reg_175_reg[0]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1_DSP48_1
   (P,
    E,
    CEA2,
    ap_clk,
    Q,
    DSP_ALU_INST,
    \tmp_V_reg_175_reg[0] ,
    \tmp_V_reg_175_reg[0]_0 ,
    \tmp_V_reg_175_reg[0]_1 );
  output [21:0]P;
  output [0:0]E;
  input CEA2;
  input ap_clk;
  input [7:0]Q;
  input [21:0]DSP_ALU_INST;
  input \tmp_V_reg_175_reg[0] ;
  input [0:0]\tmp_V_reg_175_reg[0]_0 ;
  input \tmp_V_reg_175_reg[0]_1 ;

  wire CEA2;
  wire [21:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire \tmp_V_reg_175_reg[0] ;
  wire [0:0]\tmp_V_reg_175_reg[0]_0 ;
  wire \tmp_V_reg_175_reg[0]_1 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h04)) 
    p_reg_reg_i_1__0
       (.I0(\tmp_V_reg_175_reg[0] ),
        .I1(\tmp_V_reg_175_reg[0]_0 ),
        .I2(\tmp_V_reg_175_reg[0]_1 ),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    CEA2,
    \icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ,
    ap_clk,
    A,
    \q_tmp_reg[7] ,
    Q,
    \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 ,
    \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 ,
    img_gray_src_data_full_n,
    img_rgb_src_data_full_n,
    img_in_data_empty_n,
    p_reg_reg_i_2,
    p_reg_reg_i_2_0);
  output [7:0]P;
  output ap_block_pp0_stage0_subdone;
  output CEA2;
  output \icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ;
  input ap_clk;
  input [7:0]A;
  input [21:0]\q_tmp_reg[7] ;
  input [0:0]Q;
  input \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 ;
  input \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 ;
  input img_gray_src_data_full_n;
  input img_rgb_src_data_full_n;
  input img_in_data_empty_n;
  input p_reg_reg_i_2;
  input p_reg_reg_i_2_0;

  wire [7:0]A;
  wire CEA2;
  wire [7:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ;
  wire img_gray_src_data_full_n;
  wire img_in_data_empty_n;
  wire img_rgb_src_data_full_n;
  wire p_reg_reg_i_2;
  wire p_reg_reg_i_2_0;
  wire [21:0]\q_tmp_reg[7] ;
  wire \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 ;
  wire \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2 detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2_U
       (.A(A),
        .CEP(CEA2),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 (\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_rgb_src_data_full_n(img_rgb_src_data_full_n),
        .p_reg_reg_i_2_0(p_reg_reg_i_2),
        .p_reg_reg_i_2_1(p_reg_reg_i_2_0),
        .\q_tmp_reg[7] (\q_tmp_reg[7] ),
        .\tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 (\tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 ),
        .\tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 (\tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1_DSP48_2
   (P,
    ap_block_pp0_stage0_subdone,
    CEP,
    \icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ,
    ap_clk,
    A,
    \q_tmp_reg[7] ,
    Q,
    \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 ,
    \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 ,
    img_gray_src_data_full_n,
    img_rgb_src_data_full_n,
    img_in_data_empty_n,
    p_reg_reg_i_2_0,
    p_reg_reg_i_2_1);
  output [7:0]P;
  output ap_block_pp0_stage0_subdone;
  output CEP;
  output \icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ;
  input ap_clk;
  input [7:0]A;
  input [21:0]\q_tmp_reg[7] ;
  input [0:0]Q;
  input \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 ;
  input \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 ;
  input img_gray_src_data_full_n;
  input img_rgb_src_data_full_n;
  input img_in_data_empty_n;
  input p_reg_reg_i_2_0;
  input p_reg_reg_i_2_1;

  wire [7:0]A;
  wire CEP;
  wire [7:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ;
  wire img_gray_src_data_full_n;
  wire img_in_data_empty_n;
  wire img_rgb_src_data_full_n;
  wire p_reg_reg_i_2_0;
  wire p_reg_reg_i_2_1;
  wire p_reg_reg_i_3_n_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [21:0]\q_tmp_reg[7] ;
  wire \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 ;
  wire \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q_tmp_reg[7] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_reg_reg_i_1
       (.I0(Q),
        .I1(\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ),
        .O(CEP));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__1
       (.I0(\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h044404440444FFFF)) 
    p_reg_reg_i_2
       (.I0(\tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 ),
        .I1(\tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 ),
        .I2(img_gray_src_data_full_n),
        .I3(img_rgb_src_data_full_n),
        .I4(p_reg_reg_i_3_n_3),
        .I5(img_in_data_empty_n),
        .O(\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 ));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_i_2_0),
        .I1(p_reg_reg_i_2_1),
        .O(p_reg_reg_i_3_n_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1
   (P,
    CEB2,
    ap_clk,
    DSP_ALU_INST,
    A,
    DSP_ALU_INST_0);
  output [16:0]P;
  input CEB2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]A;
  input [15:0]DSP_ALU_INST_0;

  wire [7:0]A;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [16:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3_17 detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3_U
       (.A(A),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_10
   (P,
    CEB2,
    ap_clk,
    DSP_ALU_INST,
    A,
    DSP_ALU_INST_0);
  output [16:0]P;
  input CEB2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]A;
  input [15:0]DSP_ALU_INST_0;

  wire [7:0]A;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [16:0]P;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3_16 detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3_U
       (.A(A),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_11
   (P,
    CEB2,
    A,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_A_B_DATA_INST,
    Q,
    \icmp_ln66_reg_501_pp0_iter1_reg_reg[0] ,
    \icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 );
  output [16:0]P;
  output CEB2;
  output [7:0]A;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input \icmp_ln66_reg_501_pp0_iter1_reg_reg[0] ;
  input [0:0]\icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 ;

  wire [7:0]A;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire \icmp_ln66_reg_501_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3 detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3_U
       (.A(A),
        .CEP(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .\icmp_ln66_reg_501_pp0_iter1_reg_reg[0] (\icmp_ln66_reg_501_pp0_iter1_reg_reg[0] ),
        .\icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 (\icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3
   (P,
    CEP,
    A,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_A_B_DATA_INST,
    Q,
    \icmp_ln66_reg_501_pp0_iter1_reg_reg[0] ,
    \icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 );
  output [16:0]P;
  output CEP;
  output [7:0]A;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input DSP_A_B_DATA_INST;
  input [7:0]Q;
  input \icmp_ln66_reg_501_pp0_iter1_reg_reg[0] ;
  input [0:0]\icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 ;

  wire [7:0]A;
  wire CEP;
  wire [7:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [16:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire \icmp_ln66_reg_501_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 ;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h4)) 
    p_reg_reg_i_1__2
       (.I0(\icmp_ln66_reg_501_pp0_iter1_reg_reg[0] ),
        .I1(\icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 ),
        .O(CEP));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_2__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[7]),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_3__0
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[6]),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_4
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[5]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_5
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_6
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[3]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_7
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_8
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_9
       (.I0(DSP_A_B_DATA_INST),
        .I1(Q[0]),
        .O(A[0]));
endmodule

(* ORIG_REF_NAME = "detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3_16
   (P,
    CEB2,
    ap_clk,
    DSP_ALU_INST,
    A,
    DSP_ALU_INST_0);
  output [16:0]P;
  input CEB2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]A;
  input [15:0]DSP_ALU_INST_0;

  wire [7:0]A;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [16:0]P;
  wire ap_clk;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB2),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_3_17
   (P,
    CEB2,
    ap_clk,
    DSP_ALU_INST,
    A,
    DSP_ALU_INST_0);
  output [16:0]P;
  input CEB2;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]A;
  input [15:0]DSP_ALU_INST_0;

  wire [7:0]A;
  wire CEB2;
  wire [7:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [16:0]P;
  wire ap_clk;
  wire p_reg_reg_n_63;
  wire p_reg_reg_n_64;
  wire p_reg_reg_n_65;
  wire p_reg_reg_n_66;
  wire p_reg_reg_n_67;
  wire p_reg_reg_n_68;
  wire p_reg_reg_n_69;
  wire p_reg_reg_n_70;
  wire p_reg_reg_n_71;
  wire p_reg_reg_n_72;
  wire p_reg_reg_n_73;
  wire p_reg_reg_n_74;
  wire p_reg_reg_n_75;
  wire p_reg_reg_n_76;
  wire p_reg_reg_n_77;
  wire p_reg_reg_n_78;
  wire p_reg_reg_n_79;
  wire p_reg_reg_n_80;
  wire p_reg_reg_n_81;
  wire p_reg_reg_n_82;
  wire p_reg_reg_n_83;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:46]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB2),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:46],p_reg_reg_n_63,p_reg_reg_n_64,p_reg_reg_n_65,p_reg_reg_n_66,p_reg_reg_n_67,p_reg_reg_n_68,p_reg_reg_n_69,p_reg_reg_n_70,p_reg_reg_n_71,p_reg_reg_n_72,p_reg_reg_n_73,p_reg_reg_n_74,p_reg_reg_n_75,p_reg_reg_n_76,p_reg_reg_n_77,p_reg_reg_n_78,p_reg_reg_n_79,p_reg_reg_n_80,p_reg_reg_n_81,p_reg_reg_n_82,p_reg_reg_n_83,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_8ns_8ns_16_1_1
   (P,
    CEA2,
    \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ,
    \col_1_reg_161_reg[5] ,
    \col_1_reg_161_reg[5]_0 ,
    DI,
    S,
    \overly_w_read_reg_496_reg[31] ,
    \overly_y_read_reg_484_reg[30] ,
    \overly_y_read_reg_484_reg[31] ,
    \overly_h_read_reg_490_reg[30] ,
    \overly_h_read_reg_490_reg[31] ,
    \overly_y_read_reg_484_reg[31]_0 ,
    \overly_y_read_reg_484_reg[30]_0 ,
    \overly_h_read_reg_490_reg[31]_0 ,
    \overly_h_read_reg_490_reg[30]_0 ,
    ap_clk,
    Q,
    icmp_ln66_reg_501_pp0_iter6_reg,
    \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 ,
    img_out_data_full_n,
    img_rgb_dst_data_empty_n,
    img_gray_dst_data_empty_n,
    ap_enable_reg_pp0_iter1,
    p_i_11,
    DSP_A_B_DATA_INST,
    CO,
    p_reg_reg_i_9,
    p_reg_reg_i_9_0,
    p_reg_reg_i_9_1,
    \row_reg_150[10]_i_3 ,
    icmp_ln886_fu_290_p2_carry__0,
    icmp_ln894_fu_301_p2_carry__0,
    ult27_fu_248_p2_carry__0,
    notrhs_i_mid1_fu_259_p2_carry__0,
    p_i_12,
    p_i_12_0,
    DSP_A_B_DATA_INST_0);
  output [15:0]P;
  output CEA2;
  output \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ;
  output \col_1_reg_161_reg[5] ;
  output \col_1_reg_161_reg[5]_0 ;
  output [7:0]DI;
  output [7:0]S;
  output [7:0]\overly_w_read_reg_496_reg[31] ;
  output [7:0]\overly_y_read_reg_484_reg[30] ;
  output [7:0]\overly_y_read_reg_484_reg[31] ;
  output [7:0]\overly_h_read_reg_490_reg[30] ;
  output [7:0]\overly_h_read_reg_490_reg[31] ;
  output [7:0]\overly_y_read_reg_484_reg[31]_0 ;
  output [7:0]\overly_y_read_reg_484_reg[30]_0 ;
  output [7:0]\overly_h_read_reg_490_reg[31]_0 ;
  output [7:0]\overly_h_read_reg_490_reg[30]_0 ;
  input ap_clk;
  input [7:0]Q;
  input icmp_ln66_reg_501_pp0_iter6_reg;
  input \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 ;
  input img_out_data_full_n;
  input img_rgb_dst_data_empty_n;
  input img_gray_dst_data_empty_n;
  input ap_enable_reg_pp0_iter1;
  input p_i_11;
  input [7:0]DSP_A_B_DATA_INST;
  input [0:0]CO;
  input [0:0]p_reg_reg_i_9;
  input [0:0]p_reg_reg_i_9_0;
  input [0:0]p_reg_reg_i_9_1;
  input [10:0]\row_reg_150[10]_i_3 ;
  input [15:0]icmp_ln886_fu_290_p2_carry__0;
  input [15:0]icmp_ln894_fu_301_p2_carry__0;
  input [15:0]ult27_fu_248_p2_carry__0;
  input [15:0]notrhs_i_mid1_fu_259_p2_carry__0;
  input [0:0]p_i_12;
  input [0:0]p_i_12_0;
  input [0:0]DSP_A_B_DATA_INST_0;

  wire CEA2;
  wire [0:0]CO;
  wire [7:0]DI;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [0:0]DSP_A_B_DATA_INST_0;
  wire [15:0]P;
  wire [7:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \col_1_reg_161_reg[5] ;
  wire \col_1_reg_161_reg[5]_0 ;
  wire icmp_ln66_reg_501_pp0_iter6_reg;
  wire \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ;
  wire \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 ;
  wire [15:0]icmp_ln886_fu_290_p2_carry__0;
  wire [15:0]icmp_ln894_fu_301_p2_carry__0;
  wire img_gray_dst_data_empty_n;
  wire img_out_data_full_n;
  wire img_rgb_dst_data_empty_n;
  wire [15:0]notrhs_i_mid1_fu_259_p2_carry__0;
  wire [7:0]\overly_h_read_reg_490_reg[30] ;
  wire [7:0]\overly_h_read_reg_490_reg[30]_0 ;
  wire [7:0]\overly_h_read_reg_490_reg[31] ;
  wire [7:0]\overly_h_read_reg_490_reg[31]_0 ;
  wire [7:0]\overly_w_read_reg_496_reg[31] ;
  wire [7:0]\overly_y_read_reg_484_reg[30] ;
  wire [7:0]\overly_y_read_reg_484_reg[30]_0 ;
  wire [7:0]\overly_y_read_reg_484_reg[31] ;
  wire [7:0]\overly_y_read_reg_484_reg[31]_0 ;
  wire p_i_11;
  wire [0:0]p_i_12;
  wire [0:0]p_i_12_0;
  wire [0:0]p_reg_reg_i_9;
  wire [0:0]p_reg_reg_i_9_0;
  wire [0:0]p_reg_reg_i_9_1;
  wire [10:0]\row_reg_150[10]_i_3 ;
  wire [15:0]ult27_fu_248_p2_carry__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_8ns_8ns_16_1_1_Multiplier_0 detectCorner_mul_8ns_8ns_16_1_1_Multiplier_0_U
       (.CEA2(CEA2),
        .CO(CO),
        .DI(DI),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\col_1_reg_161_reg[5] (\col_1_reg_161_reg[5] ),
        .\col_1_reg_161_reg[5]_0 (\col_1_reg_161_reg[5]_0 ),
        .icmp_ln66_reg_501_pp0_iter6_reg(icmp_ln66_reg_501_pp0_iter6_reg),
        .\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 (\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ),
        .\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 (\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 ),
        .icmp_ln886_fu_290_p2_carry__0(icmp_ln886_fu_290_p2_carry__0),
        .icmp_ln894_fu_301_p2_carry__0(icmp_ln894_fu_301_p2_carry__0),
        .img_gray_dst_data_empty_n(img_gray_dst_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .img_rgb_dst_data_empty_n(img_rgb_dst_data_empty_n),
        .notrhs_i_mid1_fu_259_p2_carry__0(notrhs_i_mid1_fu_259_p2_carry__0),
        .\overly_h_read_reg_490_reg[30] (\overly_h_read_reg_490_reg[30] ),
        .\overly_h_read_reg_490_reg[30]_0 (\overly_h_read_reg_490_reg[30]_0 ),
        .\overly_h_read_reg_490_reg[31] (\overly_h_read_reg_490_reg[31] ),
        .\overly_h_read_reg_490_reg[31]_0 (\overly_h_read_reg_490_reg[31]_0 ),
        .\overly_w_read_reg_496_reg[31] (\overly_w_read_reg_496_reg[31] ),
        .\overly_y_read_reg_484_reg[30] (\overly_y_read_reg_484_reg[30] ),
        .\overly_y_read_reg_484_reg[30]_0 (\overly_y_read_reg_484_reg[30]_0 ),
        .\overly_y_read_reg_484_reg[31] (\overly_y_read_reg_484_reg[31] ),
        .\overly_y_read_reg_484_reg[31]_0 (\overly_y_read_reg_484_reg[31]_0 ),
        .p_i_11_0(p_i_11),
        .p_i_12_0(p_i_12),
        .p_i_12_1(p_i_12_0),
        .p_reg_reg_i_9(p_reg_reg_i_9),
        .p_reg_reg_i_9_0(p_reg_reg_i_9_0),
        .p_reg_reg_i_9_1(p_reg_reg_i_9_1),
        .\row_reg_150[10]_i_3_0 (\row_reg_150[10]_i_3 ),
        .ult27_fu_248_p2_carry__0(ult27_fu_248_p2_carry__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_8ns_8ns_16_1_1_Multiplier_0
   (P,
    CEA2,
    \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ,
    \col_1_reg_161_reg[5] ,
    \col_1_reg_161_reg[5]_0 ,
    DI,
    S,
    \overly_w_read_reg_496_reg[31] ,
    \overly_y_read_reg_484_reg[30] ,
    \overly_y_read_reg_484_reg[31] ,
    \overly_h_read_reg_490_reg[30] ,
    \overly_h_read_reg_490_reg[31] ,
    \overly_y_read_reg_484_reg[31]_0 ,
    \overly_y_read_reg_484_reg[30]_0 ,
    \overly_h_read_reg_490_reg[31]_0 ,
    \overly_h_read_reg_490_reg[30]_0 ,
    ap_clk,
    Q,
    icmp_ln66_reg_501_pp0_iter6_reg,
    \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 ,
    img_out_data_full_n,
    img_rgb_dst_data_empty_n,
    img_gray_dst_data_empty_n,
    ap_enable_reg_pp0_iter1,
    p_i_11_0,
    DSP_A_B_DATA_INST,
    CO,
    p_reg_reg_i_9,
    p_reg_reg_i_9_0,
    p_reg_reg_i_9_1,
    \row_reg_150[10]_i_3_0 ,
    icmp_ln886_fu_290_p2_carry__0,
    icmp_ln894_fu_301_p2_carry__0,
    ult27_fu_248_p2_carry__0,
    notrhs_i_mid1_fu_259_p2_carry__0,
    p_i_12_0,
    p_i_12_1,
    DSP_A_B_DATA_INST_0);
  output [15:0]P;
  output CEA2;
  output \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ;
  output \col_1_reg_161_reg[5] ;
  output \col_1_reg_161_reg[5]_0 ;
  output [7:0]DI;
  output [7:0]S;
  output [7:0]\overly_w_read_reg_496_reg[31] ;
  output [7:0]\overly_y_read_reg_484_reg[30] ;
  output [7:0]\overly_y_read_reg_484_reg[31] ;
  output [7:0]\overly_h_read_reg_490_reg[30] ;
  output [7:0]\overly_h_read_reg_490_reg[31] ;
  output [7:0]\overly_y_read_reg_484_reg[31]_0 ;
  output [7:0]\overly_y_read_reg_484_reg[30]_0 ;
  output [7:0]\overly_h_read_reg_490_reg[31]_0 ;
  output [7:0]\overly_h_read_reg_490_reg[30]_0 ;
  input ap_clk;
  input [7:0]Q;
  input icmp_ln66_reg_501_pp0_iter6_reg;
  input \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 ;
  input img_out_data_full_n;
  input img_rgb_dst_data_empty_n;
  input img_gray_dst_data_empty_n;
  input ap_enable_reg_pp0_iter1;
  input p_i_11_0;
  input [7:0]DSP_A_B_DATA_INST;
  input [0:0]CO;
  input [0:0]p_reg_reg_i_9;
  input [0:0]p_reg_reg_i_9_0;
  input [0:0]p_reg_reg_i_9_1;
  input [10:0]\row_reg_150[10]_i_3_0 ;
  input [15:0]icmp_ln886_fu_290_p2_carry__0;
  input [15:0]icmp_ln894_fu_301_p2_carry__0;
  input [15:0]ult27_fu_248_p2_carry__0;
  input [15:0]notrhs_i_mid1_fu_259_p2_carry__0;
  input [0:0]p_i_12_0;
  input [0:0]p_i_12_1;
  input [0:0]DSP_A_B_DATA_INST_0;

  wire CEA2;
  wire [0:0]CO;
  wire [7:0]DI;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [0:0]DSP_A_B_DATA_INST_0;
  wire [15:0]P;
  wire [7:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \col_1_reg_161_reg[5] ;
  wire \col_1_reg_161_reg[5]_0 ;
  wire icmp_ln66_reg_501_pp0_iter6_reg;
  wire \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ;
  wire \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 ;
  wire [15:0]icmp_ln886_fu_290_p2_carry__0;
  wire [15:0]icmp_ln894_fu_301_p2_carry__0;
  wire img_gray_dst_data_empty_n;
  wire img_out_data_full_n;
  wire img_rgb_dst_data_empty_n;
  wire [15:0]notrhs_i_mid1_fu_259_p2_carry__0;
  wire [7:0]\overly_h_read_reg_490_reg[30] ;
  wire [7:0]\overly_h_read_reg_490_reg[30]_0 ;
  wire [7:0]\overly_h_read_reg_490_reg[31] ;
  wire [7:0]\overly_h_read_reg_490_reg[31]_0 ;
  wire [7:0]\overly_w_read_reg_496_reg[31] ;
  wire [7:0]\overly_y_read_reg_484_reg[30] ;
  wire [7:0]\overly_y_read_reg_484_reg[30]_0 ;
  wire [7:0]\overly_y_read_reg_484_reg[31] ;
  wire [7:0]\overly_y_read_reg_484_reg[31]_0 ;
  wire p_i_11_0;
  wire [0:0]p_i_12_0;
  wire [0:0]p_i_12_1;
  wire p_i_13_n_3;
  wire p_i_14_n_3;
  wire p_n_91;
  wire p_n_92;
  wire [0:0]p_reg_reg_i_9;
  wire [0:0]p_reg_reg_i_9_0;
  wire [0:0]p_reg_reg_i_9_1;
  wire [10:0]\row_reg_150[10]_i_3_0 ;
  wire \row_reg_150[10]_i_5_n_3 ;
  wire \row_reg_150[10]_i_6_n_3 ;
  wire [7:0]select_ln75_fu_324_p3;
  wire select_ln75_reg_5200;
  wire [15:0]ult27_fu_248_p2_carry__0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry__0_i_1
       (.I0(icmp_ln886_fu_290_p2_carry__0[15]),
        .I1(icmp_ln886_fu_290_p2_carry__0[14]),
        .O(DI[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry__0_i_10
       (.I0(icmp_ln886_fu_290_p2_carry__0[12]),
        .I1(icmp_ln886_fu_290_p2_carry__0[13]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry__0_i_11
       (.I0(icmp_ln886_fu_290_p2_carry__0[10]),
        .I1(icmp_ln886_fu_290_p2_carry__0[11]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry__0_i_12
       (.I0(icmp_ln886_fu_290_p2_carry__0[8]),
        .I1(icmp_ln886_fu_290_p2_carry__0[9]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry__0_i_13
       (.I0(icmp_ln886_fu_290_p2_carry__0[6]),
        .I1(icmp_ln886_fu_290_p2_carry__0[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry__0_i_14
       (.I0(icmp_ln886_fu_290_p2_carry__0[4]),
        .I1(icmp_ln886_fu_290_p2_carry__0[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry__0_i_15
       (.I0(icmp_ln886_fu_290_p2_carry__0[2]),
        .I1(icmp_ln886_fu_290_p2_carry__0[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry__0_i_16
       (.I0(icmp_ln886_fu_290_p2_carry__0[0]),
        .I1(icmp_ln886_fu_290_p2_carry__0[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry__0_i_2
       (.I0(icmp_ln886_fu_290_p2_carry__0[13]),
        .I1(icmp_ln886_fu_290_p2_carry__0[12]),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry__0_i_3
       (.I0(icmp_ln886_fu_290_p2_carry__0[11]),
        .I1(icmp_ln886_fu_290_p2_carry__0[10]),
        .O(DI[5]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry__0_i_4
       (.I0(icmp_ln886_fu_290_p2_carry__0[9]),
        .I1(icmp_ln886_fu_290_p2_carry__0[8]),
        .O(DI[4]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry__0_i_5
       (.I0(icmp_ln886_fu_290_p2_carry__0[7]),
        .I1(icmp_ln886_fu_290_p2_carry__0[6]),
        .O(DI[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry__0_i_6
       (.I0(icmp_ln886_fu_290_p2_carry__0[5]),
        .I1(icmp_ln886_fu_290_p2_carry__0[4]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry__0_i_7
       (.I0(icmp_ln886_fu_290_p2_carry__0[3]),
        .I1(icmp_ln886_fu_290_p2_carry__0[2]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry__0_i_8
       (.I0(icmp_ln886_fu_290_p2_carry__0[1]),
        .I1(icmp_ln886_fu_290_p2_carry__0[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry__0_i_9
       (.I0(icmp_ln886_fu_290_p2_carry__0[14]),
        .I1(icmp_ln886_fu_290_p2_carry__0[15]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry__0_i_1
       (.I0(icmp_ln894_fu_301_p2_carry__0[15]),
        .I1(icmp_ln894_fu_301_p2_carry__0[14]),
        .O(\overly_w_read_reg_496_reg[31] [7]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry__0_i_2
       (.I0(icmp_ln894_fu_301_p2_carry__0[13]),
        .I1(icmp_ln894_fu_301_p2_carry__0[12]),
        .O(\overly_w_read_reg_496_reg[31] [6]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry__0_i_3
       (.I0(icmp_ln894_fu_301_p2_carry__0[11]),
        .I1(icmp_ln894_fu_301_p2_carry__0[10]),
        .O(\overly_w_read_reg_496_reg[31] [5]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry__0_i_4
       (.I0(icmp_ln894_fu_301_p2_carry__0[9]),
        .I1(icmp_ln894_fu_301_p2_carry__0[8]),
        .O(\overly_w_read_reg_496_reg[31] [4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry__0_i_5
       (.I0(icmp_ln894_fu_301_p2_carry__0[7]),
        .I1(icmp_ln894_fu_301_p2_carry__0[6]),
        .O(\overly_w_read_reg_496_reg[31] [3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry__0_i_6
       (.I0(icmp_ln894_fu_301_p2_carry__0[5]),
        .I1(icmp_ln894_fu_301_p2_carry__0[4]),
        .O(\overly_w_read_reg_496_reg[31] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry__0_i_7
       (.I0(icmp_ln894_fu_301_p2_carry__0[3]),
        .I1(icmp_ln894_fu_301_p2_carry__0[2]),
        .O(\overly_w_read_reg_496_reg[31] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry__0_i_8
       (.I0(icmp_ln894_fu_301_p2_carry__0[1]),
        .I1(icmp_ln894_fu_301_p2_carry__0[0]),
        .O(\overly_w_read_reg_496_reg[31] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry__0_i_1
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[14]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[15]),
        .O(\overly_h_read_reg_490_reg[30]_0 [7]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry__0_i_10
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[13]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[12]),
        .O(\overly_h_read_reg_490_reg[31]_0 [6]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry__0_i_11
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[11]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[10]),
        .O(\overly_h_read_reg_490_reg[31]_0 [5]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry__0_i_12
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[9]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[8]),
        .O(\overly_h_read_reg_490_reg[31]_0 [4]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry__0_i_13
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[7]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[6]),
        .O(\overly_h_read_reg_490_reg[31]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry__0_i_14
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[5]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[4]),
        .O(\overly_h_read_reg_490_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry__0_i_15
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[3]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[2]),
        .O(\overly_h_read_reg_490_reg[31]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry__0_i_16
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[1]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[0]),
        .O(\overly_h_read_reg_490_reg[31]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry__0_i_2
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[12]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[13]),
        .O(\overly_h_read_reg_490_reg[30]_0 [6]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry__0_i_3
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[10]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[11]),
        .O(\overly_h_read_reg_490_reg[30]_0 [5]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry__0_i_4
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[8]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[9]),
        .O(\overly_h_read_reg_490_reg[30]_0 [4]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry__0_i_5
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[6]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[7]),
        .O(\overly_h_read_reg_490_reg[30]_0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry__0_i_6
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[4]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[5]),
        .O(\overly_h_read_reg_490_reg[30]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry__0_i_7
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[2]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[3]),
        .O(\overly_h_read_reg_490_reg[30]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry__0_i_8
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[0]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[1]),
        .O(\overly_h_read_reg_490_reg[30]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry__0_i_9
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[15]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[14]),
        .O(\overly_h_read_reg_490_reg[31]_0 [7]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_1
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[14]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[15]),
        .O(\overly_h_read_reg_490_reg[30] [7]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_10
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[13]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[12]),
        .O(\overly_h_read_reg_490_reg[31] [6]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_11
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[11]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[10]),
        .O(\overly_h_read_reg_490_reg[31] [5]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_12
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[9]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[8]),
        .O(\overly_h_read_reg_490_reg[31] [4]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_13
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[7]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[6]),
        .O(\overly_h_read_reg_490_reg[31] [3]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_14
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[5]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[4]),
        .O(\overly_h_read_reg_490_reg[31] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_15
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[3]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[2]),
        .O(\overly_h_read_reg_490_reg[31] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_16
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[1]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[0]),
        .O(\overly_h_read_reg_490_reg[31] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_2
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[12]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[13]),
        .O(\overly_h_read_reg_490_reg[30] [6]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_3
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[10]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[11]),
        .O(\overly_h_read_reg_490_reg[30] [5]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_4
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[8]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[9]),
        .O(\overly_h_read_reg_490_reg[30] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_5
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[6]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[7]),
        .O(\overly_h_read_reg_490_reg[30] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_6
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[4]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[5]),
        .O(\overly_h_read_reg_490_reg[30] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_7
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[2]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[3]),
        .O(\overly_h_read_reg_490_reg[30] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_8
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[0]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[1]),
        .O(\overly_h_read_reg_490_reg[30] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry__0_i_9
       (.I0(notrhs_i_mid1_fu_259_p2_carry__0[15]),
        .I1(notrhs_i_mid1_fu_259_p2_carry__0[14]),
        .O(\overly_h_read_reg_490_reg[31] [7]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln75_fu_324_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(select_ln75_reg_5200),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(select_ln75_reg_5200),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:18],p_n_91,p_n_92,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'h04)) 
    p_i_1
       (.I0(\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ),
        .I1(DSP_A_B_DATA_INST_0),
        .I2(p_i_11_0),
        .O(select_ln75_reg_5200));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_10
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(\col_1_reg_161_reg[5] ),
        .O(select_ln75_fu_324_p3[0]));
  LUT6 #(
    .INIT(64'h04FFFFFF04040404)) 
    p_i_11
       (.I0(icmp_ln66_reg_501_pp0_iter6_reg),
        .I1(\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 ),
        .I2(img_out_data_full_n),
        .I3(img_rgb_dst_data_empty_n),
        .I4(img_gray_dst_data_empty_n),
        .I5(p_i_13_n_3),
        .O(\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0DFD)) 
    p_i_12
       (.I0(CO),
        .I1(p_reg_reg_i_9),
        .I2(\col_1_reg_161_reg[5]_0 ),
        .I3(p_i_14_n_3),
        .I4(p_reg_reg_i_9_0),
        .I5(p_reg_reg_i_9_1),
        .O(\col_1_reg_161_reg[5] ));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_13
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_i_11_0),
        .O(p_i_13_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    p_i_14
       (.I0(p_i_12_0),
        .I1(p_i_12_1),
        .O(p_i_14_n_3));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT1 #(
    .INIT(2'h1)) 
    p_i_2
       (.I0(\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 ),
        .O(CEA2));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_3
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(\col_1_reg_161_reg[5] ),
        .O(select_ln75_fu_324_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_4
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(\col_1_reg_161_reg[5] ),
        .O(select_ln75_fu_324_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_5
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(\col_1_reg_161_reg[5] ),
        .O(select_ln75_fu_324_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_6
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(\col_1_reg_161_reg[5] ),
        .O(select_ln75_fu_324_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_7
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(\col_1_reg_161_reg[5] ),
        .O(select_ln75_fu_324_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_8
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(\col_1_reg_161_reg[5] ),
        .O(select_ln75_fu_324_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT2 #(
    .INIT(4'h2)) 
    p_i_9
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(\col_1_reg_161_reg[5] ),
        .O(select_ln75_fu_324_p3[1]));
  LUT5 #(
    .INIT(32'h00000040)) 
    \row_reg_150[10]_i_3 
       (.I0(\row_reg_150[10]_i_3_0 [5]),
        .I1(\row_reg_150[10]_i_3_0 [7]),
        .I2(\row_reg_150[10]_i_3_0 [8]),
        .I3(\row_reg_150[10]_i_5_n_3 ),
        .I4(\row_reg_150[10]_i_6_n_3 ),
        .O(\col_1_reg_161_reg[5]_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \row_reg_150[10]_i_5 
       (.I0(\row_reg_150[10]_i_3_0 [0]),
        .I1(\row_reg_150[10]_i_3_0 [1]),
        .I2(\row_reg_150[10]_i_3_0 [9]),
        .I3(\row_reg_150[10]_i_3_0 [3]),
        .O(\row_reg_150[10]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \row_reg_150[10]_i_6 
       (.I0(\row_reg_150[10]_i_3_0 [10]),
        .I1(\row_reg_150[10]_i_3_0 [2]),
        .I2(\row_reg_150[10]_i_3_0 [4]),
        .I3(\row_reg_150[10]_i_3_0 [6]),
        .O(\row_reg_150[10]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry__0_i_1
       (.I0(ult27_fu_248_p2_carry__0[14]),
        .I1(ult27_fu_248_p2_carry__0[15]),
        .O(\overly_y_read_reg_484_reg[30] [7]));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry__0_i_10
       (.I0(ult27_fu_248_p2_carry__0[13]),
        .I1(ult27_fu_248_p2_carry__0[12]),
        .O(\overly_y_read_reg_484_reg[31] [6]));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry__0_i_11
       (.I0(ult27_fu_248_p2_carry__0[11]),
        .I1(ult27_fu_248_p2_carry__0[10]),
        .O(\overly_y_read_reg_484_reg[31] [5]));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry__0_i_12
       (.I0(ult27_fu_248_p2_carry__0[9]),
        .I1(ult27_fu_248_p2_carry__0[8]),
        .O(\overly_y_read_reg_484_reg[31] [4]));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry__0_i_13
       (.I0(ult27_fu_248_p2_carry__0[7]),
        .I1(ult27_fu_248_p2_carry__0[6]),
        .O(\overly_y_read_reg_484_reg[31] [3]));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry__0_i_14
       (.I0(ult27_fu_248_p2_carry__0[5]),
        .I1(ult27_fu_248_p2_carry__0[4]),
        .O(\overly_y_read_reg_484_reg[31] [2]));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry__0_i_15
       (.I0(ult27_fu_248_p2_carry__0[3]),
        .I1(ult27_fu_248_p2_carry__0[2]),
        .O(\overly_y_read_reg_484_reg[31] [1]));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry__0_i_16
       (.I0(ult27_fu_248_p2_carry__0[1]),
        .I1(ult27_fu_248_p2_carry__0[0]),
        .O(\overly_y_read_reg_484_reg[31] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry__0_i_2
       (.I0(ult27_fu_248_p2_carry__0[12]),
        .I1(ult27_fu_248_p2_carry__0[13]),
        .O(\overly_y_read_reg_484_reg[30] [6]));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry__0_i_3
       (.I0(ult27_fu_248_p2_carry__0[10]),
        .I1(ult27_fu_248_p2_carry__0[11]),
        .O(\overly_y_read_reg_484_reg[30] [5]));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry__0_i_4
       (.I0(ult27_fu_248_p2_carry__0[8]),
        .I1(ult27_fu_248_p2_carry__0[9]),
        .O(\overly_y_read_reg_484_reg[30] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry__0_i_5
       (.I0(ult27_fu_248_p2_carry__0[6]),
        .I1(ult27_fu_248_p2_carry__0[7]),
        .O(\overly_y_read_reg_484_reg[30] [3]));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry__0_i_6
       (.I0(ult27_fu_248_p2_carry__0[4]),
        .I1(ult27_fu_248_p2_carry__0[5]),
        .O(\overly_y_read_reg_484_reg[30] [2]));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry__0_i_7
       (.I0(ult27_fu_248_p2_carry__0[2]),
        .I1(ult27_fu_248_p2_carry__0[3]),
        .O(\overly_y_read_reg_484_reg[30] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry__0_i_8
       (.I0(ult27_fu_248_p2_carry__0[0]),
        .I1(ult27_fu_248_p2_carry__0[1]),
        .O(\overly_y_read_reg_484_reg[30] [0]));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry__0_i_9
       (.I0(ult27_fu_248_p2_carry__0[15]),
        .I1(ult27_fu_248_p2_carry__0[14]),
        .O(\overly_y_read_reg_484_reg[31] [7]));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry__0_i_1
       (.I0(ult27_fu_248_p2_carry__0[14]),
        .I1(ult27_fu_248_p2_carry__0[15]),
        .O(\overly_y_read_reg_484_reg[30]_0 [7]));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry__0_i_10
       (.I0(ult27_fu_248_p2_carry__0[13]),
        .I1(ult27_fu_248_p2_carry__0[12]),
        .O(\overly_y_read_reg_484_reg[31]_0 [6]));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry__0_i_11
       (.I0(ult27_fu_248_p2_carry__0[11]),
        .I1(ult27_fu_248_p2_carry__0[10]),
        .O(\overly_y_read_reg_484_reg[31]_0 [5]));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry__0_i_12
       (.I0(ult27_fu_248_p2_carry__0[9]),
        .I1(ult27_fu_248_p2_carry__0[8]),
        .O(\overly_y_read_reg_484_reg[31]_0 [4]));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry__0_i_13
       (.I0(ult27_fu_248_p2_carry__0[7]),
        .I1(ult27_fu_248_p2_carry__0[6]),
        .O(\overly_y_read_reg_484_reg[31]_0 [3]));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry__0_i_14
       (.I0(ult27_fu_248_p2_carry__0[5]),
        .I1(ult27_fu_248_p2_carry__0[4]),
        .O(\overly_y_read_reg_484_reg[31]_0 [2]));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry__0_i_15
       (.I0(ult27_fu_248_p2_carry__0[3]),
        .I1(ult27_fu_248_p2_carry__0[2]),
        .O(\overly_y_read_reg_484_reg[31]_0 [1]));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry__0_i_16
       (.I0(ult27_fu_248_p2_carry__0[1]),
        .I1(ult27_fu_248_p2_carry__0[0]),
        .O(\overly_y_read_reg_484_reg[31]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry__0_i_2
       (.I0(ult27_fu_248_p2_carry__0[12]),
        .I1(ult27_fu_248_p2_carry__0[13]),
        .O(\overly_y_read_reg_484_reg[30]_0 [6]));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry__0_i_3
       (.I0(ult27_fu_248_p2_carry__0[10]),
        .I1(ult27_fu_248_p2_carry__0[11]),
        .O(\overly_y_read_reg_484_reg[30]_0 [5]));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry__0_i_4
       (.I0(ult27_fu_248_p2_carry__0[8]),
        .I1(ult27_fu_248_p2_carry__0[9]),
        .O(\overly_y_read_reg_484_reg[30]_0 [4]));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry__0_i_5
       (.I0(ult27_fu_248_p2_carry__0[6]),
        .I1(ult27_fu_248_p2_carry__0[7]),
        .O(\overly_y_read_reg_484_reg[30]_0 [3]));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry__0_i_6
       (.I0(ult27_fu_248_p2_carry__0[4]),
        .I1(ult27_fu_248_p2_carry__0[5]),
        .O(\overly_y_read_reg_484_reg[30]_0 [2]));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry__0_i_7
       (.I0(ult27_fu_248_p2_carry__0[2]),
        .I1(ult27_fu_248_p2_carry__0[3]),
        .O(\overly_y_read_reg_484_reg[30]_0 [1]));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry__0_i_8
       (.I0(ult27_fu_248_p2_carry__0[0]),
        .I1(ult27_fu_248_p2_carry__0[1]),
        .O(\overly_y_read_reg_484_reg[30]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry__0_i_9
       (.I0(ult27_fu_248_p2_carry__0[15]),
        .I1(ult27_fu_248_p2_carry__0[14]),
        .O(\overly_y_read_reg_484_reg[31]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1
   (if_din,
    CEB2,
    ap_clk,
    P);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [16:0]P;

  wire CEB2;
  wire [16:0]P;
  wire ap_clk;
  wire [7:0]if_din;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4_15 detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4_U
       (.CEB2(CEB2),
        .P(P),
        .ap_clk(ap_clk),
        .if_din(if_din));
endmodule

(* ORIG_REF_NAME = "detectCorner_mul_mul_17ns_19ns_35_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_12
   (if_din,
    CEB2,
    ap_clk,
    P);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [16:0]P;

  wire CEB2;
  wire [16:0]P;
  wire ap_clk;
  wire [7:0]if_din;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4_14 detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4_U
       (.CEB2(CEB2),
        .P(P),
        .ap_clk(ap_clk),
        .if_din(if_din));
endmodule

(* ORIG_REF_NAME = "detectCorner_mul_mul_17ns_19ns_35_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_13
   (if_din,
    CEB2,
    ap_clk,
    P);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [16:0]P;

  wire CEB2;
  wire [16:0]P;
  wire ap_clk;
  wire [7:0]if_din;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4 detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4_U
       (.CEB2(CEB2),
        .P(P),
        .ap_clk(ap_clk),
        .if_din(if_din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4
   (if_din,
    CEB2,
    ap_clk,
    P);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [16:0]P;

  wire CEB2;
  wire [16:0]P;
  wire ap_clk;
  wire [7:0]if_din;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,P}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB2),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],if_din,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4_14
   (if_din,
    CEB2,
    ap_clk,
    P);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [16:0]P;

  wire CEB2;
  wire [16:0]P;
  wire ap_clk;
  wire [7:0]if_din;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,P}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB2),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],if_din,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_DSP48_4_15
   (if_din,
    CEB2,
    ap_clk,
    P);
  output [7:0]if_din;
  input CEB2;
  input ap_clk;
  input [16:0]P;

  wire CEB2;
  wire [16:0]P;
  wire ap_clk;
  wire [7:0]if_din;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_84;
  wire p_reg_reg_n_85;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,P}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB2),
        .CEP(CEB2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],if_din,p_reg_reg_n_84,p_reg_reg_n_85,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1
   (P,
    CEA2,
    ap_clk,
    Q);
  output [21:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;

  wire CEA2;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0 detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0_U
       (.CEA2(CEA2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1_DSP48_0
   (P,
    CEA2,
    ap_clk,
    Q);
  output [21:0]P;
  input CEA2;
  input ap_clk;
  input [7:0]Q;

  wire CEA2;
  wire [21:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:22]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:22],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mux_73_13_1_1
   (tmp_5_fu_1871_p9,
    Q,
    \src_buf_V_6_4_reg_5681_reg[7]_i_6_0 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_6_1 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_6_2 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_6_3 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_6_4 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_6_5 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_6_6 );
  output [2:0]tmp_5_fu_1871_p9;
  input [2:0]Q;
  input [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_0 ;
  input [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_1 ;
  input [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_2 ;
  input [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_3 ;
  input [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_4 ;
  input [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_5 ;
  input [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_6 ;

  wire [2:0]Q;
  wire [2:0]mux_2_0;
  wire [2:0]mux_2_1;
  wire [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_0 ;
  wire [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_1 ;
  wire [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_2 ;
  wire [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_3 ;
  wire [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_4 ;
  wire [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_5 ;
  wire [2:0]\src_buf_V_6_4_reg_5681_reg[7]_i_6_6 ;
  wire [2:0]tmp_5_fu_1871_p9;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[7]_i_11 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_6_3 [2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_6_4 [2]),
        .I2(Q[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_6_5 [2]),
        .I4(Q[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_6_6 [2]),
        .O(mux_2_0[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[7]_i_12 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_6_0 [2]),
        .I1(Q[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_6_1 [2]),
        .I3(Q[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_6_2 [2]),
        .O(mux_2_1[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[7]_i_15 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_6_3 [1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_6_4 [1]),
        .I2(Q[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_6_5 [1]),
        .I4(Q[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_6_6 [1]),
        .O(mux_2_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[7]_i_16 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_6_0 [1]),
        .I1(Q[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_6_1 [1]),
        .I3(Q[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_6_2 [1]),
        .O(mux_2_1[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[7]_i_17 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_6_3 [0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_6_4 [0]),
        .I2(Q[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_6_5 [0]),
        .I4(Q[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_6_6 [0]),
        .O(mux_2_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[7]_i_18 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_6_0 [0]),
        .I1(Q[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_6_1 [0]),
        .I3(Q[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_6_2 [0]),
        .O(mux_2_1[0]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[7]_i_13 
       (.I0(mux_2_0[1]),
        .I1(mux_2_1[1]),
        .O(tmp_5_fu_1871_p9[1]),
        .S(Q[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[7]_i_14 
       (.I0(mux_2_0[0]),
        .I1(mux_2_1[0]),
        .O(tmp_5_fu_1871_p9[0]),
        .S(Q[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[7]_i_6 
       (.I0(mux_2_0[2]),
        .I1(mux_2_1[2]),
        .O(tmp_5_fu_1871_p9[2]),
        .S(Q[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_overlyOnMat_1080_1920_s
   (if_din,
    start_once_reg,
    overlyOnMat_1080_1920_U0_overly_w_read,
    \ap_CS_fsm_reg[2]_0 ,
    E,
    push,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    pop,
    pop_0,
    ap_clk,
    Q,
    DSP_ALU_INST,
    ap_rst_n_inv,
    ap_rst_n,
    start_for_Loop_loop_height_proc1719_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    \overly_x_read_reg_479_reg[31]_0 ,
    pop_1,
    img_out_data_full_n,
    img_rgb_dst_data_empty_n,
    img_gray_dst_data_empty_n,
    empty_n,
    empty_n_2,
    out,
    \overly_w_read_reg_496_reg[31]_0 ,
    \overly_y_read_reg_484_reg[31]_0 ,
    \overly_h_read_reg_490_reg[31]_0 ,
    \overly_alpha_read_reg_474_reg[7]_0 );
  output [23:0]if_din;
  output start_once_reg;
  output overlyOnMat_1080_1920_U0_overly_w_read;
  output [1:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]E;
  output push;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output pop;
  output pop_0;
  input ap_clk;
  input [7:0]Q;
  input [23:0]DSP_ALU_INST;
  input ap_rst_n_inv;
  input ap_rst_n;
  input start_for_Loop_loop_height_proc1719_U0_full_n;
  input overlyOnMat_1080_1920_U0_ap_start;
  input \overly_x_read_reg_479_reg[31]_0 ;
  input pop_1;
  input img_out_data_full_n;
  input img_rgb_dst_data_empty_n;
  input img_gray_dst_data_empty_n;
  input empty_n;
  input empty_n_2;
  input [31:0]out;
  input [31:0]\overly_w_read_reg_496_reg[31]_0 ;
  input [31:0]\overly_y_read_reg_484_reg[31]_0 ;
  input [31:0]\overly_h_read_reg_490_reg[31]_0 ;
  input [7:0]\overly_alpha_read_reg_474_reg[7]_0 ;

  wire [23:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm[0]_i_1__3_n_3 ;
  wire \ap_CS_fsm[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm[2]_i_3__1_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire [1:0]\ap_CS_fsm_reg[2]_0 ;
  wire [2:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7_i_1_n_3;
  wire ap_enable_reg_pp0_iter7_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire col_1_reg_161;
  wire \col_1_reg_161[10]_i_4_n_3 ;
  wire \col_1_reg_161[10]_i_5_n_3 ;
  wire \col_1_reg_161[10]_i_6_n_3 ;
  wire \col_1_reg_161[7]_i_1_n_3 ;
  wire \col_1_reg_161[9]_i_2_n_3 ;
  wire \col_1_reg_161[9]_i_3_n_3 ;
  wire \col_1_reg_161[9]_i_4_n_3 ;
  wire \col_1_reg_161_reg_n_3_[0] ;
  wire \col_1_reg_161_reg_n_3_[10] ;
  wire \col_1_reg_161_reg_n_3_[1] ;
  wire \col_1_reg_161_reg_n_3_[2] ;
  wire \col_1_reg_161_reg_n_3_[3] ;
  wire \col_1_reg_161_reg_n_3_[4] ;
  wire \col_1_reg_161_reg_n_3_[5] ;
  wire \col_1_reg_161_reg_n_3_[6] ;
  wire \col_1_reg_161_reg_n_3_[7] ;
  wire \col_1_reg_161_reg_n_3_[8] ;
  wire \col_1_reg_161_reg_n_3_[9] ;
  wire [10:0]col_fu_365_p2;
  wire empty_n;
  wire empty_n_2;
  wire grp_fu_426_ce;
  wire icmp_ln66_fu_186_p2;
  wire \icmp_ln66_reg_501[0]_i_2_n_3 ;
  wire \icmp_ln66_reg_501[0]_i_3_n_3 ;
  wire \icmp_ln66_reg_501[0]_i_4_n_3 ;
  wire \icmp_ln66_reg_501[0]_i_5_n_3 ;
  wire icmp_ln66_reg_501_pp0_iter1_reg;
  wire \icmp_ln66_reg_501_pp0_iter5_reg_reg[0]_srl4_n_3 ;
  wire icmp_ln66_reg_501_pp0_iter6_reg;
  wire \icmp_ln66_reg_501_reg_n_3_[0] ;
  wire icmp_ln886_fu_290_p2;
  wire icmp_ln886_fu_290_p2_carry__0_n_10;
  wire icmp_ln886_fu_290_p2_carry__0_n_4;
  wire icmp_ln886_fu_290_p2_carry__0_n_5;
  wire icmp_ln886_fu_290_p2_carry__0_n_6;
  wire icmp_ln886_fu_290_p2_carry__0_n_7;
  wire icmp_ln886_fu_290_p2_carry__0_n_8;
  wire icmp_ln886_fu_290_p2_carry__0_n_9;
  wire icmp_ln886_fu_290_p2_carry_i_10_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_11_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_12_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_13_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_14_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_15_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_16_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_1_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_2_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_3_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_4_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_5_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_6_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_7_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_8_n_3;
  wire icmp_ln886_fu_290_p2_carry_i_9_n_3;
  wire icmp_ln886_fu_290_p2_carry_n_10;
  wire icmp_ln886_fu_290_p2_carry_n_3;
  wire icmp_ln886_fu_290_p2_carry_n_4;
  wire icmp_ln886_fu_290_p2_carry_n_5;
  wire icmp_ln886_fu_290_p2_carry_n_6;
  wire icmp_ln886_fu_290_p2_carry_n_7;
  wire icmp_ln886_fu_290_p2_carry_n_8;
  wire icmp_ln886_fu_290_p2_carry_n_9;
  wire icmp_ln894_fu_301_p2;
  wire icmp_ln894_fu_301_p2_carry__0_n_10;
  wire icmp_ln894_fu_301_p2_carry__0_n_4;
  wire icmp_ln894_fu_301_p2_carry__0_n_5;
  wire icmp_ln894_fu_301_p2_carry__0_n_6;
  wire icmp_ln894_fu_301_p2_carry__0_n_7;
  wire icmp_ln894_fu_301_p2_carry__0_n_8;
  wire icmp_ln894_fu_301_p2_carry__0_n_9;
  wire icmp_ln894_fu_301_p2_carry_i_10_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_11_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_12_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_13_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_14_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_1_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_2_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_3_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_4_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_5_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_6_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_7_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_8_n_3;
  wire icmp_ln894_fu_301_p2_carry_i_9_n_3;
  wire icmp_ln894_fu_301_p2_carry_n_10;
  wire icmp_ln894_fu_301_p2_carry_n_3;
  wire icmp_ln894_fu_301_p2_carry_n_4;
  wire icmp_ln894_fu_301_p2_carry_n_5;
  wire icmp_ln894_fu_301_p2_carry_n_6;
  wire icmp_ln894_fu_301_p2_carry_n_7;
  wire icmp_ln894_fu_301_p2_carry_n_8;
  wire icmp_ln894_fu_301_p2_carry_n_9;
  wire [23:0]if_din;
  wire img_gray_dst_data_empty_n;
  wire img_out_data_full_n;
  wire img_rgb_dst_data_empty_n;
  wire indvar_flatten_reg_139;
  wire indvar_flatten_reg_1390;
  wire \indvar_flatten_reg_139[0]_i_4_n_3 ;
  wire [20:0]indvar_flatten_reg_139_reg;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_12 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_13 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_14 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_15 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_16 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_17 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_18 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_139_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_18 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_139_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_18 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_139_reg[8]_i_1_n_9 ;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_10;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_11;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_12;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_13;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_14;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_15;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_16;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_17;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_18;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_19;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_3;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_4;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_5;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_6;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_7;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_8;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_9;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_10;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_11;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_12;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_13;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_14;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_15;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_16;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_17;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_18;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_19;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_3;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_4;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_5;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_6;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_7;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_8;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_9;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_10;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_11;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_12;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_13;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_14;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_15;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_16;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_17;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_18;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_19;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_21;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_22;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_23;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_24;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_25;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_26;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_27;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_28;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_3;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_4;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_5;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_6;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_7;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_8;
  wire mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_9;
  wire mul_8ns_8ns_16_1_1_U62_n_10;
  wire mul_8ns_8ns_16_1_1_U62_n_100;
  wire mul_8ns_8ns_16_1_1_U62_n_101;
  wire mul_8ns_8ns_16_1_1_U62_n_102;
  wire mul_8ns_8ns_16_1_1_U62_n_103;
  wire mul_8ns_8ns_16_1_1_U62_n_104;
  wire mul_8ns_8ns_16_1_1_U62_n_105;
  wire mul_8ns_8ns_16_1_1_U62_n_106;
  wire mul_8ns_8ns_16_1_1_U62_n_107;
  wire mul_8ns_8ns_16_1_1_U62_n_108;
  wire mul_8ns_8ns_16_1_1_U62_n_109;
  wire mul_8ns_8ns_16_1_1_U62_n_11;
  wire mul_8ns_8ns_16_1_1_U62_n_110;
  wire mul_8ns_8ns_16_1_1_U62_n_12;
  wire mul_8ns_8ns_16_1_1_U62_n_13;
  wire mul_8ns_8ns_16_1_1_U62_n_14;
  wire mul_8ns_8ns_16_1_1_U62_n_15;
  wire mul_8ns_8ns_16_1_1_U62_n_16;
  wire mul_8ns_8ns_16_1_1_U62_n_17;
  wire mul_8ns_8ns_16_1_1_U62_n_18;
  wire mul_8ns_8ns_16_1_1_U62_n_20;
  wire mul_8ns_8ns_16_1_1_U62_n_21;
  wire mul_8ns_8ns_16_1_1_U62_n_22;
  wire mul_8ns_8ns_16_1_1_U62_n_23;
  wire mul_8ns_8ns_16_1_1_U62_n_24;
  wire mul_8ns_8ns_16_1_1_U62_n_25;
  wire mul_8ns_8ns_16_1_1_U62_n_26;
  wire mul_8ns_8ns_16_1_1_U62_n_27;
  wire mul_8ns_8ns_16_1_1_U62_n_28;
  wire mul_8ns_8ns_16_1_1_U62_n_29;
  wire mul_8ns_8ns_16_1_1_U62_n_3;
  wire mul_8ns_8ns_16_1_1_U62_n_30;
  wire mul_8ns_8ns_16_1_1_U62_n_31;
  wire mul_8ns_8ns_16_1_1_U62_n_32;
  wire mul_8ns_8ns_16_1_1_U62_n_33;
  wire mul_8ns_8ns_16_1_1_U62_n_34;
  wire mul_8ns_8ns_16_1_1_U62_n_35;
  wire mul_8ns_8ns_16_1_1_U62_n_36;
  wire mul_8ns_8ns_16_1_1_U62_n_37;
  wire mul_8ns_8ns_16_1_1_U62_n_38;
  wire mul_8ns_8ns_16_1_1_U62_n_39;
  wire mul_8ns_8ns_16_1_1_U62_n_4;
  wire mul_8ns_8ns_16_1_1_U62_n_40;
  wire mul_8ns_8ns_16_1_1_U62_n_41;
  wire mul_8ns_8ns_16_1_1_U62_n_42;
  wire mul_8ns_8ns_16_1_1_U62_n_43;
  wire mul_8ns_8ns_16_1_1_U62_n_44;
  wire mul_8ns_8ns_16_1_1_U62_n_45;
  wire mul_8ns_8ns_16_1_1_U62_n_46;
  wire mul_8ns_8ns_16_1_1_U62_n_47;
  wire mul_8ns_8ns_16_1_1_U62_n_48;
  wire mul_8ns_8ns_16_1_1_U62_n_49;
  wire mul_8ns_8ns_16_1_1_U62_n_5;
  wire mul_8ns_8ns_16_1_1_U62_n_50;
  wire mul_8ns_8ns_16_1_1_U62_n_51;
  wire mul_8ns_8ns_16_1_1_U62_n_52;
  wire mul_8ns_8ns_16_1_1_U62_n_53;
  wire mul_8ns_8ns_16_1_1_U62_n_54;
  wire mul_8ns_8ns_16_1_1_U62_n_55;
  wire mul_8ns_8ns_16_1_1_U62_n_56;
  wire mul_8ns_8ns_16_1_1_U62_n_57;
  wire mul_8ns_8ns_16_1_1_U62_n_58;
  wire mul_8ns_8ns_16_1_1_U62_n_59;
  wire mul_8ns_8ns_16_1_1_U62_n_6;
  wire mul_8ns_8ns_16_1_1_U62_n_60;
  wire mul_8ns_8ns_16_1_1_U62_n_61;
  wire mul_8ns_8ns_16_1_1_U62_n_62;
  wire mul_8ns_8ns_16_1_1_U62_n_63;
  wire mul_8ns_8ns_16_1_1_U62_n_64;
  wire mul_8ns_8ns_16_1_1_U62_n_65;
  wire mul_8ns_8ns_16_1_1_U62_n_66;
  wire mul_8ns_8ns_16_1_1_U62_n_67;
  wire mul_8ns_8ns_16_1_1_U62_n_68;
  wire mul_8ns_8ns_16_1_1_U62_n_69;
  wire mul_8ns_8ns_16_1_1_U62_n_7;
  wire mul_8ns_8ns_16_1_1_U62_n_70;
  wire mul_8ns_8ns_16_1_1_U62_n_71;
  wire mul_8ns_8ns_16_1_1_U62_n_72;
  wire mul_8ns_8ns_16_1_1_U62_n_73;
  wire mul_8ns_8ns_16_1_1_U62_n_74;
  wire mul_8ns_8ns_16_1_1_U62_n_75;
  wire mul_8ns_8ns_16_1_1_U62_n_76;
  wire mul_8ns_8ns_16_1_1_U62_n_77;
  wire mul_8ns_8ns_16_1_1_U62_n_78;
  wire mul_8ns_8ns_16_1_1_U62_n_79;
  wire mul_8ns_8ns_16_1_1_U62_n_8;
  wire mul_8ns_8ns_16_1_1_U62_n_80;
  wire mul_8ns_8ns_16_1_1_U62_n_81;
  wire mul_8ns_8ns_16_1_1_U62_n_82;
  wire mul_8ns_8ns_16_1_1_U62_n_83;
  wire mul_8ns_8ns_16_1_1_U62_n_84;
  wire mul_8ns_8ns_16_1_1_U62_n_85;
  wire mul_8ns_8ns_16_1_1_U62_n_86;
  wire mul_8ns_8ns_16_1_1_U62_n_87;
  wire mul_8ns_8ns_16_1_1_U62_n_88;
  wire mul_8ns_8ns_16_1_1_U62_n_89;
  wire mul_8ns_8ns_16_1_1_U62_n_9;
  wire mul_8ns_8ns_16_1_1_U62_n_90;
  wire mul_8ns_8ns_16_1_1_U62_n_91;
  wire mul_8ns_8ns_16_1_1_U62_n_92;
  wire mul_8ns_8ns_16_1_1_U62_n_93;
  wire mul_8ns_8ns_16_1_1_U62_n_94;
  wire mul_8ns_8ns_16_1_1_U62_n_95;
  wire mul_8ns_8ns_16_1_1_U62_n_96;
  wire mul_8ns_8ns_16_1_1_U62_n_97;
  wire mul_8ns_8ns_16_1_1_U62_n_98;
  wire mul_8ns_8ns_16_1_1_U62_n_99;
  wire notrhs_i_fu_213_p2;
  wire notrhs_i_fu_213_p2_carry__0_n_10;
  wire notrhs_i_fu_213_p2_carry__0_n_4;
  wire notrhs_i_fu_213_p2_carry__0_n_5;
  wire notrhs_i_fu_213_p2_carry__0_n_6;
  wire notrhs_i_fu_213_p2_carry__0_n_7;
  wire notrhs_i_fu_213_p2_carry__0_n_8;
  wire notrhs_i_fu_213_p2_carry__0_n_9;
  wire notrhs_i_fu_213_p2_carry_i_10_n_3;
  wire notrhs_i_fu_213_p2_carry_i_11_n_3;
  wire notrhs_i_fu_213_p2_carry_i_12_n_3;
  wire notrhs_i_fu_213_p2_carry_i_13_n_3;
  wire notrhs_i_fu_213_p2_carry_i_14_n_3;
  wire notrhs_i_fu_213_p2_carry_i_15_n_3;
  wire notrhs_i_fu_213_p2_carry_i_16_n_3;
  wire notrhs_i_fu_213_p2_carry_i_1_n_3;
  wire notrhs_i_fu_213_p2_carry_i_2_n_3;
  wire notrhs_i_fu_213_p2_carry_i_3_n_3;
  wire notrhs_i_fu_213_p2_carry_i_4_n_3;
  wire notrhs_i_fu_213_p2_carry_i_5_n_3;
  wire notrhs_i_fu_213_p2_carry_i_6_n_3;
  wire notrhs_i_fu_213_p2_carry_i_7_n_3;
  wire notrhs_i_fu_213_p2_carry_i_8_n_3;
  wire notrhs_i_fu_213_p2_carry_i_9_n_3;
  wire notrhs_i_fu_213_p2_carry_n_10;
  wire notrhs_i_fu_213_p2_carry_n_3;
  wire notrhs_i_fu_213_p2_carry_n_4;
  wire notrhs_i_fu_213_p2_carry_n_5;
  wire notrhs_i_fu_213_p2_carry_n_6;
  wire notrhs_i_fu_213_p2_carry_n_7;
  wire notrhs_i_fu_213_p2_carry_n_8;
  wire notrhs_i_fu_213_p2_carry_n_9;
  wire notrhs_i_mid1_fu_259_p2;
  wire notrhs_i_mid1_fu_259_p2_carry__0_n_10;
  wire notrhs_i_mid1_fu_259_p2_carry__0_n_4;
  wire notrhs_i_mid1_fu_259_p2_carry__0_n_5;
  wire notrhs_i_mid1_fu_259_p2_carry__0_n_6;
  wire notrhs_i_mid1_fu_259_p2_carry__0_n_7;
  wire notrhs_i_mid1_fu_259_p2_carry__0_n_8;
  wire notrhs_i_mid1_fu_259_p2_carry__0_n_9;
  wire notrhs_i_mid1_fu_259_p2_carry_i_10_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_11_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_12_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_13_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_14_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_15_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_16_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_1_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_2_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_3_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_4_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_5_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_6_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_7_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_8_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_i_9_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_n_10;
  wire notrhs_i_mid1_fu_259_p2_carry_n_3;
  wire notrhs_i_mid1_fu_259_p2_carry_n_4;
  wire notrhs_i_mid1_fu_259_p2_carry_n_5;
  wire notrhs_i_mid1_fu_259_p2_carry_n_6;
  wire notrhs_i_mid1_fu_259_p2_carry_n_7;
  wire notrhs_i_mid1_fu_259_p2_carry_n_8;
  wire notrhs_i_mid1_fu_259_p2_carry_n_9;
  wire [31:0]out;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire overlyOnMat_1080_1920_U0_img_gray_dst_4237_read;
  wire overlyOnMat_1080_1920_U0_overly_w_read;
  wire [7:0]overly_alpha_read_reg_474;
  wire [7:0]\overly_alpha_read_reg_474_reg[7]_0 ;
  wire [31:0]overly_h_read_reg_490;
  wire [31:0]\overly_h_read_reg_490_reg[31]_0 ;
  wire [31:0]overly_w_read_reg_496;
  wire [31:0]\overly_w_read_reg_496_reg[31]_0 ;
  wire [31:0]overly_x_read_reg_479;
  wire \overly_x_read_reg_479_reg[31]_0 ;
  wire [31:0]overly_y_read_reg_484;
  wire [31:0]\overly_y_read_reg_484_reg[31]_0 ;
  wire pop;
  wire pop_0;
  wire pop_1;
  wire push;
  wire row_reg_150;
  wire \row_reg_150[0]_i_1_n_3 ;
  wire \row_reg_150[10]_i_4_n_3 ;
  wire \row_reg_150[3]_i_1_n_3 ;
  wire \row_reg_150[5]_i_1_n_3 ;
  wire \row_reg_150[7]_i_1_n_3 ;
  wire \row_reg_150[9]_i_2_n_3 ;
  wire [10:0]row_reg_150_reg;
  wire start_for_Loop_loop_height_proc1719_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_3;
  wire ult27_fu_248_p2;
  wire ult27_fu_248_p2_carry__0_n_10;
  wire ult27_fu_248_p2_carry__0_n_4;
  wire ult27_fu_248_p2_carry__0_n_5;
  wire ult27_fu_248_p2_carry__0_n_6;
  wire ult27_fu_248_p2_carry__0_n_7;
  wire ult27_fu_248_p2_carry__0_n_8;
  wire ult27_fu_248_p2_carry__0_n_9;
  wire ult27_fu_248_p2_carry_i_10_n_3;
  wire ult27_fu_248_p2_carry_i_11_n_3;
  wire ult27_fu_248_p2_carry_i_12_n_3;
  wire ult27_fu_248_p2_carry_i_13_n_3;
  wire ult27_fu_248_p2_carry_i_14_n_3;
  wire ult27_fu_248_p2_carry_i_15_n_3;
  wire ult27_fu_248_p2_carry_i_16_n_3;
  wire ult27_fu_248_p2_carry_i_17_n_3;
  wire ult27_fu_248_p2_carry_i_1_n_3;
  wire ult27_fu_248_p2_carry_i_2_n_3;
  wire ult27_fu_248_p2_carry_i_3_n_3;
  wire ult27_fu_248_p2_carry_i_4_n_3;
  wire ult27_fu_248_p2_carry_i_5_n_3;
  wire ult27_fu_248_p2_carry_i_6_n_3;
  wire ult27_fu_248_p2_carry_i_7_n_3;
  wire ult27_fu_248_p2_carry_i_8_n_3;
  wire ult27_fu_248_p2_carry_i_9_n_3;
  wire ult27_fu_248_p2_carry_n_10;
  wire ult27_fu_248_p2_carry_n_3;
  wire ult27_fu_248_p2_carry_n_4;
  wire ult27_fu_248_p2_carry_n_5;
  wire ult27_fu_248_p2_carry_n_6;
  wire ult27_fu_248_p2_carry_n_7;
  wire ult27_fu_248_p2_carry_n_8;
  wire ult27_fu_248_p2_carry_n_9;
  wire ult_fu_202_p2;
  wire ult_fu_202_p2_carry__0_n_10;
  wire ult_fu_202_p2_carry__0_n_4;
  wire ult_fu_202_p2_carry__0_n_5;
  wire ult_fu_202_p2_carry__0_n_6;
  wire ult_fu_202_p2_carry__0_n_7;
  wire ult_fu_202_p2_carry__0_n_8;
  wire ult_fu_202_p2_carry__0_n_9;
  wire ult_fu_202_p2_carry_i_10_n_3;
  wire ult_fu_202_p2_carry_i_11_n_3;
  wire ult_fu_202_p2_carry_i_12_n_3;
  wire ult_fu_202_p2_carry_i_13_n_3;
  wire ult_fu_202_p2_carry_i_14_n_3;
  wire ult_fu_202_p2_carry_i_15_n_3;
  wire ult_fu_202_p2_carry_i_16_n_3;
  wire ult_fu_202_p2_carry_i_1_n_3;
  wire ult_fu_202_p2_carry_i_2_n_3;
  wire ult_fu_202_p2_carry_i_3_n_3;
  wire ult_fu_202_p2_carry_i_4_n_3;
  wire ult_fu_202_p2_carry_i_5_n_3;
  wire ult_fu_202_p2_carry_i_6_n_3;
  wire ult_fu_202_p2_carry_i_7_n_3;
  wire ult_fu_202_p2_carry_i_8_n_3;
  wire ult_fu_202_p2_carry_i_9_n_3;
  wire ult_fu_202_p2_carry_n_10;
  wire ult_fu_202_p2_carry_n_3;
  wire ult_fu_202_p2_carry_n_4;
  wire ult_fu_202_p2_carry_n_5;
  wire ult_fu_202_p2_carry_n_6;
  wire ult_fu_202_p2_carry_n_7;
  wire ult_fu_202_p2_carry_n_8;
  wire ult_fu_202_p2_carry_n_9;
  wire [10:1]zext_ln66_1_fu_244_p1;
  wire [7:0]NLW_icmp_ln886_fu_290_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln886_fu_290_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln894_fu_301_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln894_fu_301_p2_carry__0_O_UNCONNECTED;
  wire [7:4]\NLW_indvar_flatten_reg_139_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_139_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_notrhs_i_fu_213_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_notrhs_i_fu_213_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_notrhs_i_mid1_fu_259_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_notrhs_i_mid1_fu_259_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_ult27_fu_248_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_ult27_fu_248_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_ult_fu_202_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_ult_fu_202_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h5555555544455555)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\overly_x_read_reg_479_reg[31]_0 ),
        .I2(start_once_reg),
        .I3(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .I5(\ap_CS_fsm_reg[2]_0 [1]),
        .O(\ap_CS_fsm[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_3 ),
        .I1(\ap_CS_fsm_reg[2]_0 [0]),
        .I2(overlyOnMat_1080_1920_U0_overly_w_read),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__0_n_3 ),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hF0FBFBFB)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter7_reg_n_3),
        .I2(mul_8ns_8ns_16_1_1_U62_n_20),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[2]_i_3__1_n_3 ),
        .O(\ap_CS_fsm[2]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_3__1_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__3_n_3 ),
        .Q(\ap_CS_fsm_reg[2]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hBF00BF00BF000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln66_fu_186_p2),
        .I3(ap_rst_n),
        .I4(overlyOnMat_1080_1920_U0_overly_w_read),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40CC4000)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(overlyOnMat_1080_1920_U0_overly_w_read),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter7_reg_n_3),
        .I3(mul_8ns_8ns_16_1_1_U62_n_20),
        .I4(ap_enable_reg_pp0_iter6),
        .O(ap_enable_reg_pp0_iter7_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter7_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_1_reg_161[0]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[0] ),
        .O(col_fu_365_p2[0]));
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \col_1_reg_161[10]_i_1 
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(col_1_reg_161));
  LUT4 #(
    .INIT(16'h0400)) 
    \col_1_reg_161[10]_i_2 
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \col_1_reg_161[10]_i_3 
       (.I0(\col_1_reg_161[10]_i_4_n_3 ),
        .I1(\col_1_reg_161_reg_n_3_[9] ),
        .I2(\col_1_reg_161[10]_i_5_n_3 ),
        .I3(\col_1_reg_161_reg_n_3_[6] ),
        .I4(\col_1_reg_161_reg_n_3_[7] ),
        .I5(\col_1_reg_161[10]_i_6_n_3 ),
        .O(col_fu_365_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \col_1_reg_161[10]_i_4 
       (.I0(\col_1_reg_161_reg_n_3_[10] ),
        .I1(mul_8ns_8ns_16_1_1_U62_n_22),
        .O(\col_1_reg_161[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \col_1_reg_161[10]_i_5 
       (.I0(\col_1_reg_161_reg_n_3_[4] ),
        .I1(\col_1_reg_161_reg_n_3_[2] ),
        .I2(\col_1_reg_161_reg_n_3_[1] ),
        .I3(\col_1_reg_161_reg_n_3_[0] ),
        .I4(\col_1_reg_161_reg_n_3_[3] ),
        .I5(\col_1_reg_161_reg_n_3_[5] ),
        .O(\col_1_reg_161[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \col_1_reg_161[10]_i_6 
       (.I0(\col_1_reg_161_reg_n_3_[8] ),
        .I1(mul_8ns_8ns_16_1_1_U62_n_22),
        .O(\col_1_reg_161[10]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_1_reg_161[1]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[1] ),
        .I1(\col_1_reg_161_reg_n_3_[0] ),
        .O(col_fu_365_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \col_1_reg_161[2]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[2] ),
        .I1(\col_1_reg_161_reg_n_3_[1] ),
        .I2(\col_1_reg_161_reg_n_3_[0] ),
        .O(col_fu_365_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \col_1_reg_161[3]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[3] ),
        .I1(\col_1_reg_161_reg_n_3_[0] ),
        .I2(\col_1_reg_161_reg_n_3_[1] ),
        .I3(\col_1_reg_161_reg_n_3_[2] ),
        .O(col_fu_365_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \col_1_reg_161[4]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[4] ),
        .I1(\col_1_reg_161_reg_n_3_[2] ),
        .I2(\col_1_reg_161_reg_n_3_[1] ),
        .I3(\col_1_reg_161_reg_n_3_[0] ),
        .I4(\col_1_reg_161_reg_n_3_[3] ),
        .O(col_fu_365_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \col_1_reg_161[5]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[5] ),
        .I1(\col_1_reg_161_reg_n_3_[3] ),
        .I2(\col_1_reg_161_reg_n_3_[0] ),
        .I3(\col_1_reg_161_reg_n_3_[1] ),
        .I4(\col_1_reg_161_reg_n_3_[2] ),
        .I5(\col_1_reg_161_reg_n_3_[4] ),
        .O(col_fu_365_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \col_1_reg_161[6]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[6] ),
        .I1(\col_1_reg_161[10]_i_5_n_3 ),
        .O(col_fu_365_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'h22D2)) 
    \col_1_reg_161[7]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[7] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(\col_1_reg_161_reg_n_3_[6] ),
        .I3(\col_1_reg_161[10]_i_5_n_3 ),
        .O(\col_1_reg_161[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \col_1_reg_161[8]_i_1 
       (.I0(\col_1_reg_161[10]_i_5_n_3 ),
        .I1(\col_1_reg_161_reg_n_3_[6] ),
        .I2(\col_1_reg_161_reg_n_3_[7] ),
        .I3(\col_1_reg_161[10]_i_6_n_3 ),
        .O(col_fu_365_p2[8]));
  LUT6 #(
    .INIT(64'h22222222D2222222)) 
    \col_1_reg_161[9]_i_1 
       (.I0(\col_1_reg_161_reg_n_3_[9] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(\col_1_reg_161[10]_i_6_n_3 ),
        .I3(\col_1_reg_161_reg_n_3_[7] ),
        .I4(\col_1_reg_161_reg_n_3_[6] ),
        .I5(\col_1_reg_161[10]_i_5_n_3 ),
        .O(col_fu_365_p2[9]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \col_1_reg_161[9]_i_2 
       (.I0(\col_1_reg_161[9]_i_3_n_3 ),
        .I1(\col_1_reg_161[9]_i_4_n_3 ),
        .I2(\col_1_reg_161_reg_n_3_[10] ),
        .I3(\col_1_reg_161_reg_n_3_[1] ),
        .I4(\col_1_reg_161_reg_n_3_[9] ),
        .O(\col_1_reg_161[9]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \col_1_reg_161[9]_i_3 
       (.I0(\col_1_reg_161_reg_n_3_[2] ),
        .I1(\col_1_reg_161_reg_n_3_[4] ),
        .I2(\col_1_reg_161_reg_n_3_[0] ),
        .I3(\col_1_reg_161_reg_n_3_[5] ),
        .O(\col_1_reg_161[9]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \col_1_reg_161[9]_i_4 
       (.I0(\col_1_reg_161_reg_n_3_[7] ),
        .I1(\col_1_reg_161_reg_n_3_[6] ),
        .I2(\col_1_reg_161_reg_n_3_[8] ),
        .I3(\col_1_reg_161_reg_n_3_[3] ),
        .O(\col_1_reg_161[9]_i_4_n_3 ));
  FDRE \col_1_reg_161_reg[0] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[0]),
        .Q(\col_1_reg_161_reg_n_3_[0] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[10] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[10]),
        .Q(\col_1_reg_161_reg_n_3_[10] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[1] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[1]),
        .Q(\col_1_reg_161_reg_n_3_[1] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[2] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[2]),
        .Q(\col_1_reg_161_reg_n_3_[2] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[3] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[3]),
        .Q(\col_1_reg_161_reg_n_3_[3] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[4] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[4]),
        .Q(\col_1_reg_161_reg_n_3_[4] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[5] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[5]),
        .Q(\col_1_reg_161_reg_n_3_[5] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[6] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[6]),
        .Q(\col_1_reg_161_reg_n_3_[6] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[7] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(\col_1_reg_161[7]_i_1_n_3 ),
        .Q(\col_1_reg_161_reg_n_3_[7] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[8] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[8]),
        .Q(\col_1_reg_161_reg_n_3_[8] ),
        .R(col_1_reg_161));
  FDRE \col_1_reg_161_reg[9] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_img_gray_dst_4237_read),
        .D(col_fu_365_p2[9]),
        .Q(\col_1_reg_161_reg_n_3_[9] ),
        .R(col_1_reg_161));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    dout_valid_i_1__3
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_gray_dst_data_empty_n),
        .I5(empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFF0000)) 
    dout_valid_i_1__4
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_rgb_dst_data_empty_n),
        .I5(empty_n_2),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \icmp_ln66_reg_501[0]_i_1 
       (.I0(\icmp_ln66_reg_501[0]_i_2_n_3 ),
        .I1(indvar_flatten_reg_139_reg[8]),
        .I2(indvar_flatten_reg_139_reg[12]),
        .I3(indvar_flatten_reg_139_reg[5]),
        .I4(\icmp_ln66_reg_501[0]_i_3_n_3 ),
        .I5(\icmp_ln66_reg_501[0]_i_4_n_3 ),
        .O(icmp_ln66_fu_186_p2));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \icmp_ln66_reg_501[0]_i_2 
       (.I0(indvar_flatten_reg_139_reg[9]),
        .I1(indvar_flatten_reg_139_reg[16]),
        .I2(indvar_flatten_reg_139_reg[7]),
        .I3(indvar_flatten_reg_139_reg[17]),
        .I4(indvar_flatten_reg_139_reg[0]),
        .I5(indvar_flatten_reg_139_reg[13]),
        .O(\icmp_ln66_reg_501[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln66_reg_501[0]_i_3 
       (.I0(indvar_flatten_reg_139_reg[19]),
        .I1(indvar_flatten_reg_139_reg[10]),
        .I2(indvar_flatten_reg_139_reg[15]),
        .I3(indvar_flatten_reg_139_reg[4]),
        .O(\icmp_ln66_reg_501[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln66_reg_501[0]_i_4 
       (.I0(indvar_flatten_reg_139_reg[14]),
        .I1(indvar_flatten_reg_139_reg[18]),
        .I2(indvar_flatten_reg_139_reg[3]),
        .I3(indvar_flatten_reg_139_reg[20]),
        .I4(\icmp_ln66_reg_501[0]_i_5_n_3 ),
        .O(\icmp_ln66_reg_501[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln66_reg_501[0]_i_5 
       (.I0(indvar_flatten_reg_139_reg[6]),
        .I1(indvar_flatten_reg_139_reg[2]),
        .I2(indvar_flatten_reg_139_reg[11]),
        .I3(indvar_flatten_reg_139_reg[1]),
        .O(\icmp_ln66_reg_501[0]_i_5_n_3 ));
  FDRE \icmp_ln66_reg_501_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_426_ce),
        .D(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .Q(icmp_ln66_reg_501_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\overlyOnMat_1080_1920_U0/icmp_ln66_reg_501_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\overlyOnMat_1080_1920_U0/icmp_ln66_reg_501_pp0_iter5_reg_reg[0]_srl4 " *) 
  SRL16E \icmp_ln66_reg_501_pp0_iter5_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln66_reg_501_pp0_iter1_reg),
        .Q(\icmp_ln66_reg_501_pp0_iter5_reg_reg[0]_srl4_n_3 ));
  FDRE \icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln66_reg_501_pp0_iter5_reg_reg[0]_srl4_n_3 ),
        .Q(icmp_ln66_reg_501_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln66_reg_501_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_426_ce),
        .D(icmp_ln66_fu_186_p2),
        .Q(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln886_fu_290_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln886_fu_290_p2_carry_n_3,icmp_ln886_fu_290_p2_carry_n_4,icmp_ln886_fu_290_p2_carry_n_5,icmp_ln886_fu_290_p2_carry_n_6,icmp_ln886_fu_290_p2_carry_n_7,icmp_ln886_fu_290_p2_carry_n_8,icmp_ln886_fu_290_p2_carry_n_9,icmp_ln886_fu_290_p2_carry_n_10}),
        .DI({icmp_ln886_fu_290_p2_carry_i_1_n_3,icmp_ln886_fu_290_p2_carry_i_2_n_3,icmp_ln886_fu_290_p2_carry_i_3_n_3,icmp_ln886_fu_290_p2_carry_i_4_n_3,icmp_ln886_fu_290_p2_carry_i_5_n_3,icmp_ln886_fu_290_p2_carry_i_6_n_3,icmp_ln886_fu_290_p2_carry_i_7_n_3,icmp_ln886_fu_290_p2_carry_i_8_n_3}),
        .O(NLW_icmp_ln886_fu_290_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln886_fu_290_p2_carry_i_9_n_3,icmp_ln886_fu_290_p2_carry_i_10_n_3,icmp_ln886_fu_290_p2_carry_i_11_n_3,icmp_ln886_fu_290_p2_carry_i_12_n_3,icmp_ln886_fu_290_p2_carry_i_13_n_3,icmp_ln886_fu_290_p2_carry_i_14_n_3,icmp_ln886_fu_290_p2_carry_i_15_n_3,icmp_ln886_fu_290_p2_carry_i_16_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln886_fu_290_p2_carry__0
       (.CI(icmp_ln886_fu_290_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({icmp_ln886_fu_290_p2,icmp_ln886_fu_290_p2_carry__0_n_4,icmp_ln886_fu_290_p2_carry__0_n_5,icmp_ln886_fu_290_p2_carry__0_n_6,icmp_ln886_fu_290_p2_carry__0_n_7,icmp_ln886_fu_290_p2_carry__0_n_8,icmp_ln886_fu_290_p2_carry__0_n_9,icmp_ln886_fu_290_p2_carry__0_n_10}),
        .DI({mul_8ns_8ns_16_1_1_U62_n_23,mul_8ns_8ns_16_1_1_U62_n_24,mul_8ns_8ns_16_1_1_U62_n_25,mul_8ns_8ns_16_1_1_U62_n_26,mul_8ns_8ns_16_1_1_U62_n_27,mul_8ns_8ns_16_1_1_U62_n_28,mul_8ns_8ns_16_1_1_U62_n_29,mul_8ns_8ns_16_1_1_U62_n_30}),
        .O(NLW_icmp_ln886_fu_290_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({mul_8ns_8ns_16_1_1_U62_n_31,mul_8ns_8ns_16_1_1_U62_n_32,mul_8ns_8ns_16_1_1_U62_n_33,mul_8ns_8ns_16_1_1_U62_n_34,mul_8ns_8ns_16_1_1_U62_n_35,mul_8ns_8ns_16_1_1_U62_n_36,mul_8ns_8ns_16_1_1_U62_n_37,mul_8ns_8ns_16_1_1_U62_n_38}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry_i_1
       (.I0(overly_x_read_reg_479[15]),
        .I1(overly_x_read_reg_479[14]),
        .O(icmp_ln886_fu_290_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry_i_10
       (.I0(overly_x_read_reg_479[12]),
        .I1(overly_x_read_reg_479[13]),
        .O(icmp_ln886_fu_290_p2_carry_i_10_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln886_fu_290_p2_carry_i_11
       (.I0(overly_x_read_reg_479[11]),
        .I1(\col_1_reg_161[10]_i_4_n_3 ),
        .I2(overly_x_read_reg_479[10]),
        .O(icmp_ln886_fu_290_p2_carry_i_11_n_3));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    icmp_ln886_fu_290_p2_carry_i_12
       (.I0(\col_1_reg_161_reg_n_3_[9] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(overly_x_read_reg_479[9]),
        .I3(\col_1_reg_161[10]_i_6_n_3 ),
        .I4(overly_x_read_reg_479[8]),
        .O(icmp_ln886_fu_290_p2_carry_i_12_n_3));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    icmp_ln886_fu_290_p2_carry_i_13
       (.I0(\col_1_reg_161_reg_n_3_[7] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(overly_x_read_reg_479[7]),
        .I3(\col_1_reg_161_reg_n_3_[6] ),
        .I4(overly_x_read_reg_479[6]),
        .O(icmp_ln886_fu_290_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_290_p2_carry_i_14
       (.I0(\col_1_reg_161_reg_n_3_[5] ),
        .I1(overly_x_read_reg_479[5]),
        .I2(\col_1_reg_161_reg_n_3_[4] ),
        .I3(overly_x_read_reg_479[4]),
        .O(icmp_ln886_fu_290_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_290_p2_carry_i_15
       (.I0(\col_1_reg_161_reg_n_3_[3] ),
        .I1(overly_x_read_reg_479[3]),
        .I2(\col_1_reg_161_reg_n_3_[2] ),
        .I3(overly_x_read_reg_479[2]),
        .O(icmp_ln886_fu_290_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln886_fu_290_p2_carry_i_16
       (.I0(\col_1_reg_161_reg_n_3_[1] ),
        .I1(overly_x_read_reg_479[1]),
        .I2(\col_1_reg_161_reg_n_3_[0] ),
        .I3(overly_x_read_reg_479[0]),
        .O(icmp_ln886_fu_290_p2_carry_i_16_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln886_fu_290_p2_carry_i_2
       (.I0(overly_x_read_reg_479[13]),
        .I1(overly_x_read_reg_479[12]),
        .O(icmp_ln886_fu_290_p2_carry_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    icmp_ln886_fu_290_p2_carry_i_3
       (.I0(overly_x_read_reg_479[11]),
        .I1(\col_1_reg_161[10]_i_4_n_3 ),
        .I2(overly_x_read_reg_479[10]),
        .O(icmp_ln886_fu_290_p2_carry_i_3_n_3));
  LUT5 #(
    .INIT(32'hD0D0FDD0)) 
    icmp_ln886_fu_290_p2_carry_i_4
       (.I0(\col_1_reg_161_reg_n_3_[9] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(overly_x_read_reg_479[9]),
        .I3(overly_x_read_reg_479[8]),
        .I4(\col_1_reg_161[10]_i_6_n_3 ),
        .O(icmp_ln886_fu_290_p2_carry_i_4_n_3));
  LUT5 #(
    .INIT(32'hD0D0FDD0)) 
    icmp_ln886_fu_290_p2_carry_i_5
       (.I0(\col_1_reg_161_reg_n_3_[7] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(overly_x_read_reg_479[7]),
        .I3(overly_x_read_reg_479[6]),
        .I4(\col_1_reg_161_reg_n_3_[6] ),
        .O(icmp_ln886_fu_290_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_290_p2_carry_i_6
       (.I0(overly_x_read_reg_479[5]),
        .I1(\col_1_reg_161_reg_n_3_[5] ),
        .I2(overly_x_read_reg_479[4]),
        .I3(\col_1_reg_161_reg_n_3_[4] ),
        .O(icmp_ln886_fu_290_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_290_p2_carry_i_7
       (.I0(overly_x_read_reg_479[3]),
        .I1(\col_1_reg_161_reg_n_3_[3] ),
        .I2(overly_x_read_reg_479[2]),
        .I3(\col_1_reg_161_reg_n_3_[2] ),
        .O(icmp_ln886_fu_290_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln886_fu_290_p2_carry_i_8
       (.I0(overly_x_read_reg_479[1]),
        .I1(\col_1_reg_161_reg_n_3_[1] ),
        .I2(overly_x_read_reg_479[0]),
        .I3(\col_1_reg_161_reg_n_3_[0] ),
        .O(icmp_ln886_fu_290_p2_carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln886_fu_290_p2_carry_i_9
       (.I0(overly_x_read_reg_479[14]),
        .I1(overly_x_read_reg_479[15]),
        .O(icmp_ln886_fu_290_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln894_fu_301_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln894_fu_301_p2_carry_n_3,icmp_ln894_fu_301_p2_carry_n_4,icmp_ln894_fu_301_p2_carry_n_5,icmp_ln894_fu_301_p2_carry_n_6,icmp_ln894_fu_301_p2_carry_n_7,icmp_ln894_fu_301_p2_carry_n_8,icmp_ln894_fu_301_p2_carry_n_9,icmp_ln894_fu_301_p2_carry_n_10}),
        .DI({1'b0,1'b0,icmp_ln894_fu_301_p2_carry_i_1_n_3,icmp_ln894_fu_301_p2_carry_i_2_n_3,icmp_ln894_fu_301_p2_carry_i_3_n_3,icmp_ln894_fu_301_p2_carry_i_4_n_3,icmp_ln894_fu_301_p2_carry_i_5_n_3,icmp_ln894_fu_301_p2_carry_i_6_n_3}),
        .O(NLW_icmp_ln894_fu_301_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln894_fu_301_p2_carry_i_7_n_3,icmp_ln894_fu_301_p2_carry_i_8_n_3,icmp_ln894_fu_301_p2_carry_i_9_n_3,icmp_ln894_fu_301_p2_carry_i_10_n_3,icmp_ln894_fu_301_p2_carry_i_11_n_3,icmp_ln894_fu_301_p2_carry_i_12_n_3,icmp_ln894_fu_301_p2_carry_i_13_n_3,icmp_ln894_fu_301_p2_carry_i_14_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln894_fu_301_p2_carry__0
       (.CI(icmp_ln894_fu_301_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({icmp_ln894_fu_301_p2,icmp_ln894_fu_301_p2_carry__0_n_4,icmp_ln894_fu_301_p2_carry__0_n_5,icmp_ln894_fu_301_p2_carry__0_n_6,icmp_ln894_fu_301_p2_carry__0_n_7,icmp_ln894_fu_301_p2_carry__0_n_8,icmp_ln894_fu_301_p2_carry__0_n_9,icmp_ln894_fu_301_p2_carry__0_n_10}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln894_fu_301_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({mul_8ns_8ns_16_1_1_U62_n_39,mul_8ns_8ns_16_1_1_U62_n_40,mul_8ns_8ns_16_1_1_U62_n_41,mul_8ns_8ns_16_1_1_U62_n_42,mul_8ns_8ns_16_1_1_U62_n_43,mul_8ns_8ns_16_1_1_U62_n_44,mul_8ns_8ns_16_1_1_U62_n_45,mul_8ns_8ns_16_1_1_U62_n_46}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln894_fu_301_p2_carry_i_1
       (.I0(overly_w_read_reg_496[11]),
        .I1(\col_1_reg_161[10]_i_4_n_3 ),
        .I2(overly_w_read_reg_496[10]),
        .O(icmp_ln894_fu_301_p2_carry_i_1_n_3));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    icmp_ln894_fu_301_p2_carry_i_10
       (.I0(\col_1_reg_161_reg_n_3_[9] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(overly_w_read_reg_496[9]),
        .I3(\col_1_reg_161[10]_i_6_n_3 ),
        .I4(overly_w_read_reg_496[8]),
        .O(icmp_ln894_fu_301_p2_carry_i_10_n_3));
  LUT5 #(
    .INIT(32'h2D00002D)) 
    icmp_ln894_fu_301_p2_carry_i_11
       (.I0(\col_1_reg_161_reg_n_3_[7] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(overly_w_read_reg_496[7]),
        .I3(\col_1_reg_161_reg_n_3_[6] ),
        .I4(overly_w_read_reg_496[6]),
        .O(icmp_ln894_fu_301_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln894_fu_301_p2_carry_i_12
       (.I0(\col_1_reg_161_reg_n_3_[5] ),
        .I1(overly_w_read_reg_496[5]),
        .I2(\col_1_reg_161_reg_n_3_[4] ),
        .I3(overly_w_read_reg_496[4]),
        .O(icmp_ln894_fu_301_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln894_fu_301_p2_carry_i_13
       (.I0(\col_1_reg_161_reg_n_3_[3] ),
        .I1(overly_w_read_reg_496[3]),
        .I2(\col_1_reg_161_reg_n_3_[2] ),
        .I3(overly_w_read_reg_496[2]),
        .O(icmp_ln894_fu_301_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln894_fu_301_p2_carry_i_14
       (.I0(\col_1_reg_161_reg_n_3_[1] ),
        .I1(overly_w_read_reg_496[1]),
        .I2(\col_1_reg_161_reg_n_3_[0] ),
        .I3(overly_w_read_reg_496[0]),
        .O(icmp_ln894_fu_301_p2_carry_i_14_n_3));
  LUT5 #(
    .INIT(32'h02022F02)) 
    icmp_ln894_fu_301_p2_carry_i_2
       (.I0(\col_1_reg_161_reg_n_3_[9] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(overly_w_read_reg_496[9]),
        .I3(\col_1_reg_161[10]_i_6_n_3 ),
        .I4(overly_w_read_reg_496[8]),
        .O(icmp_ln894_fu_301_p2_carry_i_2_n_3));
  LUT5 #(
    .INIT(32'h02022F02)) 
    icmp_ln894_fu_301_p2_carry_i_3
       (.I0(\col_1_reg_161_reg_n_3_[7] ),
        .I1(\col_1_reg_161[9]_i_2_n_3 ),
        .I2(overly_w_read_reg_496[7]),
        .I3(\col_1_reg_161_reg_n_3_[6] ),
        .I4(overly_w_read_reg_496[6]),
        .O(icmp_ln894_fu_301_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln894_fu_301_p2_carry_i_4
       (.I0(overly_w_read_reg_496[5]),
        .I1(\col_1_reg_161_reg_n_3_[5] ),
        .I2(\col_1_reg_161_reg_n_3_[4] ),
        .I3(overly_w_read_reg_496[4]),
        .O(icmp_ln894_fu_301_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln894_fu_301_p2_carry_i_5
       (.I0(overly_w_read_reg_496[3]),
        .I1(\col_1_reg_161_reg_n_3_[3] ),
        .I2(\col_1_reg_161_reg_n_3_[2] ),
        .I3(overly_w_read_reg_496[2]),
        .O(icmp_ln894_fu_301_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln894_fu_301_p2_carry_i_6
       (.I0(overly_w_read_reg_496[1]),
        .I1(\col_1_reg_161_reg_n_3_[1] ),
        .I2(\col_1_reg_161_reg_n_3_[0] ),
        .I3(overly_w_read_reg_496[0]),
        .O(icmp_ln894_fu_301_p2_carry_i_6_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry_i_7
       (.I0(overly_w_read_reg_496[15]),
        .I1(overly_w_read_reg_496[14]),
        .O(icmp_ln894_fu_301_p2_carry_i_7_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln894_fu_301_p2_carry_i_8
       (.I0(overly_w_read_reg_496[13]),
        .I1(overly_w_read_reg_496[12]),
        .O(icmp_ln894_fu_301_p2_carry_i_8_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln894_fu_301_p2_carry_i_9
       (.I0(overly_w_read_reg_496[11]),
        .I1(\col_1_reg_161[10]_i_4_n_3 ),
        .I2(overly_w_read_reg_496[10]),
        .O(icmp_ln894_fu_301_p2_carry_i_9_n_3));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \indvar_flatten_reg_139[0]_i_1 
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln66_fu_186_p2),
        .I4(overlyOnMat_1080_1920_U0_overly_w_read),
        .O(indvar_flatten_reg_139));
  LUT4 #(
    .INIT(16'h0040)) 
    \indvar_flatten_reg_139[0]_i_2 
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln66_fu_186_p2),
        .O(indvar_flatten_reg_1390));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_139[0]_i_4 
       (.I0(indvar_flatten_reg_139_reg[0]),
        .O(\indvar_flatten_reg_139[0]_i_4_n_3 ));
  FDRE \indvar_flatten_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[0]_i_3_n_18 ),
        .Q(indvar_flatten_reg_139_reg[0]),
        .R(indvar_flatten_reg_139));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_139_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_139_reg[0]_i_3_n_3 ,\indvar_flatten_reg_139_reg[0]_i_3_n_4 ,\indvar_flatten_reg_139_reg[0]_i_3_n_5 ,\indvar_flatten_reg_139_reg[0]_i_3_n_6 ,\indvar_flatten_reg_139_reg[0]_i_3_n_7 ,\indvar_flatten_reg_139_reg[0]_i_3_n_8 ,\indvar_flatten_reg_139_reg[0]_i_3_n_9 ,\indvar_flatten_reg_139_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_139_reg[0]_i_3_n_11 ,\indvar_flatten_reg_139_reg[0]_i_3_n_12 ,\indvar_flatten_reg_139_reg[0]_i_3_n_13 ,\indvar_flatten_reg_139_reg[0]_i_3_n_14 ,\indvar_flatten_reg_139_reg[0]_i_3_n_15 ,\indvar_flatten_reg_139_reg[0]_i_3_n_16 ,\indvar_flatten_reg_139_reg[0]_i_3_n_17 ,\indvar_flatten_reg_139_reg[0]_i_3_n_18 }),
        .S({indvar_flatten_reg_139_reg[7:1],\indvar_flatten_reg_139[0]_i_4_n_3 }));
  FDRE \indvar_flatten_reg_139_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_139_reg[10]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_139_reg[11]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_139_reg[12]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_139_reg[13]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_139_reg[14]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_139_reg[15]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[16]_i_1_n_18 ),
        .Q(indvar_flatten_reg_139_reg[16]),
        .R(indvar_flatten_reg_139));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_139_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_139_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_139_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_139_reg[16]_i_1_n_7 ,\indvar_flatten_reg_139_reg[16]_i_1_n_8 ,\indvar_flatten_reg_139_reg[16]_i_1_n_9 ,\indvar_flatten_reg_139_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_139_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_139_reg[16]_i_1_n_14 ,\indvar_flatten_reg_139_reg[16]_i_1_n_15 ,\indvar_flatten_reg_139_reg[16]_i_1_n_16 ,\indvar_flatten_reg_139_reg[16]_i_1_n_17 ,\indvar_flatten_reg_139_reg[16]_i_1_n_18 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_139_reg[20:16]}));
  FDRE \indvar_flatten_reg_139_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_139_reg[17]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_139_reg[18]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_139_reg[19]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[0]_i_3_n_17 ),
        .Q(indvar_flatten_reg_139_reg[1]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_139_reg[20]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[0]_i_3_n_16 ),
        .Q(indvar_flatten_reg_139_reg[2]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[0]_i_3_n_15 ),
        .Q(indvar_flatten_reg_139_reg[3]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[0]_i_3_n_14 ),
        .Q(indvar_flatten_reg_139_reg[4]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[0]_i_3_n_13 ),
        .Q(indvar_flatten_reg_139_reg[5]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[0]_i_3_n_12 ),
        .Q(indvar_flatten_reg_139_reg[6]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[0]_i_3_n_11 ),
        .Q(indvar_flatten_reg_139_reg[7]),
        .R(indvar_flatten_reg_139));
  FDRE \indvar_flatten_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[8]_i_1_n_18 ),
        .Q(indvar_flatten_reg_139_reg[8]),
        .R(indvar_flatten_reg_139));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_139_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_139_reg[0]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_139_reg[8]_i_1_n_3 ,\indvar_flatten_reg_139_reg[8]_i_1_n_4 ,\indvar_flatten_reg_139_reg[8]_i_1_n_5 ,\indvar_flatten_reg_139_reg[8]_i_1_n_6 ,\indvar_flatten_reg_139_reg[8]_i_1_n_7 ,\indvar_flatten_reg_139_reg[8]_i_1_n_8 ,\indvar_flatten_reg_139_reg[8]_i_1_n_9 ,\indvar_flatten_reg_139_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_139_reg[8]_i_1_n_11 ,\indvar_flatten_reg_139_reg[8]_i_1_n_12 ,\indvar_flatten_reg_139_reg[8]_i_1_n_13 ,\indvar_flatten_reg_139_reg[8]_i_1_n_14 ,\indvar_flatten_reg_139_reg[8]_i_1_n_15 ,\indvar_flatten_reg_139_reg[8]_i_1_n_16 ,\indvar_flatten_reg_139_reg[8]_i_1_n_17 ,\indvar_flatten_reg_139_reg[8]_i_1_n_18 }),
        .S(indvar_flatten_reg_139_reg[15:8]));
  FDRE \indvar_flatten_reg_139_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1390),
        .D(\indvar_flatten_reg_139_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_139_reg[9]),
        .R(indvar_flatten_reg_139));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1 mac_muladd_8ns_8ns_16ns_17_4_1_U63
       (.A({mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_21,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_22,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_23,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_24,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_25,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_26,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_27,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_28}),
        .CEB2(grp_fu_426_ce),
        .DSP_ALU_INST(DSP_ALU_INST[7:0]),
        .DSP_ALU_INST_0({mul_8ns_8ns_16_1_1_U62_n_3,mul_8ns_8ns_16_1_1_U62_n_4,mul_8ns_8ns_16_1_1_U62_n_5,mul_8ns_8ns_16_1_1_U62_n_6,mul_8ns_8ns_16_1_1_U62_n_7,mul_8ns_8ns_16_1_1_U62_n_8,mul_8ns_8ns_16_1_1_U62_n_9,mul_8ns_8ns_16_1_1_U62_n_10,mul_8ns_8ns_16_1_1_U62_n_11,mul_8ns_8ns_16_1_1_U62_n_12,mul_8ns_8ns_16_1_1_U62_n_13,mul_8ns_8ns_16_1_1_U62_n_14,mul_8ns_8ns_16_1_1_U62_n_15,mul_8ns_8ns_16_1_1_U62_n_16,mul_8ns_8ns_16_1_1_U62_n_17,mul_8ns_8ns_16_1_1_U62_n_18}),
        .P({mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_3,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_4,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_5,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_6,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_7,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_8,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_9,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_10,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_11,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_12,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_13,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_14,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_15,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_16,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_17,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_18,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_19}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_10 mac_muladd_8ns_8ns_16ns_17_4_1_U64
       (.A({mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_21,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_22,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_23,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_24,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_25,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_26,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_27,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_28}),
        .CEB2(grp_fu_426_ce),
        .DSP_ALU_INST(DSP_ALU_INST[15:8]),
        .DSP_ALU_INST_0({mul_8ns_8ns_16_1_1_U62_n_3,mul_8ns_8ns_16_1_1_U62_n_4,mul_8ns_8ns_16_1_1_U62_n_5,mul_8ns_8ns_16_1_1_U62_n_6,mul_8ns_8ns_16_1_1_U62_n_7,mul_8ns_8ns_16_1_1_U62_n_8,mul_8ns_8ns_16_1_1_U62_n_9,mul_8ns_8ns_16_1_1_U62_n_10,mul_8ns_8ns_16_1_1_U62_n_11,mul_8ns_8ns_16_1_1_U62_n_12,mul_8ns_8ns_16_1_1_U62_n_13,mul_8ns_8ns_16_1_1_U62_n_14,mul_8ns_8ns_16_1_1_U62_n_15,mul_8ns_8ns_16_1_1_U62_n_16,mul_8ns_8ns_16_1_1_U62_n_17,mul_8ns_8ns_16_1_1_U62_n_18}),
        .P({mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_3,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_4,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_5,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_6,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_7,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_8,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_9,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_10,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_11,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_12,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_13,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_14,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_15,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_16,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_17,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_18,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_19}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_8ns_16ns_17_4_1_11 mac_muladd_8ns_8ns_16ns_17_4_1_U65
       (.A({mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_21,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_22,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_23,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_24,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_25,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_26,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_27,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_28}),
        .CEB2(grp_fu_426_ce),
        .DSP_ALU_INST(DSP_ALU_INST[23:16]),
        .DSP_ALU_INST_0({mul_8ns_8ns_16_1_1_U62_n_3,mul_8ns_8ns_16_1_1_U62_n_4,mul_8ns_8ns_16_1_1_U62_n_5,mul_8ns_8ns_16_1_1_U62_n_6,mul_8ns_8ns_16_1_1_U62_n_7,mul_8ns_8ns_16_1_1_U62_n_8,mul_8ns_8ns_16_1_1_U62_n_9,mul_8ns_8ns_16_1_1_U62_n_10,mul_8ns_8ns_16_1_1_U62_n_11,mul_8ns_8ns_16_1_1_U62_n_12,mul_8ns_8ns_16_1_1_U62_n_13,mul_8ns_8ns_16_1_1_U62_n_14,mul_8ns_8ns_16_1_1_U62_n_15,mul_8ns_8ns_16_1_1_U62_n_16,mul_8ns_8ns_16_1_1_U62_n_17,mul_8ns_8ns_16_1_1_U62_n_18}),
        .DSP_A_B_DATA_INST(mul_8ns_8ns_16_1_1_U62_n_21),
        .P({mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_3,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_4,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_5,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_6,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_7,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_8,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_9,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_10,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_11,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_12,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_13,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_14,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_15,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_16,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_17,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_18,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_19}),
        .Q(overly_alpha_read_reg_474),
        .ap_clk(ap_clk),
        .\icmp_ln66_reg_501_pp0_iter1_reg_reg[0] (mul_8ns_8ns_16_1_1_U62_n_20),
        .\icmp_ln66_reg_501_pp0_iter1_reg_reg[0]_0 (ap_CS_fsm_pp0_stage0));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_bram_0_i_12__4
       (.I0(ap_enable_reg_pp0_iter7_reg_n_3),
        .I1(icmp_ln66_reg_501_pp0_iter6_reg),
        .I2(mul_8ns_8ns_16_1_1_U62_n_20),
        .O(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_8ns_8ns_16_1_1 mul_8ns_8ns_16_1_1_U62
       (.CEA2(ap_block_pp0_stage0_subdone),
        .CO(notrhs_i_fu_213_p2),
        .DI({mul_8ns_8ns_16_1_1_U62_n_23,mul_8ns_8ns_16_1_1_U62_n_24,mul_8ns_8ns_16_1_1_U62_n_25,mul_8ns_8ns_16_1_1_U62_n_26,mul_8ns_8ns_16_1_1_U62_n_27,mul_8ns_8ns_16_1_1_U62_n_28,mul_8ns_8ns_16_1_1_U62_n_29,mul_8ns_8ns_16_1_1_U62_n_30}),
        .DSP_A_B_DATA_INST(overly_alpha_read_reg_474),
        .DSP_A_B_DATA_INST_0(ap_CS_fsm_pp0_stage0),
        .P({mul_8ns_8ns_16_1_1_U62_n_3,mul_8ns_8ns_16_1_1_U62_n_4,mul_8ns_8ns_16_1_1_U62_n_5,mul_8ns_8ns_16_1_1_U62_n_6,mul_8ns_8ns_16_1_1_U62_n_7,mul_8ns_8ns_16_1_1_U62_n_8,mul_8ns_8ns_16_1_1_U62_n_9,mul_8ns_8ns_16_1_1_U62_n_10,mul_8ns_8ns_16_1_1_U62_n_11,mul_8ns_8ns_16_1_1_U62_n_12,mul_8ns_8ns_16_1_1_U62_n_13,mul_8ns_8ns_16_1_1_U62_n_14,mul_8ns_8ns_16_1_1_U62_n_15,mul_8ns_8ns_16_1_1_U62_n_16,mul_8ns_8ns_16_1_1_U62_n_17,mul_8ns_8ns_16_1_1_U62_n_18}),
        .Q(Q),
        .S({mul_8ns_8ns_16_1_1_U62_n_31,mul_8ns_8ns_16_1_1_U62_n_32,mul_8ns_8ns_16_1_1_U62_n_33,mul_8ns_8ns_16_1_1_U62_n_34,mul_8ns_8ns_16_1_1_U62_n_35,mul_8ns_8ns_16_1_1_U62_n_36,mul_8ns_8ns_16_1_1_U62_n_37,mul_8ns_8ns_16_1_1_U62_n_38}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\col_1_reg_161_reg[5] (mul_8ns_8ns_16_1_1_U62_n_21),
        .\col_1_reg_161_reg[5]_0 (mul_8ns_8ns_16_1_1_U62_n_22),
        .icmp_ln66_reg_501_pp0_iter6_reg(icmp_ln66_reg_501_pp0_iter6_reg),
        .\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0 (mul_8ns_8ns_16_1_1_U62_n_20),
        .\icmp_ln66_reg_501_pp0_iter6_reg_reg[0]__0_0 (ap_enable_reg_pp0_iter7_reg_n_3),
        .icmp_ln886_fu_290_p2_carry__0(overly_x_read_reg_479[31:16]),
        .icmp_ln894_fu_301_p2_carry__0(overly_w_read_reg_496[31:16]),
        .img_gray_dst_data_empty_n(img_gray_dst_data_empty_n),
        .img_out_data_full_n(img_out_data_full_n),
        .img_rgb_dst_data_empty_n(img_rgb_dst_data_empty_n),
        .notrhs_i_mid1_fu_259_p2_carry__0(overly_h_read_reg_490[31:16]),
        .\overly_h_read_reg_490_reg[30] ({mul_8ns_8ns_16_1_1_U62_n_63,mul_8ns_8ns_16_1_1_U62_n_64,mul_8ns_8ns_16_1_1_U62_n_65,mul_8ns_8ns_16_1_1_U62_n_66,mul_8ns_8ns_16_1_1_U62_n_67,mul_8ns_8ns_16_1_1_U62_n_68,mul_8ns_8ns_16_1_1_U62_n_69,mul_8ns_8ns_16_1_1_U62_n_70}),
        .\overly_h_read_reg_490_reg[30]_0 ({mul_8ns_8ns_16_1_1_U62_n_103,mul_8ns_8ns_16_1_1_U62_n_104,mul_8ns_8ns_16_1_1_U62_n_105,mul_8ns_8ns_16_1_1_U62_n_106,mul_8ns_8ns_16_1_1_U62_n_107,mul_8ns_8ns_16_1_1_U62_n_108,mul_8ns_8ns_16_1_1_U62_n_109,mul_8ns_8ns_16_1_1_U62_n_110}),
        .\overly_h_read_reg_490_reg[31] ({mul_8ns_8ns_16_1_1_U62_n_71,mul_8ns_8ns_16_1_1_U62_n_72,mul_8ns_8ns_16_1_1_U62_n_73,mul_8ns_8ns_16_1_1_U62_n_74,mul_8ns_8ns_16_1_1_U62_n_75,mul_8ns_8ns_16_1_1_U62_n_76,mul_8ns_8ns_16_1_1_U62_n_77,mul_8ns_8ns_16_1_1_U62_n_78}),
        .\overly_h_read_reg_490_reg[31]_0 ({mul_8ns_8ns_16_1_1_U62_n_95,mul_8ns_8ns_16_1_1_U62_n_96,mul_8ns_8ns_16_1_1_U62_n_97,mul_8ns_8ns_16_1_1_U62_n_98,mul_8ns_8ns_16_1_1_U62_n_99,mul_8ns_8ns_16_1_1_U62_n_100,mul_8ns_8ns_16_1_1_U62_n_101,mul_8ns_8ns_16_1_1_U62_n_102}),
        .\overly_w_read_reg_496_reg[31] ({mul_8ns_8ns_16_1_1_U62_n_39,mul_8ns_8ns_16_1_1_U62_n_40,mul_8ns_8ns_16_1_1_U62_n_41,mul_8ns_8ns_16_1_1_U62_n_42,mul_8ns_8ns_16_1_1_U62_n_43,mul_8ns_8ns_16_1_1_U62_n_44,mul_8ns_8ns_16_1_1_U62_n_45,mul_8ns_8ns_16_1_1_U62_n_46}),
        .\overly_y_read_reg_484_reg[30] ({mul_8ns_8ns_16_1_1_U62_n_47,mul_8ns_8ns_16_1_1_U62_n_48,mul_8ns_8ns_16_1_1_U62_n_49,mul_8ns_8ns_16_1_1_U62_n_50,mul_8ns_8ns_16_1_1_U62_n_51,mul_8ns_8ns_16_1_1_U62_n_52,mul_8ns_8ns_16_1_1_U62_n_53,mul_8ns_8ns_16_1_1_U62_n_54}),
        .\overly_y_read_reg_484_reg[30]_0 ({mul_8ns_8ns_16_1_1_U62_n_87,mul_8ns_8ns_16_1_1_U62_n_88,mul_8ns_8ns_16_1_1_U62_n_89,mul_8ns_8ns_16_1_1_U62_n_90,mul_8ns_8ns_16_1_1_U62_n_91,mul_8ns_8ns_16_1_1_U62_n_92,mul_8ns_8ns_16_1_1_U62_n_93,mul_8ns_8ns_16_1_1_U62_n_94}),
        .\overly_y_read_reg_484_reg[31] ({mul_8ns_8ns_16_1_1_U62_n_55,mul_8ns_8ns_16_1_1_U62_n_56,mul_8ns_8ns_16_1_1_U62_n_57,mul_8ns_8ns_16_1_1_U62_n_58,mul_8ns_8ns_16_1_1_U62_n_59,mul_8ns_8ns_16_1_1_U62_n_60,mul_8ns_8ns_16_1_1_U62_n_61,mul_8ns_8ns_16_1_1_U62_n_62}),
        .\overly_y_read_reg_484_reg[31]_0 ({mul_8ns_8ns_16_1_1_U62_n_79,mul_8ns_8ns_16_1_1_U62_n_80,mul_8ns_8ns_16_1_1_U62_n_81,mul_8ns_8ns_16_1_1_U62_n_82,mul_8ns_8ns_16_1_1_U62_n_83,mul_8ns_8ns_16_1_1_U62_n_84,mul_8ns_8ns_16_1_1_U62_n_85,mul_8ns_8ns_16_1_1_U62_n_86}),
        .p_i_11(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .p_i_12(notrhs_i_mid1_fu_259_p2),
        .p_i_12_0(ult27_fu_248_p2),
        .p_reg_reg_i_9(ult_fu_202_p2),
        .p_reg_reg_i_9_0(icmp_ln886_fu_290_p2),
        .p_reg_reg_i_9_1(icmp_ln894_fu_301_p2),
        .\row_reg_150[10]_i_3 ({\col_1_reg_161_reg_n_3_[10] ,\col_1_reg_161_reg_n_3_[9] ,\col_1_reg_161_reg_n_3_[8] ,\col_1_reg_161_reg_n_3_[7] ,\col_1_reg_161_reg_n_3_[6] ,\col_1_reg_161_reg_n_3_[5] ,\col_1_reg_161_reg_n_3_[4] ,\col_1_reg_161_reg_n_3_[3] ,\col_1_reg_161_reg_n_3_[2] ,\col_1_reg_161_reg_n_3_[1] ,\col_1_reg_161_reg_n_3_[0] }),
        .ult27_fu_248_p2_carry__0(overly_y_read_reg_484[31:16]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1 mul_mul_17ns_19ns_35_4_1_U66
       (.CEB2(grp_fu_426_ce),
        .P({mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_3,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_4,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_5,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_6,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_7,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_8,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_9,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_10,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_11,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_12,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_13,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_14,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_15,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_16,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_17,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_18,mac_muladd_8ns_8ns_16ns_17_4_1_U63_n_19}),
        .ap_clk(ap_clk),
        .if_din(if_din[7:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_12 mul_mul_17ns_19ns_35_4_1_U67
       (.CEB2(grp_fu_426_ce),
        .P({mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_3,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_4,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_5,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_6,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_7,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_8,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_9,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_10,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_11,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_12,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_13,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_14,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_15,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_16,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_17,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_18,mac_muladd_8ns_8ns_16ns_17_4_1_U64_n_19}),
        .ap_clk(ap_clk),
        .if_din(if_din[15:8]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_17ns_19ns_35_4_1_13 mul_mul_17ns_19ns_35_4_1_U68
       (.CEB2(grp_fu_426_ce),
        .P({mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_3,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_4,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_5,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_6,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_7,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_8,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_9,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_10,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_11,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_12,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_13,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_14,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_15,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_16,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_17,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_18,mac_muladd_8ns_8ns_16ns_17_4_1_U65_n_19}),
        .ap_clk(ap_clk),
        .if_din(if_din[23:16]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 notrhs_i_fu_213_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({notrhs_i_fu_213_p2_carry_n_3,notrhs_i_fu_213_p2_carry_n_4,notrhs_i_fu_213_p2_carry_n_5,notrhs_i_fu_213_p2_carry_n_6,notrhs_i_fu_213_p2_carry_n_7,notrhs_i_fu_213_p2_carry_n_8,notrhs_i_fu_213_p2_carry_n_9,notrhs_i_fu_213_p2_carry_n_10}),
        .DI({notrhs_i_fu_213_p2_carry_i_1_n_3,notrhs_i_fu_213_p2_carry_i_2_n_3,notrhs_i_fu_213_p2_carry_i_3_n_3,notrhs_i_fu_213_p2_carry_i_4_n_3,notrhs_i_fu_213_p2_carry_i_5_n_3,notrhs_i_fu_213_p2_carry_i_6_n_3,notrhs_i_fu_213_p2_carry_i_7_n_3,notrhs_i_fu_213_p2_carry_i_8_n_3}),
        .O(NLW_notrhs_i_fu_213_p2_carry_O_UNCONNECTED[7:0]),
        .S({notrhs_i_fu_213_p2_carry_i_9_n_3,notrhs_i_fu_213_p2_carry_i_10_n_3,notrhs_i_fu_213_p2_carry_i_11_n_3,notrhs_i_fu_213_p2_carry_i_12_n_3,notrhs_i_fu_213_p2_carry_i_13_n_3,notrhs_i_fu_213_p2_carry_i_14_n_3,notrhs_i_fu_213_p2_carry_i_15_n_3,notrhs_i_fu_213_p2_carry_i_16_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 notrhs_i_fu_213_p2_carry__0
       (.CI(notrhs_i_fu_213_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({notrhs_i_fu_213_p2,notrhs_i_fu_213_p2_carry__0_n_4,notrhs_i_fu_213_p2_carry__0_n_5,notrhs_i_fu_213_p2_carry__0_n_6,notrhs_i_fu_213_p2_carry__0_n_7,notrhs_i_fu_213_p2_carry__0_n_8,notrhs_i_fu_213_p2_carry__0_n_9,notrhs_i_fu_213_p2_carry__0_n_10}),
        .DI({mul_8ns_8ns_16_1_1_U62_n_103,mul_8ns_8ns_16_1_1_U62_n_104,mul_8ns_8ns_16_1_1_U62_n_105,mul_8ns_8ns_16_1_1_U62_n_106,mul_8ns_8ns_16_1_1_U62_n_107,mul_8ns_8ns_16_1_1_U62_n_108,mul_8ns_8ns_16_1_1_U62_n_109,mul_8ns_8ns_16_1_1_U62_n_110}),
        .O(NLW_notrhs_i_fu_213_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({mul_8ns_8ns_16_1_1_U62_n_95,mul_8ns_8ns_16_1_1_U62_n_96,mul_8ns_8ns_16_1_1_U62_n_97,mul_8ns_8ns_16_1_1_U62_n_98,mul_8ns_8ns_16_1_1_U62_n_99,mul_8ns_8ns_16_1_1_U62_n_100,mul_8ns_8ns_16_1_1_U62_n_101,mul_8ns_8ns_16_1_1_U62_n_102}));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry_i_1
       (.I0(overly_h_read_reg_490[14]),
        .I1(overly_h_read_reg_490[15]),
        .O(notrhs_i_fu_213_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry_i_10
       (.I0(overly_h_read_reg_490[13]),
        .I1(overly_h_read_reg_490[12]),
        .O(notrhs_i_fu_213_p2_carry_i_10_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    notrhs_i_fu_213_p2_carry_i_11
       (.I0(overly_h_read_reg_490[11]),
        .I1(overly_h_read_reg_490[10]),
        .I2(row_reg_150_reg[10]),
        .O(notrhs_i_fu_213_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_i_fu_213_p2_carry_i_12
       (.I0(overly_h_read_reg_490[9]),
        .I1(row_reg_150_reg[9]),
        .I2(overly_h_read_reg_490[8]),
        .I3(row_reg_150_reg[8]),
        .O(notrhs_i_fu_213_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_i_fu_213_p2_carry_i_13
       (.I0(overly_h_read_reg_490[7]),
        .I1(row_reg_150_reg[7]),
        .I2(overly_h_read_reg_490[6]),
        .I3(row_reg_150_reg[6]),
        .O(notrhs_i_fu_213_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_i_fu_213_p2_carry_i_14
       (.I0(overly_h_read_reg_490[5]),
        .I1(row_reg_150_reg[5]),
        .I2(overly_h_read_reg_490[4]),
        .I3(row_reg_150_reg[4]),
        .O(notrhs_i_fu_213_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_i_fu_213_p2_carry_i_15
       (.I0(overly_h_read_reg_490[3]),
        .I1(row_reg_150_reg[3]),
        .I2(overly_h_read_reg_490[2]),
        .I3(row_reg_150_reg[2]),
        .O(notrhs_i_fu_213_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_i_fu_213_p2_carry_i_16
       (.I0(overly_h_read_reg_490[1]),
        .I1(row_reg_150_reg[1]),
        .I2(overly_h_read_reg_490[0]),
        .I3(row_reg_150_reg[0]),
        .O(notrhs_i_fu_213_p2_carry_i_16_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_fu_213_p2_carry_i_2
       (.I0(overly_h_read_reg_490[12]),
        .I1(overly_h_read_reg_490[13]),
        .O(notrhs_i_fu_213_p2_carry_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    notrhs_i_fu_213_p2_carry_i_3
       (.I0(overly_h_read_reg_490[11]),
        .I1(row_reg_150_reg[10]),
        .I2(overly_h_read_reg_490[10]),
        .O(notrhs_i_fu_213_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    notrhs_i_fu_213_p2_carry_i_4
       (.I0(row_reg_150_reg[9]),
        .I1(overly_h_read_reg_490[9]),
        .I2(overly_h_read_reg_490[8]),
        .I3(row_reg_150_reg[8]),
        .O(notrhs_i_fu_213_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    notrhs_i_fu_213_p2_carry_i_5
       (.I0(row_reg_150_reg[7]),
        .I1(overly_h_read_reg_490[7]),
        .I2(overly_h_read_reg_490[6]),
        .I3(row_reg_150_reg[6]),
        .O(notrhs_i_fu_213_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    notrhs_i_fu_213_p2_carry_i_6
       (.I0(row_reg_150_reg[5]),
        .I1(overly_h_read_reg_490[5]),
        .I2(overly_h_read_reg_490[4]),
        .I3(row_reg_150_reg[4]),
        .O(notrhs_i_fu_213_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    notrhs_i_fu_213_p2_carry_i_7
       (.I0(row_reg_150_reg[3]),
        .I1(overly_h_read_reg_490[3]),
        .I2(overly_h_read_reg_490[2]),
        .I3(row_reg_150_reg[2]),
        .O(notrhs_i_fu_213_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h44D4)) 
    notrhs_i_fu_213_p2_carry_i_8
       (.I0(row_reg_150_reg[1]),
        .I1(overly_h_read_reg_490[1]),
        .I2(overly_h_read_reg_490[0]),
        .I3(row_reg_150_reg[0]),
        .O(notrhs_i_fu_213_p2_carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_fu_213_p2_carry_i_9
       (.I0(overly_h_read_reg_490[15]),
        .I1(overly_h_read_reg_490[14]),
        .O(notrhs_i_fu_213_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 notrhs_i_mid1_fu_259_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({notrhs_i_mid1_fu_259_p2_carry_n_3,notrhs_i_mid1_fu_259_p2_carry_n_4,notrhs_i_mid1_fu_259_p2_carry_n_5,notrhs_i_mid1_fu_259_p2_carry_n_6,notrhs_i_mid1_fu_259_p2_carry_n_7,notrhs_i_mid1_fu_259_p2_carry_n_8,notrhs_i_mid1_fu_259_p2_carry_n_9,notrhs_i_mid1_fu_259_p2_carry_n_10}),
        .DI({notrhs_i_mid1_fu_259_p2_carry_i_1_n_3,notrhs_i_mid1_fu_259_p2_carry_i_2_n_3,notrhs_i_mid1_fu_259_p2_carry_i_3_n_3,notrhs_i_mid1_fu_259_p2_carry_i_4_n_3,notrhs_i_mid1_fu_259_p2_carry_i_5_n_3,notrhs_i_mid1_fu_259_p2_carry_i_6_n_3,notrhs_i_mid1_fu_259_p2_carry_i_7_n_3,notrhs_i_mid1_fu_259_p2_carry_i_8_n_3}),
        .O(NLW_notrhs_i_mid1_fu_259_p2_carry_O_UNCONNECTED[7:0]),
        .S({notrhs_i_mid1_fu_259_p2_carry_i_9_n_3,notrhs_i_mid1_fu_259_p2_carry_i_10_n_3,notrhs_i_mid1_fu_259_p2_carry_i_11_n_3,notrhs_i_mid1_fu_259_p2_carry_i_12_n_3,notrhs_i_mid1_fu_259_p2_carry_i_13_n_3,notrhs_i_mid1_fu_259_p2_carry_i_14_n_3,notrhs_i_mid1_fu_259_p2_carry_i_15_n_3,notrhs_i_mid1_fu_259_p2_carry_i_16_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 notrhs_i_mid1_fu_259_p2_carry__0
       (.CI(notrhs_i_mid1_fu_259_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({notrhs_i_mid1_fu_259_p2,notrhs_i_mid1_fu_259_p2_carry__0_n_4,notrhs_i_mid1_fu_259_p2_carry__0_n_5,notrhs_i_mid1_fu_259_p2_carry__0_n_6,notrhs_i_mid1_fu_259_p2_carry__0_n_7,notrhs_i_mid1_fu_259_p2_carry__0_n_8,notrhs_i_mid1_fu_259_p2_carry__0_n_9,notrhs_i_mid1_fu_259_p2_carry__0_n_10}),
        .DI({mul_8ns_8ns_16_1_1_U62_n_63,mul_8ns_8ns_16_1_1_U62_n_64,mul_8ns_8ns_16_1_1_U62_n_65,mul_8ns_8ns_16_1_1_U62_n_66,mul_8ns_8ns_16_1_1_U62_n_67,mul_8ns_8ns_16_1_1_U62_n_68,mul_8ns_8ns_16_1_1_U62_n_69,mul_8ns_8ns_16_1_1_U62_n_70}),
        .O(NLW_notrhs_i_mid1_fu_259_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({mul_8ns_8ns_16_1_1_U62_n_71,mul_8ns_8ns_16_1_1_U62_n_72,mul_8ns_8ns_16_1_1_U62_n_73,mul_8ns_8ns_16_1_1_U62_n_74,mul_8ns_8ns_16_1_1_U62_n_75,mul_8ns_8ns_16_1_1_U62_n_76,mul_8ns_8ns_16_1_1_U62_n_77,mul_8ns_8ns_16_1_1_U62_n_78}));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry_i_1
       (.I0(overly_h_read_reg_490[14]),
        .I1(overly_h_read_reg_490[15]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry_i_10
       (.I0(overly_h_read_reg_490[13]),
        .I1(overly_h_read_reg_490[12]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_10_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    notrhs_i_mid1_fu_259_p2_carry_i_11
       (.I0(overly_h_read_reg_490[11]),
        .I1(zext_ln66_1_fu_244_p1[10]),
        .I2(overly_h_read_reg_490[10]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    notrhs_i_mid1_fu_259_p2_carry_i_12
       (.I0(zext_ln66_1_fu_244_p1[9]),
        .I1(overly_h_read_reg_490[9]),
        .I2(zext_ln66_1_fu_244_p1[8]),
        .I3(overly_h_read_reg_490[8]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    notrhs_i_mid1_fu_259_p2_carry_i_13
       (.I0(row_reg_150_reg[7]),
        .I1(overly_h_read_reg_490[7]),
        .I2(row_reg_150_reg[6]),
        .I3(\row_reg_150[9]_i_2_n_3 ),
        .I4(row_reg_150_reg[5]),
        .I5(overly_h_read_reg_490[6]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    notrhs_i_mid1_fu_259_p2_carry_i_14
       (.I0(row_reg_150_reg[5]),
        .I1(overly_h_read_reg_490[5]),
        .I2(row_reg_150_reg[4]),
        .I3(ult27_fu_248_p2_carry_i_17_n_3),
        .I4(row_reg_150_reg[3]),
        .I5(overly_h_read_reg_490[4]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_14_n_3));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    notrhs_i_mid1_fu_259_p2_carry_i_15
       (.I0(row_reg_150_reg[3]),
        .I1(overly_h_read_reg_490[3]),
        .I2(row_reg_150_reg[2]),
        .I3(row_reg_150_reg[0]),
        .I4(row_reg_150_reg[1]),
        .I5(overly_h_read_reg_490[2]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h2442)) 
    notrhs_i_mid1_fu_259_p2_carry_i_16
       (.I0(overly_h_read_reg_490[0]),
        .I1(row_reg_150_reg[0]),
        .I2(row_reg_150_reg[1]),
        .I3(overly_h_read_reg_490[1]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_16_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    notrhs_i_mid1_fu_259_p2_carry_i_2
       (.I0(overly_h_read_reg_490[12]),
        .I1(overly_h_read_reg_490[13]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    notrhs_i_mid1_fu_259_p2_carry_i_3
       (.I0(overly_h_read_reg_490[11]),
        .I1(zext_ln66_1_fu_244_p1[10]),
        .I2(overly_h_read_reg_490[10]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    notrhs_i_mid1_fu_259_p2_carry_i_4
       (.I0(overly_h_read_reg_490[9]),
        .I1(zext_ln66_1_fu_244_p1[9]),
        .I2(overly_h_read_reg_490[8]),
        .I3(zext_ln66_1_fu_244_p1[8]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h2C22BABB0800A2AA)) 
    notrhs_i_mid1_fu_259_p2_carry_i_5
       (.I0(overly_h_read_reg_490[7]),
        .I1(row_reg_150_reg[6]),
        .I2(\row_reg_150[9]_i_2_n_3 ),
        .I3(row_reg_150_reg[5]),
        .I4(row_reg_150_reg[7]),
        .I5(overly_h_read_reg_490[6]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h0CA2AAFB0800A2AA)) 
    notrhs_i_mid1_fu_259_p2_carry_i_6
       (.I0(overly_h_read_reg_490[5]),
        .I1(row_reg_150_reg[3]),
        .I2(ult27_fu_248_p2_carry_i_17_n_3),
        .I3(row_reg_150_reg[4]),
        .I4(row_reg_150_reg[5]),
        .I5(overly_h_read_reg_490[4]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hC02AAABF80002AAA)) 
    notrhs_i_mid1_fu_259_p2_carry_i_7
       (.I0(overly_h_read_reg_490[3]),
        .I1(row_reg_150_reg[1]),
        .I2(row_reg_150_reg[0]),
        .I3(row_reg_150_reg[2]),
        .I4(row_reg_150_reg[3]),
        .I5(overly_h_read_reg_490[2]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'hE282)) 
    notrhs_i_mid1_fu_259_p2_carry_i_8
       (.I0(overly_h_read_reg_490[1]),
        .I1(row_reg_150_reg[1]),
        .I2(row_reg_150_reg[0]),
        .I3(overly_h_read_reg_490[0]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    notrhs_i_mid1_fu_259_p2_carry_i_9
       (.I0(overly_h_read_reg_490[15]),
        .I1(overly_h_read_reg_490[14]),
        .O(notrhs_i_mid1_fu_259_p2_carry_i_9_n_3));
  FDRE \overly_alpha_read_reg_474_reg[0] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_alpha_read_reg_474_reg[7]_0 [0]),
        .Q(overly_alpha_read_reg_474[0]),
        .R(1'b0));
  FDRE \overly_alpha_read_reg_474_reg[1] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_alpha_read_reg_474_reg[7]_0 [1]),
        .Q(overly_alpha_read_reg_474[1]),
        .R(1'b0));
  FDRE \overly_alpha_read_reg_474_reg[2] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_alpha_read_reg_474_reg[7]_0 [2]),
        .Q(overly_alpha_read_reg_474[2]),
        .R(1'b0));
  FDRE \overly_alpha_read_reg_474_reg[3] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_alpha_read_reg_474_reg[7]_0 [3]),
        .Q(overly_alpha_read_reg_474[3]),
        .R(1'b0));
  FDRE \overly_alpha_read_reg_474_reg[4] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_alpha_read_reg_474_reg[7]_0 [4]),
        .Q(overly_alpha_read_reg_474[4]),
        .R(1'b0));
  FDRE \overly_alpha_read_reg_474_reg[5] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_alpha_read_reg_474_reg[7]_0 [5]),
        .Q(overly_alpha_read_reg_474[5]),
        .R(1'b0));
  FDRE \overly_alpha_read_reg_474_reg[6] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_alpha_read_reg_474_reg[7]_0 [6]),
        .Q(overly_alpha_read_reg_474[6]),
        .R(1'b0));
  FDRE \overly_alpha_read_reg_474_reg[7] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_alpha_read_reg_474_reg[7]_0 [7]),
        .Q(overly_alpha_read_reg_474[7]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [0]),
        .Q(overly_h_read_reg_490[0]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[10] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [10]),
        .Q(overly_h_read_reg_490[10]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[11] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [11]),
        .Q(overly_h_read_reg_490[11]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[12] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [12]),
        .Q(overly_h_read_reg_490[12]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[13] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [13]),
        .Q(overly_h_read_reg_490[13]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[14] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [14]),
        .Q(overly_h_read_reg_490[14]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[15] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [15]),
        .Q(overly_h_read_reg_490[15]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[16] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [16]),
        .Q(overly_h_read_reg_490[16]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[17] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [17]),
        .Q(overly_h_read_reg_490[17]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[18] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [18]),
        .Q(overly_h_read_reg_490[18]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[19] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [19]),
        .Q(overly_h_read_reg_490[19]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [1]),
        .Q(overly_h_read_reg_490[1]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[20] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [20]),
        .Q(overly_h_read_reg_490[20]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[21] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [21]),
        .Q(overly_h_read_reg_490[21]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[22] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [22]),
        .Q(overly_h_read_reg_490[22]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[23] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [23]),
        .Q(overly_h_read_reg_490[23]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[24] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [24]),
        .Q(overly_h_read_reg_490[24]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[25] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [25]),
        .Q(overly_h_read_reg_490[25]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[26] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [26]),
        .Q(overly_h_read_reg_490[26]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[27] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [27]),
        .Q(overly_h_read_reg_490[27]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[28] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [28]),
        .Q(overly_h_read_reg_490[28]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[29] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [29]),
        .Q(overly_h_read_reg_490[29]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [2]),
        .Q(overly_h_read_reg_490[2]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[30] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [30]),
        .Q(overly_h_read_reg_490[30]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[31] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [31]),
        .Q(overly_h_read_reg_490[31]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [3]),
        .Q(overly_h_read_reg_490[3]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [4]),
        .Q(overly_h_read_reg_490[4]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [5]),
        .Q(overly_h_read_reg_490[5]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [6]),
        .Q(overly_h_read_reg_490[6]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [7]),
        .Q(overly_h_read_reg_490[7]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[8] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [8]),
        .Q(overly_h_read_reg_490[8]),
        .R(1'b0));
  FDRE \overly_h_read_reg_490_reg[9] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_h_read_reg_490_reg[31]_0 [9]),
        .Q(overly_h_read_reg_490[9]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [0]),
        .Q(overly_w_read_reg_496[0]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[10] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [10]),
        .Q(overly_w_read_reg_496[10]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[11] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [11]),
        .Q(overly_w_read_reg_496[11]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[12] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [12]),
        .Q(overly_w_read_reg_496[12]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[13] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [13]),
        .Q(overly_w_read_reg_496[13]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[14] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [14]),
        .Q(overly_w_read_reg_496[14]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[15] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [15]),
        .Q(overly_w_read_reg_496[15]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[16] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [16]),
        .Q(overly_w_read_reg_496[16]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[17] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [17]),
        .Q(overly_w_read_reg_496[17]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[18] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [18]),
        .Q(overly_w_read_reg_496[18]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[19] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [19]),
        .Q(overly_w_read_reg_496[19]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [1]),
        .Q(overly_w_read_reg_496[1]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[20] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [20]),
        .Q(overly_w_read_reg_496[20]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[21] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [21]),
        .Q(overly_w_read_reg_496[21]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[22] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [22]),
        .Q(overly_w_read_reg_496[22]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[23] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [23]),
        .Q(overly_w_read_reg_496[23]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[24] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [24]),
        .Q(overly_w_read_reg_496[24]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[25] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [25]),
        .Q(overly_w_read_reg_496[25]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[26] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [26]),
        .Q(overly_w_read_reg_496[26]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[27] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [27]),
        .Q(overly_w_read_reg_496[27]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[28] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [28]),
        .Q(overly_w_read_reg_496[28]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[29] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [29]),
        .Q(overly_w_read_reg_496[29]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [2]),
        .Q(overly_w_read_reg_496[2]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[30] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [30]),
        .Q(overly_w_read_reg_496[30]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[31] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [31]),
        .Q(overly_w_read_reg_496[31]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[3] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [3]),
        .Q(overly_w_read_reg_496[3]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[4] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [4]),
        .Q(overly_w_read_reg_496[4]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[5] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [5]),
        .Q(overly_w_read_reg_496[5]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[6] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [6]),
        .Q(overly_w_read_reg_496[6]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [7]),
        .Q(overly_w_read_reg_496[7]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[8] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [8]),
        .Q(overly_w_read_reg_496[8]),
        .R(1'b0));
  FDRE \overly_w_read_reg_496_reg[9] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_w_read_reg_496_reg[31]_0 [9]),
        .Q(overly_w_read_reg_496[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E0)) 
    \overly_x_read_reg_479[31]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(\overly_x_read_reg_479_reg[31]_0 ),
        .O(overlyOnMat_1080_1920_U0_overly_w_read));
  FDRE \overly_x_read_reg_479_reg[0] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[0]),
        .Q(overly_x_read_reg_479[0]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[10] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[10]),
        .Q(overly_x_read_reg_479[10]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[11] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[11]),
        .Q(overly_x_read_reg_479[11]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[12] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[12]),
        .Q(overly_x_read_reg_479[12]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[13] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[13]),
        .Q(overly_x_read_reg_479[13]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[14] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[14]),
        .Q(overly_x_read_reg_479[14]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[15] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[15]),
        .Q(overly_x_read_reg_479[15]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[16] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[16]),
        .Q(overly_x_read_reg_479[16]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[17] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[17]),
        .Q(overly_x_read_reg_479[17]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[18] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[18]),
        .Q(overly_x_read_reg_479[18]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[19] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[19]),
        .Q(overly_x_read_reg_479[19]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[1] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[1]),
        .Q(overly_x_read_reg_479[1]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[20] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[20]),
        .Q(overly_x_read_reg_479[20]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[21] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[21]),
        .Q(overly_x_read_reg_479[21]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[22] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[22]),
        .Q(overly_x_read_reg_479[22]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[23] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[23]),
        .Q(overly_x_read_reg_479[23]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[24] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[24]),
        .Q(overly_x_read_reg_479[24]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[25] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[25]),
        .Q(overly_x_read_reg_479[25]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[26] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[26]),
        .Q(overly_x_read_reg_479[26]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[27] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[27]),
        .Q(overly_x_read_reg_479[27]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[28] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[28]),
        .Q(overly_x_read_reg_479[28]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[29] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[29]),
        .Q(overly_x_read_reg_479[29]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[2] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[2]),
        .Q(overly_x_read_reg_479[2]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[30] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[30]),
        .Q(overly_x_read_reg_479[30]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[31] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[31]),
        .Q(overly_x_read_reg_479[31]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[3] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[3]),
        .Q(overly_x_read_reg_479[3]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[4] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[4]),
        .Q(overly_x_read_reg_479[4]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[5] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[5]),
        .Q(overly_x_read_reg_479[5]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[6] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[6]),
        .Q(overly_x_read_reg_479[6]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[7] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[7]),
        .Q(overly_x_read_reg_479[7]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[8] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[8]),
        .Q(overly_x_read_reg_479[8]),
        .R(1'b0));
  FDRE \overly_x_read_reg_479_reg[9] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(out[9]),
        .Q(overly_x_read_reg_479[9]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [0]),
        .Q(overly_y_read_reg_484[0]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[10] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [10]),
        .Q(overly_y_read_reg_484[10]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[11] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [11]),
        .Q(overly_y_read_reg_484[11]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[12] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [12]),
        .Q(overly_y_read_reg_484[12]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[13] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [13]),
        .Q(overly_y_read_reg_484[13]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[14] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [14]),
        .Q(overly_y_read_reg_484[14]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[15] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [15]),
        .Q(overly_y_read_reg_484[15]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[16] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [16]),
        .Q(overly_y_read_reg_484[16]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[17] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [17]),
        .Q(overly_y_read_reg_484[17]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[18] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [18]),
        .Q(overly_y_read_reg_484[18]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[19] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [19]),
        .Q(overly_y_read_reg_484[19]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[1] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [1]),
        .Q(overly_y_read_reg_484[1]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[20] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [20]),
        .Q(overly_y_read_reg_484[20]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[21] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [21]),
        .Q(overly_y_read_reg_484[21]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[22] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [22]),
        .Q(overly_y_read_reg_484[22]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[23] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [23]),
        .Q(overly_y_read_reg_484[23]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[24] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [24]),
        .Q(overly_y_read_reg_484[24]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[25] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [25]),
        .Q(overly_y_read_reg_484[25]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[26] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [26]),
        .Q(overly_y_read_reg_484[26]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[27] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [27]),
        .Q(overly_y_read_reg_484[27]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[28] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [28]),
        .Q(overly_y_read_reg_484[28]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[29] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [29]),
        .Q(overly_y_read_reg_484[29]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[2] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [2]),
        .Q(overly_y_read_reg_484[2]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[30] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [30]),
        .Q(overly_y_read_reg_484[30]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[31] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [31]),
        .Q(overly_y_read_reg_484[31]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[3] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [3]),
        .Q(overly_y_read_reg_484[3]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[4] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [4]),
        .Q(overly_y_read_reg_484[4]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[5] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [5]),
        .Q(overly_y_read_reg_484[5]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[6] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [6]),
        .Q(overly_y_read_reg_484[6]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[7] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [7]),
        .Q(overly_y_read_reg_484[7]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[8] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [8]),
        .Q(overly_y_read_reg_484[8]),
        .R(1'b0));
  FDRE \overly_y_read_reg_484_reg[9] 
       (.C(ap_clk),
        .CE(overlyOnMat_1080_1920_U0_overly_w_read),
        .D(\overly_y_read_reg_484_reg[31]_0 [9]),
        .Q(overly_y_read_reg_484[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h04000000FFFF0000)) 
    \raddr[7]_i_1__0 
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(empty_n),
        .I5(img_gray_dst_data_empty_n),
        .O(pop));
  LUT6 #(
    .INIT(64'h04000000FFFF0000)) 
    \raddr[7]_i_1__1 
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(empty_n_2),
        .I5(img_rgb_dst_data_empty_n),
        .O(pop_0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_reg_150[0]_i_1 
       (.I0(row_reg_150_reg[0]),
        .O(\row_reg_150[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \row_reg_150[10]_i_1 
       (.I0(mul_8ns_8ns_16_1_1_U62_n_20),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln66_reg_501_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(mul_8ns_8ns_16_1_1_U62_n_22),
        .O(row_reg_150));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_reg_150[10]_i_2 
       (.I0(row_reg_150_reg[10]),
        .I1(row_reg_150_reg[8]),
        .I2(row_reg_150_reg[6]),
        .I3(\row_reg_150[10]_i_4_n_3 ),
        .I4(row_reg_150_reg[7]),
        .I5(row_reg_150_reg[9]),
        .O(zext_ln66_1_fu_244_p1[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_reg_150[10]_i_4 
       (.I0(row_reg_150_reg[5]),
        .I1(row_reg_150_reg[4]),
        .I2(row_reg_150_reg[2]),
        .I3(row_reg_150_reg[0]),
        .I4(row_reg_150_reg[1]),
        .I5(row_reg_150_reg[3]),
        .O(\row_reg_150[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_reg_150[1]_i_1 
       (.I0(row_reg_150_reg[0]),
        .I1(row_reg_150_reg[1]),
        .O(zext_ln66_1_fu_244_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_reg_150[2]_i_1 
       (.I0(row_reg_150_reg[2]),
        .I1(row_reg_150_reg[0]),
        .I2(row_reg_150_reg[1]),
        .O(zext_ln66_1_fu_244_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \row_reg_150[3]_i_1 
       (.I0(row_reg_150_reg[3]),
        .I1(row_reg_150_reg[2]),
        .I2(row_reg_150_reg[0]),
        .I3(row_reg_150_reg[1]),
        .O(\row_reg_150[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \row_reg_150[4]_i_1 
       (.I0(row_reg_150_reg[4]),
        .I1(row_reg_150_reg[2]),
        .I2(row_reg_150_reg[0]),
        .I3(row_reg_150_reg[1]),
        .I4(row_reg_150_reg[3]),
        .O(zext_ln66_1_fu_244_p1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \row_reg_150[5]_i_1 
       (.I0(row_reg_150_reg[5]),
        .I1(row_reg_150_reg[4]),
        .I2(row_reg_150_reg[2]),
        .I3(row_reg_150_reg[0]),
        .I4(row_reg_150_reg[1]),
        .I5(row_reg_150_reg[3]),
        .O(\row_reg_150[5]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \row_reg_150[6]_i_1 
       (.I0(row_reg_150_reg[6]),
        .I1(\row_reg_150[9]_i_2_n_3 ),
        .I2(row_reg_150_reg[5]),
        .O(zext_ln66_1_fu_244_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \row_reg_150[7]_i_1 
       (.I0(row_reg_150_reg[6]),
        .I1(\row_reg_150[9]_i_2_n_3 ),
        .I2(row_reg_150_reg[5]),
        .I3(row_reg_150_reg[7]),
        .O(\row_reg_150[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \row_reg_150[8]_i_1 
       (.I0(row_reg_150_reg[8]),
        .I1(row_reg_150_reg[6]),
        .I2(\row_reg_150[9]_i_2_n_3 ),
        .I3(row_reg_150_reg[5]),
        .I4(row_reg_150_reg[7]),
        .O(zext_ln66_1_fu_244_p1[8]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    \row_reg_150[9]_i_1 
       (.I0(row_reg_150_reg[9]),
        .I1(row_reg_150_reg[7]),
        .I2(row_reg_150_reg[5]),
        .I3(\row_reg_150[9]_i_2_n_3 ),
        .I4(row_reg_150_reg[6]),
        .I5(row_reg_150_reg[8]),
        .O(zext_ln66_1_fu_244_p1[9]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \row_reg_150[9]_i_2 
       (.I0(row_reg_150_reg[3]),
        .I1(row_reg_150_reg[1]),
        .I2(row_reg_150_reg[0]),
        .I3(row_reg_150_reg[2]),
        .I4(row_reg_150_reg[4]),
        .O(\row_reg_150[9]_i_2_n_3 ));
  FDRE \row_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(\row_reg_150[0]_i_1_n_3 ),
        .Q(row_reg_150_reg[0]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[10] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(zext_ln66_1_fu_244_p1[10]),
        .Q(row_reg_150_reg[10]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(zext_ln66_1_fu_244_p1[1]),
        .Q(row_reg_150_reg[1]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(zext_ln66_1_fu_244_p1[2]),
        .Q(row_reg_150_reg[2]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(\row_reg_150[3]_i_1_n_3 ),
        .Q(row_reg_150_reg[3]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[4] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(zext_ln66_1_fu_244_p1[4]),
        .Q(row_reg_150_reg[4]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[5] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(\row_reg_150[5]_i_1_n_3 ),
        .Q(row_reg_150_reg[5]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[6] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(zext_ln66_1_fu_244_p1[6]),
        .Q(row_reg_150_reg[6]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[7] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(\row_reg_150[7]_i_1_n_3 ),
        .Q(row_reg_150_reg[7]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[8] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(zext_ln66_1_fu_244_p1[8]),
        .Q(row_reg_150_reg[8]),
        .R(col_1_reg_161));
  FDRE \row_reg_150_reg[9] 
       (.C(ap_clk),
        .CE(row_reg_150),
        .D(zext_ln66_1_fu_244_p1[9]),
        .Q(row_reg_150_reg[9]),
        .R(col_1_reg_161));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_0 [1]),
        .I1(start_once_reg),
        .I2(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .O(start_once_reg_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_3),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ult27_fu_248_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ult27_fu_248_p2_carry_n_3,ult27_fu_248_p2_carry_n_4,ult27_fu_248_p2_carry_n_5,ult27_fu_248_p2_carry_n_6,ult27_fu_248_p2_carry_n_7,ult27_fu_248_p2_carry_n_8,ult27_fu_248_p2_carry_n_9,ult27_fu_248_p2_carry_n_10}),
        .DI({ult27_fu_248_p2_carry_i_1_n_3,ult27_fu_248_p2_carry_i_2_n_3,ult27_fu_248_p2_carry_i_3_n_3,ult27_fu_248_p2_carry_i_4_n_3,ult27_fu_248_p2_carry_i_5_n_3,ult27_fu_248_p2_carry_i_6_n_3,ult27_fu_248_p2_carry_i_7_n_3,ult27_fu_248_p2_carry_i_8_n_3}),
        .O(NLW_ult27_fu_248_p2_carry_O_UNCONNECTED[7:0]),
        .S({ult27_fu_248_p2_carry_i_9_n_3,ult27_fu_248_p2_carry_i_10_n_3,ult27_fu_248_p2_carry_i_11_n_3,ult27_fu_248_p2_carry_i_12_n_3,ult27_fu_248_p2_carry_i_13_n_3,ult27_fu_248_p2_carry_i_14_n_3,ult27_fu_248_p2_carry_i_15_n_3,ult27_fu_248_p2_carry_i_16_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ult27_fu_248_p2_carry__0
       (.CI(ult27_fu_248_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({ult27_fu_248_p2,ult27_fu_248_p2_carry__0_n_4,ult27_fu_248_p2_carry__0_n_5,ult27_fu_248_p2_carry__0_n_6,ult27_fu_248_p2_carry__0_n_7,ult27_fu_248_p2_carry__0_n_8,ult27_fu_248_p2_carry__0_n_9,ult27_fu_248_p2_carry__0_n_10}),
        .DI({mul_8ns_8ns_16_1_1_U62_n_47,mul_8ns_8ns_16_1_1_U62_n_48,mul_8ns_8ns_16_1_1_U62_n_49,mul_8ns_8ns_16_1_1_U62_n_50,mul_8ns_8ns_16_1_1_U62_n_51,mul_8ns_8ns_16_1_1_U62_n_52,mul_8ns_8ns_16_1_1_U62_n_53,mul_8ns_8ns_16_1_1_U62_n_54}),
        .O(NLW_ult27_fu_248_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({mul_8ns_8ns_16_1_1_U62_n_55,mul_8ns_8ns_16_1_1_U62_n_56,mul_8ns_8ns_16_1_1_U62_n_57,mul_8ns_8ns_16_1_1_U62_n_58,mul_8ns_8ns_16_1_1_U62_n_59,mul_8ns_8ns_16_1_1_U62_n_60,mul_8ns_8ns_16_1_1_U62_n_61,mul_8ns_8ns_16_1_1_U62_n_62}));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry_i_1
       (.I0(overly_y_read_reg_484[14]),
        .I1(overly_y_read_reg_484[15]),
        .O(ult27_fu_248_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry_i_10
       (.I0(overly_y_read_reg_484[13]),
        .I1(overly_y_read_reg_484[12]),
        .O(ult27_fu_248_p2_carry_i_10_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    ult27_fu_248_p2_carry_i_11
       (.I0(overly_y_read_reg_484[11]),
        .I1(zext_ln66_1_fu_244_p1[10]),
        .I2(overly_y_read_reg_484[10]),
        .O(ult27_fu_248_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult27_fu_248_p2_carry_i_12
       (.I0(zext_ln66_1_fu_244_p1[9]),
        .I1(overly_y_read_reg_484[9]),
        .I2(zext_ln66_1_fu_244_p1[8]),
        .I3(overly_y_read_reg_484[8]),
        .O(ult27_fu_248_p2_carry_i_12_n_3));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    ult27_fu_248_p2_carry_i_13
       (.I0(row_reg_150_reg[7]),
        .I1(overly_y_read_reg_484[7]),
        .I2(row_reg_150_reg[6]),
        .I3(\row_reg_150[9]_i_2_n_3 ),
        .I4(row_reg_150_reg[5]),
        .I5(overly_y_read_reg_484[6]),
        .O(ult27_fu_248_p2_carry_i_13_n_3));
  LUT6 #(
    .INIT(64'h9009909009600909)) 
    ult27_fu_248_p2_carry_i_14
       (.I0(row_reg_150_reg[5]),
        .I1(overly_y_read_reg_484[5]),
        .I2(row_reg_150_reg[4]),
        .I3(ult27_fu_248_p2_carry_i_17_n_3),
        .I4(row_reg_150_reg[3]),
        .I5(overly_y_read_reg_484[4]),
        .O(ult27_fu_248_p2_carry_i_14_n_3));
  LUT6 #(
    .INIT(64'h0990909060090909)) 
    ult27_fu_248_p2_carry_i_15
       (.I0(row_reg_150_reg[3]),
        .I1(overly_y_read_reg_484[3]),
        .I2(row_reg_150_reg[2]),
        .I3(row_reg_150_reg[0]),
        .I4(row_reg_150_reg[1]),
        .I5(overly_y_read_reg_484[2]),
        .O(ult27_fu_248_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h2442)) 
    ult27_fu_248_p2_carry_i_16
       (.I0(overly_y_read_reg_484[0]),
        .I1(row_reg_150_reg[0]),
        .I2(row_reg_150_reg[1]),
        .I3(overly_y_read_reg_484[1]),
        .O(ult27_fu_248_p2_carry_i_16_n_3));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ult27_fu_248_p2_carry_i_17
       (.I0(row_reg_150_reg[1]),
        .I1(row_reg_150_reg[0]),
        .I2(row_reg_150_reg[2]),
        .O(ult27_fu_248_p2_carry_i_17_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    ult27_fu_248_p2_carry_i_2
       (.I0(overly_y_read_reg_484[12]),
        .I1(overly_y_read_reg_484[13]),
        .O(ult27_fu_248_p2_carry_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    ult27_fu_248_p2_carry_i_3
       (.I0(overly_y_read_reg_484[11]),
        .I1(zext_ln66_1_fu_244_p1[10]),
        .I2(overly_y_read_reg_484[10]),
        .O(ult27_fu_248_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult27_fu_248_p2_carry_i_4
       (.I0(overly_y_read_reg_484[9]),
        .I1(zext_ln66_1_fu_244_p1[9]),
        .I2(overly_y_read_reg_484[8]),
        .I3(zext_ln66_1_fu_244_p1[8]),
        .O(ult27_fu_248_p2_carry_i_4_n_3));
  LUT6 #(
    .INIT(64'h2C22BABB0800A2AA)) 
    ult27_fu_248_p2_carry_i_5
       (.I0(overly_y_read_reg_484[7]),
        .I1(row_reg_150_reg[6]),
        .I2(\row_reg_150[9]_i_2_n_3 ),
        .I3(row_reg_150_reg[5]),
        .I4(row_reg_150_reg[7]),
        .I5(overly_y_read_reg_484[6]),
        .O(ult27_fu_248_p2_carry_i_5_n_3));
  LUT6 #(
    .INIT(64'h0CA2AAFB0800A2AA)) 
    ult27_fu_248_p2_carry_i_6
       (.I0(overly_y_read_reg_484[5]),
        .I1(row_reg_150_reg[3]),
        .I2(ult27_fu_248_p2_carry_i_17_n_3),
        .I3(row_reg_150_reg[4]),
        .I4(row_reg_150_reg[5]),
        .I5(overly_y_read_reg_484[4]),
        .O(ult27_fu_248_p2_carry_i_6_n_3));
  LUT6 #(
    .INIT(64'hC02AAABF80002AAA)) 
    ult27_fu_248_p2_carry_i_7
       (.I0(overly_y_read_reg_484[3]),
        .I1(row_reg_150_reg[1]),
        .I2(row_reg_150_reg[0]),
        .I3(row_reg_150_reg[2]),
        .I4(row_reg_150_reg[3]),
        .I5(overly_y_read_reg_484[2]),
        .O(ult27_fu_248_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'hE282)) 
    ult27_fu_248_p2_carry_i_8
       (.I0(overly_y_read_reg_484[1]),
        .I1(row_reg_150_reg[1]),
        .I2(row_reg_150_reg[0]),
        .I3(overly_y_read_reg_484[0]),
        .O(ult27_fu_248_p2_carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    ult27_fu_248_p2_carry_i_9
       (.I0(overly_y_read_reg_484[15]),
        .I1(overly_y_read_reg_484[14]),
        .O(ult27_fu_248_p2_carry_i_9_n_3));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ult_fu_202_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ult_fu_202_p2_carry_n_3,ult_fu_202_p2_carry_n_4,ult_fu_202_p2_carry_n_5,ult_fu_202_p2_carry_n_6,ult_fu_202_p2_carry_n_7,ult_fu_202_p2_carry_n_8,ult_fu_202_p2_carry_n_9,ult_fu_202_p2_carry_n_10}),
        .DI({ult_fu_202_p2_carry_i_1_n_3,ult_fu_202_p2_carry_i_2_n_3,ult_fu_202_p2_carry_i_3_n_3,ult_fu_202_p2_carry_i_4_n_3,ult_fu_202_p2_carry_i_5_n_3,ult_fu_202_p2_carry_i_6_n_3,ult_fu_202_p2_carry_i_7_n_3,ult_fu_202_p2_carry_i_8_n_3}),
        .O(NLW_ult_fu_202_p2_carry_O_UNCONNECTED[7:0]),
        .S({ult_fu_202_p2_carry_i_9_n_3,ult_fu_202_p2_carry_i_10_n_3,ult_fu_202_p2_carry_i_11_n_3,ult_fu_202_p2_carry_i_12_n_3,ult_fu_202_p2_carry_i_13_n_3,ult_fu_202_p2_carry_i_14_n_3,ult_fu_202_p2_carry_i_15_n_3,ult_fu_202_p2_carry_i_16_n_3}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 ult_fu_202_p2_carry__0
       (.CI(ult_fu_202_p2_carry_n_3),
        .CI_TOP(1'b0),
        .CO({ult_fu_202_p2,ult_fu_202_p2_carry__0_n_4,ult_fu_202_p2_carry__0_n_5,ult_fu_202_p2_carry__0_n_6,ult_fu_202_p2_carry__0_n_7,ult_fu_202_p2_carry__0_n_8,ult_fu_202_p2_carry__0_n_9,ult_fu_202_p2_carry__0_n_10}),
        .DI({mul_8ns_8ns_16_1_1_U62_n_87,mul_8ns_8ns_16_1_1_U62_n_88,mul_8ns_8ns_16_1_1_U62_n_89,mul_8ns_8ns_16_1_1_U62_n_90,mul_8ns_8ns_16_1_1_U62_n_91,mul_8ns_8ns_16_1_1_U62_n_92,mul_8ns_8ns_16_1_1_U62_n_93,mul_8ns_8ns_16_1_1_U62_n_94}),
        .O(NLW_ult_fu_202_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({mul_8ns_8ns_16_1_1_U62_n_79,mul_8ns_8ns_16_1_1_U62_n_80,mul_8ns_8ns_16_1_1_U62_n_81,mul_8ns_8ns_16_1_1_U62_n_82,mul_8ns_8ns_16_1_1_U62_n_83,mul_8ns_8ns_16_1_1_U62_n_84,mul_8ns_8ns_16_1_1_U62_n_85,mul_8ns_8ns_16_1_1_U62_n_86}));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry_i_1
       (.I0(overly_y_read_reg_484[14]),
        .I1(overly_y_read_reg_484[15]),
        .O(ult_fu_202_p2_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry_i_10
       (.I0(overly_y_read_reg_484[13]),
        .I1(overly_y_read_reg_484[12]),
        .O(ult_fu_202_p2_carry_i_10_n_3));
  LUT3 #(
    .INIT(8'h41)) 
    ult_fu_202_p2_carry_i_11
       (.I0(overly_y_read_reg_484[11]),
        .I1(row_reg_150_reg[10]),
        .I2(overly_y_read_reg_484[10]),
        .O(ult_fu_202_p2_carry_i_11_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_202_p2_carry_i_12
       (.I0(row_reg_150_reg[9]),
        .I1(overly_y_read_reg_484[9]),
        .I2(row_reg_150_reg[8]),
        .I3(overly_y_read_reg_484[8]),
        .O(ult_fu_202_p2_carry_i_12_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_202_p2_carry_i_13
       (.I0(row_reg_150_reg[7]),
        .I1(overly_y_read_reg_484[7]),
        .I2(row_reg_150_reg[6]),
        .I3(overly_y_read_reg_484[6]),
        .O(ult_fu_202_p2_carry_i_13_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_202_p2_carry_i_14
       (.I0(row_reg_150_reg[5]),
        .I1(overly_y_read_reg_484[5]),
        .I2(row_reg_150_reg[4]),
        .I3(overly_y_read_reg_484[4]),
        .O(ult_fu_202_p2_carry_i_14_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_202_p2_carry_i_15
       (.I0(row_reg_150_reg[3]),
        .I1(overly_y_read_reg_484[3]),
        .I2(row_reg_150_reg[2]),
        .I3(overly_y_read_reg_484[2]),
        .O(ult_fu_202_p2_carry_i_15_n_3));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_202_p2_carry_i_16
       (.I0(row_reg_150_reg[1]),
        .I1(overly_y_read_reg_484[1]),
        .I2(row_reg_150_reg[0]),
        .I3(overly_y_read_reg_484[0]),
        .O(ult_fu_202_p2_carry_i_16_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    ult_fu_202_p2_carry_i_2
       (.I0(overly_y_read_reg_484[12]),
        .I1(overly_y_read_reg_484[13]),
        .O(ult_fu_202_p2_carry_i_2_n_3));
  LUT3 #(
    .INIT(8'hBA)) 
    ult_fu_202_p2_carry_i_3
       (.I0(overly_y_read_reg_484[11]),
        .I1(row_reg_150_reg[10]),
        .I2(overly_y_read_reg_484[10]),
        .O(ult_fu_202_p2_carry_i_3_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_202_p2_carry_i_4
       (.I0(overly_y_read_reg_484[9]),
        .I1(row_reg_150_reg[9]),
        .I2(overly_y_read_reg_484[8]),
        .I3(row_reg_150_reg[8]),
        .O(ult_fu_202_p2_carry_i_4_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_202_p2_carry_i_5
       (.I0(overly_y_read_reg_484[7]),
        .I1(row_reg_150_reg[7]),
        .I2(overly_y_read_reg_484[6]),
        .I3(row_reg_150_reg[6]),
        .O(ult_fu_202_p2_carry_i_5_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_202_p2_carry_i_6
       (.I0(overly_y_read_reg_484[5]),
        .I1(row_reg_150_reg[5]),
        .I2(overly_y_read_reg_484[4]),
        .I3(row_reg_150_reg[4]),
        .O(ult_fu_202_p2_carry_i_6_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_202_p2_carry_i_7
       (.I0(overly_y_read_reg_484[3]),
        .I1(row_reg_150_reg[3]),
        .I2(overly_y_read_reg_484[2]),
        .I3(row_reg_150_reg[2]),
        .O(ult_fu_202_p2_carry_i_7_n_3));
  LUT4 #(
    .INIT(16'h22B2)) 
    ult_fu_202_p2_carry_i_8
       (.I0(overly_y_read_reg_484[1]),
        .I1(row_reg_150_reg[1]),
        .I2(overly_y_read_reg_484[0]),
        .I3(row_reg_150_reg[0]),
        .O(ult_fu_202_p2_carry_i_8_n_3));
  LUT2 #(
    .INIT(4'h1)) 
    ult_fu_202_p2_carry_i_9
       (.I0(overly_y_read_reg_484[15]),
        .I1(overly_y_read_reg_484[14]),
        .O(ult_fu_202_p2_carry_i_9_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__2 
       (.I0(push),
        .I1(pop_1),
        .O(E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_Loop_loop_height_proc1719_U0
   (start_for_Loop_loop_height_proc1719_U0_full_n,
    Loop_loop_height_proc1719_U0_ap_start,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    overlyOnMat_1080_1920_U0_ap_start,
    ap_rst_n_inv);
  output start_for_Loop_loop_height_proc1719_U0_full_n;
  output Loop_loop_height_proc1719_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input overlyOnMat_1080_1920_U0_ap_start;
  input ap_rst_n_inv;

  wire Loop_loop_height_proc1719_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__7_n_3;
  wire internal_full_n_i_1__3_n_3;
  wire \mOutPtr[0]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_1__8_n_3 ;
  wire \mOutPtr[1]_i_2__0_n_3 ;
  wire \mOutPtr[1]_i_3__0_n_3 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_Loop_loop_height_proc1719_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFEFEFE0000000000)) 
    internal_empty_n_i_1__7
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr[1]_i_3__0_n_3 ),
        .I3(internal_empty_n4_out),
        .I4(Loop_loop_height_proc1719_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_3),
        .Q(Loop_loop_height_proc1719_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__3
       (.I0(\mOutPtr[1]_i_3__0_n_3 ),
        .I1(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_empty_n4_out),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Loop_loop_height_proc1719_U0_ap_start),
        .I2(start_once_reg),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(start_for_Loop_loop_height_proc1719_U0_full_n),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_3),
        .Q(start_for_Loop_loop_height_proc1719_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_3 ));
  LUT5 #(
    .INIT(32'h4444B444)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Loop_loop_height_proc1719_U0_ap_start),
        .I2(start_for_Loop_loop_height_proc1719_U0_full_n),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_1__8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr[1]_i_3__0_n_3 ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'hBFBBBBBB)) 
    \mOutPtr[1]_i_3__0 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(Loop_loop_height_proc1719_U0_ap_start),
        .I2(start_once_reg),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(start_for_Loop_loop_height_proc1719_U0_full_n),
        .O(\mOutPtr[1]_i_3__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__8_n_3 ),
        .D(\mOutPtr[0]_i_1__8_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__8_n_3 ),
        .D(\mOutPtr[1]_i_2__0_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_fast_0_0_1080_1920_1_U0
   (start_for_fast_0_0_1080_1920_1_U0_full_n,
    fast_0_0_1080_1920_1_U0_ap_start,
    ap_clk,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    ap_rst_n_inv,
    E);
  output start_for_fast_0_0_1080_1920_1_U0_full_n;
  output fast_0_0_1080_1920_1_U0_ap_start;
  input ap_clk;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire internal_empty_n_i_1_n_3;
  wire internal_empty_n_i_2__6_n_3;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1_n_3;
  wire internal_full_n_i_2__2_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_3 ;
  wire \mOutPtr[1]_i_1__6_n_3 ;
  wire \mOutPtr[2]_i_2_n_3 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;

  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n_i_2__6_n_3),
        .I1(mOutPtr[2]),
        .I2(internal_empty_n_reg_0),
        .I3(internal_empty_n_reg_1),
        .I4(fast_0_0_1080_1920_1_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h04)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(internal_empty_n_i_2__6_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_3),
        .Q(fast_0_0_1080_1920_1_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I2(internal_full_n_i_2__2_n_3),
        .I3(internal_empty_n_reg_1),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .O(internal_full_n_i_2__2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_3),
        .Q(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__6 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(\mOutPtr[2]_i_2_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_overlyOnMat_1080_1920_U0
   (start_for_overlyOnMat_1080_1920_U0_full_n,
    overlyOnMat_1080_1920_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n,
    start_once_reg,
    start_for_fast_0_0_1080_1920_1_U0_full_n,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    ap_rst_n_inv);
  output start_for_overlyOnMat_1080_1920_U0_full_n;
  output overlyOnMat_1080_1920_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]\mOutPtr_reg[1]_1 ;
  input ap_rst_n;
  input start_once_reg;
  input start_for_fast_0_0_1080_1920_1_U0_full_n;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__8_n_3;
  wire internal_empty_n_i_2_n_3;
  wire internal_full_n_i_1__0_n_3;
  wire internal_full_n_i_2__0_n_3;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_3 ;
  wire \mOutPtr[1]_i_1_n_3 ;
  wire \mOutPtr[2]_i_1__0_n_3 ;
  wire \mOutPtr[2]_i_2__0_n_3 ;
  wire \mOutPtr_reg[1]_0 ;
  wire [0:0]\mOutPtr_reg[1]_1 ;
  wire overlyOnMat_1080_1920_U0_ap_start;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hEEE00000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2_n_3),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_3));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .O(internal_empty_n_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_3),
        .Q(overlyOnMat_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(internal_full_n_i_2__0_n_3),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(internal_full_n_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(internal_full_n_i_2__0_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_3),
        .Q(start_for_overlyOnMat_1080_1920_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg[1]_1 ),
        .I2(overlyOnMat_1080_1920_U0_ap_start),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[2]_i_1__0 
       (.I0(start_once_reg),
        .I1(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I4(overlyOnMat_1080_1920_U0_ap_start),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(\mOutPtr[2]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6555AAAAAAAA9AAA)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(overlyOnMat_1080_1920_U0_ap_start),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__0_n_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__7_n_3 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_1_n_3 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_3 ),
        .D(\mOutPtr[2]_i_2__0_n_3 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_start_for_xfrgb2gray_1080_1920_U0
   (start_for_xfrgb2gray_1080_1920_U0_full_n,
    xfrgb2gray_1080_1920_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    Q,
    ap_rst_n,
    start_once_reg,
    start_for_fast_0_0_1080_1920_1_U0_full_n,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    ap_rst_n_inv);
  output start_for_xfrgb2gray_1080_1920_U0_full_n;
  output xfrgb2gray_1080_1920_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input start_once_reg;
  input start_for_fast_0_0_1080_1920_1_U0_full_n;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__0_n_3;
  wire internal_full_n_i_1__1_n_3;
  wire internal_full_n_i_2_n_3;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__6_n_3 ;
  wire \mOutPtr[1]_i_1__0_n_3 ;
  wire \mOutPtr[1]_i_2_n_3 ;
  wire \mOutPtr_reg_n_3_[0] ;
  wire \mOutPtr_reg_n_3_[1] ;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire xfrgb2gray_1080_1920_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_3_[1] ),
        .I1(\mOutPtr_reg_n_3_[0] ),
        .I2(Q),
        .I3(internal_full_n_reg_0),
        .I4(xfrgb2gray_1080_1920_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_3),
        .Q(xfrgb2gray_1080_1920_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I2(\mOutPtr_reg_n_3_[1] ),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_i_2_n_3),
        .O(internal_full_n_i_1__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2
       (.I0(xfrgb2gray_1080_1920_U0_ap_start),
        .I1(Q),
        .O(internal_full_n_i_2_n_3));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_3),
        .Q(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_3_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_3 ));
  LUT6 #(
    .INIT(64'hBFFF400040004000)) 
    \mOutPtr[1]_i_1__0 
       (.I0(start_once_reg),
        .I1(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I2(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I3(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I4(Q),
        .I5(xfrgb2gray_1080_1920_U0_ap_start),
        .O(\mOutPtr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \mOutPtr[1]_i_2 
       (.I0(internal_full_n_reg_0),
        .I1(xfrgb2gray_1080_1920_U0_ap_start),
        .I2(Q),
        .I3(\mOutPtr_reg_n_3_[0] ),
        .I4(\mOutPtr_reg_n_3_[1] ),
        .O(\mOutPtr[1]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[1]_i_3 
       (.I0(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .I1(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I2(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I3(start_once_reg),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_3 ),
        .D(\mOutPtr[0]_i_1__6_n_3 ),
        .Q(\mOutPtr_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_3 ),
        .D(\mOutPtr[1]_i_2_n_3 ),
        .Q(\mOutPtr_reg_n_3_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s
   (D,
    CO,
    \zext_ln1351_reg_5466_reg[7]_0 ,
    \zext_ln1351_reg_5466_reg[7]_1 ,
    \zext_ln1351_reg_5466_reg[7]_2 ,
    \zext_ln1351_reg_5466_reg[7]_3 ,
    O,
    \zext_ln1351_reg_5466_reg[7]_4 ,
    \ap_CS_fsm_reg[6]_0 ,
    \zext_ln1351_reg_5466_reg[7]_5 ,
    \zext_ln1351_reg_5466_reg[7]_6 ,
    \zext_ln1351_reg_5466_reg[7]_7 ,
    \zext_ln1351_reg_5466_reg[7]_8 ,
    \zext_ln1351_reg_5466_reg[7]_9 ,
    \zext_ln1351_reg_5466_reg[7]_10 ,
    \zext_ln1351_reg_5466_reg[7]_11 ,
    \zext_ln1351_reg_5466_reg[7]_12 ,
    \zext_ln1351_reg_5466_reg[7]_13 ,
    \zext_ln1351_reg_5466_reg[7]_14 ,
    \zext_ln1351_reg_5466_reg[7]_15 ,
    \zext_ln1351_reg_5466_reg[7]_16 ,
    \zext_ln1351_reg_5466_reg[7]_17 ,
    \zext_ln1351_reg_5466_reg[7]_18 ,
    \zext_ln1351_reg_5466_reg[7]_19 ,
    \zext_ln1351_reg_5466_reg[7]_20 ,
    if_din,
    E,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    push,
    \ap_CS_fsm_reg[1]_4 ,
    push_0,
    WEA,
    \ap_CS_fsm_reg[0]_0 ,
    start_once_reg_reg,
    internal_empty_n_reg,
    empty_n_reg,
    empty_n_reg_0,
    internal_empty_n_reg_0,
    \and_ln203_3_reg_6053_reg[0]_0 ,
    ap_clk,
    DINADIN,
    Q,
    ap_rst_n_inv,
    \zext_ln37_reg_5253_reg[7]_0 ,
    ap_rst_n,
    grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg,
    img_gray_src_data_empty_n,
    img_rgb_src_data_empty_n,
    img_rgb_dst_data_full_n,
    img_gray_dst_data_full_n,
    \select_ln60_6_reg_5930_reg[0]_0 ,
    \select_ln59_6_reg_5922_reg[0]_0 ,
    \select_ln60_2_reg_5867_reg[0]_0 ,
    \select_ln60_3_reg_5882_reg[0]_0 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_0 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_1 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_2 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_3 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_4 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_5 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_6 ,
    \select_ln60_4_reg_5898_reg[8]_i_5_7 ,
    \select_ln59_2_reg_5860_reg[0]_0 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_0 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_1 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_2 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_3 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_4 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_5 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_6 ,
    \select_ln59_4_reg_5890_reg[8]_i_5_7 ,
    \select_ln59_3_reg_5874_reg[0]_0 ,
    dout_valid_reg,
    empty_n,
    empty_n_1,
    pop,
    pop_2,
    \ap_CS_fsm_reg[0]_1 ,
    start_once_reg,
    start_for_fast_0_0_1080_1920_1_U0_full_n,
    start_for_overlyOnMat_1080_1920_U0_full_n,
    start_for_xfrgb2gray_1080_1920_U0_full_n,
    fast_0_0_1080_1920_1_U0_ap_start,
    threshold_c_empty_n,
    ram_reg_bram_1);
  output [7:0]D;
  output [0:0]CO;
  output [7:0]\zext_ln1351_reg_5466_reg[7]_0 ;
  output [0:0]\zext_ln1351_reg_5466_reg[7]_1 ;
  output [7:0]\zext_ln1351_reg_5466_reg[7]_2 ;
  output [0:0]\zext_ln1351_reg_5466_reg[7]_3 ;
  output [7:0]O;
  output [0:0]\zext_ln1351_reg_5466_reg[7]_4 ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output \zext_ln1351_reg_5466_reg[7]_5 ;
  output \zext_ln1351_reg_5466_reg[7]_6 ;
  output \zext_ln1351_reg_5466_reg[7]_7 ;
  output \zext_ln1351_reg_5466_reg[7]_8 ;
  output \zext_ln1351_reg_5466_reg[7]_9 ;
  output \zext_ln1351_reg_5466_reg[7]_10 ;
  output \zext_ln1351_reg_5466_reg[7]_11 ;
  output \zext_ln1351_reg_5466_reg[7]_12 ;
  output \zext_ln1351_reg_5466_reg[7]_13 ;
  output \zext_ln1351_reg_5466_reg[7]_14 ;
  output \zext_ln1351_reg_5466_reg[7]_15 ;
  output \zext_ln1351_reg_5466_reg[7]_16 ;
  output \zext_ln1351_reg_5466_reg[7]_17 ;
  output \zext_ln1351_reg_5466_reg[7]_18 ;
  output \zext_ln1351_reg_5466_reg[7]_19 ;
  output \zext_ln1351_reg_5466_reg[7]_20 ;
  output [23:0]if_din;
  output [0:0]E;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output [0:0]\ap_CS_fsm_reg[1]_3 ;
  output push;
  output [0:0]\ap_CS_fsm_reg[1]_4 ;
  output push_0;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output start_once_reg_reg;
  output internal_empty_n_reg;
  output empty_n_reg;
  output empty_n_reg_0;
  output internal_empty_n_reg_0;
  output [7:0]\and_ln203_3_reg_6053_reg[0]_0 ;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]Q;
  input ap_rst_n_inv;
  input [7:0]\zext_ln37_reg_5253_reg[7]_0 ;
  input ap_rst_n;
  input grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg;
  input img_gray_src_data_empty_n;
  input img_rgb_src_data_empty_n;
  input img_rgb_dst_data_full_n;
  input img_gray_dst_data_full_n;
  input [0:0]\select_ln60_6_reg_5930_reg[0]_0 ;
  input [0:0]\select_ln59_6_reg_5922_reg[0]_0 ;
  input [0:0]\select_ln60_2_reg_5867_reg[0]_0 ;
  input [0:0]\select_ln60_3_reg_5882_reg[0]_0 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_0 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_1 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_2 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_3 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_4 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_5 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_6 ;
  input \select_ln60_4_reg_5898_reg[8]_i_5_7 ;
  input [0:0]\select_ln59_2_reg_5860_reg[0]_0 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_0 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_1 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_2 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_3 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_4 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_5 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_6 ;
  input \select_ln59_4_reg_5890_reg[8]_i_5_7 ;
  input [0:0]\select_ln59_3_reg_5874_reg[0]_0 ;
  input [1:0]dout_valid_reg;
  input empty_n;
  input empty_n_1;
  input pop;
  input pop_2;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input start_once_reg;
  input start_for_fast_0_0_1080_1920_1_U0_full_n;
  input start_for_overlyOnMat_1080_1920_U0_full_n;
  input start_for_xfrgb2gray_1080_1920_U0_full_n;
  input fast_0_0_1080_1920_1_U0_ap_start;
  input threshold_c_empty_n;
  input [23:0]ram_reg_bram_1;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire [4:0]add_ln194_5_fu_4145_p2;
  wire [4:0]add_ln194_5_reg_5981;
  wire add_ln194_5_reg_59810;
  wire \add_ln194_5_reg_5981[1]_i_2_n_3 ;
  wire \add_ln194_5_reg_5981[2]_i_2_n_3 ;
  wire \add_ln194_5_reg_5981[2]_i_3_n_3 ;
  wire \add_ln194_5_reg_5981[3]_i_2_n_3 ;
  wire \add_ln194_5_reg_5981[4]_i_2_n_3 ;
  wire [3:1]add_ln198_1_fu_3240_p2;
  wire [4:1]add_ln198_5_fu_4151_p2;
  wire [63:1]add_ln537_fu_1556_p2;
  wire [10:0]add_ln695_1_fu_1568_p2;
  wire [10:1]add_ln695_2_fu_5108_p2;
  wire [10:0]add_ln695_3_fu_1726_p2;
  wire \add_ln695_3_reg_5383[10]_i_1_n_3 ;
  wire \add_ln695_3_reg_5383[10]_i_3_n_3 ;
  wire \add_ln695_3_reg_5383[1]_i_1_n_3 ;
  wire \add_ln695_3_reg_5383[1]_i_2_n_3 ;
  wire \add_ln695_3_reg_5383[5]_i_2_n_3 ;
  wire \add_ln695_3_reg_5383[6]_i_2_n_3 ;
  wire \add_ln695_3_reg_5383[8]_i_2_n_3 ;
  wire [10:0]add_ln695_3_reg_5383_reg;
  wire [10:0]add_ln695_fu_1538_p2;
  wire \add_ln695_reg_5229[10]_i_1_n_3 ;
  wire \add_ln695_reg_5229[10]_i_3_n_3 ;
  wire \add_ln695_reg_5229[10]_i_4_n_3 ;
  wire \add_ln695_reg_5229[1]_i_1_n_3 ;
  wire \add_ln695_reg_5229[3]_i_2_n_3 ;
  wire \add_ln695_reg_5229[4]_i_2_n_3 ;
  wire \add_ln695_reg_5229[5]_i_2_n_3 ;
  wire \add_ln695_reg_5229[6]_i_2_n_3 ;
  wire \add_ln695_reg_5229[7]_i_2_n_3 ;
  wire \add_ln695_reg_5229[8]_i_2_n_3 ;
  wire [10:0]add_ln695_reg_5229_reg;
  wire and_ln193_10_reg_5809;
  wire and_ln193_10_reg_58090;
  wire and_ln193_11_fu_3260_p2;
  wire and_ln193_11_reg_5825;
  wire \and_ln193_11_reg_5825[0]_i_10_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_11_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_12_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_13_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_14_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_15_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_16_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_17_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_18_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_19_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_20_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_21_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_4_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_5_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_6_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_7_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_8_n_3 ;
  wire \and_ln193_11_reg_5825[0]_i_9_n_3 ;
  wire \and_ln193_11_reg_5825_reg[0]_i_2_n_10 ;
  wire \and_ln193_11_reg_5825_reg[0]_i_2_n_7 ;
  wire \and_ln193_11_reg_5825_reg[0]_i_2_n_8 ;
  wire \and_ln193_11_reg_5825_reg[0]_i_2_n_9 ;
  wire \and_ln193_11_reg_5825_reg[0]_i_3_n_10 ;
  wire \and_ln193_11_reg_5825_reg[0]_i_3_n_7 ;
  wire \and_ln193_11_reg_5825_reg[0]_i_3_n_8 ;
  wire \and_ln193_11_reg_5825_reg[0]_i_3_n_9 ;
  wire and_ln193_12_fu_3272_p2;
  wire and_ln193_12_reg_5831;
  wire \and_ln193_12_reg_5831[0]_i_10_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_11_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_12_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_13_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_14_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_15_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_16_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_17_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_18_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_19_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_20_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_21_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_4_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_5_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_6_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_7_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_8_n_3 ;
  wire \and_ln193_12_reg_5831[0]_i_9_n_3 ;
  wire \and_ln193_12_reg_5831_reg[0]_i_2_n_10 ;
  wire \and_ln193_12_reg_5831_reg[0]_i_2_n_7 ;
  wire \and_ln193_12_reg_5831_reg[0]_i_2_n_8 ;
  wire \and_ln193_12_reg_5831_reg[0]_i_2_n_9 ;
  wire \and_ln193_12_reg_5831_reg[0]_i_3_n_10 ;
  wire \and_ln193_12_reg_5831_reg[0]_i_3_n_7 ;
  wire \and_ln193_12_reg_5831_reg[0]_i_3_n_8 ;
  wire \and_ln193_12_reg_5831_reg[0]_i_3_n_9 ;
  wire and_ln193_13_fu_3284_p2;
  wire and_ln193_13_reg_5837;
  wire \and_ln193_13_reg_5837[0]_i_10_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_11_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_12_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_13_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_14_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_15_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_16_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_17_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_18_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_19_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_20_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_21_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_4_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_5_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_6_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_7_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_8_n_3 ;
  wire \and_ln193_13_reg_5837[0]_i_9_n_3 ;
  wire \and_ln193_13_reg_5837_reg[0]_i_2_n_10 ;
  wire \and_ln193_13_reg_5837_reg[0]_i_2_n_7 ;
  wire \and_ln193_13_reg_5837_reg[0]_i_2_n_8 ;
  wire \and_ln193_13_reg_5837_reg[0]_i_2_n_9 ;
  wire \and_ln193_13_reg_5837_reg[0]_i_3_n_10 ;
  wire \and_ln193_13_reg_5837_reg[0]_i_3_n_7 ;
  wire \and_ln193_13_reg_5837_reg[0]_i_3_n_8 ;
  wire \and_ln193_13_reg_5837_reg[0]_i_3_n_9 ;
  wire and_ln193_14_fu_3296_p2;
  wire and_ln193_14_reg_5843;
  wire \and_ln193_14_reg_5843[0]_i_10_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_11_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_12_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_13_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_14_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_15_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_16_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_17_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_18_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_19_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_20_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_21_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_4_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_5_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_6_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_7_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_8_n_3 ;
  wire \and_ln193_14_reg_5843[0]_i_9_n_3 ;
  wire \and_ln193_14_reg_5843_reg[0]_i_2_n_10 ;
  wire \and_ln193_14_reg_5843_reg[0]_i_2_n_7 ;
  wire \and_ln193_14_reg_5843_reg[0]_i_2_n_8 ;
  wire \and_ln193_14_reg_5843_reg[0]_i_2_n_9 ;
  wire \and_ln193_14_reg_5843_reg[0]_i_3_n_10 ;
  wire \and_ln193_14_reg_5843_reg[0]_i_3_n_7 ;
  wire \and_ln193_14_reg_5843_reg[0]_i_3_n_8 ;
  wire \and_ln193_14_reg_5843_reg[0]_i_3_n_9 ;
  wire and_ln193_15_fu_3308_p2;
  wire and_ln193_15_reg_5849;
  wire \and_ln193_15_reg_5849[0]_i_10_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_11_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_12_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_13_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_14_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_15_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_16_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_17_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_18_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_19_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_20_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_21_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_4_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_5_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_6_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_7_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_8_n_3 ;
  wire \and_ln193_15_reg_5849[0]_i_9_n_3 ;
  wire \and_ln193_15_reg_5849_reg[0]_i_2_n_10 ;
  wire \and_ln193_15_reg_5849_reg[0]_i_2_n_7 ;
  wire \and_ln193_15_reg_5849_reg[0]_i_2_n_8 ;
  wire \and_ln193_15_reg_5849_reg[0]_i_2_n_9 ;
  wire \and_ln193_15_reg_5849_reg[0]_i_3_n_10 ;
  wire \and_ln193_15_reg_5849_reg[0]_i_3_n_7 ;
  wire \and_ln193_15_reg_5849_reg[0]_i_3_n_8 ;
  wire \and_ln193_15_reg_5849_reg[0]_i_3_n_9 ;
  wire and_ln193_1_reg_5759;
  wire and_ln193_1_reg_5759_pp3_iter5_reg;
  wire and_ln193_2_reg_5765;
  wire \and_ln193_2_reg_5765[0]_i_10_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_11_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_12_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_13_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_14_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_15_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_16_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_17_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_18_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_19_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_20_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_21_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_22_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_23_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_24_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_25_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_26_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_27_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_28_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_29_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_30_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_31_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_32_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_33_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_34_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_35_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_36_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_37_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_38_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_39_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_40_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_41_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_42_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_43_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_6_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_7_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_8_n_3 ;
  wire \and_ln193_2_reg_5765[0]_i_9_n_3 ;
  wire and_ln193_2_reg_5765_pp3_iter5_reg;
  wire \and_ln193_2_reg_5765_reg[0]_i_2_n_10 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_2_n_7 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_2_n_8 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_2_n_9 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_3_n_10 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_3_n_7 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_3_n_8 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_3_n_9 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_4_n_10 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_4_n_7 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_4_n_8 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_4_n_9 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_5_n_10 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_5_n_7 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_5_n_8 ;
  wire \and_ln193_2_reg_5765_reg[0]_i_5_n_9 ;
  wire and_ln193_3_reg_5771;
  wire and_ln193_3_reg_5771_pp3_iter5_reg;
  wire and_ln193_4_reg_5777;
  wire \and_ln193_4_reg_5777[0]_i_10_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_11_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_12_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_13_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_14_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_15_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_16_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_17_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_18_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_19_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_20_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_21_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_22_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_23_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_24_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_25_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_26_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_27_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_28_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_29_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_30_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_31_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_32_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_33_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_34_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_35_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_36_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_37_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_38_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_39_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_40_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_41_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_42_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_43_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_6_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_7_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_8_n_3 ;
  wire \and_ln193_4_reg_5777[0]_i_9_n_3 ;
  wire and_ln193_4_reg_5777_pp3_iter5_reg;
  wire \and_ln193_4_reg_5777_reg[0]_i_2_n_10 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_2_n_7 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_2_n_8 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_2_n_9 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_3_n_10 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_3_n_7 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_3_n_8 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_3_n_9 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_4_n_10 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_4_n_7 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_4_n_8 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_4_n_9 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_5_n_10 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_5_n_7 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_5_n_8 ;
  wire \and_ln193_4_reg_5777_reg[0]_i_5_n_9 ;
  wire and_ln193_5_reg_5783;
  wire \and_ln193_5_reg_5783[0]_i_10_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_11_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_12_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_13_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_14_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_15_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_16_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_17_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_18_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_19_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_20_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_21_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_22_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_4_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_5_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_6_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_7_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_8_n_3 ;
  wire \and_ln193_5_reg_5783[0]_i_9_n_3 ;
  wire and_ln193_5_reg_5783_pp3_iter5_reg;
  wire \and_ln193_5_reg_5783_reg[0]_i_2_n_10 ;
  wire \and_ln193_5_reg_5783_reg[0]_i_2_n_7 ;
  wire \and_ln193_5_reg_5783_reg[0]_i_2_n_8 ;
  wire \and_ln193_5_reg_5783_reg[0]_i_2_n_9 ;
  wire \and_ln193_5_reg_5783_reg[0]_i_3_n_10 ;
  wire \and_ln193_5_reg_5783_reg[0]_i_3_n_7 ;
  wire \and_ln193_5_reg_5783_reg[0]_i_3_n_8 ;
  wire \and_ln193_5_reg_5783_reg[0]_i_3_n_9 ;
  wire and_ln193_6_reg_5789;
  wire and_ln193_6_reg_5789_pp3_iter5_reg;
  wire and_ln193_7_reg_5794;
  wire \and_ln193_7_reg_5794[0]_i_10_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_11_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_12_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_13_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_14_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_15_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_16_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_17_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_18_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_19_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_20_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_21_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_22_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_4_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_5_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_6_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_7_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_8_n_3 ;
  wire \and_ln193_7_reg_5794[0]_i_9_n_3 ;
  wire and_ln193_7_reg_5794_pp3_iter5_reg;
  wire \and_ln193_7_reg_5794_reg[0]_i_2_n_10 ;
  wire \and_ln193_7_reg_5794_reg[0]_i_2_n_7 ;
  wire \and_ln193_7_reg_5794_reg[0]_i_2_n_8 ;
  wire \and_ln193_7_reg_5794_reg[0]_i_2_n_9 ;
  wire \and_ln193_7_reg_5794_reg[0]_i_3_n_10 ;
  wire \and_ln193_7_reg_5794_reg[0]_i_3_n_7 ;
  wire \and_ln193_7_reg_5794_reg[0]_i_3_n_8 ;
  wire \and_ln193_7_reg_5794_reg[0]_i_3_n_9 ;
  wire and_ln193_9_reg_5799;
  wire and_ln193_reg_5753;
  wire \and_ln193_reg_5753[0]_i_10_n_3 ;
  wire \and_ln193_reg_5753[0]_i_11_n_3 ;
  wire \and_ln193_reg_5753[0]_i_12_n_3 ;
  wire \and_ln193_reg_5753[0]_i_13_n_3 ;
  wire \and_ln193_reg_5753[0]_i_14_n_3 ;
  wire \and_ln193_reg_5753[0]_i_15_n_3 ;
  wire \and_ln193_reg_5753[0]_i_16_n_3 ;
  wire \and_ln193_reg_5753[0]_i_17_n_3 ;
  wire \and_ln193_reg_5753[0]_i_18_n_3 ;
  wire \and_ln193_reg_5753[0]_i_19_n_3 ;
  wire \and_ln193_reg_5753[0]_i_20_n_3 ;
  wire \and_ln193_reg_5753[0]_i_21_n_3 ;
  wire \and_ln193_reg_5753[0]_i_22_n_3 ;
  wire \and_ln193_reg_5753[0]_i_23_n_3 ;
  wire \and_ln193_reg_5753[0]_i_24_n_3 ;
  wire \and_ln193_reg_5753[0]_i_25_n_3 ;
  wire \and_ln193_reg_5753[0]_i_26_n_3 ;
  wire \and_ln193_reg_5753[0]_i_27_n_3 ;
  wire \and_ln193_reg_5753[0]_i_28_n_3 ;
  wire \and_ln193_reg_5753[0]_i_29_n_3 ;
  wire \and_ln193_reg_5753[0]_i_30_n_3 ;
  wire \and_ln193_reg_5753[0]_i_31_n_3 ;
  wire \and_ln193_reg_5753[0]_i_32_n_3 ;
  wire \and_ln193_reg_5753[0]_i_33_n_3 ;
  wire \and_ln193_reg_5753[0]_i_34_n_3 ;
  wire \and_ln193_reg_5753[0]_i_35_n_3 ;
  wire \and_ln193_reg_5753[0]_i_36_n_3 ;
  wire \and_ln193_reg_5753[0]_i_37_n_3 ;
  wire \and_ln193_reg_5753[0]_i_38_n_3 ;
  wire \and_ln193_reg_5753[0]_i_39_n_3 ;
  wire \and_ln193_reg_5753[0]_i_40_n_3 ;
  wire \and_ln193_reg_5753[0]_i_41_n_3 ;
  wire \and_ln193_reg_5753[0]_i_42_n_3 ;
  wire \and_ln193_reg_5753[0]_i_43_n_3 ;
  wire \and_ln193_reg_5753[0]_i_6_n_3 ;
  wire \and_ln193_reg_5753[0]_i_7_n_3 ;
  wire \and_ln193_reg_5753[0]_i_8_n_3 ;
  wire \and_ln193_reg_5753[0]_i_9_n_3 ;
  wire \and_ln193_reg_5753_reg[0]_i_2_n_10 ;
  wire \and_ln193_reg_5753_reg[0]_i_2_n_7 ;
  wire \and_ln193_reg_5753_reg[0]_i_2_n_8 ;
  wire \and_ln193_reg_5753_reg[0]_i_2_n_9 ;
  wire \and_ln193_reg_5753_reg[0]_i_3_n_10 ;
  wire \and_ln193_reg_5753_reg[0]_i_3_n_7 ;
  wire \and_ln193_reg_5753_reg[0]_i_3_n_8 ;
  wire \and_ln193_reg_5753_reg[0]_i_3_n_9 ;
  wire \and_ln193_reg_5753_reg[0]_i_4_n_10 ;
  wire \and_ln193_reg_5753_reg[0]_i_4_n_7 ;
  wire \and_ln193_reg_5753_reg[0]_i_4_n_8 ;
  wire \and_ln193_reg_5753_reg[0]_i_4_n_9 ;
  wire \and_ln193_reg_5753_reg[0]_i_5_n_10 ;
  wire \and_ln193_reg_5753_reg[0]_i_5_n_7 ;
  wire \and_ln193_reg_5753_reg[0]_i_5_n_8 ;
  wire \and_ln193_reg_5753_reg[0]_i_5_n_9 ;
  wire and_ln203_3_fu_4920_p2;
  wire and_ln203_3_reg_6053;
  wire and_ln203_3_reg_60530;
  wire \and_ln203_3_reg_6053[0]_i_3_n_3 ;
  wire \and_ln203_3_reg_6053[0]_i_4_n_3 ;
  wire \and_ln203_3_reg_6053[0]_i_5_n_3 ;
  wire \and_ln203_3_reg_6053[0]_i_6_n_3 ;
  wire \and_ln203_3_reg_6053[0]_i_7_n_3 ;
  wire [7:0]\and_ln203_3_reg_6053_reg[0]_0 ;
  wire and_ln277_fu_1738_p2;
  wire and_ln277_reg_5401;
  wire and_ln277_reg_54010;
  wire and_ln277_reg_5401_pp3_iter1_reg;
  wire and_ln277_reg_5401_pp3_iter1_reg0;
  wire and_ln443_fu_1778_p2;
  wire and_ln443_reg_5451;
  wire and_ln443_reg_54510;
  wire \and_ln443_reg_5451[0]_i_2_n_3 ;
  wire \and_ln443_reg_5451_pp3_iter4_reg_reg[0]_srl2_n_3 ;
  wire and_ln443_reg_5451_pp3_iter5_reg;
  wire and_ln443_reg_5451_pp3_iter6_reg;
  wire \ap_CS_fsm[10]_i_2_n_3 ;
  wire \ap_CS_fsm[3]_i_1_n_3 ;
  wire \ap_CS_fsm[4]_i_2_n_3 ;
  wire \ap_CS_fsm[5]_i_10_n_3 ;
  wire \ap_CS_fsm[5]_i_11_n_3 ;
  wire \ap_CS_fsm[5]_i_12_n_3 ;
  wire \ap_CS_fsm[5]_i_3_n_3 ;
  wire \ap_CS_fsm[5]_i_4_n_3 ;
  wire \ap_CS_fsm[5]_i_5_n_3 ;
  wire \ap_CS_fsm[5]_i_6_n_3 ;
  wire \ap_CS_fsm[5]_i_7_n_3 ;
  wire \ap_CS_fsm[5]_i_8_n_3 ;
  wire \ap_CS_fsm[5]_i_9_n_3 ;
  wire \ap_CS_fsm[6]_i_10_n_3 ;
  wire \ap_CS_fsm[6]_i_11_n_3 ;
  wire \ap_CS_fsm[6]_i_13_n_3 ;
  wire \ap_CS_fsm[6]_i_14_n_3 ;
  wire \ap_CS_fsm[6]_i_15_n_3 ;
  wire \ap_CS_fsm[6]_i_16_n_3 ;
  wire \ap_CS_fsm[6]_i_17_n_3 ;
  wire \ap_CS_fsm[6]_i_18_n_3 ;
  wire \ap_CS_fsm[6]_i_19_n_3 ;
  wire \ap_CS_fsm[6]_i_20_n_3 ;
  wire \ap_CS_fsm[6]_i_22_n_3 ;
  wire \ap_CS_fsm[6]_i_23_n_3 ;
  wire \ap_CS_fsm[6]_i_24_n_3 ;
  wire \ap_CS_fsm[6]_i_25_n_3 ;
  wire \ap_CS_fsm[6]_i_26_n_3 ;
  wire \ap_CS_fsm[6]_i_27_n_3 ;
  wire \ap_CS_fsm[6]_i_28_n_3 ;
  wire \ap_CS_fsm[6]_i_29_n_3 ;
  wire \ap_CS_fsm[6]_i_30_n_3 ;
  wire \ap_CS_fsm[6]_i_31_n_3 ;
  wire \ap_CS_fsm[6]_i_32_n_3 ;
  wire \ap_CS_fsm[6]_i_33_n_3 ;
  wire \ap_CS_fsm[6]_i_34_n_3 ;
  wire \ap_CS_fsm[6]_i_35_n_3 ;
  wire \ap_CS_fsm[6]_i_36_n_3 ;
  wire \ap_CS_fsm[6]_i_37_n_3 ;
  wire \ap_CS_fsm[6]_i_38_n_3 ;
  wire \ap_CS_fsm[6]_i_39_n_3 ;
  wire \ap_CS_fsm[6]_i_4_n_3 ;
  wire \ap_CS_fsm[6]_i_5_n_3 ;
  wire \ap_CS_fsm[6]_i_6_n_3 ;
  wire \ap_CS_fsm[6]_i_7_n_3 ;
  wire \ap_CS_fsm[6]_i_8_n_3 ;
  wire \ap_CS_fsm[6]_i_9_n_3 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_3 ;
  wire [0:0]\ap_CS_fsm_reg[1]_4 ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_10 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_12_n_9 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_10 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_21_n_9 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_4 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_5 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_6 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[6]_i_3_n_9 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[5] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state9;
  wire [10:1]ap_NS_fsm;
  wire ap_NS_fsm180_out;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter00;
  wire ap_enable_reg_pp1_iter0_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_i_1_n_3;
  wire ap_enable_reg_pp1_iter1_i_2_n_3;
  wire ap_enable_reg_pp1_iter1_reg_n_3;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_3;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter4;
  wire ap_enable_reg_pp3_iter5;
  wire ap_enable_reg_pp3_iter5_i_1_n_3;
  wire ap_enable_reg_pp3_iter6;
  wire ap_enable_reg_pp3_iter7_i_1_n_3;
  wire ap_enable_reg_pp3_iter7_reg_n_3;
  wire [7:0]ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433;
  wire ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[7]_i_2_n_3 ;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397;
  wire [7:0]ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]arraydecay88282_load_05397_fu_228;
  wire arraydecay88282_load_05397_fu_2280;
  wire \arraydecay88282_load_05397_fu_228[0]_i_1_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[0]_i_2_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[0]_i_3_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[0]_i_4_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[0]_i_5_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[0]_i_6_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[1]_i_1_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[1]_i_2_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[1]_i_3_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[2]_i_1_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[2]_i_2_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[2]_i_3_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[2]_i_4_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[2]_i_5_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[2]_i_6_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[3]_i_1_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[3]_i_2_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[3]_i_3_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[3]_i_6_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[3]_i_7_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[3]_i_8_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_11_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_12_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_14_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_15_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_16_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_17_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_18_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_19_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_1_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_20_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_21_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_22_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_23_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_24_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_25_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_26_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_27_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_28_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_29_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_2_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_30_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_31_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_32_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_33_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_34_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_35_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_36_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_37_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_38_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_39_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_3_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_40_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_41_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_42_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_43_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_44_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_45_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_46_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_47_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_48_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_49_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_4_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_50_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_5_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_6_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_7_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[4]_i_8_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_1_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_2_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_3_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_4_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_5_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_6_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_7_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_8_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[5]_i_9_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_10_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_11_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_12_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_13_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_14_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_15_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_16_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_17_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_18_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_19_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_20_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_23_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_24_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_25_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_26_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_27_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_28_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_29_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_31_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_32_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_33_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_34_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_35_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_36_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_37_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_38_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_39_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_3_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_40_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_41_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_42_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_43_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_44_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_45_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_46_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_47_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_48_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_49_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_4_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_50_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_51_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_52_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_53_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_54_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_55_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_56_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_57_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_58_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_59_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_5_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_60_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_61_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_62_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_63_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_64_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_65_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_66_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_67_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_68_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_69_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_70_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_71_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_72_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_73_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_74_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_75_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_76_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_77_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_7_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[6]_i_9_n_3 ;
  wire \arraydecay88282_load_05397_fu_228[7]_i_1_n_3 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_10 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_7 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_8 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_9 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_10 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_7 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_8 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_9 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_10 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_6 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_7 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_8 ;
  wire \arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_9 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_10 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_7 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_8 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_9 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_10 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_7 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_8 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_9 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_10 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_7 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_8 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_9 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_10 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_7 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_8 ;
  wire \arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_9 ;
  wire [8:0]b0_reg_5274;
  wire \b0_reg_5274[1]_i_1_n_3 ;
  wire \b0_reg_5274[2]_i_1_n_3 ;
  wire \b0_reg_5274[3]_i_1_n_3 ;
  wire \b0_reg_5274[4]_i_1_n_3 ;
  wire \b0_reg_5274[5]_i_1_n_3 ;
  wire \b0_reg_5274[6]_i_1_n_3 ;
  wire \b0_reg_5274[7]_i_1_n_3 ;
  wire \b0_reg_5274[8]_i_1_n_3 ;
  wire \b0_reg_5274[8]_i_2_n_3 ;
  wire buf_0_V_U_n_11;
  wire [10:0]buf_0_V_address1;
  wire buf_0_V_ce0;
  wire buf_0_V_ce1;
  wire [7:0]buf_0_V_q0;
  wire buf_1_V_U_n_11;
  wire buf_1_V_U_n_12;
  wire buf_1_V_U_n_13;
  wire buf_1_V_U_n_14;
  wire [7:0]buf_1_V_q0;
  wire buf_2_V_U_n_25;
  wire buf_2_V_U_n_26;
  wire [7:0]buf_2_V_q0;
  wire buf_3_V_U_n_100;
  wire buf_3_V_U_n_101;
  wire buf_3_V_U_n_102;
  wire buf_3_V_U_n_103;
  wire buf_3_V_U_n_104;
  wire buf_3_V_U_n_105;
  wire buf_3_V_U_n_106;
  wire buf_3_V_U_n_107;
  wire buf_3_V_U_n_108;
  wire buf_3_V_U_n_109;
  wire buf_3_V_U_n_110;
  wire buf_3_V_U_n_111;
  wire buf_3_V_U_n_112;
  wire buf_3_V_U_n_113;
  wire buf_3_V_U_n_114;
  wire buf_3_V_U_n_119;
  wire buf_3_V_U_n_120;
  wire buf_3_V_U_n_121;
  wire buf_3_V_U_n_122;
  wire buf_3_V_U_n_123;
  wire buf_3_V_U_n_124;
  wire buf_3_V_U_n_125;
  wire buf_3_V_U_n_126;
  wire buf_3_V_U_n_127;
  wire buf_3_V_U_n_128;
  wire buf_3_V_U_n_129;
  wire buf_3_V_U_n_130;
  wire buf_3_V_U_n_131;
  wire buf_3_V_U_n_132;
  wire buf_3_V_U_n_133;
  wire buf_3_V_U_n_134;
  wire buf_3_V_U_n_139;
  wire buf_3_V_U_n_140;
  wire buf_3_V_U_n_141;
  wire buf_3_V_U_n_142;
  wire buf_3_V_U_n_143;
  wire buf_3_V_U_n_144;
  wire buf_3_V_U_n_145;
  wire buf_3_V_U_n_146;
  wire buf_3_V_U_n_147;
  wire buf_3_V_U_n_148;
  wire buf_3_V_U_n_149;
  wire buf_3_V_U_n_150;
  wire buf_3_V_U_n_151;
  wire buf_3_V_U_n_152;
  wire buf_3_V_U_n_153;
  wire buf_3_V_U_n_154;
  wire buf_3_V_U_n_163;
  wire buf_3_V_U_n_164;
  wire buf_3_V_U_n_165;
  wire buf_3_V_U_n_166;
  wire buf_3_V_U_n_167;
  wire buf_3_V_U_n_168;
  wire buf_3_V_U_n_169;
  wire buf_3_V_U_n_170;
  wire buf_3_V_U_n_171;
  wire buf_3_V_U_n_172;
  wire buf_3_V_U_n_173;
  wire buf_3_V_U_n_174;
  wire buf_3_V_U_n_175;
  wire buf_3_V_U_n_176;
  wire buf_3_V_U_n_177;
  wire buf_3_V_U_n_178;
  wire buf_3_V_U_n_187;
  wire buf_3_V_U_n_188;
  wire buf_3_V_U_n_189;
  wire buf_3_V_U_n_190;
  wire buf_3_V_U_n_191;
  wire buf_3_V_U_n_192;
  wire buf_3_V_U_n_193;
  wire buf_3_V_U_n_194;
  wire buf_3_V_U_n_195;
  wire buf_3_V_U_n_196;
  wire buf_3_V_U_n_197;
  wire buf_3_V_U_n_198;
  wire buf_3_V_U_n_199;
  wire buf_3_V_U_n_200;
  wire buf_3_V_U_n_201;
  wire buf_3_V_U_n_202;
  wire buf_3_V_U_n_203;
  wire buf_3_V_U_n_204;
  wire buf_3_V_U_n_205;
  wire buf_3_V_U_n_206;
  wire buf_3_V_U_n_207;
  wire buf_3_V_U_n_208;
  wire buf_3_V_U_n_209;
  wire buf_3_V_U_n_210;
  wire buf_3_V_U_n_211;
  wire buf_3_V_U_n_212;
  wire buf_3_V_U_n_213;
  wire buf_3_V_U_n_214;
  wire buf_3_V_U_n_215;
  wire buf_3_V_U_n_216;
  wire buf_3_V_U_n_217;
  wire buf_3_V_U_n_218;
  wire buf_3_V_U_n_219;
  wire buf_3_V_U_n_220;
  wire buf_3_V_U_n_221;
  wire buf_3_V_U_n_222;
  wire buf_3_V_U_n_223;
  wire buf_3_V_U_n_224;
  wire buf_3_V_U_n_225;
  wire buf_3_V_U_n_226;
  wire buf_3_V_U_n_235;
  wire buf_3_V_U_n_236;
  wire buf_3_V_U_n_237;
  wire buf_3_V_U_n_238;
  wire buf_3_V_U_n_239;
  wire buf_3_V_U_n_240;
  wire buf_3_V_U_n_241;
  wire buf_3_V_U_n_242;
  wire buf_3_V_U_n_243;
  wire buf_3_V_U_n_244;
  wire buf_3_V_U_n_245;
  wire buf_3_V_U_n_246;
  wire buf_3_V_U_n_247;
  wire buf_3_V_U_n_248;
  wire buf_3_V_U_n_249;
  wire buf_3_V_U_n_250;
  wire buf_3_V_U_n_251;
  wire buf_3_V_U_n_252;
  wire buf_3_V_U_n_253;
  wire buf_3_V_U_n_254;
  wire buf_3_V_U_n_255;
  wire buf_3_V_U_n_256;
  wire buf_3_V_U_n_257;
  wire buf_3_V_U_n_258;
  wire buf_3_V_U_n_267;
  wire buf_3_V_U_n_268;
  wire buf_3_V_U_n_269;
  wire buf_3_V_U_n_270;
  wire buf_3_V_U_n_271;
  wire buf_3_V_U_n_272;
  wire buf_3_V_U_n_273;
  wire buf_3_V_U_n_274;
  wire buf_3_V_U_n_275;
  wire buf_3_V_U_n_276;
  wire buf_3_V_U_n_277;
  wire buf_3_V_U_n_278;
  wire buf_3_V_U_n_279;
  wire buf_3_V_U_n_280;
  wire buf_3_V_U_n_281;
  wire buf_3_V_U_n_282;
  wire buf_3_V_U_n_283;
  wire buf_3_V_U_n_284;
  wire buf_3_V_U_n_285;
  wire buf_3_V_U_n_286;
  wire buf_3_V_U_n_287;
  wire buf_3_V_U_n_288;
  wire buf_3_V_U_n_289;
  wire buf_3_V_U_n_290;
  wire buf_3_V_U_n_291;
  wire buf_3_V_U_n_292;
  wire buf_3_V_U_n_293;
  wire buf_3_V_U_n_294;
  wire buf_3_V_U_n_295;
  wire buf_3_V_U_n_296;
  wire buf_3_V_U_n_297;
  wire buf_3_V_U_n_298;
  wire buf_3_V_U_n_299;
  wire buf_3_V_U_n_300;
  wire buf_3_V_U_n_301;
  wire buf_3_V_U_n_302;
  wire buf_3_V_U_n_303;
  wire buf_3_V_U_n_304;
  wire buf_3_V_U_n_305;
  wire buf_3_V_U_n_306;
  wire buf_3_V_U_n_307;
  wire buf_3_V_U_n_308;
  wire buf_3_V_U_n_309;
  wire buf_3_V_U_n_310;
  wire buf_3_V_U_n_311;
  wire buf_3_V_U_n_312;
  wire buf_3_V_U_n_313;
  wire buf_3_V_U_n_314;
  wire buf_3_V_U_n_342;
  wire buf_3_V_U_n_343;
  wire buf_3_V_U_n_344;
  wire buf_3_V_U_n_345;
  wire buf_3_V_U_n_346;
  wire buf_3_V_U_n_347;
  wire buf_3_V_U_n_348;
  wire buf_3_V_U_n_349;
  wire buf_3_V_U_n_63;
  wire buf_3_V_U_n_64;
  wire buf_3_V_U_n_65;
  wire buf_3_V_U_n_66;
  wire buf_3_V_U_n_67;
  wire buf_3_V_U_n_68;
  wire buf_3_V_U_n_69;
  wire buf_3_V_U_n_70;
  wire buf_3_V_U_n_79;
  wire buf_3_V_U_n_80;
  wire buf_3_V_U_n_81;
  wire buf_3_V_U_n_82;
  wire buf_3_V_U_n_83;
  wire buf_3_V_U_n_84;
  wire buf_3_V_U_n_85;
  wire buf_3_V_U_n_86;
  wire buf_3_V_U_n_87;
  wire buf_3_V_U_n_88;
  wire buf_3_V_U_n_89;
  wire buf_3_V_U_n_90;
  wire buf_3_V_U_n_91;
  wire buf_3_V_U_n_92;
  wire buf_3_V_U_n_93;
  wire buf_3_V_U_n_94;
  wire buf_3_V_U_n_95;
  wire buf_3_V_U_n_96;
  wire buf_3_V_U_n_97;
  wire buf_3_V_U_n_98;
  wire buf_3_V_U_n_99;
  wire [10:0]buf_3_V_address1;
  wire buf_3_V_ce1;
  wire [6:3]buf_3_V_q0;
  wire buf_4_V_U_n_11;
  wire buf_4_V_U_n_12;
  wire buf_4_V_U_n_13;
  wire buf_4_V_U_n_14;
  wire buf_4_V_U_n_15;
  wire buf_4_V_U_n_16;
  wire [7:0]buf_4_V_q0;
  wire buf_5_V_U_n_11;
  wire [7:0]buf_5_V_q0;
  wire buf_6_V_U_n_100;
  wire buf_6_V_U_n_101;
  wire buf_6_V_U_n_102;
  wire buf_6_V_U_n_103;
  wire buf_6_V_U_n_104;
  wire buf_6_V_U_n_105;
  wire buf_6_V_U_n_106;
  wire buf_6_V_U_n_107;
  wire buf_6_V_U_n_108;
  wire buf_6_V_U_n_109;
  wire buf_6_V_U_n_110;
  wire buf_6_V_U_n_111;
  wire buf_6_V_U_n_112;
  wire buf_6_V_U_n_113;
  wire buf_6_V_U_n_114;
  wire buf_6_V_U_n_21;
  wire buf_6_V_U_n_22;
  wire buf_6_V_U_n_23;
  wire buf_6_V_U_n_24;
  wire buf_6_V_U_n_25;
  wire buf_6_V_U_n_26;
  wire buf_6_V_U_n_31;
  wire buf_6_V_U_n_32;
  wire buf_6_V_U_n_33;
  wire buf_6_V_U_n_34;
  wire buf_6_V_U_n_35;
  wire buf_6_V_U_n_36;
  wire buf_6_V_U_n_37;
  wire buf_6_V_U_n_38;
  wire buf_6_V_U_n_39;
  wire buf_6_V_U_n_40;
  wire buf_6_V_U_n_41;
  wire buf_6_V_U_n_42;
  wire buf_6_V_U_n_43;
  wire buf_6_V_U_n_44;
  wire buf_6_V_U_n_45;
  wire buf_6_V_U_n_46;
  wire buf_6_V_U_n_47;
  wire buf_6_V_U_n_52;
  wire buf_6_V_U_n_53;
  wire buf_6_V_U_n_54;
  wire buf_6_V_U_n_55;
  wire buf_6_V_U_n_56;
  wire buf_6_V_U_n_57;
  wire buf_6_V_U_n_58;
  wire buf_6_V_U_n_59;
  wire buf_6_V_U_n_60;
  wire buf_6_V_U_n_61;
  wire buf_6_V_U_n_62;
  wire buf_6_V_U_n_63;
  wire buf_6_V_U_n_64;
  wire buf_6_V_U_n_65;
  wire buf_6_V_U_n_66;
  wire buf_6_V_U_n_67;
  wire buf_6_V_U_n_68;
  wire buf_6_V_U_n_69;
  wire buf_6_V_U_n_70;
  wire buf_6_V_U_n_71;
  wire buf_6_V_U_n_72;
  wire buf_6_V_U_n_73;
  wire buf_6_V_U_n_74;
  wire buf_6_V_U_n_75;
  wire buf_6_V_U_n_76;
  wire buf_6_V_U_n_77;
  wire buf_6_V_U_n_78;
  wire buf_6_V_U_n_79;
  wire buf_6_V_U_n_80;
  wire buf_6_V_U_n_81;
  wire buf_6_V_U_n_82;
  wire buf_6_V_U_n_83;
  wire buf_6_V_U_n_84;
  wire buf_6_V_U_n_85;
  wire buf_6_V_U_n_86;
  wire buf_6_V_U_n_87;
  wire buf_6_V_U_n_88;
  wire buf_6_V_U_n_89;
  wire buf_6_V_U_n_90;
  wire buf_6_V_U_n_91;
  wire buf_6_V_U_n_92;
  wire buf_6_V_U_n_93;
  wire buf_6_V_U_n_94;
  wire buf_6_V_U_n_95;
  wire buf_6_V_U_n_96;
  wire buf_6_V_U_n_97;
  wire buf_6_V_U_n_98;
  wire buf_6_V_U_n_99;
  wire [6:2]buf_6_V_q0;
  wire clear;
  wire cmp_i_i230_i_6_fu_1668_p2;
  wire cmp_i_i285_i_fu_1608_p2;
  wire cmp_i_i285_i_reg_5309;
  wire cmp_i_i296_i_fu_1602_p2;
  wire cmp_i_i296_i_reg_5304;
  wire \cmp_i_i296_i_reg_5304[0]_i_3_n_3 ;
  wire \cmp_i_i296_i_reg_5304[0]_i_4_n_3 ;
  wire cmp_i_i84_i_not_fu_1680_p2;
  wire cmp_i_i84_i_not_reg_5334;
  wire \cmp_i_i84_i_not_reg_5334[0]_i_2_n_3 ;
  wire cmp_i_i_i_reg_54620;
  wire \cmp_i_i_i_reg_5462[0]_i_1_n_3 ;
  wire \cmp_i_i_i_reg_5462[0]_i_2_n_3 ;
  wire \cmp_i_i_i_reg_5462[0]_i_4_n_3 ;
  wire \cmp_i_i_i_reg_5462_reg_n_3_[0] ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[0]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[10]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[1]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[2]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[3]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[4]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[5]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[6]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[7]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[8]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter4_reg_reg[9]_srl2_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[10]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[1]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[2]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[3]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[4]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[5]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[6]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[7]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[8]__0_n_3 ;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[9]__0_n_3 ;
  wire [10:0]conv_i182_i_reg_5410_reg;
  wire [1:0]dout_valid_reg;
  wire \empty_31_reg_584[10]_i_1_n_3 ;
  wire \empty_31_reg_584[10]_i_4_n_3 ;
  wire [10:0]empty_31_reg_584_reg;
  wire \empty_32_reg_672[10]_i_3_n_3 ;
  wire \empty_32_reg_672[6]_i_2_n_3 ;
  wire \empty_32_reg_672[7]_i_2_n_3 ;
  wire [10:0]empty_32_reg_672_reg;
  wire [1:1]empty_32_reg_672_reg__0;
  wire [2:0]empty_33_reg_5314;
  wire \empty_33_reg_5314[0]_i_1_n_3 ;
  wire empty_34_reg_684;
  wire empty_34_reg_6840;
  wire [10:0]empty_34_reg_684_pp3_iter1_reg;
  wire \empty_34_reg_684_reg_n_3_[0] ;
  wire \empty_34_reg_684_reg_n_3_[10] ;
  wire \empty_34_reg_684_reg_n_3_[1] ;
  wire \empty_34_reg_684_reg_n_3_[2] ;
  wire \empty_34_reg_684_reg_n_3_[3] ;
  wire \empty_34_reg_684_reg_n_3_[4] ;
  wire \empty_34_reg_684_reg_n_3_[5] ;
  wire \empty_34_reg_684_reg_n_3_[6] ;
  wire \empty_34_reg_684_reg_n_3_[7] ;
  wire \empty_34_reg_684_reg_n_3_[8] ;
  wire \empty_34_reg_684_reg_n_3_[9] ;
  wire empty_n;
  wire empty_n_1;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire empty_reg_572;
  wire \empty_reg_572_reg_n_3_[0] ;
  wire \empty_reg_572_reg_n_3_[10] ;
  wire \empty_reg_572_reg_n_3_[1] ;
  wire \empty_reg_572_reg_n_3_[2] ;
  wire \empty_reg_572_reg_n_3_[3] ;
  wire \empty_reg_572_reg_n_3_[4] ;
  wire \empty_reg_572_reg_n_3_[5] ;
  wire \empty_reg_572_reg_n_3_[6] ;
  wire \empty_reg_572_reg_n_3_[7] ;
  wire \empty_reg_572_reg_n_3_[8] ;
  wire \empty_reg_572_reg_n_3_[9] ;
  wire fast_0_0_1080_1920_1_U0_ap_start;
  wire grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_done;
  wire grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_ready;
  wire grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg;
  wire icmp_ln165_1_fu_2548_p2;
  wire icmp_ln165_2_fu_2608_p2;
  wire icmp_ln165_3_fu_2668_p2;
  wire icmp_ln165_4_fu_2730_p2;
  wire icmp_ln165_5_fu_2792_p2;
  wire icmp_ln165_6_fu_2854_p2;
  wire icmp_ln165_7_fu_2916_p2;
  wire icmp_ln165_fu_2488_p2;
  wire icmp_ln170_7_fu_2942_p2;
  wire icmp_ln172_1_fu_2578_p2;
  wire icmp_ln172_2_fu_2638_p2;
  wire icmp_ln172_3_fu_2699_p2;
  wire icmp_ln172_4_fu_2761_p2;
  wire icmp_ln172_5_fu_2823_p2;
  wire icmp_ln172_6_fu_2885_p2;
  wire icmp_ln172_7_fu_2947_p2;
  wire icmp_ln172_fu_2518_p2;
  wire icmp_ln195_10_fu_4132_p2;
  wire icmp_ln195_10_reg_5976;
  wire icmp_ln195_2_fu_3202_p2;
  wire icmp_ln195_2_reg_5804;
  wire icmp_ln195_3_fu_3234_p2;
  wire icmp_ln195_3_reg_5814;
  wire \icmp_ln195_3_reg_5814[0]_i_2_n_3 ;
  wire icmp_ln271_fu_1720_p2;
  wire \icmp_ln271_reg_5379[0]_i_10_n_3 ;
  wire \icmp_ln271_reg_5379[0]_i_3_n_3 ;
  wire \icmp_ln271_reg_5379[0]_i_4_n_3 ;
  wire \icmp_ln271_reg_5379[0]_i_5_n_3 ;
  wire \icmp_ln271_reg_5379[0]_i_6_n_3 ;
  wire \icmp_ln271_reg_5379[0]_i_7_n_3 ;
  wire \icmp_ln271_reg_5379[0]_i_8_n_3 ;
  wire \icmp_ln271_reg_5379[0]_i_9_n_3 ;
  wire icmp_ln271_reg_5379_pp3_iter1_reg;
  wire \icmp_ln271_reg_5379_pp3_iter2_reg_reg_n_3_[0] ;
  wire \icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ;
  wire \icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ;
  wire icmp_ln271_reg_5379_pp3_iter5_reg;
  wire icmp_ln271_reg_5379_pp3_iter6_reg;
  wire \icmp_ln271_reg_5379_reg_n_3_[0] ;
  wire icmp_ln49_4_fu_2258_p2;
  wire icmp_ln49_4_reg_5617;
  wire icmp_ln49_4_reg_56170;
  wire \icmp_ln49_4_reg_5617[0]_i_10_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_11_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_2_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_3_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_4_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_5_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_6_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_7_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_8_n_3 ;
  wire \icmp_ln49_4_reg_5617[0]_i_9_n_3 ;
  wire \icmp_ln49_4_reg_5617_reg[0]_i_1_n_10 ;
  wire \icmp_ln49_4_reg_5617_reg[0]_i_1_n_7 ;
  wire \icmp_ln49_4_reg_5617_reg[0]_i_1_n_8 ;
  wire \icmp_ln49_4_reg_5617_reg[0]_i_1_n_9 ;
  wire icmp_ln50_4_fu_2264_p2;
  wire icmp_ln50_4_reg_5622;
  wire \icmp_ln50_4_reg_5622[0]_i_10_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_11_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_12_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_13_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_14_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_15_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_16_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_17_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_18_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_19_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_2_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_3_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_4_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_5_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_6_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_7_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_8_n_3 ;
  wire \icmp_ln50_4_reg_5622[0]_i_9_n_3 ;
  wire \icmp_ln50_4_reg_5622_reg[0]_i_1_n_10 ;
  wire \icmp_ln50_4_reg_5622_reg[0]_i_1_n_7 ;
  wire \icmp_ln50_4_reg_5622_reg[0]_i_1_n_8 ;
  wire \icmp_ln50_4_reg_5622_reg[0]_i_1_n_9 ;
  wire icmp_ln541_fu_1532_p2;
  wire \icmp_ln541_reg_5225[0]_i_1_n_3 ;
  wire \icmp_ln541_reg_5225_reg_n_3_[0] ;
  wire icmp_ln59_fu_2354_p2;
  wire icmp_ln59_reg_5671;
  wire icmp_ln60_fu_2360_p2;
  wire icmp_ln60_reg_5676;
  wire icmp_ln76_2_fu_3864_p2;
  wire icmp_ln76_2_reg_5960;
  wire \icmp_ln76_2_reg_5960[0]_i_10_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_11_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_2_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_3_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_4_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_5_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_6_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_7_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_8_n_3 ;
  wire \icmp_ln76_2_reg_5960[0]_i_9_n_3 ;
  wire \icmp_ln76_2_reg_5960_reg[0]_i_1_n_10 ;
  wire \icmp_ln76_2_reg_5960_reg[0]_i_1_n_7 ;
  wire \icmp_ln76_2_reg_5960_reg[0]_i_1_n_8 ;
  wire \icmp_ln76_2_reg_5960_reg[0]_i_1_n_9 ;
  wire icmp_ln76_7_fu_4795_p2;
  wire icmp_ln76_7_reg_6036;
  wire \icmp_ln76_7_reg_6036[0]_i_10_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_11_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_2_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_3_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_4_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_5_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_6_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_7_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_8_n_3 ;
  wire \icmp_ln76_7_reg_6036[0]_i_9_n_3 ;
  wire \icmp_ln76_7_reg_6036_reg[0]_i_1_n_10 ;
  wire \icmp_ln76_7_reg_6036_reg[0]_i_1_n_7 ;
  wire \icmp_ln76_7_reg_6036_reg[0]_i_1_n_8 ;
  wire \icmp_ln76_7_reg_6036_reg[0]_i_1_n_9 ;
  wire \icmp_ln874_reg_5300[0]_i_1_n_3 ;
  wire \icmp_ln874_reg_5300[0]_i_2_n_3 ;
  wire \icmp_ln874_reg_5300_reg_n_3_[0] ;
  wire icmp_ln882_1_fu_1523_p2;
  wire icmp_ln882_2_fu_1732_p2;
  wire icmp_ln882_2_reg_5388;
  wire icmp_ln882_2_reg_5388_pp3_iter1_reg;
  wire icmp_ln882_2_reg_5388_pp3_iter2_reg;
  wire \icmp_ln882_2_reg_5388_pp3_iter5_reg_reg[0]_srl3_n_3 ;
  wire icmp_ln882_2_reg_5388_pp3_iter6_reg;
  wire icmp_ln886_1_fu_1783_p2;
  wire icmp_ln886_1_reg_5457;
  wire \icmp_ln886_1_reg_5457_pp3_iter5_reg_reg[0]_srl3_n_3 ;
  wire icmp_ln886_1_reg_5457_pp3_iter6_reg;
  wire icmp_ln886_2_fu_1743_p2;
  wire icmp_ln886_2_reg_5406;
  wire \icmp_ln886_2_reg_5406[0]_i_3_n_3 ;
  wire \icmp_ln886_2_reg_5406[0]_i_4_n_3 ;
  wire \icmp_ln886_2_reg_5406[0]_i_5_n_3 ;
  wire \icmp_ln886_2_reg_5406[0]_i_6_n_3 ;
  wire icmp_ln886_2_reg_5406_pp3_iter1_reg;
  wire icmp_ln886_2_reg_5406_pp3_iter2_reg;
  wire \icmp_ln886_2_reg_5406_pp3_iter5_reg_reg[0]_srl3_n_3 ;
  wire icmp_ln886_2_reg_5406_pp3_iter6_reg;
  wire icmp_ln92_2_fu_3973_p2;
  wire icmp_ln92_2_reg_5971;
  wire \icmp_ln92_2_reg_5971[0]_i_10_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_11_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_2_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_3_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_4_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_5_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_6_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_7_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_8_n_3 ;
  wire \icmp_ln92_2_reg_5971[0]_i_9_n_3 ;
  wire \icmp_ln92_2_reg_5971_reg[0]_i_1_n_10 ;
  wire \icmp_ln92_2_reg_5971_reg[0]_i_1_n_7 ;
  wire \icmp_ln92_2_reg_5971_reg[0]_i_1_n_8 ;
  wire \icmp_ln92_2_reg_5971_reg[0]_i_1_n_9 ;
  wire [23:0]if_din;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire img_rgb_dst_data_full_n;
  wire img_rgb_src_data_empty_n;
  wire \init_buf_reg_562_reg[16]_i_1_n_10 ;
  wire \init_buf_reg_562_reg[16]_i_1_n_3 ;
  wire \init_buf_reg_562_reg[16]_i_1_n_4 ;
  wire \init_buf_reg_562_reg[16]_i_1_n_5 ;
  wire \init_buf_reg_562_reg[16]_i_1_n_6 ;
  wire \init_buf_reg_562_reg[16]_i_1_n_7 ;
  wire \init_buf_reg_562_reg[16]_i_1_n_8 ;
  wire \init_buf_reg_562_reg[16]_i_1_n_9 ;
  wire \init_buf_reg_562_reg[24]_i_1_n_10 ;
  wire \init_buf_reg_562_reg[24]_i_1_n_3 ;
  wire \init_buf_reg_562_reg[24]_i_1_n_4 ;
  wire \init_buf_reg_562_reg[24]_i_1_n_5 ;
  wire \init_buf_reg_562_reg[24]_i_1_n_6 ;
  wire \init_buf_reg_562_reg[24]_i_1_n_7 ;
  wire \init_buf_reg_562_reg[24]_i_1_n_8 ;
  wire \init_buf_reg_562_reg[24]_i_1_n_9 ;
  wire \init_buf_reg_562_reg[32]_i_1_n_10 ;
  wire \init_buf_reg_562_reg[32]_i_1_n_3 ;
  wire \init_buf_reg_562_reg[32]_i_1_n_4 ;
  wire \init_buf_reg_562_reg[32]_i_1_n_5 ;
  wire \init_buf_reg_562_reg[32]_i_1_n_6 ;
  wire \init_buf_reg_562_reg[32]_i_1_n_7 ;
  wire \init_buf_reg_562_reg[32]_i_1_n_8 ;
  wire \init_buf_reg_562_reg[32]_i_1_n_9 ;
  wire \init_buf_reg_562_reg[40]_i_1_n_10 ;
  wire \init_buf_reg_562_reg[40]_i_1_n_3 ;
  wire \init_buf_reg_562_reg[40]_i_1_n_4 ;
  wire \init_buf_reg_562_reg[40]_i_1_n_5 ;
  wire \init_buf_reg_562_reg[40]_i_1_n_6 ;
  wire \init_buf_reg_562_reg[40]_i_1_n_7 ;
  wire \init_buf_reg_562_reg[40]_i_1_n_8 ;
  wire \init_buf_reg_562_reg[40]_i_1_n_9 ;
  wire \init_buf_reg_562_reg[48]_i_1_n_10 ;
  wire \init_buf_reg_562_reg[48]_i_1_n_3 ;
  wire \init_buf_reg_562_reg[48]_i_1_n_4 ;
  wire \init_buf_reg_562_reg[48]_i_1_n_5 ;
  wire \init_buf_reg_562_reg[48]_i_1_n_6 ;
  wire \init_buf_reg_562_reg[48]_i_1_n_7 ;
  wire \init_buf_reg_562_reg[48]_i_1_n_8 ;
  wire \init_buf_reg_562_reg[48]_i_1_n_9 ;
  wire \init_buf_reg_562_reg[56]_i_1_n_10 ;
  wire \init_buf_reg_562_reg[56]_i_1_n_3 ;
  wire \init_buf_reg_562_reg[56]_i_1_n_4 ;
  wire \init_buf_reg_562_reg[56]_i_1_n_5 ;
  wire \init_buf_reg_562_reg[56]_i_1_n_6 ;
  wire \init_buf_reg_562_reg[56]_i_1_n_7 ;
  wire \init_buf_reg_562_reg[56]_i_1_n_8 ;
  wire \init_buf_reg_562_reg[56]_i_1_n_9 ;
  wire \init_buf_reg_562_reg[63]_i_1_n_10 ;
  wire \init_buf_reg_562_reg[63]_i_1_n_5 ;
  wire \init_buf_reg_562_reg[63]_i_1_n_6 ;
  wire \init_buf_reg_562_reg[63]_i_1_n_7 ;
  wire \init_buf_reg_562_reg[63]_i_1_n_8 ;
  wire \init_buf_reg_562_reg[63]_i_1_n_9 ;
  wire \init_buf_reg_562_reg[8]_i_1_n_10 ;
  wire \init_buf_reg_562_reg[8]_i_1_n_3 ;
  wire \init_buf_reg_562_reg[8]_i_1_n_4 ;
  wire \init_buf_reg_562_reg[8]_i_1_n_5 ;
  wire \init_buf_reg_562_reg[8]_i_1_n_6 ;
  wire \init_buf_reg_562_reg[8]_i_1_n_7 ;
  wire \init_buf_reg_562_reg[8]_i_1_n_8 ;
  wire \init_buf_reg_562_reg[8]_i_1_n_9 ;
  wire \init_buf_reg_562_reg_n_3_[0] ;
  wire \init_buf_reg_562_reg_n_3_[10] ;
  wire \init_buf_reg_562_reg_n_3_[11] ;
  wire \init_buf_reg_562_reg_n_3_[12] ;
  wire \init_buf_reg_562_reg_n_3_[13] ;
  wire \init_buf_reg_562_reg_n_3_[14] ;
  wire \init_buf_reg_562_reg_n_3_[15] ;
  wire \init_buf_reg_562_reg_n_3_[16] ;
  wire \init_buf_reg_562_reg_n_3_[17] ;
  wire \init_buf_reg_562_reg_n_3_[18] ;
  wire \init_buf_reg_562_reg_n_3_[19] ;
  wire \init_buf_reg_562_reg_n_3_[1] ;
  wire \init_buf_reg_562_reg_n_3_[20] ;
  wire \init_buf_reg_562_reg_n_3_[21] ;
  wire \init_buf_reg_562_reg_n_3_[22] ;
  wire \init_buf_reg_562_reg_n_3_[23] ;
  wire \init_buf_reg_562_reg_n_3_[24] ;
  wire \init_buf_reg_562_reg_n_3_[25] ;
  wire \init_buf_reg_562_reg_n_3_[26] ;
  wire \init_buf_reg_562_reg_n_3_[27] ;
  wire \init_buf_reg_562_reg_n_3_[28] ;
  wire \init_buf_reg_562_reg_n_3_[29] ;
  wire \init_buf_reg_562_reg_n_3_[2] ;
  wire \init_buf_reg_562_reg_n_3_[30] ;
  wire \init_buf_reg_562_reg_n_3_[31] ;
  wire \init_buf_reg_562_reg_n_3_[32] ;
  wire \init_buf_reg_562_reg_n_3_[33] ;
  wire \init_buf_reg_562_reg_n_3_[34] ;
  wire \init_buf_reg_562_reg_n_3_[35] ;
  wire \init_buf_reg_562_reg_n_3_[36] ;
  wire \init_buf_reg_562_reg_n_3_[37] ;
  wire \init_buf_reg_562_reg_n_3_[38] ;
  wire \init_buf_reg_562_reg_n_3_[39] ;
  wire \init_buf_reg_562_reg_n_3_[3] ;
  wire \init_buf_reg_562_reg_n_3_[40] ;
  wire \init_buf_reg_562_reg_n_3_[41] ;
  wire \init_buf_reg_562_reg_n_3_[42] ;
  wire \init_buf_reg_562_reg_n_3_[43] ;
  wire \init_buf_reg_562_reg_n_3_[44] ;
  wire \init_buf_reg_562_reg_n_3_[45] ;
  wire \init_buf_reg_562_reg_n_3_[46] ;
  wire \init_buf_reg_562_reg_n_3_[47] ;
  wire \init_buf_reg_562_reg_n_3_[48] ;
  wire \init_buf_reg_562_reg_n_3_[49] ;
  wire \init_buf_reg_562_reg_n_3_[4] ;
  wire \init_buf_reg_562_reg_n_3_[50] ;
  wire \init_buf_reg_562_reg_n_3_[51] ;
  wire \init_buf_reg_562_reg_n_3_[52] ;
  wire \init_buf_reg_562_reg_n_3_[53] ;
  wire \init_buf_reg_562_reg_n_3_[54] ;
  wire \init_buf_reg_562_reg_n_3_[55] ;
  wire \init_buf_reg_562_reg_n_3_[56] ;
  wire \init_buf_reg_562_reg_n_3_[57] ;
  wire \init_buf_reg_562_reg_n_3_[58] ;
  wire \init_buf_reg_562_reg_n_3_[59] ;
  wire \init_buf_reg_562_reg_n_3_[5] ;
  wire \init_buf_reg_562_reg_n_3_[60] ;
  wire \init_buf_reg_562_reg_n_3_[61] ;
  wire \init_buf_reg_562_reg_n_3_[62] ;
  wire \init_buf_reg_562_reg_n_3_[63] ;
  wire \init_buf_reg_562_reg_n_3_[6] ;
  wire \init_buf_reg_562_reg_n_3_[7] ;
  wire \init_buf_reg_562_reg_n_3_[8] ;
  wire \init_buf_reg_562_reg_n_3_[9] ;
  wire [2:0]init_row_ind_fu_1472_p2;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mem_reg_bram_0_i_25__0_n_3;
  wire mem_reg_bram_0_i_26__0_n_3;
  wire mem_reg_bram_0_i_27__0_n_3;
  wire mem_reg_bram_0_i_30_n_3;
  wire mem_reg_bram_0_i_31_n_3;
  wire mem_reg_bram_0_i_32_n_3;
  wire mem_reg_bram_0_i_33_n_3;
  wire mem_reg_bram_0_i_34_n_3;
  wire mem_reg_bram_0_i_35_n_3;
  wire mem_reg_bram_0_i_36_n_3;
  wire or_ln203_1_fu_3314_p2;
  wire or_ln203_1_reg_5855;
  wire \or_ln203_1_reg_5855[0]_i_10_n_3 ;
  wire \or_ln203_1_reg_5855[0]_i_2_n_3 ;
  wire \or_ln203_1_reg_5855[0]_i_3_n_3 ;
  wire \or_ln203_1_reg_5855[0]_i_4_n_3 ;
  wire \or_ln203_1_reg_5855[0]_i_5_n_3 ;
  wire \or_ln203_1_reg_5855[0]_i_6_n_3 ;
  wire \or_ln203_1_reg_5855[0]_i_7_n_3 ;
  wire \or_ln203_1_reg_5855[0]_i_8_n_3 ;
  wire \or_ln203_1_reg_5855[0]_i_9_n_3 ;
  wire or_ln203_7_fu_4193_p2;
  wire or_ln203_7_reg_5992;
  wire \or_ln203_7_reg_5992[0]_i_2_n_3 ;
  wire \or_ln203_7_reg_5992[0]_i_3_n_3 ;
  wire or_ln203_8_fu_4199_p2;
  wire or_ln203_8_reg_5997;
  wire \or_ln203_8_reg_5997[0]_i_2_n_3 ;
  wire p_0_in0;
  wire p_0_in11_in;
  wire p_0_in13_in;
  wire p_0_in15_in;
  wire p_0_in15_out;
  wire p_0_in16_out;
  wire p_0_in17_in;
  wire p_0_in17_out;
  wire p_0_in19_in;
  wire p_0_in1_in;
  wire p_0_in21_in;
  wire p_0_in22_out;
  wire p_0_in23_in;
  wire p_0_in25_in;
  wire p_0_in27_in;
  wire p_0_in29_in;
  wire p_0_in3_in;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire p_0_in7_in;
  wire p_0_in9_in;
  wire p_103_in;
  wire p_1_in;
  wire p_1_in21_out;
  wire p_24_in;
  wire [2:0]p_2_in;
  wire p_2_in20_out;
  wire p_3_in19_out;
  wire p_4_in;
  wire p_5_in18_out;
  wire p_6_in;
  wire pixel_src1_V_U_n_3;
  wire [23:0]pixel_src1_V_q0;
  wire pixel_src1_V_we0;
  wire pixel_src2_V_we0;
  wire pop;
  wire pop_2;
  wire push;
  wire push_0;
  wire [23:0]ram_reg_bram_1;
  wire [2:0]row_ind_V_0_0_fu_164_reg;
  wire row_ind_V_0_0_fu_164_reg0;
  wire \row_ind_V_0_0_load_reg_5162_reg_n_3_[0] ;
  wire \row_ind_V_0_0_load_reg_5162_reg_n_3_[1] ;
  wire \row_ind_V_0_0_load_reg_5162_reg_n_3_[2] ;
  wire row_ind_V_0_2_reg_551;
  wire \row_ind_V_0_2_reg_551_reg_n_3_[0] ;
  wire \row_ind_V_0_2_reg_551_reg_n_3_[1] ;
  wire \row_ind_V_0_2_reg_551_reg_n_3_[2] ;
  wire [2:0]row_ind_V_0_reg_649;
  wire \row_ind_V_0_reg_649[0]_i_1_n_3 ;
  wire \row_ind_V_0_reg_649[1]_i_1_n_3 ;
  wire \row_ind_V_0_reg_649[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_1_0_fu_168_reg;
  wire row_ind_V_1_0_fu_168_reg0;
  wire [2:0]row_ind_V_1_0_load_reg_5167_reg;
  wire [2:0]row_ind_V_1_reg_638;
  wire \row_ind_V_1_reg_638[0]_i_1_n_3 ;
  wire \row_ind_V_1_reg_638[1]_i_1_n_3 ;
  wire \row_ind_V_1_reg_638[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_2_0_fu_172_reg;
  wire row_ind_V_2_0_fu_172_reg0;
  wire [2:0]row_ind_V_2_0_load_reg_5172_reg;
  wire [2:0]row_ind_V_2_reg_627;
  wire \row_ind_V_2_reg_627[0]_i_1_n_3 ;
  wire \row_ind_V_2_reg_627[1]_i_1_n_3 ;
  wire \row_ind_V_2_reg_627[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_3_0_fu_176_reg;
  wire row_ind_V_3_0_fu_176_reg0;
  wire [2:0]row_ind_V_3_reg_616;
  wire \row_ind_V_3_reg_616[0]_i_1_n_3 ;
  wire \row_ind_V_3_reg_616[1]_i_1_n_3 ;
  wire \row_ind_V_3_reg_616[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_4_0_fu_180_reg;
  wire row_ind_V_4_0_fu_180_reg0;
  wire [2:0]row_ind_V_4_0_load_reg_5183_reg;
  wire [2:0]row_ind_V_4_reg_605;
  wire \row_ind_V_4_reg_605[0]_i_1_n_3 ;
  wire \row_ind_V_4_reg_605[1]_i_1_n_3 ;
  wire \row_ind_V_4_reg_605[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_5_0_fu_184_reg;
  wire row_ind_V_5_0_fu_184_reg0;
  wire [2:0]row_ind_V_5_0_load_reg_5188_reg;
  wire [2:0]row_ind_V_5_1_reg_595;
  wire \row_ind_V_5_1_reg_595[0]_i_1_n_3 ;
  wire \row_ind_V_5_1_reg_595[1]_i_1_n_3 ;
  wire \row_ind_V_5_1_reg_595[2]_i_1_n_3 ;
  wire [2:0]row_ind_V_6_0_fu_188_reg;
  wire row_ind_V_6_0_fu_188_reg0;
  wire [2:0]row_ind_V_6_0_load_reg_5193_reg;
  wire \row_ind_V_6_reg_660[0]_i_1_n_3 ;
  wire \row_ind_V_6_reg_660[1]_i_1_n_3 ;
  wire \row_ind_V_6_reg_660[2]_i_1_n_3 ;
  wire \row_ind_V_6_reg_660_reg_n_3_[0] ;
  wire \row_ind_V_6_reg_660_reg_n_3_[1] ;
  wire \row_ind_V_6_reg_660_reg_n_3_[2] ;
  wire sel;
  wire [0:0]sel0;
  wire [0:0]select_ln193_13_fu_4138_p3;
  wire select_ln193_14_reg_5986;
  wire \select_ln193_14_reg_5986[0]_i_2_n_3 ;
  wire \select_ln193_14_reg_5986[1]_i_2_n_3 ;
  wire \select_ln193_14_reg_5986[1]_i_3_n_3 ;
  wire \select_ln193_14_reg_5986[3]_i_2_n_3 ;
  wire \select_ln193_14_reg_5986[4]_i_3_n_3 ;
  wire \select_ln193_14_reg_5986_reg_n_3_[0] ;
  wire \select_ln193_14_reg_5986_reg_n_3_[1] ;
  wire \select_ln193_14_reg_5986_reg_n_3_[2] ;
  wire \select_ln193_14_reg_5986_reg_n_3_[3] ;
  wire \select_ln193_14_reg_5986_reg_n_3_[4] ;
  wire [0:0]select_ln193_5_fu_3208_p3;
  wire select_ln193_6_reg_5819;
  wire \select_ln193_6_reg_5819[0]_i_10_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_11_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_12_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_13_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_14_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_15_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_16_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_17_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_18_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_19_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_20_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_21_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_22_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_23_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_24_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_25_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_26_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_27_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_28_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_29_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_2_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_30_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_31_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_32_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_33_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_34_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_35_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_36_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_37_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_38_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_39_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_40_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_41_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_42_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_43_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_44_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_7_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_8_n_3 ;
  wire \select_ln193_6_reg_5819[0]_i_9_n_3 ;
  wire \select_ln193_6_reg_5819[2]_i_2_n_3 ;
  wire \select_ln193_6_reg_5819[2]_i_3_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_10_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_11_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_12_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_13_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_14_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_15_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_16_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_17_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_18_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_19_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_20_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_21_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_22_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_23_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_24_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_25_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_26_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_5_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_6_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_7_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_8_n_3 ;
  wire \select_ln193_6_reg_5819[3]_i_9_n_3 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_3_n_10 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_3_n_7 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_3_n_8 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_3_n_9 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_4_n_10 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_4_n_7 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_4_n_8 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_4_n_9 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_5_n_10 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_5_n_7 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_5_n_8 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_5_n_9 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_6_n_10 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_6_n_7 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_6_n_8 ;
  wire \select_ln193_6_reg_5819_reg[0]_i_6_n_9 ;
  wire \select_ln193_6_reg_5819_reg[3]_i_3_n_10 ;
  wire \select_ln193_6_reg_5819_reg[3]_i_3_n_7 ;
  wire \select_ln193_6_reg_5819_reg[3]_i_3_n_8 ;
  wire \select_ln193_6_reg_5819_reg[3]_i_3_n_9 ;
  wire \select_ln193_6_reg_5819_reg[3]_i_4_n_10 ;
  wire \select_ln193_6_reg_5819_reg[3]_i_4_n_7 ;
  wire \select_ln193_6_reg_5819_reg[3]_i_4_n_8 ;
  wire \select_ln193_6_reg_5819_reg[3]_i_4_n_9 ;
  wire \select_ln193_6_reg_5819_reg_n_3_[0] ;
  wire \select_ln193_6_reg_5819_reg_n_3_[1] ;
  wire \select_ln193_6_reg_5819_reg_n_3_[2] ;
  wire \select_ln193_6_reg_5819_reg_n_3_[3] ;
  wire [8:0]select_ln49_3_fu_2236_p3;
  wire [8:0]select_ln49_3_reg_5605;
  wire \select_ln49_3_reg_5605[1]_i_2_n_3 ;
  wire \select_ln49_3_reg_5605[2]_i_2_n_3 ;
  wire \select_ln49_3_reg_5605[3]_i_2_n_3 ;
  wire \select_ln49_3_reg_5605[5]_i_2_n_3 ;
  wire \select_ln49_3_reg_5605[6]_i_2_n_3 ;
  wire \select_ln49_3_reg_5605[7]_i_2_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_10_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_11_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_12_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_3_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_4_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_5_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_6_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_7_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_8_n_3 ;
  wire \select_ln49_3_reg_5605[8]_i_9_n_3 ;
  wire \select_ln49_3_reg_5605_reg[8]_i_2_n_10 ;
  wire \select_ln49_3_reg_5605_reg[8]_i_2_n_6 ;
  wire \select_ln49_3_reg_5605_reg[8]_i_2_n_7 ;
  wire \select_ln49_3_reg_5605_reg[8]_i_2_n_8 ;
  wire \select_ln49_3_reg_5605_reg[8]_i_2_n_9 ;
  wire [8:0]select_ln49_fu_2152_p3;
  wire [8:0]select_ln49_reg_5593;
  wire \select_ln49_reg_5593[3]_i_2_n_3 ;
  wire \select_ln49_reg_5593[5]_i_2_n_3 ;
  wire \select_ln49_reg_5593[6]_i_2_n_3 ;
  wire \select_ln49_reg_5593[8]_i_10_n_3 ;
  wire \select_ln49_reg_5593[8]_i_11_n_3 ;
  wire \select_ln49_reg_5593[8]_i_12_n_3 ;
  wire \select_ln49_reg_5593[8]_i_3_n_3 ;
  wire \select_ln49_reg_5593[8]_i_4_n_3 ;
  wire \select_ln49_reg_5593[8]_i_5_n_3 ;
  wire \select_ln49_reg_5593[8]_i_6_n_3 ;
  wire \select_ln49_reg_5593[8]_i_7_n_3 ;
  wire \select_ln49_reg_5593[8]_i_8_n_3 ;
  wire \select_ln49_reg_5593[8]_i_9_n_3 ;
  wire \select_ln49_reg_5593_reg[8]_i_2_n_10 ;
  wire \select_ln49_reg_5593_reg[8]_i_2_n_6 ;
  wire \select_ln49_reg_5593_reg[8]_i_2_n_7 ;
  wire \select_ln49_reg_5593_reg[8]_i_2_n_8 ;
  wire \select_ln49_reg_5593_reg[8]_i_2_n_9 ;
  wire [8:0]select_ln50_3_fu_2250_p3;
  wire [8:0]select_ln50_3_reg_5611;
  wire \select_ln50_3_reg_5611[0]_i_2_n_3 ;
  wire \select_ln50_3_reg_5611[1]_i_2_n_3 ;
  wire \select_ln50_3_reg_5611[2]_i_2_n_3 ;
  wire \select_ln50_3_reg_5611[3]_i_2_n_3 ;
  wire \select_ln50_3_reg_5611[5]_i_2_n_3 ;
  wire \select_ln50_3_reg_5611[6]_i_2_n_3 ;
  wire \select_ln50_3_reg_5611[7]_i_2_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_10_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_11_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_12_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_13_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_3_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_4_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_5_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_6_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_7_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_8_n_3 ;
  wire \select_ln50_3_reg_5611[8]_i_9_n_3 ;
  wire \select_ln50_3_reg_5611_reg[8]_i_2_n_10 ;
  wire \select_ln50_3_reg_5611_reg[8]_i_2_n_6 ;
  wire \select_ln50_3_reg_5611_reg[8]_i_2_n_7 ;
  wire \select_ln50_3_reg_5611_reg[8]_i_2_n_8 ;
  wire \select_ln50_3_reg_5611_reg[8]_i_2_n_9 ;
  wire [8:0]select_ln50_fu_2166_p3;
  wire [8:0]select_ln50_reg_5599;
  wire \select_ln50_reg_5599[0]_i_2_n_3 ;
  wire \select_ln50_reg_5599[0]_i_3_n_3 ;
  wire \select_ln50_reg_5599[1]_i_2_n_3 ;
  wire \select_ln50_reg_5599[1]_i_3_n_3 ;
  wire \select_ln50_reg_5599[1]_i_4_n_3 ;
  wire \select_ln50_reg_5599[1]_i_5_n_3 ;
  wire \select_ln50_reg_5599[2]_i_2_n_3 ;
  wire \select_ln50_reg_5599[2]_i_3_n_3 ;
  wire \select_ln50_reg_5599[2]_i_4_n_3 ;
  wire \select_ln50_reg_5599[2]_i_5_n_3 ;
  wire \select_ln50_reg_5599[3]_i_2_n_3 ;
  wire \select_ln50_reg_5599[4]_i_2_n_3 ;
  wire \select_ln50_reg_5599[4]_i_3_n_3 ;
  wire \select_ln50_reg_5599[4]_i_4_n_3 ;
  wire \select_ln50_reg_5599[4]_i_5_n_3 ;
  wire \select_ln50_reg_5599[5]_i_2_n_3 ;
  wire \select_ln50_reg_5599[6]_i_2_n_3 ;
  wire \select_ln50_reg_5599[7]_i_2_n_3 ;
  wire \select_ln50_reg_5599[8]_i_10_n_3 ;
  wire \select_ln50_reg_5599[8]_i_11_n_3 ;
  wire \select_ln50_reg_5599[8]_i_12_n_3 ;
  wire \select_ln50_reg_5599[8]_i_13_n_3 ;
  wire \select_ln50_reg_5599[8]_i_3_n_3 ;
  wire \select_ln50_reg_5599[8]_i_4_n_3 ;
  wire \select_ln50_reg_5599[8]_i_5_n_3 ;
  wire \select_ln50_reg_5599[8]_i_6_n_3 ;
  wire \select_ln50_reg_5599[8]_i_7_n_3 ;
  wire \select_ln50_reg_5599[8]_i_8_n_3 ;
  wire \select_ln50_reg_5599[8]_i_9_n_3 ;
  wire \select_ln50_reg_5599_reg[8]_i_2_n_10 ;
  wire \select_ln50_reg_5599_reg[8]_i_2_n_6 ;
  wire \select_ln50_reg_5599_reg[8]_i_2_n_7 ;
  wire \select_ln50_reg_5599_reg[8]_i_2_n_8 ;
  wire \select_ln50_reg_5599_reg[8]_i_2_n_9 ;
  wire [8:0]select_ln54_1_fu_2304_p3;
  wire [8:0]select_ln54_1_reg_5641;
  wire [8:0]select_ln54_2_fu_2332_p3;
  wire [8:0]select_ln54_2_reg_5657;
  wire \select_ln54_2_reg_5657[0]_i_3_n_3 ;
  wire [8:0]select_ln54_fu_2276_p3;
  wire [8:0]select_ln54_reg_5627;
  wire \select_ln54_reg_5627[0]_i_3_n_3 ;
  wire [8:0]select_ln55_1_fu_2318_p3;
  wire [8:0]select_ln55_1_reg_5649;
  wire \select_ln55_1_reg_5649[2]_i_2_n_3 ;
  wire \select_ln55_1_reg_5649[2]_i_4_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_14_n_3 ;
  wire [8:0]select_ln55_2_fu_2346_p3;
  wire [8:0]select_ln55_2_reg_5664;
  wire \select_ln55_2_reg_5664[0]_i_3_n_3 ;
  wire [8:8]select_ln55_3_fu_3427_p3;
  wire [8:0]select_ln55_fu_2290_p3;
  wire [8:0]select_ln55_reg_5634;
  wire \select_ln55_reg_5634[0]_i_3_n_3 ;
  wire [8:0]select_ln59_2_fu_3581_p3;
  wire [8:0]select_ln59_2_reg_5860;
  wire \select_ln59_2_reg_5860[8]_i_10_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_11_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_12_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_3_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_4_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_5_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_6_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_7_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_8_n_3 ;
  wire \select_ln59_2_reg_5860[8]_i_9_n_3 ;
  wire [0:0]\select_ln59_2_reg_5860_reg[0]_0 ;
  wire \select_ln59_2_reg_5860_reg[8]_i_2_n_10 ;
  wire \select_ln59_2_reg_5860_reg[8]_i_2_n_6 ;
  wire \select_ln59_2_reg_5860_reg[8]_i_2_n_7 ;
  wire \select_ln59_2_reg_5860_reg[8]_i_2_n_8 ;
  wire \select_ln59_2_reg_5860_reg[8]_i_2_n_9 ;
  wire [8:0]select_ln59_3_fu_3606_p3;
  wire [8:0]select_ln59_3_reg_5874;
  wire \select_ln59_3_reg_5874[0]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[1]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[2]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[3]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[4]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[5]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[6]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[7]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_10_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_11_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_12_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_13_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_14_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_15_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_16_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_17_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_18_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_19_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_20_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_21_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_22_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_23_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_24_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_2_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_5_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_6_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_7_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_8_n_3 ;
  wire \select_ln59_3_reg_5874[8]_i_9_n_3 ;
  wire [0:0]\select_ln59_3_reg_5874_reg[0]_0 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_3_n_10 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_3_n_6 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_3_n_7 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_3_n_8 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_3_n_9 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_4_n_10 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_4_n_6 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_4_n_7 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_4_n_8 ;
  wire \select_ln59_3_reg_5874_reg[8]_i_4_n_9 ;
  wire [8:0]select_ln59_4_fu_3634_p3;
  wire [8:0]select_ln59_4_reg_5890;
  wire \select_ln59_4_reg_5890[0]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[0]_i_3_n_3 ;
  wire \select_ln59_4_reg_5890[1]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[1]_i_3_n_3 ;
  wire \select_ln59_4_reg_5890[2]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[2]_i_3_n_3 ;
  wire \select_ln59_4_reg_5890[3]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[3]_i_3_n_3 ;
  wire \select_ln59_4_reg_5890[4]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[4]_i_3_n_3 ;
  wire \select_ln59_4_reg_5890[5]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[5]_i_3_n_3 ;
  wire \select_ln59_4_reg_5890[6]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[6]_i_3_n_3 ;
  wire \select_ln59_4_reg_5890[7]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[7]_i_3_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_10_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_11_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_12_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_13_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_14_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_15_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_16_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_17_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_18_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_19_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_20_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_21_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_22_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_23_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_24_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_25_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_2_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_4_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_6_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_7_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_8_n_3 ;
  wire \select_ln59_4_reg_5890[8]_i_9_n_3 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_3_n_10 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_3_n_6 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_3_n_7 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_3_n_8 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_3_n_9 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_0 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_1 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_2 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_3 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_4 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_5 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_6 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_7 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_n_10 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_n_6 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_n_7 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_n_8 ;
  wire \select_ln59_4_reg_5890_reg[8]_i_5_n_9 ;
  wire [8:0]select_ln59_5_fu_3662_p3;
  wire [8:0]select_ln59_5_reg_5906;
  wire \select_ln59_5_reg_5906[0]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[1]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[2]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[3]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[4]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[5]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[6]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[7]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_10_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_11_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_12_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_13_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_14_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_15_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_16_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_2_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_6_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_7_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_8_n_3 ;
  wire \select_ln59_5_reg_5906[8]_i_9_n_3 ;
  wire [8:0]select_ln59_5_reg_5906_pp3_iter5_reg;
  wire \select_ln59_5_reg_5906_reg[8]_i_3_n_10 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_3_n_6 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_3_n_7 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_3_n_8 ;
  wire \select_ln59_5_reg_5906_reg[8]_i_3_n_9 ;
  wire [8:0]select_ln59_6_fu_3689_p3;
  wire [8:0]select_ln59_6_reg_5922;
  wire \select_ln59_6_reg_5922[0]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[0]_i_3_n_3 ;
  wire \select_ln59_6_reg_5922[1]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[1]_i_3_n_3 ;
  wire \select_ln59_6_reg_5922[2]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[2]_i_3_n_3 ;
  wire \select_ln59_6_reg_5922[3]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[3]_i_3_n_3 ;
  wire \select_ln59_6_reg_5922[4]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[4]_i_3_n_3 ;
  wire \select_ln59_6_reg_5922[5]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[5]_i_3_n_3 ;
  wire \select_ln59_6_reg_5922[6]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[6]_i_3_n_3 ;
  wire \select_ln59_6_reg_5922[7]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[7]_i_3_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_10_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_11_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_12_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_13_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_14_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_15_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_26_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_27_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_28_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_29_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_2_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_30_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_31_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_32_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_33_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_34_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_35_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_6_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_7_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_8_n_3 ;
  wire \select_ln59_6_reg_5922[8]_i_9_n_3 ;
  wire [8:0]select_ln59_6_reg_5922_pp3_iter5_reg;
  wire [0:0]\select_ln59_6_reg_5922_reg[0]_0 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_3_n_10 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_3_n_6 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_3_n_7 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_3_n_8 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_3_n_9 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_5_n_10 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_5_n_6 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_5_n_7 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_5_n_8 ;
  wire \select_ln59_6_reg_5922_reg[8]_i_5_n_9 ;
  wire [8:0]select_ln59_7_fu_3713_p3;
  wire [8:0]select_ln59_7_reg_5938;
  wire \select_ln59_7_reg_5938[0]_i_2_n_3 ;
  wire \select_ln59_7_reg_5938[1]_i_2_n_3 ;
  wire \select_ln59_7_reg_5938[2]_i_2_n_3 ;
  wire \select_ln59_7_reg_5938[3]_i_2_n_3 ;
  wire \select_ln59_7_reg_5938[4]_i_2_n_3 ;
  wire \select_ln59_7_reg_5938[5]_i_2_n_3 ;
  wire \select_ln59_7_reg_5938[6]_i_2_n_3 ;
  wire \select_ln59_7_reg_5938[7]_i_2_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_10_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_11_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_12_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_13_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_14_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_16_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_17_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_18_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_19_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_20_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_21_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_22_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_23_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_24_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_25_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_26_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_27_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_28_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_29_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_30_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_31_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_32_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_33_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_34_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_35_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_3_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_5_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_6_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_7_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_8_n_3 ;
  wire \select_ln59_7_reg_5938[8]_i_9_n_3 ;
  wire [8:0]select_ln59_7_reg_5938_pp3_iter5_reg;
  wire [8:0]select_ln59_7_reg_5938_pp3_iter6_reg;
  wire \select_ln59_7_reg_5938_reg[8]_i_15_n_10 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_15_n_6 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_15_n_7 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_15_n_8 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_15_n_9 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_2_n_10 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_2_n_6 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_2_n_7 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_2_n_8 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_2_n_9 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_4_n_10 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_4_n_6 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_4_n_7 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_4_n_8 ;
  wire \select_ln59_7_reg_5938_reg[8]_i_4_n_9 ;
  wire [8:8]select_ln60_1_fu_3569_p3;
  wire [8:0]select_ln60_2_fu_3593_p3;
  wire [8:0]select_ln60_2_reg_5867;
  wire \select_ln60_2_reg_5867[8]_i_10_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_11_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_12_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_3_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_4_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_5_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_6_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_7_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_8_n_3 ;
  wire \select_ln60_2_reg_5867[8]_i_9_n_3 ;
  wire [0:0]\select_ln60_2_reg_5867_reg[0]_0 ;
  wire \select_ln60_2_reg_5867_reg[8]_i_2_n_10 ;
  wire \select_ln60_2_reg_5867_reg[8]_i_2_n_6 ;
  wire \select_ln60_2_reg_5867_reg[8]_i_2_n_7 ;
  wire \select_ln60_2_reg_5867_reg[8]_i_2_n_8 ;
  wire \select_ln60_2_reg_5867_reg[8]_i_2_n_9 ;
  wire [8:0]select_ln60_3_fu_3620_p3;
  wire [8:0]select_ln60_3_reg_5882;
  wire \select_ln60_3_reg_5882[0]_i_2_n_3 ;
  wire \select_ln60_3_reg_5882[1]_i_2_n_3 ;
  wire \select_ln60_3_reg_5882[2]_i_2_n_3 ;
  wire \select_ln60_3_reg_5882[3]_i_2_n_3 ;
  wire \select_ln60_3_reg_5882[4]_i_2_n_3 ;
  wire \select_ln60_3_reg_5882[5]_i_2_n_3 ;
  wire \select_ln60_3_reg_5882[6]_i_2_n_3 ;
  wire \select_ln60_3_reg_5882[7]_i_2_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_10_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_11_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_12_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_13_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_14_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_15_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_16_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_17_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_18_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_19_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_20_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_21_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_22_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_23_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_24_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_5_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_6_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_7_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_8_n_3 ;
  wire \select_ln60_3_reg_5882[8]_i_9_n_3 ;
  wire [0:0]\select_ln60_3_reg_5882_reg[0]_0 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_3_n_10 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_3_n_6 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_3_n_7 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_3_n_8 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_3_n_9 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_4_n_10 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_4_n_6 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_4_n_7 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_4_n_8 ;
  wire \select_ln60_3_reg_5882_reg[8]_i_4_n_9 ;
  wire [8:0]select_ln60_4_fu_3648_p3;
  wire [8:0]select_ln60_4_reg_5898;
  wire \select_ln60_4_reg_5898[0]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[0]_i_3_n_3 ;
  wire \select_ln60_4_reg_5898[1]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[1]_i_3_n_3 ;
  wire \select_ln60_4_reg_5898[2]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[2]_i_3_n_3 ;
  wire \select_ln60_4_reg_5898[3]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[3]_i_3_n_3 ;
  wire \select_ln60_4_reg_5898[4]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[4]_i_3_n_3 ;
  wire \select_ln60_4_reg_5898[5]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[5]_i_3_n_3 ;
  wire \select_ln60_4_reg_5898[6]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[6]_i_3_n_3 ;
  wire \select_ln60_4_reg_5898[7]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[7]_i_3_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_10_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_11_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_12_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_13_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_14_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_15_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_16_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_17_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_18_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_19_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_20_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_21_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_22_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_23_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_24_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_25_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_2_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_4_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_6_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_7_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_8_n_3 ;
  wire \select_ln60_4_reg_5898[8]_i_9_n_3 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_3_n_10 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_3_n_6 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_3_n_7 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_3_n_8 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_3_n_9 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_0 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_1 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_2 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_3 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_4 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_5 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_6 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_7 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_n_10 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_n_6 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_n_7 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_n_8 ;
  wire \select_ln60_4_reg_5898_reg[8]_i_5_n_9 ;
  wire [8:0]select_ln60_5_fu_3676_p3;
  wire [8:0]select_ln60_5_reg_5914;
  wire \select_ln60_5_reg_5914[0]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[1]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[2]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[3]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[4]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[5]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[6]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[7]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_10_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_11_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_12_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_13_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_14_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_15_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_16_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_2_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_6_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_7_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_8_n_3 ;
  wire \select_ln60_5_reg_5914[8]_i_9_n_3 ;
  wire [8:0]select_ln60_5_reg_5914_pp3_iter5_reg;
  wire \select_ln60_5_reg_5914_reg[8]_i_3_n_10 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_3_n_6 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_3_n_7 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_3_n_8 ;
  wire \select_ln60_5_reg_5914_reg[8]_i_3_n_9 ;
  wire [8:0]select_ln60_6_fu_3701_p3;
  wire [8:0]select_ln60_6_reg_5930;
  wire \select_ln60_6_reg_5930[0]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[0]_i_3_n_3 ;
  wire \select_ln60_6_reg_5930[1]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[1]_i_3_n_3 ;
  wire \select_ln60_6_reg_5930[2]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[2]_i_3_n_3 ;
  wire \select_ln60_6_reg_5930[3]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[3]_i_3_n_3 ;
  wire \select_ln60_6_reg_5930[4]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[4]_i_3_n_3 ;
  wire \select_ln60_6_reg_5930[5]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[5]_i_3_n_3 ;
  wire \select_ln60_6_reg_5930[6]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[6]_i_3_n_3 ;
  wire \select_ln60_6_reg_5930[7]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[7]_i_3_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_10_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_11_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_12_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_13_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_14_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_15_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_26_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_27_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_28_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_29_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_2_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_30_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_31_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_32_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_33_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_34_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_35_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_6_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_7_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_8_n_3 ;
  wire \select_ln60_6_reg_5930[8]_i_9_n_3 ;
  wire [8:0]select_ln60_6_reg_5930_pp3_iter5_reg;
  wire [0:0]\select_ln60_6_reg_5930_reg[0]_0 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_3_n_10 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_3_n_6 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_3_n_7 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_3_n_8 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_3_n_9 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_5_n_10 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_5_n_6 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_5_n_7 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_5_n_8 ;
  wire \select_ln60_6_reg_5930_reg[8]_i_5_n_9 ;
  wire [8:0]select_ln60_7_fu_3725_p3;
  wire [8:0]select_ln60_7_reg_5946;
  wire \select_ln60_7_reg_5946[0]_i_2_n_3 ;
  wire \select_ln60_7_reg_5946[1]_i_2_n_3 ;
  wire \select_ln60_7_reg_5946[2]_i_2_n_3 ;
  wire \select_ln60_7_reg_5946[3]_i_2_n_3 ;
  wire \select_ln60_7_reg_5946[4]_i_2_n_3 ;
  wire \select_ln60_7_reg_5946[5]_i_2_n_3 ;
  wire \select_ln60_7_reg_5946[6]_i_2_n_3 ;
  wire \select_ln60_7_reg_5946[7]_i_2_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_10_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_11_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_12_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_13_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_14_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_15_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_17_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_18_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_19_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_20_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_21_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_22_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_23_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_24_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_25_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_26_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_27_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_28_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_29_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_30_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_31_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_32_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_33_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_34_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_35_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_36_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_4_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_6_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_7_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_8_n_3 ;
  wire \select_ln60_7_reg_5946[8]_i_9_n_3 ;
  wire [8:0]select_ln60_7_reg_5946_pp3_iter5_reg;
  wire [8:0]select_ln60_7_reg_5946_pp3_iter6_reg;
  wire \select_ln60_7_reg_5946_reg[8]_i_16_n_10 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_16_n_6 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_16_n_7 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_16_n_8 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_16_n_9 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_3_n_10 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_3_n_6 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_3_n_7 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_3_n_8 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_3_n_9 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_5_n_10 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_5_n_6 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_5_n_7 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_5_n_8 ;
  wire \select_ln60_7_reg_5946_reg[8]_i_5_n_9 ;
  wire [8:8]select_ln60_fu_3547_p3;
  wire [7:0]select_ln76_12_fu_4350_p3;
  wire [7:0]select_ln76_12_reg_6002;
  wire \select_ln76_12_reg_6002[0]_i_2_n_3 ;
  wire \select_ln76_12_reg_6002[0]_i_3_n_3 ;
  wire \select_ln76_12_reg_6002[0]_i_4_n_3 ;
  wire \select_ln76_12_reg_6002[0]_i_5_n_3 ;
  wire \select_ln76_12_reg_6002[1]_i_2_n_3 ;
  wire \select_ln76_12_reg_6002[1]_i_3_n_3 ;
  wire \select_ln76_12_reg_6002[1]_i_4_n_3 ;
  wire \select_ln76_12_reg_6002[1]_i_5_n_3 ;
  wire \select_ln76_12_reg_6002[2]_i_2_n_3 ;
  wire \select_ln76_12_reg_6002[2]_i_3_n_3 ;
  wire \select_ln76_12_reg_6002[2]_i_4_n_3 ;
  wire \select_ln76_12_reg_6002[2]_i_5_n_3 ;
  wire \select_ln76_12_reg_6002[3]_i_2_n_3 ;
  wire \select_ln76_12_reg_6002[3]_i_3_n_3 ;
  wire \select_ln76_12_reg_6002[3]_i_4_n_3 ;
  wire \select_ln76_12_reg_6002[3]_i_5_n_3 ;
  wire \select_ln76_12_reg_6002[4]_i_2_n_3 ;
  wire \select_ln76_12_reg_6002[4]_i_3_n_3 ;
  wire \select_ln76_12_reg_6002[4]_i_4_n_3 ;
  wire \select_ln76_12_reg_6002[4]_i_5_n_3 ;
  wire \select_ln76_12_reg_6002[5]_i_2_n_3 ;
  wire \select_ln76_12_reg_6002[5]_i_3_n_3 ;
  wire \select_ln76_12_reg_6002[5]_i_4_n_3 ;
  wire \select_ln76_12_reg_6002[5]_i_5_n_3 ;
  wire \select_ln76_12_reg_6002[6]_i_2_n_3 ;
  wire \select_ln76_12_reg_6002[6]_i_3_n_3 ;
  wire \select_ln76_12_reg_6002[6]_i_4_n_3 ;
  wire \select_ln76_12_reg_6002[6]_i_5_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_100_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_101_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_102_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_103_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_104_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_105_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_106_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_107_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_108_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_109_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_10_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_110_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_111_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_112_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_113_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_114_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_115_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_116_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_117_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_118_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_119_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_11_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_120_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_121_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_122_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_123_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_124_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_125_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_126_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_127_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_128_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_129_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_12_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_130_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_131_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_132_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_133_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_134_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_135_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_13_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_14_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_15_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_16_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_17_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_18_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_19_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_20_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_21_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_22_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_23_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_24_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_25_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_26_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_27_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_2_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_30_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_31_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_32_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_33_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_34_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_35_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_36_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_37_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_38_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_39_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_40_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_41_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_42_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_43_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_44_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_45_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_46_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_47_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_48_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_49_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_50_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_51_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_52_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_53_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_54_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_55_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_56_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_57_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_5_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_60_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_61_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_62_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_63_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_64_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_65_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_66_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_67_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_68_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_69_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_70_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_71_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_72_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_73_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_74_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_75_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_76_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_77_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_78_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_79_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_80_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_81_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_82_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_83_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_84_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_85_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_86_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_88_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_89_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_8_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_90_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_91_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_92_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_93_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_94_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_95_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_96_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_97_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_98_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_99_n_3 ;
  wire \select_ln76_12_reg_6002[7]_i_9_n_3 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_28_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_28_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_28_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_28_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_28_n_9 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_29_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_29_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_29_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_29_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_29_n_9 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_3_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_3_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_3_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_3_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_3_n_9 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_4_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_4_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_4_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_4_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_4_n_9 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_58_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_58_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_58_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_58_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_58_n_9 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_59_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_59_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_59_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_59_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_59_n_9 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_6_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_6_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_6_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_6_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_6_n_9 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_7_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_7_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_7_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_7_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_7_n_9 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_87_n_10 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_87_n_6 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_87_n_7 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_87_n_8 ;
  wire \select_ln76_12_reg_6002_reg[7]_i_87_n_9 ;
  wire [7:0]select_ln77_14_fu_4787_p3;
  wire [7:0]select_ln77_14_reg_6030;
  wire \select_ln77_14_reg_6030[0]_i_2_n_3 ;
  wire \select_ln77_14_reg_6030[0]_i_3_n_3 ;
  wire \select_ln77_14_reg_6030[0]_i_4_n_3 ;
  wire \select_ln77_14_reg_6030[0]_i_5_n_3 ;
  wire \select_ln77_14_reg_6030[1]_i_2_n_3 ;
  wire \select_ln77_14_reg_6030[1]_i_3_n_3 ;
  wire \select_ln77_14_reg_6030[1]_i_4_n_3 ;
  wire \select_ln77_14_reg_6030[1]_i_5_n_3 ;
  wire \select_ln77_14_reg_6030[2]_i_2_n_3 ;
  wire \select_ln77_14_reg_6030[2]_i_3_n_3 ;
  wire \select_ln77_14_reg_6030[2]_i_4_n_3 ;
  wire \select_ln77_14_reg_6030[2]_i_5_n_3 ;
  wire \select_ln77_14_reg_6030[3]_i_2_n_3 ;
  wire \select_ln77_14_reg_6030[3]_i_3_n_3 ;
  wire \select_ln77_14_reg_6030[3]_i_4_n_3 ;
  wire \select_ln77_14_reg_6030[3]_i_5_n_3 ;
  wire \select_ln77_14_reg_6030[4]_i_2_n_3 ;
  wire \select_ln77_14_reg_6030[4]_i_3_n_3 ;
  wire \select_ln77_14_reg_6030[4]_i_4_n_3 ;
  wire \select_ln77_14_reg_6030[4]_i_5_n_3 ;
  wire \select_ln77_14_reg_6030[5]_i_2_n_3 ;
  wire \select_ln77_14_reg_6030[5]_i_3_n_3 ;
  wire \select_ln77_14_reg_6030[5]_i_4_n_3 ;
  wire \select_ln77_14_reg_6030[5]_i_5_n_3 ;
  wire \select_ln77_14_reg_6030[6]_i_2_n_3 ;
  wire \select_ln77_14_reg_6030[6]_i_3_n_3 ;
  wire \select_ln77_14_reg_6030[6]_i_4_n_3 ;
  wire \select_ln77_14_reg_6030[6]_i_5_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_100_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_101_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_102_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_103_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_104_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_105_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_106_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_107_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_108_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_109_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_10_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_110_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_111_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_112_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_113_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_114_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_115_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_116_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_117_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_118_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_119_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_11_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_120_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_121_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_122_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_123_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_124_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_125_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_126_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_127_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_128_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_129_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_12_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_130_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_131_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_132_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_133_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_134_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_135_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_13_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_14_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_15_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_16_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_17_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_18_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_19_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_20_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_21_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_22_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_23_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_24_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_25_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_26_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_27_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_2_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_30_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_31_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_32_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_33_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_34_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_35_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_36_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_37_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_38_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_39_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_40_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_41_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_42_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_43_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_44_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_45_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_46_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_47_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_48_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_49_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_50_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_51_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_52_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_53_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_54_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_55_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_56_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_58_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_5_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_60_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_61_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_62_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_63_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_64_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_65_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_66_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_67_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_68_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_69_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_70_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_71_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_72_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_73_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_74_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_75_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_76_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_77_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_78_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_79_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_80_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_81_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_82_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_83_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_84_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_85_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_86_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_87_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_88_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_89_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_8_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_90_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_91_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_92_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_93_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_94_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_95_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_97_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_98_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_99_n_3 ;
  wire \select_ln77_14_reg_6030[7]_i_9_n_3 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_28_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_28_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_28_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_28_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_28_n_9 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_29_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_29_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_29_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_29_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_29_n_9 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_3_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_3_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_3_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_3_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_3_n_9 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_4_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_4_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_4_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_4_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_4_n_9 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_57_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_57_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_57_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_57_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_57_n_9 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_59_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_59_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_59_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_59_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_59_n_9 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_6_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_6_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_6_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_6_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_6_n_9 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_7_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_7_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_7_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_7_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_7_n_9 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_96_n_10 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_96_n_6 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_96_n_7 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_96_n_8 ;
  wire \select_ln77_14_reg_6030_reg[7]_i_96_n_9 ;
  wire [8:0]select_ln77_4_reg_6008;
  wire \select_ln77_4_reg_6008[0]_i_1_n_3 ;
  wire \select_ln77_4_reg_6008[1]_i_1_n_3 ;
  wire \select_ln77_4_reg_6008[2]_i_1_n_3 ;
  wire \select_ln77_4_reg_6008[3]_i_1_n_3 ;
  wire \select_ln77_4_reg_6008[4]_i_1_n_3 ;
  wire \select_ln77_4_reg_6008[5]_i_1_n_3 ;
  wire \select_ln77_4_reg_6008[6]_i_1_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_10_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_11_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_12_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_1_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_3_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_4_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_5_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_6_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_7_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_8_n_3 ;
  wire \select_ln77_4_reg_6008[8]_i_9_n_3 ;
  wire \select_ln77_4_reg_6008_reg[8]_i_2_n_10 ;
  wire \select_ln77_4_reg_6008_reg[8]_i_2_n_6 ;
  wire \select_ln77_4_reg_6008_reg[8]_i_2_n_7 ;
  wire \select_ln77_4_reg_6008_reg[8]_i_2_n_8 ;
  wire \select_ln77_4_reg_6008_reg[8]_i_2_n_9 ;
  wire [7:0]select_ln77_9_fu_3856_p3;
  wire [7:0]select_ln77_9_reg_5954;
  wire \select_ln77_9_reg_5954[0]_i_2_n_3 ;
  wire \select_ln77_9_reg_5954[0]_i_3_n_3 ;
  wire \select_ln77_9_reg_5954[0]_i_4_n_3 ;
  wire \select_ln77_9_reg_5954[0]_i_5_n_3 ;
  wire \select_ln77_9_reg_5954[0]_i_6_n_3 ;
  wire \select_ln77_9_reg_5954[1]_i_2_n_3 ;
  wire \select_ln77_9_reg_5954[1]_i_3_n_3 ;
  wire \select_ln77_9_reg_5954[1]_i_4_n_3 ;
  wire \select_ln77_9_reg_5954[1]_i_5_n_3 ;
  wire \select_ln77_9_reg_5954[1]_i_6_n_3 ;
  wire \select_ln77_9_reg_5954[2]_i_2_n_3 ;
  wire \select_ln77_9_reg_5954[2]_i_3_n_3 ;
  wire \select_ln77_9_reg_5954[2]_i_4_n_3 ;
  wire \select_ln77_9_reg_5954[2]_i_5_n_3 ;
  wire \select_ln77_9_reg_5954[2]_i_6_n_3 ;
  wire \select_ln77_9_reg_5954[3]_i_2_n_3 ;
  wire \select_ln77_9_reg_5954[3]_i_3_n_3 ;
  wire \select_ln77_9_reg_5954[3]_i_4_n_3 ;
  wire \select_ln77_9_reg_5954[3]_i_5_n_3 ;
  wire \select_ln77_9_reg_5954[3]_i_6_n_3 ;
  wire \select_ln77_9_reg_5954[4]_i_2_n_3 ;
  wire \select_ln77_9_reg_5954[4]_i_3_n_3 ;
  wire \select_ln77_9_reg_5954[4]_i_4_n_3 ;
  wire \select_ln77_9_reg_5954[4]_i_5_n_3 ;
  wire \select_ln77_9_reg_5954[4]_i_6_n_3 ;
  wire \select_ln77_9_reg_5954[5]_i_2_n_3 ;
  wire \select_ln77_9_reg_5954[5]_i_3_n_3 ;
  wire \select_ln77_9_reg_5954[5]_i_4_n_3 ;
  wire \select_ln77_9_reg_5954[5]_i_5_n_3 ;
  wire \select_ln77_9_reg_5954[5]_i_6_n_3 ;
  wire \select_ln77_9_reg_5954[6]_i_2_n_3 ;
  wire \select_ln77_9_reg_5954[6]_i_3_n_3 ;
  wire \select_ln77_9_reg_5954[6]_i_4_n_3 ;
  wire \select_ln77_9_reg_5954[6]_i_5_n_3 ;
  wire \select_ln77_9_reg_5954[6]_i_6_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_100_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_101_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_102_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_103_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_104_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_105_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_106_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_107_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_108_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_109_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_10_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_110_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_111_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_112_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_113_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_114_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_115_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_116_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_117_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_118_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_119_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_11_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_120_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_121_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_122_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_123_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_124_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_125_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_126_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_127_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_128_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_129_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_12_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_130_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_131_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_132_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_133_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_13_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_14_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_15_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_16_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_17_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_18_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_19_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_20_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_21_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_22_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_23_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_24_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_25_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_26_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_27_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_29_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_2_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_31_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_33_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_34_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_35_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_36_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_37_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_38_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_39_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_40_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_41_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_42_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_43_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_44_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_45_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_46_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_47_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_48_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_49_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_50_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_51_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_52_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_53_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_54_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_55_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_56_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_57_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_58_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_59_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_5_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_60_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_61_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_62_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_63_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_64_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_65_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_66_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_67_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_68_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_69_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_6_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_72_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_73_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_74_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_75_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_76_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_77_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_78_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_79_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_80_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_81_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_82_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_83_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_84_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_85_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_86_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_87_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_88_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_89_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_90_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_91_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_92_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_93_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_94_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_95_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_96_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_97_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_98_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_99_n_3 ;
  wire \select_ln77_9_reg_5954[7]_i_9_n_3 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_28_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_28_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_28_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_28_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_28_n_9 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_30_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_30_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_30_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_30_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_30_n_9 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_32_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_32_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_32_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_32_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_32_n_9 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_3_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_3_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_3_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_3_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_3_n_9 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_4_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_4_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_4_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_4_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_4_n_9 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_70_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_70_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_70_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_70_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_70_n_9 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_71_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_71_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_71_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_71_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_71_n_9 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_7_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_7_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_7_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_7_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_7_n_9 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_8_n_10 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_8_n_6 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_8_n_7 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_8_n_8 ;
  wire \select_ln77_9_reg_5954_reg[7]_i_8_n_9 ;
  wire [7:0]select_ln92_10_fu_4382_p3;
  wire [8:8]select_ln92_10_fu_4382_p3__0;
  wire [8:8]select_ln92_11_fu_4429_p3;
  wire [7:0]select_ln92_11_fu_4429_p3__0;
  wire [8:0]select_ln92_12_fu_4477_p3;
  wire [8:0]select_ln92_12_reg_6018;
  wire \select_ln92_12_reg_6018[8]_i_100_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_101_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_102_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_103_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_104_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_105_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_106_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_107_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_108_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_109_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_10_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_110_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_115_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_116_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_117_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_118_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_119_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_11_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_120_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_121_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_122_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_123_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_124_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_125_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_126_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_127_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_128_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_12_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_134_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_135_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_136_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_137_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_13_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_14_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_15_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_16_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_17_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_18_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_19_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_20_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_21_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_22_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_23_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_24_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_25_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_26_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_27_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_31_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_32_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_33_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_34_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_35_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_36_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_37_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_38_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_39_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_40_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_41_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_42_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_43_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_44_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_45_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_46_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_47_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_48_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_49_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_50_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_55_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_56_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_57_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_58_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_62_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_63_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_64_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_65_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_66_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_67_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_68_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_69_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_70_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_71_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_72_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_73_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_74_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_75_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_76_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_77_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_78_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_79_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_80_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_81_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_86_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_87_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_88_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_89_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_8_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_91_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_92_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_93_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_94_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_95_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_96_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_97_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_98_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_99_n_3 ;
  wire \select_ln92_12_reg_6018[8]_i_9_n_3 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_29_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_29_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_29_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_29_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_29_n_9 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_30_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_30_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_30_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_30_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_30_n_9 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_3_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_3_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_3_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_3_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_3_n_9 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_4_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_4_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_4_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_4_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_4_n_9 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_60_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_60_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_60_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_60_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_60_n_9 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_61_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_61_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_61_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_61_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_61_n_9 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_6_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_6_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_6_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_6_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_6_n_9 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_7_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_7_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_7_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_7_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_7_n_9 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_90_n_10 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_90_n_6 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_90_n_7 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_90_n_8 ;
  wire \select_ln92_12_reg_6018_reg[8]_i_90_n_9 ;
  wire [8:8]select_ln92_13_fu_4825_p3;
  wire [7:0]select_ln92_13_fu_4825_p3__0;
  wire [8:8]select_ln92_14_fu_4873_p3;
  wire [7:0]select_ln92_14_fu_4873_p3__0;
  wire [8:8]select_ln92_1_fu_3886_p3;
  wire [8:8]select_ln92_2_fu_4372_p3;
  wire [7:1]select_ln92_2_fu_4372_p3__0;
  wire [7:1]select_ln92_3_fu_4417_p3;
  wire [7:1]select_ln92_4_fu_4465_p3;
  wire [7:0]select_ln92_5_fu_4813_p3;
  wire [8:8]select_ln92_5_fu_4813_p3__0;
  wire [7:1]select_ln92_6_fu_4861_p3;
  wire [8:0]select_ln92_7_fu_4909_p3;
  wire [8:0]select_ln92_7_reg_6047;
  wire \select_ln92_7_reg_6047[8]_i_10_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_11_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_12_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_3_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_4_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_5_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_6_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_7_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_8_n_3 ;
  wire \select_ln92_7_reg_6047[8]_i_9_n_3 ;
  wire \select_ln92_7_reg_6047_reg[8]_i_2_n_10 ;
  wire \select_ln92_7_reg_6047_reg[8]_i_2_n_6 ;
  wire \select_ln92_7_reg_6047_reg[8]_i_2_n_7 ;
  wire \select_ln92_7_reg_6047_reg[8]_i_2_n_8 ;
  wire \select_ln92_7_reg_6047_reg[8]_i_2_n_9 ;
  wire [8:8]select_ln92_9_fu_3937_p3;
  wire [8:8]select_ln93_10_fu_4405_p3;
  wire [7:0]select_ln93_10_fu_4405_p3__0;
  wire [8:8]select_ln93_11_fu_4453_p3;
  wire [7:0]select_ln93_11_fu_4453_p3__0;
  wire [7:0]select_ln93_12_fu_4803_p3;
  wire [8:8]select_ln93_13_fu_4849_p3;
  wire [7:0]select_ln93_13_fu_4849_p3__0;
  wire [8:0]select_ln93_14_fu_4897_p3;
  wire [8:0]select_ln93_14_reg_6041;
  wire \select_ln93_14_reg_6041[8]_i_101_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_102_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_103_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_104_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_105_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_106_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_107_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_108_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_109_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_10_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_110_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_115_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_116_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_117_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_118_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_119_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_11_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_120_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_121_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_122_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_123_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_124_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_125_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_126_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_127_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_128_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_12_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_137_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_138_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_139_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_13_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_140_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_14_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_15_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_16_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_17_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_18_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_19_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_20_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_21_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_22_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_23_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_24_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_25_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_26_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_27_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_31_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_32_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_33_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_34_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_35_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_36_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_37_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_38_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_39_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_40_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_41_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_42_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_43_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_44_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_45_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_46_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_47_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_48_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_49_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_50_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_55_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_56_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_57_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_58_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_62_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_63_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_64_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_65_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_66_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_67_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_68_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_69_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_70_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_71_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_72_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_73_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_74_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_75_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_76_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_77_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_78_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_79_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_80_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_81_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_86_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_87_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_88_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_89_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_8_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_90_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_91_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_92_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_93_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_94_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_95_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_96_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_97_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_98_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_99_n_3 ;
  wire \select_ln93_14_reg_6041[8]_i_9_n_3 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_100_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_100_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_100_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_100_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_100_n_9 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_29_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_29_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_29_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_29_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_29_n_9 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_30_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_30_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_30_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_30_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_30_n_9 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_3_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_3_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_3_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_3_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_3_n_9 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_4_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_4_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_4_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_4_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_4_n_9 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_59_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_59_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_59_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_59_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_59_n_9 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_61_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_61_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_61_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_61_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_61_n_9 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_6_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_6_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_6_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_6_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_6_n_9 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_7_n_10 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_7_n_6 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_7_n_7 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_7_n_8 ;
  wire \select_ln93_14_reg_6041_reg[8]_i_7_n_9 ;
  wire [8:8]select_ln93_1_fu_3911_p3;
  wire [7:1]select_ln93_2_fu_4393_p3;
  wire [7:1]select_ln93_3_fu_4441_p3;
  wire [8:0]select_ln93_4_fu_4489_p3;
  wire [8:0]select_ln93_4_reg_6024;
  wire \select_ln93_4_reg_6024[8]_i_10_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_11_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_12_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_13_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_4_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_5_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_6_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_7_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_8_n_3 ;
  wire \select_ln93_4_reg_6024[8]_i_9_n_3 ;
  wire \select_ln93_4_reg_6024_reg[8]_i_3_n_10 ;
  wire \select_ln93_4_reg_6024_reg[8]_i_3_n_6 ;
  wire \select_ln93_4_reg_6024_reg[8]_i_3_n_7 ;
  wire \select_ln93_4_reg_6024_reg[8]_i_3_n_8 ;
  wire \select_ln93_4_reg_6024_reg[8]_i_3_n_9 ;
  wire [7:1]select_ln93_5_fu_4837_p3;
  wire [7:1]select_ln93_6_fu_4885_p3;
  wire [8:0]select_ln93_9_fu_3965_p3;
  wire [8:0]select_ln93_9_reg_5965;
  wire \select_ln93_9_reg_5965[0]_i_2_n_3 ;
  wire \select_ln93_9_reg_5965[0]_i_3_n_3 ;
  wire \select_ln93_9_reg_5965[0]_i_4_n_3 ;
  wire \select_ln93_9_reg_5965[0]_i_5_n_3 ;
  wire \select_ln93_9_reg_5965[0]_i_6_n_3 ;
  wire \select_ln93_9_reg_5965[1]_i_2_n_3 ;
  wire \select_ln93_9_reg_5965[1]_i_3_n_3 ;
  wire \select_ln93_9_reg_5965[1]_i_4_n_3 ;
  wire \select_ln93_9_reg_5965[1]_i_5_n_3 ;
  wire \select_ln93_9_reg_5965[1]_i_6_n_3 ;
  wire \select_ln93_9_reg_5965[2]_i_2_n_3 ;
  wire \select_ln93_9_reg_5965[2]_i_3_n_3 ;
  wire \select_ln93_9_reg_5965[2]_i_4_n_3 ;
  wire \select_ln93_9_reg_5965[2]_i_5_n_3 ;
  wire \select_ln93_9_reg_5965[2]_i_6_n_3 ;
  wire \select_ln93_9_reg_5965[3]_i_2_n_3 ;
  wire \select_ln93_9_reg_5965[3]_i_3_n_3 ;
  wire \select_ln93_9_reg_5965[3]_i_4_n_3 ;
  wire \select_ln93_9_reg_5965[3]_i_5_n_3 ;
  wire \select_ln93_9_reg_5965[3]_i_6_n_3 ;
  wire \select_ln93_9_reg_5965[4]_i_2_n_3 ;
  wire \select_ln93_9_reg_5965[4]_i_3_n_3 ;
  wire \select_ln93_9_reg_5965[4]_i_4_n_3 ;
  wire \select_ln93_9_reg_5965[4]_i_5_n_3 ;
  wire \select_ln93_9_reg_5965[4]_i_6_n_3 ;
  wire \select_ln93_9_reg_5965[5]_i_2_n_3 ;
  wire \select_ln93_9_reg_5965[5]_i_3_n_3 ;
  wire \select_ln93_9_reg_5965[5]_i_4_n_3 ;
  wire \select_ln93_9_reg_5965[5]_i_5_n_3 ;
  wire \select_ln93_9_reg_5965[5]_i_6_n_3 ;
  wire \select_ln93_9_reg_5965[6]_i_2_n_3 ;
  wire \select_ln93_9_reg_5965[6]_i_3_n_3 ;
  wire \select_ln93_9_reg_5965[6]_i_4_n_3 ;
  wire \select_ln93_9_reg_5965[6]_i_5_n_3 ;
  wire \select_ln93_9_reg_5965[6]_i_6_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_10_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_11_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_12_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_13_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_14_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_15_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_2_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_4_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_5_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_6_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_7_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_8_n_3 ;
  wire \select_ln93_9_reg_5965[7]_i_9_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_100_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_101_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_102_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_103_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_104_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_105_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_106_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_107_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_108_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_109_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_10_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_110_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_111_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_112_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_113_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_114_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_115_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_116_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_117_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_118_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_119_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_11_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_120_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_121_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_122_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_123_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_124_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_125_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_126_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_127_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_128_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_129_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_12_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_130_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_131_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_132_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_133_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_134_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_135_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_136_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_137_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_138_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_13_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_14_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_15_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_16_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_17_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_18_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_19_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_21_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_22_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_23_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_24_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_25_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_26_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_27_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_28_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_29_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_30_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_35_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_36_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_37_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_38_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_39_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_40_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_41_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_42_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_43_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_44_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_45_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_46_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_47_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_48_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_49_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_50_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_51_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_52_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_53_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_54_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_55_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_56_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_57_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_58_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_59_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_60_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_61_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_62_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_63_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_64_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_65_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_66_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_67_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_68_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_69_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_70_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_71_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_72_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_75_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_76_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_77_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_78_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_79_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_80_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_81_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_82_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_83_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_84_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_85_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_86_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_87_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_88_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_89_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_90_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_91_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_92_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_93_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_94_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_95_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_96_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_97_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_98_n_3 ;
  wire \select_ln93_9_reg_5965[8]_i_99_n_3 ;
  wire \select_ln93_9_reg_5965_reg[7]_i_3_n_10 ;
  wire \select_ln93_9_reg_5965_reg[7]_i_3_n_3 ;
  wire \select_ln93_9_reg_5965_reg[7]_i_3_n_4 ;
  wire \select_ln93_9_reg_5965_reg[7]_i_3_n_5 ;
  wire \select_ln93_9_reg_5965_reg[7]_i_3_n_6 ;
  wire \select_ln93_9_reg_5965_reg[7]_i_3_n_7 ;
  wire \select_ln93_9_reg_5965_reg[7]_i_3_n_8 ;
  wire \select_ln93_9_reg_5965_reg[7]_i_3_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_20_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_20_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_20_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_20_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_20_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_32_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_32_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_32_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_32_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_32_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_34_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_34_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_34_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_34_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_34_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_3_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_3_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_3_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_3_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_3_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_5_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_5_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_5_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_5_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_5_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_73_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_73_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_73_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_73_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_73_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_74_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_74_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_74_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_74_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_74_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_8_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_8_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_8_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_8_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_8_n_9 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_9_n_10 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_9_n_6 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_9_n_7 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_9_n_8 ;
  wire \select_ln93_9_reg_5965_reg[8]_i_9_n_9 ;
  wire spec_select5220_fu_1650_p2;
  wire spec_select5220_reg_5319;
  wire spec_select5236_fu_1662_p2;
  wire spec_select5236_reg_5324;
  wire \spec_select5236_reg_5324[0]_i_2_n_3 ;
  wire \spec_select5236_reg_5324[0]_i_3_n_3 ;
  wire \spec_select5236_reg_5324[0]_i_4_n_3 ;
  wire \spec_select5236_reg_5324[0]_i_5_n_3 ;
  wire spec_select5252_fu_1674_p2;
  wire spec_select5252_reg_5329;
  wire \spec_select5252_reg_5329[0]_i_10_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_11_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_12_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_13_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_14_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_3_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_4_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_5_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_6_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_7_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_8_n_3 ;
  wire \spec_select5252_reg_5329[0]_i_9_n_3 ;
  wire \spec_select5252_reg_5329_reg[0]_i_2_n_10 ;
  wire \spec_select5252_reg_5329_reg[0]_i_2_n_6 ;
  wire \spec_select5252_reg_5329_reg[0]_i_2_n_7 ;
  wire \spec_select5252_reg_5329_reg[0]_i_2_n_8 ;
  wire \spec_select5252_reg_5329_reg[0]_i_2_n_9 ;
  wire src_buf_V_0_2_0_reg_1374;
  wire src_buf_V_0_2_0_reg_13740;
  wire \src_buf_V_0_2_0_reg_1374_reg_n_3_[0] ;
  wire \src_buf_V_0_2_0_reg_1374_reg_n_3_[1] ;
  wire \src_buf_V_0_2_0_reg_1374_reg_n_3_[2] ;
  wire \src_buf_V_0_2_0_reg_1374_reg_n_3_[3] ;
  wire \src_buf_V_0_2_0_reg_1374_reg_n_3_[4] ;
  wire \src_buf_V_0_2_0_reg_1374_reg_n_3_[5] ;
  wire \src_buf_V_0_2_0_reg_1374_reg_n_3_[6] ;
  wire \src_buf_V_0_2_0_reg_1374_reg_n_3_[7] ;
  wire [7:0]src_buf_V_0_2_1_reg_1433;
  wire src_buf_V_0_2_reg_1030;
  wire src_buf_V_0_2_reg_10300;
  wire \src_buf_V_0_2_reg_1030_reg_n_3_[0] ;
  wire \src_buf_V_0_2_reg_1030_reg_n_3_[1] ;
  wire \src_buf_V_0_2_reg_1030_reg_n_3_[2] ;
  wire \src_buf_V_0_2_reg_1030_reg_n_3_[3] ;
  wire \src_buf_V_0_2_reg_1030_reg_n_3_[4] ;
  wire \src_buf_V_0_2_reg_1030_reg_n_3_[5] ;
  wire \src_buf_V_0_2_reg_1030_reg_n_3_[6] ;
  wire \src_buf_V_0_2_reg_1030_reg_n_3_[7] ;
  wire [7:0]src_buf_V_0_3_1_reg_1318;
  wire [7:0]src_buf_V_0_3_reg_1019;
  wire [7:0]src_buf_V_0_4_1_reg_1306;
  wire [7:0]src_buf_V_0_5_fu_2430_p3;
  wire [7:0]src_buf_V_0_5_reg_5715;
  wire src_buf_V_0_5_reg_57150;
  wire [7:0]src_buf_V_0_6_3_reg_1008;
  wire [7:0]src_buf_V_1_1_0_reg_1363;
  wire [7:0]src_buf_V_1_1_1_reg_1421;
  wire [7:0]src_buf_V_1_1_reg_996;
  wire [7:0]src_buf_V_1_2_1_reg_1294;
  wire [7:0]src_buf_V_1_2_reg_985;
  wire [7:0]src_buf_V_1_3_1_reg_1282;
  wire [7:0]src_buf_V_1_3_reg_974;
  wire [7:0]src_buf_V_1_4_1_reg_1270;
  wire \src_buf_V_1_4_1_reg_1270[7]_i_2_n_3 ;
  wire [7:0]src_buf_V_1_5_fu_2420_p3;
  wire [7:0]src_buf_V_1_5_reg_5709;
  wire [7:0]src_buf_V_1_6_3_reg_963;
  wire [7:0]src_buf_V_2_0_0_reg_1352;
  wire [7:0]src_buf_V_2_0_1_reg_1409;
  wire [7:0]src_buf_V_2_0_reg_951;
  wire [7:0]src_buf_V_2_1_1_reg_1258;
  wire [7:0]src_buf_V_2_1_reg_940;
  wire [7:0]src_buf_V_2_2_1_reg_1246;
  wire [7:0]src_buf_V_2_2_reg_929;
  wire [7:0]src_buf_V_2_3_1_reg_1234;
  wire [7:0]src_buf_V_2_3_reg_918;
  wire [7:0]src_buf_V_2_4_1_reg_1222;
  wire [7:0]src_buf_V_2_5_fu_2409_p3;
  wire [7:0]src_buf_V_2_5_reg_5703;
  wire [7:0]src_buf_V_2_6_3_reg_907;
  wire [7:0]src_buf_V_3_0_0_reg_1341;
  wire [7:0]src_buf_V_3_0_1_reg_1397;
  wire [7:0]src_buf_V_3_0_reg_895;
  wire [7:0]src_buf_V_3_1_1_reg_1210;
  wire [7:0]src_buf_V_3_1_reg_884;
  wire [7:0]src_buf_V_3_2_1_reg_1198;
  wire [7:0]src_buf_V_3_2_reg_873;
  wire [7:0]src_buf_V_3_3_1_reg_1186;
  wire [7:0]src_buf_V_3_3_reg_862;
  wire [7:0]src_buf_V_3_4_1_reg_1174;
  wire [7:0]src_buf_V_3_5_fu_2398_p3;
  wire [7:0]src_buf_V_3_5_reg_5697;
  wire \src_buf_V_3_5_reg_5697[5]_i_3_n_3 ;
  wire \src_buf_V_3_5_reg_5697[7]_i_3_n_3 ;
  wire [7:0]src_buf_V_3_6_3_reg_851;
  wire [7:0]src_buf_V_4_0_0_reg_1330;
  wire [7:0]src_buf_V_4_0_1_reg_1385;
  wire [7:0]src_buf_V_4_0_reg_839;
  wire [7:0]src_buf_V_4_1_1_reg_1162;
  wire [7:0]src_buf_V_4_1_reg_828;
  wire [7:0]src_buf_V_4_2_1_reg_1150;
  wire [7:0]src_buf_V_4_2_reg_817;
  wire [7:0]src_buf_V_4_3_1_reg_1138;
  wire [7:0]src_buf_V_4_3_reg_806;
  wire [7:0]src_buf_V_4_4_1_reg_1126;
  wire [7:0]src_buf_V_4_5_fu_2387_p3;
  wire [7:0]src_buf_V_4_5_reg_5691;
  wire [7:0]src_buf_V_4_6_3_reg_795;
  wire [7:0]src_buf_V_5_1_0_reg_784;
  wire [7:0]src_buf_V_5_1_1_reg_1114;
  wire [7:0]src_buf_V_5_1_reg_773;
  wire [7:0]src_buf_V_5_2_1_reg_1102;
  wire [7:0]src_buf_V_5_2_reg_762;
  wire [7:0]src_buf_V_5_3_1_reg_1090;
  wire [7:0]src_buf_V_5_3_reg_751;
  wire [7:0]src_buf_V_5_4_1_reg_1078;
  wire [7:0]src_buf_V_5_5_fu_2376_p3;
  wire [7:0]src_buf_V_5_5_reg_5686;
  wire \src_buf_V_5_5_reg_5686[0]_i_3_n_3 ;
  wire \src_buf_V_5_5_reg_5686[1]_i_3_n_3 ;
  wire \src_buf_V_5_5_reg_5686[2]_i_3_n_3 ;
  wire \src_buf_V_5_5_reg_5686[3]_i_3_n_3 ;
  wire \src_buf_V_5_5_reg_5686[4]_i_3_n_3 ;
  wire \src_buf_V_5_5_reg_5686[5]_i_3_n_3 ;
  wire \src_buf_V_5_5_reg_5686[6]_i_3_n_3 ;
  wire \src_buf_V_5_5_reg_5686[7]_i_3_n_3 ;
  wire [7:0]src_buf_V_5_6_3_reg_740;
  wire [7:0]src_buf_V_6_2_0_reg_729;
  wire [7:0]src_buf_V_6_2_1_reg_1066;
  wire [7:0]src_buf_V_6_2_reg_718;
  wire [7:0]src_buf_V_6_3_1_reg_1054;
  wire [7:0]src_buf_V_6_3_reg_707;
  wire [7:0]src_buf_V_6_4_1_reg_1042;
  wire \src_buf_V_6_4_1_reg_1042[7]_i_3_n_3 ;
  wire \src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ;
  wire [7:0]src_buf_V_6_4_fu_2366_p3;
  wire [7:0]src_buf_V_6_4_reg_5681;
  wire \src_buf_V_6_4_reg_5681[0]_i_4_n_3 ;
  wire \src_buf_V_6_4_reg_5681[1]_i_4_n_3 ;
  wire \src_buf_V_6_4_reg_5681[2]_i_4_n_3 ;
  wire \src_buf_V_6_4_reg_5681[3]_i_4_n_3 ;
  wire \src_buf_V_6_4_reg_5681[4]_i_4_n_3 ;
  wire \src_buf_V_6_4_reg_5681[5]_i_4_n_3 ;
  wire \src_buf_V_6_4_reg_5681[6]_i_4_n_3 ;
  wire \src_buf_V_6_4_reg_5681[7]_i_5_n_3 ;
  wire [7:0]src_buf_V_6_6_3_reg_696;
  wire \src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ;
  wire start_for_fast_0_0_1080_1920_1_U0_full_n;
  wire start_for_overlyOnMat_1080_1920_U0_full_n;
  wire start_for_xfrgb2gray_1080_1920_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [8:0]sub_ln1351_10_fu_2140_p2;
  wire [8:0]sub_ln1351_10_reg_5581;
  wire \sub_ln1351_10_reg_5581[1]_i_2_n_3 ;
  wire \sub_ln1351_10_reg_5581[2]_i_2_n_3 ;
  wire \sub_ln1351_10_reg_5581[3]_i_2_n_3 ;
  wire \sub_ln1351_10_reg_5581[4]_i_2_n_3 ;
  wire \sub_ln1351_10_reg_5581[5]_i_2_n_3 ;
  wire \sub_ln1351_10_reg_5581[7]_i_2_n_3 ;
  wire \sub_ln1351_10_reg_5581[7]_i_3_n_3 ;
  wire \sub_ln1351_10_reg_5581[8]_i_2_n_3 ;
  wire [8:0]sub_ln1351_10_reg_5581_pp3_iter4_reg;
  wire [8:0]sub_ln1351_10_reg_5581_pp3_iter5_reg;
  wire [8:8]sub_ln1351_12_fu_2452_p2;
  wire [8:0]sub_ln1351_12_reg_5721;
  wire \sub_ln1351_12_reg_5721[7]_i_2_n_3 ;
  wire \sub_ln1351_12_reg_5721[7]_i_3_n_3 ;
  wire \sub_ln1351_12_reg_5721[7]_i_4_n_3 ;
  wire \sub_ln1351_12_reg_5721[7]_i_5_n_3 ;
  wire \sub_ln1351_12_reg_5721[7]_i_6_n_3 ;
  wire \sub_ln1351_12_reg_5721[7]_i_7_n_3 ;
  wire \sub_ln1351_12_reg_5721[7]_i_8_n_3 ;
  wire \sub_ln1351_12_reg_5721[7]_i_9_n_3 ;
  wire [8:0]sub_ln1351_12_reg_5721_pp3_iter5_reg;
  wire \sub_ln1351_12_reg_5721_reg[7]_i_1_n_10 ;
  wire \sub_ln1351_12_reg_5721_reg[7]_i_1_n_3 ;
  wire \sub_ln1351_12_reg_5721_reg[7]_i_1_n_4 ;
  wire \sub_ln1351_12_reg_5721_reg[7]_i_1_n_5 ;
  wire \sub_ln1351_12_reg_5721_reg[7]_i_1_n_6 ;
  wire \sub_ln1351_12_reg_5721_reg[7]_i_1_n_7 ;
  wire \sub_ln1351_12_reg_5721_reg[7]_i_1_n_8 ;
  wire \sub_ln1351_12_reg_5721_reg[7]_i_1_n_9 ;
  wire [8:8]sub_ln1351_13_fu_2461_p2;
  wire [8:0]sub_ln1351_13_reg_5729;
  wire \sub_ln1351_13_reg_5729[7]_i_2_n_3 ;
  wire \sub_ln1351_13_reg_5729[7]_i_3_n_3 ;
  wire \sub_ln1351_13_reg_5729[7]_i_4_n_3 ;
  wire \sub_ln1351_13_reg_5729[7]_i_5_n_3 ;
  wire \sub_ln1351_13_reg_5729[7]_i_6_n_3 ;
  wire \sub_ln1351_13_reg_5729[7]_i_7_n_3 ;
  wire \sub_ln1351_13_reg_5729[7]_i_8_n_3 ;
  wire \sub_ln1351_13_reg_5729[7]_i_9_n_3 ;
  wire \sub_ln1351_13_reg_5729_reg[7]_i_1_n_10 ;
  wire \sub_ln1351_13_reg_5729_reg[7]_i_1_n_3 ;
  wire \sub_ln1351_13_reg_5729_reg[7]_i_1_n_4 ;
  wire \sub_ln1351_13_reg_5729_reg[7]_i_1_n_5 ;
  wire \sub_ln1351_13_reg_5729_reg[7]_i_1_n_6 ;
  wire \sub_ln1351_13_reg_5729_reg[7]_i_1_n_7 ;
  wire \sub_ln1351_13_reg_5729_reg[7]_i_1_n_8 ;
  wire \sub_ln1351_13_reg_5729_reg[7]_i_1_n_9 ;
  wire [8:8]sub_ln1351_14_fu_2470_p2;
  wire [8:0]sub_ln1351_14_reg_5737;
  wire \sub_ln1351_14_reg_5737[7]_i_2_n_3 ;
  wire \sub_ln1351_14_reg_5737[7]_i_3_n_3 ;
  wire \sub_ln1351_14_reg_5737[7]_i_4_n_3 ;
  wire \sub_ln1351_14_reg_5737[7]_i_5_n_3 ;
  wire \sub_ln1351_14_reg_5737[7]_i_6_n_3 ;
  wire \sub_ln1351_14_reg_5737[7]_i_7_n_3 ;
  wire \sub_ln1351_14_reg_5737[7]_i_8_n_3 ;
  wire \sub_ln1351_14_reg_5737[7]_i_9_n_3 ;
  wire [8:0]sub_ln1351_14_reg_5737_pp3_iter5_reg;
  wire [8:0]sub_ln1351_14_reg_5737_pp3_iter6_reg;
  wire \sub_ln1351_14_reg_5737_reg[7]_i_1_n_10 ;
  wire \sub_ln1351_14_reg_5737_reg[7]_i_1_n_3 ;
  wire \sub_ln1351_14_reg_5737_reg[7]_i_1_n_4 ;
  wire \sub_ln1351_14_reg_5737_reg[7]_i_1_n_5 ;
  wire \sub_ln1351_14_reg_5737_reg[7]_i_1_n_6 ;
  wire \sub_ln1351_14_reg_5737_reg[7]_i_1_n_7 ;
  wire \sub_ln1351_14_reg_5737_reg[7]_i_1_n_8 ;
  wire \sub_ln1351_14_reg_5737_reg[7]_i_1_n_9 ;
  wire [8:0]sub_ln1351_15_fu_2479_p2;
  wire [8:0]sub_ln1351_15_reg_5745;
  wire \sub_ln1351_15_reg_5745[7]_i_2_n_3 ;
  wire \sub_ln1351_15_reg_5745[7]_i_3_n_3 ;
  wire \sub_ln1351_15_reg_5745[7]_i_4_n_3 ;
  wire \sub_ln1351_15_reg_5745[7]_i_5_n_3 ;
  wire \sub_ln1351_15_reg_5745[7]_i_6_n_3 ;
  wire \sub_ln1351_15_reg_5745[7]_i_7_n_3 ;
  wire \sub_ln1351_15_reg_5745[7]_i_8_n_3 ;
  wire \sub_ln1351_15_reg_5745[7]_i_9_n_3 ;
  wire \sub_ln1351_15_reg_5745_reg[7]_i_1_n_10 ;
  wire \sub_ln1351_15_reg_5745_reg[7]_i_1_n_3 ;
  wire \sub_ln1351_15_reg_5745_reg[7]_i_1_n_4 ;
  wire \sub_ln1351_15_reg_5745_reg[7]_i_1_n_5 ;
  wire \sub_ln1351_15_reg_5745_reg[7]_i_1_n_6 ;
  wire \sub_ln1351_15_reg_5745_reg[7]_i_1_n_7 ;
  wire \sub_ln1351_15_reg_5745_reg[7]_i_1_n_8 ;
  wire \sub_ln1351_15_reg_5745_reg[7]_i_1_n_9 ;
  wire \sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ;
  wire [8:0]sub_ln1351_1_fu_2050_p2;
  wire [8:0]sub_ln1351_1_reg_5489;
  wire \sub_ln1351_1_reg_5489[3]_i_2_n_3 ;
  wire \sub_ln1351_1_reg_5489[5]_i_2_n_3 ;
  wire \sub_ln1351_1_reg_5489[6]_i_2_n_3 ;
  wire \sub_ln1351_1_reg_5489[6]_i_3_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_10_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_2_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_3_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_4_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_5_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_6_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_7_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_8_n_3 ;
  wire \sub_ln1351_1_reg_5489[7]_i_9_n_3 ;
  wire \sub_ln1351_1_reg_5489[8]_i_2_n_3 ;
  wire [8:0]sub_ln1351_1_reg_5489_pp3_iter4_reg;
  wire [8:0]sub_ln1351_2_fu_2060_p2;
  wire [8:0]sub_ln1351_2_reg_5499;
  wire \sub_ln1351_2_reg_5499[3]_i_2_n_3 ;
  wire \sub_ln1351_2_reg_5499[5]_i_2_n_3 ;
  wire \sub_ln1351_2_reg_5499[6]_i_2_n_3 ;
  wire \sub_ln1351_2_reg_5499[6]_i_3_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_10_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_2_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_3_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_4_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_5_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_6_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_7_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_8_n_3 ;
  wire \sub_ln1351_2_reg_5499[7]_i_9_n_3 ;
  wire \sub_ln1351_2_reg_5499[8]_i_2_n_3 ;
  wire [8:0]sub_ln1351_3_fu_2070_p2;
  wire [8:0]sub_ln1351_3_reg_5509;
  wire [8:0]sub_ln1351_3_reg_5509_pp3_iter4_reg;
  wire [8:0]sub_ln1351_3_reg_5509_pp3_iter5_reg;
  wire [8:0]sub_ln1351_4_fu_2080_p2;
  wire [8:0]sub_ln1351_4_reg_5519;
  wire [8:0]sub_ln1351_4_reg_5519_pp3_iter4_reg;
  wire [8:0]sub_ln1351_5_fu_2090_p2;
  wire [8:0]sub_ln1351_5_reg_5529;
  wire [8:0]sub_ln1351_5_reg_5529_pp3_iter4_reg;
  wire [8:0]sub_ln1351_5_reg_5529_pp3_iter5_reg;
  wire [8:0]sub_ln1351_6_fu_2100_p2;
  wire [8:0]sub_ln1351_6_reg_5539;
  wire \sub_ln1351_6_reg_5539[1]_i_2_n_3 ;
  wire \sub_ln1351_6_reg_5539[3]_i_2_n_3 ;
  wire \sub_ln1351_6_reg_5539[3]_i_3_n_3 ;
  wire \sub_ln1351_6_reg_5539[4]_i_2_n_3 ;
  wire \sub_ln1351_6_reg_5539[4]_i_3_n_3 ;
  wire \sub_ln1351_6_reg_5539[5]_i_2_n_3 ;
  wire \sub_ln1351_6_reg_5539[6]_i_2_n_3 ;
  wire \sub_ln1351_6_reg_5539[8]_i_2_n_3 ;
  wire \sub_ln1351_6_reg_5539[8]_i_3_n_3 ;
  wire [8:0]sub_ln1351_6_reg_5539_pp3_iter4_reg;
  wire [8:0]sub_ln1351_7_fu_2110_p2;
  wire [8:0]sub_ln1351_7_reg_5549;
  wire \sub_ln1351_7_reg_5549[0]_i_2_n_3 ;
  wire \sub_ln1351_7_reg_5549[1]_i_2_n_3 ;
  wire \sub_ln1351_7_reg_5549[1]_i_3_n_3 ;
  wire \sub_ln1351_7_reg_5549[2]_i_2_n_3 ;
  wire \sub_ln1351_7_reg_5549[2]_i_3_n_3 ;
  wire \sub_ln1351_7_reg_5549[3]_i_2_n_3 ;
  wire \sub_ln1351_7_reg_5549[4]_i_2_n_3 ;
  wire \sub_ln1351_7_reg_5549[4]_i_3_n_3 ;
  wire \sub_ln1351_7_reg_5549[5]_i_2_n_3 ;
  wire \sub_ln1351_7_reg_5549[6]_i_2_n_3 ;
  wire \sub_ln1351_7_reg_5549[7]_i_2_n_3 ;
  wire \sub_ln1351_7_reg_5549[7]_i_3_n_3 ;
  wire \sub_ln1351_7_reg_5549[7]_i_4_n_3 ;
  wire \sub_ln1351_7_reg_5549[7]_i_5_n_3 ;
  wire \sub_ln1351_7_reg_5549[7]_i_6_n_3 ;
  wire \sub_ln1351_7_reg_5549[7]_i_7_n_3 ;
  wire \sub_ln1351_7_reg_5549[7]_i_8_n_3 ;
  wire \sub_ln1351_7_reg_5549[8]_i_3_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[0]_srl2_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[1]_srl2_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[2]_srl2_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[3]_srl2_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[4]_srl2_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[5]_srl2_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[6]_srl2_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[7]_srl2_n_3 ;
  wire \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[8]_srl2_n_3 ;
  wire [8:0]sub_ln1351_7_reg_5549_pp3_iter6_reg;
  wire [8:0]sub_ln1351_8_fu_2120_p2;
  wire [8:0]sub_ln1351_8_reg_5559;
  wire \sub_ln1351_8_reg_5559[1]_i_2_n_3 ;
  wire \sub_ln1351_8_reg_5559[1]_i_3_n_3 ;
  wire \sub_ln1351_8_reg_5559[2]_i_2_n_3 ;
  wire \sub_ln1351_8_reg_5559[2]_i_3_n_3 ;
  wire \sub_ln1351_8_reg_5559[3]_i_2_n_3 ;
  wire \sub_ln1351_8_reg_5559[4]_i_2_n_3 ;
  wire \sub_ln1351_8_reg_5559[4]_i_3_n_3 ;
  wire \sub_ln1351_8_reg_5559[5]_i_2_n_3 ;
  wire \sub_ln1351_8_reg_5559[6]_i_2_n_3 ;
  wire \sub_ln1351_8_reg_5559[7]_i_2_n_3 ;
  wire \sub_ln1351_8_reg_5559[7]_i_3_n_3 ;
  wire \sub_ln1351_8_reg_5559[7]_i_4_n_3 ;
  wire \sub_ln1351_8_reg_5559[7]_i_5_n_3 ;
  wire \sub_ln1351_8_reg_5559[7]_i_6_n_3 ;
  wire \sub_ln1351_8_reg_5559[7]_i_7_n_3 ;
  wire \sub_ln1351_8_reg_5559[7]_i_8_n_3 ;
  wire \sub_ln1351_8_reg_5559[8]_i_2_n_3 ;
  wire [8:0]sub_ln1351_8_reg_5559_pp3_iter4_reg;
  wire [8:0]sub_ln1351_9_fu_2130_p2;
  wire [8:0]sub_ln1351_9_reg_5569;
  wire \sub_ln1351_9_reg_5569[1]_i_2_n_3 ;
  wire \sub_ln1351_9_reg_5569[2]_i_2_n_3 ;
  wire \sub_ln1351_9_reg_5569[3]_i_2_n_3 ;
  wire \sub_ln1351_9_reg_5569[4]_i_2_n_3 ;
  wire \sub_ln1351_9_reg_5569[5]_i_2_n_3 ;
  wire \sub_ln1351_9_reg_5569[7]_i_2_n_3 ;
  wire \sub_ln1351_9_reg_5569[7]_i_3_n_3 ;
  wire \sub_ln1351_9_reg_5569[8]_i_2_n_3 ;
  wire [8:0]sub_ln1351_fu_2040_p2;
  wire [8:0]sub_ln1351_reg_5475;
  wire \sub_ln1351_reg_5475[7]_i_10_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_11_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_12_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_13_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_14_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_15_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_16_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_17_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_2_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_3_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_4_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_5_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_6_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_7_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_8_n_3 ;
  wire \sub_ln1351_reg_5475[7]_i_9_n_3 ;
  wire \sub_ln1351_reg_5475_reg[7]_i_1_n_10 ;
  wire \sub_ln1351_reg_5475_reg[7]_i_1_n_3 ;
  wire \sub_ln1351_reg_5475_reg[7]_i_1_n_4 ;
  wire \sub_ln1351_reg_5475_reg[7]_i_1_n_5 ;
  wire \sub_ln1351_reg_5475_reg[7]_i_1_n_6 ;
  wire \sub_ln1351_reg_5475_reg[7]_i_1_n_7 ;
  wire \sub_ln1351_reg_5475_reg[7]_i_1_n_8 ;
  wire \sub_ln1351_reg_5475_reg[7]_i_1_n_9 ;
  wire threshold_c_empty_n;
  wire [2:0]tmp_5_fu_1871_p9;
  wire [2:0]trunc_ln324_1_reg_5339;
  wire \trunc_ln324_2_reg_5344_reg_n_3_[0] ;
  wire \trunc_ln324_2_reg_5344_reg_n_3_[2] ;
  wire [2:0]trunc_ln324_3_reg_5349;
  wire [2:0]trunc_ln324_4_reg_5354;
  wire [2:0]trunc_ln324_5_reg_5359__0;
  wire [2:0]trunc_ln324_6_reg_5364;
  wire [2:0]trunc_ln324_7_reg_5369;
  wire [2:0]trunc_ln324_reg_5221__0;
  wire [7:7]trunc_ln77_4_reg_6013;
  wire \trunc_ln77_4_reg_6013[7]_i_1_n_3 ;
  wire [2:0]wide_trip_count_reg_5212;
  wire xor_ln443_1_fu_1714_p2;
  wire xor_ln443_1_reg_5374;
  wire [7:0]zext_ln1351_reg_5466_reg;
  wire [7:0]\zext_ln1351_reg_5466_reg[7]_0 ;
  wire [0:0]\zext_ln1351_reg_5466_reg[7]_1 ;
  wire \zext_ln1351_reg_5466_reg[7]_10 ;
  wire \zext_ln1351_reg_5466_reg[7]_11 ;
  wire \zext_ln1351_reg_5466_reg[7]_12 ;
  wire \zext_ln1351_reg_5466_reg[7]_13 ;
  wire \zext_ln1351_reg_5466_reg[7]_14 ;
  wire \zext_ln1351_reg_5466_reg[7]_15 ;
  wire \zext_ln1351_reg_5466_reg[7]_16 ;
  wire \zext_ln1351_reg_5466_reg[7]_17 ;
  wire \zext_ln1351_reg_5466_reg[7]_18 ;
  wire \zext_ln1351_reg_5466_reg[7]_19 ;
  wire [7:0]\zext_ln1351_reg_5466_reg[7]_2 ;
  wire \zext_ln1351_reg_5466_reg[7]_20 ;
  wire [0:0]\zext_ln1351_reg_5466_reg[7]_3 ;
  wire [0:0]\zext_ln1351_reg_5466_reg[7]_4 ;
  wire \zext_ln1351_reg_5466_reg[7]_5 ;
  wire \zext_ln1351_reg_5466_reg[7]_6 ;
  wire \zext_ln1351_reg_5466_reg[7]_7 ;
  wire \zext_ln1351_reg_5466_reg[7]_8 ;
  wire \zext_ln1351_reg_5466_reg[7]_9 ;
  wire [7:1]zext_ln37_reg_5253;
  wire [7:0]\zext_ln37_reg_5253_reg[7]_0 ;
  wire [2:0]zext_ln538_fu_1517_p1;
  wire [7:5]\NLW_and_ln193_11_reg_5825_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_11_reg_5825_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_11_reg_5825_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_11_reg_5825_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_12_reg_5831_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_12_reg_5831_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_12_reg_5831_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_12_reg_5831_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_13_reg_5837_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_13_reg_5837_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_13_reg_5837_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_13_reg_5837_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_14_reg_5843_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_14_reg_5843_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_14_reg_5843_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_14_reg_5843_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_15_reg_5849_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_15_reg_5849_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_15_reg_5849_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_15_reg_5849_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_2_reg_5765_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_2_reg_5765_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_2_reg_5765_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_2_reg_5765_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_2_reg_5765_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_2_reg_5765_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_2_reg_5765_reg[0]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_2_reg_5765_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_4_reg_5777_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_4_reg_5777_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_4_reg_5777_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_4_reg_5777_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_4_reg_5777_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_4_reg_5777_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_4_reg_5777_reg[0]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_4_reg_5777_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_5_reg_5783_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_5_reg_5783_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_5_reg_5783_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_5_reg_5783_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_7_reg_5794_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_7_reg_5794_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_7_reg_5794_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_7_reg_5794_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_reg_5753_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_reg_5753_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_reg_5753_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_reg_5753_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_reg_5753_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_reg_5753_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_and_ln193_reg_5753_reg[0]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_and_ln193_reg_5753_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[6]_i_12_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[6]_i_21_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[6]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_10_CO_UNCONNECTED ;
  wire [7:0]\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_10_O_UNCONNECTED ;
  wire [7:5]\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_13_CO_UNCONNECTED ;
  wire [7:0]\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_13_O_UNCONNECTED ;
  wire [7:5]\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_9_CO_UNCONNECTED ;
  wire [7:0]\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_9_O_UNCONNECTED ;
  wire [7:5]\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_21_CO_UNCONNECTED ;
  wire [7:0]\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_21_O_UNCONNECTED ;
  wire [7:5]\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_22_CO_UNCONNECTED ;
  wire [7:0]\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_22_O_UNCONNECTED ;
  wire [7:5]\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_30_CO_UNCONNECTED ;
  wire [7:0]\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_30_O_UNCONNECTED ;
  wire [7:4]\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_8_CO_UNCONNECTED ;
  wire [7:0]\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_8_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln49_4_reg_5617_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln49_4_reg_5617_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln50_4_reg_5622_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln50_4_reg_5622_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln76_2_reg_5960_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln76_2_reg_5960_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln76_7_reg_6036_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln76_7_reg_6036_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln92_2_reg_5971_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln92_2_reg_5971_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_init_buf_reg_562_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_init_buf_reg_562_reg[63]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln193_6_reg_5819_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln193_6_reg_5819_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln193_6_reg_5819_reg[0]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln193_6_reg_5819_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln193_6_reg_5819_reg[0]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln193_6_reg_5819_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln193_6_reg_5819_reg[0]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln193_6_reg_5819_reg[0]_i_6_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln193_6_reg_5819_reg[3]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln193_6_reg_5819_reg[3]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln193_6_reg_5819_reg[3]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln193_6_reg_5819_reg[3]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln49_3_reg_5605_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln49_3_reg_5605_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln49_reg_5593_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln49_reg_5593_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln50_3_reg_5611_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln50_3_reg_5611_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln50_reg_5599_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln50_reg_5599_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_2_reg_5860_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_2_reg_5860_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_3_reg_5874_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_3_reg_5874_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_3_reg_5874_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_3_reg_5874_reg[8]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_4_reg_5890_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_4_reg_5890_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_4_reg_5890_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_4_reg_5890_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_5_reg_5906_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_5_reg_5906_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_6_reg_5922_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_6_reg_5922_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_6_reg_5922_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_6_reg_5922_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_7_reg_5938_reg[8]_i_15_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_7_reg_5938_reg[8]_i_15_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_7_reg_5938_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_7_reg_5938_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln59_7_reg_5938_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln59_7_reg_5938_reg[8]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_2_reg_5867_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_2_reg_5867_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_3_reg_5882_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_3_reg_5882_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_3_reg_5882_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_3_reg_5882_reg[8]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_4_reg_5898_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_4_reg_5898_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_4_reg_5898_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_4_reg_5898_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_5_reg_5914_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_5_reg_5914_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_6_reg_5930_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_6_reg_5930_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_6_reg_5930_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_6_reg_5930_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_7_reg_5946_reg[8]_i_16_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_7_reg_5946_reg[8]_i_16_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_7_reg_5946_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_7_reg_5946_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln60_7_reg_5946_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln60_7_reg_5946_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_28_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_28_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_29_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_29_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_58_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_58_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_59_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_59_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_6_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_7_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln76_12_reg_6002_reg[7]_i_87_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln76_12_reg_6002_reg[7]_i_87_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_28_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_28_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_29_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_29_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_57_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_57_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_59_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_59_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_6_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_7_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_14_reg_6030_reg[7]_i_96_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_14_reg_6030_reg[7]_i_96_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_4_reg_6008_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_4_reg_6008_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_28_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_28_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_30_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_30_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_32_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_32_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_7_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_70_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_70_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_71_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_71_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln77_9_reg_5954_reg[7]_i_8_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln77_9_reg_5954_reg[7]_i_8_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_29_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_29_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_30_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_30_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_6_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_60_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_60_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_61_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_61_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_7_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_12_reg_6018_reg[8]_i_90_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_12_reg_6018_reg[8]_i_90_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln92_7_reg_6047_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln92_7_reg_6047_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_100_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_100_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_29_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_29_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_30_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_30_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_4_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_59_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_59_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_6_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_61_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_61_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_14_reg_6041_reg[8]_i_7_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_14_reg_6041_reg[8]_i_7_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_4_reg_6024_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_4_reg_6024_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_20_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_20_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_32_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_32_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_34_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_34_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:1]\NLW_select_ln93_9_reg_5965_reg[8]_i_6_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_6_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_73_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_73_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_74_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_74_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_8_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_8_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln93_9_reg_5965_reg[8]_i_9_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln93_9_reg_5965_reg[8]_i_9_O_UNCONNECTED ;
  wire [7:6]\NLW_spec_select5252_reg_5329_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_spec_select5252_reg_5329_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_sub_ln1351_12_reg_5721_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_sub_ln1351_12_reg_5721_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_sub_ln1351_13_reg_5729_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_sub_ln1351_13_reg_5729_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_sub_ln1351_14_reg_5737_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_sub_ln1351_14_reg_5737_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_sub_ln1351_15_reg_5745_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_sub_ln1351_15_reg_5745_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_sub_ln1351_reg_5475_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sub_ln1351_reg_5475_reg[8]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h70)) 
    \add_ln194_5_reg_5981[0]_i_1 
       (.I0(and_ln193_reg_5753),
        .I1(\select_ln193_14_reg_5986[0]_i_2_n_3 ),
        .I2(and_ln193_1_reg_5759),
        .O(add_ln194_5_fu_4145_p2[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7777F777)) 
    \add_ln194_5_reg_5981[1]_i_1 
       (.I0(and_ln193_1_reg_5759),
        .I1(and_ln193_reg_5753),
        .I2(and_ln193_14_reg_5843),
        .I3(and_ln193_15_reg_5849),
        .I4(and_ln193_13_reg_5837),
        .I5(\add_ln194_5_reg_5981[1]_i_2_n_3 ),
        .O(add_ln194_5_fu_4145_p2[1]));
  LUT6 #(
    .INIT(64'h84000000FF000000)) 
    \add_ln194_5_reg_5981[1]_i_2 
       (.I0(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .I1(and_ln193_11_reg_5825),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .I3(and_ln193_15_reg_5849),
        .I4(and_ln193_14_reg_5843),
        .I5(and_ln193_12_reg_5831),
        .O(\add_ln194_5_reg_5981[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFF8808)) 
    \add_ln194_5_reg_5981[2]_i_1 
       (.I0(and_ln193_reg_5753),
        .I1(and_ln193_1_reg_5759),
        .I2(and_ln193_12_reg_5831),
        .I3(\add_ln194_5_reg_5981[2]_i_2_n_3 ),
        .I4(\add_ln194_5_reg_5981[2]_i_3_n_3 ),
        .O(add_ln194_5_fu_4145_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln194_5_reg_5981[2]_i_2 
       (.I0(and_ln193_14_reg_5843),
        .I1(and_ln193_15_reg_5849),
        .I2(and_ln193_13_reg_5837),
        .O(\add_ln194_5_reg_5981[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8000800080000080)) 
    \add_ln194_5_reg_5981[2]_i_3 
       (.I0(and_ln193_1_reg_5759),
        .I1(and_ln193_reg_5753),
        .I2(and_ln193_11_reg_5825),
        .I3(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .I4(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .I5(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .O(\add_ln194_5_reg_5981[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0008080808080008)) 
    \add_ln194_5_reg_5981[3]_i_1 
       (.I0(and_ln193_12_reg_5831),
        .I1(and_ln193_1_reg_5759),
        .I2(\select_ln193_14_reg_5986[3]_i_2_n_3 ),
        .I3(and_ln193_11_reg_5825),
        .I4(\add_ln194_5_reg_5981[3]_i_2_n_3 ),
        .I5(\select_ln193_6_reg_5819_reg_n_3_[3] ),
        .O(add_ln194_5_fu_4145_p2[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \add_ln194_5_reg_5981[3]_i_2 
       (.I0(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .I1(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .O(\add_ln194_5_reg_5981[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000115400000000)) 
    \add_ln194_5_reg_5981[4]_i_1 
       (.I0(\add_ln194_5_reg_5981[4]_i_2_n_3 ),
        .I1(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .I3(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .I4(\select_ln193_14_reg_5986[3]_i_2_n_3 ),
        .I5(and_ln193_1_reg_5759),
        .O(add_ln194_5_fu_4145_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \add_ln194_5_reg_5981[4]_i_2 
       (.I0(and_ln193_12_reg_5831),
        .I1(and_ln193_11_reg_5825),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[3] ),
        .O(\add_ln194_5_reg_5981[4]_i_2_n_3 ));
  FDRE \add_ln194_5_reg_5981_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln194_5_fu_4145_p2[0]),
        .Q(add_ln194_5_reg_5981[0]),
        .R(1'b0));
  FDRE \add_ln194_5_reg_5981_reg[1] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln194_5_fu_4145_p2[1]),
        .Q(add_ln194_5_reg_5981[1]),
        .R(1'b0));
  FDRE \add_ln194_5_reg_5981_reg[2] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln194_5_fu_4145_p2[2]),
        .Q(add_ln194_5_reg_5981[2]),
        .R(1'b0));
  FDRE \add_ln194_5_reg_5981_reg[3] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln194_5_fu_4145_p2[3]),
        .Q(add_ln194_5_reg_5981[3]),
        .R(1'b0));
  FDRE \add_ln194_5_reg_5981_reg[4] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln194_5_fu_4145_p2[4]),
        .Q(add_ln194_5_reg_5981[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h04F7)) 
    \add_ln695_3_reg_5383[0]_i_1 
       (.I0(add_ln695_3_reg_5383_reg[0]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I3(\empty_34_reg_684_reg_n_3_[0] ),
        .O(add_ln695_3_fu_1726_p2[0]));
  LUT3 #(
    .INIT(8'h80)) 
    \add_ln695_3_reg_5383[10]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(\add_ln695_3_reg_5383[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_3_reg_5383[10]_i_2 
       (.I0(\empty_34_reg_684_reg_n_3_[10] ),
        .I1(add_ln695_3_reg_5383_reg[10]),
        .I2(\add_ln695_3_reg_5383[10]_i_3_n_3 ),
        .I3(add_ln695_3_reg_5383_reg[9]),
        .I4(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I5(\empty_34_reg_684_reg_n_3_[9] ),
        .O(add_ln695_3_fu_1726_p2[10]));
  LUT6 #(
    .INIT(64'hB830880000000000)) 
    \add_ln695_3_reg_5383[10]_i_3 
       (.I0(add_ln695_3_reg_5383_reg[8]),
        .I1(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I2(\empty_34_reg_684_reg_n_3_[8] ),
        .I3(add_ln695_3_reg_5383_reg[7]),
        .I4(\empty_34_reg_684_reg_n_3_[7] ),
        .I5(\add_ln695_3_reg_5383[8]_i_2_n_3 ),
        .O(\add_ln695_3_reg_5383[10]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \add_ln695_3_reg_5383[1]_i_1 
       (.I0(\empty_34_reg_684_reg_n_3_[1] ),
        .I1(add_ln695_3_reg_5383_reg[1]),
        .I2(\empty_34_reg_684_reg_n_3_[0] ),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\add_ln695_3_reg_5383[1]_i_2_n_3 ),
        .I5(add_ln695_3_reg_5383_reg[0]),
        .O(\add_ln695_3_reg_5383[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln695_3_reg_5383[1]_i_2 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_enable_reg_pp3_iter1),
        .O(\add_ln695_3_reg_5383[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \add_ln695_3_reg_5383[2]_i_1 
       (.I0(\icmp_ln271_reg_5379[0]_i_5_n_3 ),
        .I1(\empty_34_reg_684_reg_n_3_[2] ),
        .I2(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(add_ln695_3_reg_5383_reg[2]),
        .O(add_ln695_3_fu_1726_p2[2]));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \add_ln695_3_reg_5383[3]_i_1 
       (.I0(\empty_34_reg_684_reg_n_3_[3] ),
        .I1(add_ln695_3_reg_5383_reg[3]),
        .I2(add_ln695_3_reg_5383_reg[2]),
        .I3(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I4(\empty_34_reg_684_reg_n_3_[2] ),
        .I5(\icmp_ln271_reg_5379[0]_i_5_n_3 ),
        .O(add_ln695_3_fu_1726_p2[3]));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln695_3_reg_5383[4]_i_1 
       (.I0(\empty_34_reg_684_reg_n_3_[4] ),
        .I1(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(add_ln695_3_reg_5383_reg[4]),
        .I4(\add_ln695_3_reg_5383[5]_i_2_n_3 ),
        .O(add_ln695_3_fu_1726_p2[4]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_3_reg_5383[5]_i_1 
       (.I0(\empty_34_reg_684_reg_n_3_[5] ),
        .I1(add_ln695_3_reg_5383_reg[5]),
        .I2(\add_ln695_3_reg_5383[5]_i_2_n_3 ),
        .I3(add_ln695_3_reg_5383_reg[4]),
        .I4(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I5(\empty_34_reg_684_reg_n_3_[4] ),
        .O(add_ln695_3_fu_1726_p2[5]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \add_ln695_3_reg_5383[5]_i_2 
       (.I0(\empty_34_reg_684_reg_n_3_[3] ),
        .I1(add_ln695_3_reg_5383_reg[3]),
        .I2(add_ln695_3_reg_5383_reg[2]),
        .I3(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I4(\empty_34_reg_684_reg_n_3_[2] ),
        .I5(\icmp_ln271_reg_5379[0]_i_5_n_3 ),
        .O(\add_ln695_3_reg_5383[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln695_3_reg_5383[6]_i_1 
       (.I0(\empty_34_reg_684_reg_n_3_[6] ),
        .I1(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(add_ln695_3_reg_5383_reg[6]),
        .I4(\add_ln695_3_reg_5383[6]_i_2_n_3 ),
        .O(add_ln695_3_fu_1726_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_3_reg_5383[6]_i_2 
       (.I0(\empty_34_reg_684_reg_n_3_[5] ),
        .I1(add_ln695_3_reg_5383_reg[5]),
        .I2(\add_ln695_3_reg_5383[5]_i_2_n_3 ),
        .I3(add_ln695_3_reg_5383_reg[4]),
        .I4(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I5(\empty_34_reg_684_reg_n_3_[4] ),
        .O(\add_ln695_3_reg_5383[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln695_3_reg_5383[7]_i_1 
       (.I0(\empty_34_reg_684_reg_n_3_[7] ),
        .I1(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(add_ln695_3_reg_5383_reg[7]),
        .I4(\add_ln695_3_reg_5383[8]_i_2_n_3 ),
        .O(add_ln695_3_fu_1726_p2[7]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_3_reg_5383[8]_i_1 
       (.I0(\empty_34_reg_684_reg_n_3_[8] ),
        .I1(add_ln695_3_reg_5383_reg[8]),
        .I2(\add_ln695_3_reg_5383[8]_i_2_n_3 ),
        .I3(add_ln695_3_reg_5383_reg[7]),
        .I4(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I5(\empty_34_reg_684_reg_n_3_[7] ),
        .O(add_ln695_3_fu_1726_p2[8]));
  LUT6 #(
    .INIT(64'hBAAA8AAA00000000)) 
    \add_ln695_3_reg_5383[8]_i_2 
       (.I0(\empty_34_reg_684_reg_n_3_[6] ),
        .I1(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(ap_enable_reg_pp3_iter1),
        .I4(add_ln695_3_reg_5383_reg[6]),
        .I5(\add_ln695_3_reg_5383[6]_i_2_n_3 ),
        .O(\add_ln695_3_reg_5383[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \add_ln695_3_reg_5383[9]_i_1 
       (.I0(\empty_34_reg_684_reg_n_3_[9] ),
        .I1(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(add_ln695_3_reg_5383_reg[9]),
        .I4(\add_ln695_3_reg_5383[10]_i_3_n_3 ),
        .O(add_ln695_3_fu_1726_p2[9]));
  FDRE \add_ln695_3_reg_5383_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[0]),
        .Q(add_ln695_3_reg_5383_reg[0]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[10]),
        .Q(add_ln695_3_reg_5383_reg[10]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(\add_ln695_3_reg_5383[1]_i_1_n_3 ),
        .Q(add_ln695_3_reg_5383_reg[1]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[2]),
        .Q(add_ln695_3_reg_5383_reg[2]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[3]),
        .Q(add_ln695_3_reg_5383_reg[3]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[4]),
        .Q(add_ln695_3_reg_5383_reg[4]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[5]),
        .Q(add_ln695_3_reg_5383_reg[5]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[6]),
        .Q(add_ln695_3_reg_5383_reg[6]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[7]),
        .Q(add_ln695_3_reg_5383_reg[7]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[8]),
        .Q(add_ln695_3_reg_5383_reg[8]),
        .R(1'b0));
  FDRE \add_ln695_3_reg_5383_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln695_3_reg_5383[10]_i_1_n_3 ),
        .D(add_ln695_3_fu_1726_p2[9]),
        .Q(add_ln695_3_reg_5383_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h1000DFFF)) 
    \add_ln695_reg_5229[0]_i_1 
       (.I0(add_ln695_reg_5229_reg[0]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[0] ),
        .O(add_ln695_fu_1538_p2[0]));
  LUT6 #(
    .INIT(64'hAAA2222200000000)) 
    \add_ln695_reg_5229[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(img_rgb_src_data_empty_n),
        .I3(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I4(img_gray_src_data_empty_n),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(\add_ln695_reg_5229[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_5229[10]_i_2 
       (.I0(\empty_reg_572_reg_n_3_[10] ),
        .I1(add_ln695_reg_5229_reg[10]),
        .I2(\add_ln695_reg_5229[10]_i_3_n_3 ),
        .I3(add_ln695_reg_5229_reg[9]),
        .I4(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I5(\empty_reg_572_reg_n_3_[9] ),
        .O(add_ln695_fu_1538_p2[10]));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \add_ln695_reg_5229[10]_i_3 
       (.I0(\empty_reg_572_reg_n_3_[8] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I4(add_ln695_reg_5229_reg[8]),
        .I5(\add_ln695_reg_5229[8]_i_2_n_3 ),
        .O(\add_ln695_reg_5229[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \add_ln695_reg_5229[10]_i_4 
       (.I0(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\add_ln695_reg_5229[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln695_reg_5229[1]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[1] ),
        .I1(add_ln695_reg_5229_reg[1]),
        .I2(\empty_reg_572_reg_n_3_[0] ),
        .I3(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I4(add_ln695_reg_5229_reg[0]),
        .O(\add_ln695_reg_5229[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hC3CCA5A5C3CCAAAA)) 
    \add_ln695_reg_5229[2]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[2] ),
        .I1(add_ln695_reg_5229_reg[2]),
        .I2(add_ln695_fu_1538_p2[0]),
        .I3(add_ln695_reg_5229_reg[1]),
        .I4(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I5(\empty_reg_572_reg_n_3_[1] ),
        .O(add_ln695_fu_1538_p2[2]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_5229[3]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[3] ),
        .I1(add_ln695_reg_5229_reg[3]),
        .I2(\add_ln695_reg_5229[3]_i_2_n_3 ),
        .I3(add_ln695_reg_5229_reg[2]),
        .I4(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I5(\empty_reg_572_reg_n_3_[2] ),
        .O(add_ln695_fu_1538_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln695_reg_5229[3]_i_2 
       (.I0(\empty_reg_572_reg_n_3_[1] ),
        .I1(add_ln695_reg_5229_reg[1]),
        .I2(\empty_reg_572_reg_n_3_[0] ),
        .I3(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I4(add_ln695_reg_5229_reg[0]),
        .O(\add_ln695_reg_5229[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln695_reg_5229[4]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[4] ),
        .I1(add_ln695_reg_5229_reg[4]),
        .I2(\add_ln695_reg_5229[4]_i_2_n_3 ),
        .I3(add_ln695_reg_5229_reg[3]),
        .I4(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I5(\empty_reg_572_reg_n_3_[3] ),
        .O(add_ln695_fu_1538_p2[4]));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \add_ln695_reg_5229[4]_i_2 
       (.I0(\empty_reg_572_reg_n_3_[2] ),
        .I1(add_ln695_reg_5229_reg[2]),
        .I2(add_ln695_fu_1538_p2[0]),
        .I3(add_ln695_reg_5229_reg[1]),
        .I4(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I5(\empty_reg_572_reg_n_3_[1] ),
        .O(\add_ln695_reg_5229[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \add_ln695_reg_5229[5]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[5] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I3(add_ln695_reg_5229_reg[5]),
        .I4(\add_ln695_reg_5229[5]_i_2_n_3 ),
        .O(add_ln695_fu_1538_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln695_reg_5229[5]_i_2 
       (.I0(\empty_reg_572_reg_n_3_[4] ),
        .I1(add_ln695_reg_5229_reg[4]),
        .I2(\add_ln695_reg_5229[4]_i_2_n_3 ),
        .I3(add_ln695_reg_5229_reg[3]),
        .I4(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I5(\empty_reg_572_reg_n_3_[3] ),
        .O(\add_ln695_reg_5229[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \add_ln695_reg_5229[6]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[6] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I3(add_ln695_reg_5229_reg[6]),
        .I4(\add_ln695_reg_5229[6]_i_2_n_3 ),
        .O(add_ln695_fu_1538_p2[6]));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \add_ln695_reg_5229[6]_i_2 
       (.I0(\empty_reg_572_reg_n_3_[5] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I4(add_ln695_reg_5229_reg[5]),
        .I5(\add_ln695_reg_5229[5]_i_2_n_3 ),
        .O(\add_ln695_reg_5229[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \add_ln695_reg_5229[7]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[7] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I3(add_ln695_reg_5229_reg[7]),
        .I4(\add_ln695_reg_5229[7]_i_2_n_3 ),
        .O(add_ln695_fu_1538_p2[7]));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \add_ln695_reg_5229[7]_i_2 
       (.I0(\empty_reg_572_reg_n_3_[6] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I4(add_ln695_reg_5229_reg[6]),
        .I5(\add_ln695_reg_5229[6]_i_2_n_3 ),
        .O(\add_ln695_reg_5229[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \add_ln695_reg_5229[8]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[8] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I3(add_ln695_reg_5229_reg[8]),
        .I4(\add_ln695_reg_5229[8]_i_2_n_3 ),
        .O(add_ln695_fu_1538_p2[8]));
  LUT6 #(
    .INIT(64'hAAEAAA2A00000000)) 
    \add_ln695_reg_5229[8]_i_2 
       (.I0(\empty_reg_572_reg_n_3_[7] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I4(add_ln695_reg_5229_reg[7]),
        .I5(\add_ln695_reg_5229[7]_i_2_n_3 ),
        .O(\add_ln695_reg_5229[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h515DAEA2)) 
    \add_ln695_reg_5229[9]_i_1 
       (.I0(\empty_reg_572_reg_n_3_[9] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I3(add_ln695_reg_5229_reg[9]),
        .I4(\add_ln695_reg_5229[10]_i_3_n_3 ),
        .O(add_ln695_fu_1538_p2[9]));
  FDRE \add_ln695_reg_5229_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[0]),
        .Q(add_ln695_reg_5229_reg[0]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[10]),
        .Q(add_ln695_reg_5229_reg[10]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(\add_ln695_reg_5229[1]_i_1_n_3 ),
        .Q(add_ln695_reg_5229_reg[1]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[2]),
        .Q(add_ln695_reg_5229_reg[2]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[3]),
        .Q(add_ln695_reg_5229_reg[3]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[4]),
        .Q(add_ln695_reg_5229_reg[4]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[5]),
        .Q(add_ln695_reg_5229_reg[5]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[6]),
        .Q(add_ln695_reg_5229_reg[6]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[7]),
        .Q(add_ln695_reg_5229_reg[7]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[8]),
        .Q(add_ln695_reg_5229_reg[8]),
        .R(1'b0));
  FDRE \add_ln695_reg_5229_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .D(add_ln695_fu_1538_p2[9]),
        .Q(add_ln695_reg_5229_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF008)) 
    \and_ln193_10_reg_5809[0]_i_1 
       (.I0(icmp_ln172_2_fu_2638_p2),
        .I1(icmp_ln172_3_fu_2699_p2),
        .I2(p_0_in29_in),
        .I3(p_0_in27_in),
        .O(p_0_in22_out));
  FDRE \and_ln193_10_reg_5809_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_0_in22_out),
        .Q(and_ln193_10_reg_5809),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF008)) 
    \and_ln193_11_reg_5825[0]_i_1 
       (.I0(icmp_ln172_3_fu_2699_p2),
        .I1(icmp_ln172_4_fu_2761_p2),
        .I2(p_0_in27_in),
        .I3(p_0_in25_in),
        .O(and_ln193_11_fu_3260_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_11_reg_5825[0]_i_10 
       (.I0(b0_reg_5274[7]),
        .I1(O[7]),
        .I2(b0_reg_5274[6]),
        .I3(O[6]),
        .O(\and_ln193_11_reg_5825[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_11_reg_5825[0]_i_11 
       (.I0(b0_reg_5274[5]),
        .I1(O[5]),
        .I2(b0_reg_5274[4]),
        .I3(O[4]),
        .O(\and_ln193_11_reg_5825[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_11_reg_5825[0]_i_12 
       (.I0(b0_reg_5274[3]),
        .I1(O[3]),
        .I2(b0_reg_5274[2]),
        .I3(O[2]),
        .O(\and_ln193_11_reg_5825[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_11_reg_5825[0]_i_13 
       (.I0(b0_reg_5274[1]),
        .I1(O[1]),
        .I2(b0_reg_5274[0]),
        .I3(O[0]),
        .O(\and_ln193_11_reg_5825[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_11_reg_5825[0]_i_14 
       (.I0(O[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(O[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_11_reg_5825[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_11_reg_5825[0]_i_15 
       (.I0(O[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(O[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_11_reg_5825[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_11_reg_5825[0]_i_16 
       (.I0(O[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(O[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_11_reg_5825[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln193_11_reg_5825[0]_i_17 
       (.I0(O[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(b0_reg_5274[0]),
        .I3(O[0]),
        .O(\and_ln193_11_reg_5825[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_11_reg_5825[0]_i_18 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(O[7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(O[6]),
        .O(\and_ln193_11_reg_5825[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_11_reg_5825[0]_i_19 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(O[5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(O[4]),
        .O(\and_ln193_11_reg_5825[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_11_reg_5825[0]_i_20 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(O[3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(O[2]),
        .O(\and_ln193_11_reg_5825[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_11_reg_5825[0]_i_21 
       (.I0(b0_reg_5274[0]),
        .I1(O[0]),
        .I2(zext_ln37_reg_5253[1]),
        .I3(O[1]),
        .O(\and_ln193_11_reg_5825[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln193_11_reg_5825[0]_i_4 
       (.I0(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_11_reg_5825[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_11_reg_5825[0]_i_5 
       (.I0(O[7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(O[6]),
        .O(\and_ln193_11_reg_5825[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_11_reg_5825[0]_i_6 
       (.I0(O[5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(O[4]),
        .O(\and_ln193_11_reg_5825[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_11_reg_5825[0]_i_7 
       (.I0(O[3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(O[2]),
        .O(\and_ln193_11_reg_5825[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_11_reg_5825[0]_i_8 
       (.I0(O[1]),
        .I1(b0_reg_5274[1]),
        .I2(b0_reg_5274[0]),
        .I3(O[0]),
        .O(\and_ln193_11_reg_5825[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln193_11_reg_5825[0]_i_9 
       (.I0(b0_reg_5274[8]),
        .I1(\zext_ln1351_reg_5466_reg[7]_4 ),
        .O(\and_ln193_11_reg_5825[0]_i_9_n_3 ));
  FDRE \and_ln193_11_reg_5825_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(and_ln193_11_fu_3260_p2),
        .Q(and_ln193_11_reg_5825),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_11_reg_5825_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_11_reg_5825_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln172_3_fu_2699_p2,\and_ln193_11_reg_5825_reg[0]_i_2_n_7 ,\and_ln193_11_reg_5825_reg[0]_i_2_n_8 ,\and_ln193_11_reg_5825_reg[0]_i_2_n_9 ,\and_ln193_11_reg_5825_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_11_reg_5825[0]_i_4_n_3 ,\and_ln193_11_reg_5825[0]_i_5_n_3 ,\and_ln193_11_reg_5825[0]_i_6_n_3 ,\and_ln193_11_reg_5825[0]_i_7_n_3 ,\and_ln193_11_reg_5825[0]_i_8_n_3 }),
        .O(\NLW_and_ln193_11_reg_5825_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_11_reg_5825[0]_i_9_n_3 ,\and_ln193_11_reg_5825[0]_i_10_n_3 ,\and_ln193_11_reg_5825[0]_i_11_n_3 ,\and_ln193_11_reg_5825[0]_i_12_n_3 ,\and_ln193_11_reg_5825[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_11_reg_5825_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_11_reg_5825_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in27_in,\and_ln193_11_reg_5825_reg[0]_i_3_n_7 ,\and_ln193_11_reg_5825_reg[0]_i_3_n_8 ,\and_ln193_11_reg_5825_reg[0]_i_3_n_9 ,\and_ln193_11_reg_5825_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_11_reg_5825[0]_i_14_n_3 ,\and_ln193_11_reg_5825[0]_i_15_n_3 ,\and_ln193_11_reg_5825[0]_i_16_n_3 ,\and_ln193_11_reg_5825[0]_i_17_n_3 }),
        .O(\NLW_and_ln193_11_reg_5825_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\zext_ln1351_reg_5466_reg[7]_4 ,\and_ln193_11_reg_5825[0]_i_18_n_3 ,\and_ln193_11_reg_5825[0]_i_19_n_3 ,\and_ln193_11_reg_5825[0]_i_20_n_3 ,\and_ln193_11_reg_5825[0]_i_21_n_3 }));
  LUT4 #(
    .INIT(16'hF008)) 
    \and_ln193_12_reg_5831[0]_i_1 
       (.I0(icmp_ln172_4_fu_2761_p2),
        .I1(icmp_ln172_5_fu_2823_p2),
        .I2(p_0_in25_in),
        .I3(p_0_in23_in),
        .O(and_ln193_12_fu_3272_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_12_reg_5831[0]_i_10 
       (.I0(b0_reg_5274[7]),
        .I1(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .I2(b0_reg_5274[6]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .O(\and_ln193_12_reg_5831[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_12_reg_5831[0]_i_11 
       (.I0(b0_reg_5274[5]),
        .I1(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .I2(b0_reg_5274[4]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .O(\and_ln193_12_reg_5831[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_12_reg_5831[0]_i_12 
       (.I0(b0_reg_5274[3]),
        .I1(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .I2(b0_reg_5274[2]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .O(\and_ln193_12_reg_5831[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_12_reg_5831[0]_i_13 
       (.I0(b0_reg_5274[1]),
        .I1(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .I2(b0_reg_5274[0]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .O(\and_ln193_12_reg_5831[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_12_reg_5831[0]_i_14 
       (.I0(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_12_reg_5831[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_12_reg_5831[0]_i_15 
       (.I0(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_12_reg_5831[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_12_reg_5831[0]_i_16 
       (.I0(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_12_reg_5831[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln193_12_reg_5831[0]_i_17 
       (.I0(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(b0_reg_5274[0]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .O(\and_ln193_12_reg_5831[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_12_reg_5831[0]_i_18 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .O(\and_ln193_12_reg_5831[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_12_reg_5831[0]_i_19 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .O(\and_ln193_12_reg_5831[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_12_reg_5831[0]_i_20 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .O(\and_ln193_12_reg_5831[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_12_reg_5831[0]_i_21 
       (.I0(b0_reg_5274[0]),
        .I1(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .I2(zext_ln37_reg_5253[1]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .O(\and_ln193_12_reg_5831[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln193_12_reg_5831[0]_i_4 
       (.I0(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_12_reg_5831[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_12_reg_5831[0]_i_5 
       (.I0(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .O(\and_ln193_12_reg_5831[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_12_reg_5831[0]_i_6 
       (.I0(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .O(\and_ln193_12_reg_5831[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_12_reg_5831[0]_i_7 
       (.I0(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .O(\and_ln193_12_reg_5831[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_12_reg_5831[0]_i_8 
       (.I0(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .I1(b0_reg_5274[1]),
        .I2(b0_reg_5274[0]),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .O(\and_ln193_12_reg_5831[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln193_12_reg_5831[0]_i_9 
       (.I0(b0_reg_5274[8]),
        .I1(\zext_ln1351_reg_5466_reg[7]_3 ),
        .O(\and_ln193_12_reg_5831[0]_i_9_n_3 ));
  FDRE \and_ln193_12_reg_5831_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(and_ln193_12_fu_3272_p2),
        .Q(and_ln193_12_reg_5831),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_12_reg_5831_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_12_reg_5831_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln172_4_fu_2761_p2,\and_ln193_12_reg_5831_reg[0]_i_2_n_7 ,\and_ln193_12_reg_5831_reg[0]_i_2_n_8 ,\and_ln193_12_reg_5831_reg[0]_i_2_n_9 ,\and_ln193_12_reg_5831_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_12_reg_5831[0]_i_4_n_3 ,\and_ln193_12_reg_5831[0]_i_5_n_3 ,\and_ln193_12_reg_5831[0]_i_6_n_3 ,\and_ln193_12_reg_5831[0]_i_7_n_3 ,\and_ln193_12_reg_5831[0]_i_8_n_3 }),
        .O(\NLW_and_ln193_12_reg_5831_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_12_reg_5831[0]_i_9_n_3 ,\and_ln193_12_reg_5831[0]_i_10_n_3 ,\and_ln193_12_reg_5831[0]_i_11_n_3 ,\and_ln193_12_reg_5831[0]_i_12_n_3 ,\and_ln193_12_reg_5831[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_12_reg_5831_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_12_reg_5831_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in25_in,\and_ln193_12_reg_5831_reg[0]_i_3_n_7 ,\and_ln193_12_reg_5831_reg[0]_i_3_n_8 ,\and_ln193_12_reg_5831_reg[0]_i_3_n_9 ,\and_ln193_12_reg_5831_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_12_reg_5831[0]_i_14_n_3 ,\and_ln193_12_reg_5831[0]_i_15_n_3 ,\and_ln193_12_reg_5831[0]_i_16_n_3 ,\and_ln193_12_reg_5831[0]_i_17_n_3 }),
        .O(\NLW_and_ln193_12_reg_5831_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\zext_ln1351_reg_5466_reg[7]_3 ,\and_ln193_12_reg_5831[0]_i_18_n_3 ,\and_ln193_12_reg_5831[0]_i_19_n_3 ,\and_ln193_12_reg_5831[0]_i_20_n_3 ,\and_ln193_12_reg_5831[0]_i_21_n_3 }));
  LUT4 #(
    .INIT(16'hF008)) 
    \and_ln193_13_reg_5837[0]_i_1 
       (.I0(icmp_ln172_5_fu_2823_p2),
        .I1(icmp_ln172_6_fu_2885_p2),
        .I2(p_0_in23_in),
        .I3(p_0_in21_in),
        .O(and_ln193_13_fu_3284_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_13_reg_5837[0]_i_10 
       (.I0(b0_reg_5274[7]),
        .I1(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .I2(b0_reg_5274[6]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .O(\and_ln193_13_reg_5837[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_13_reg_5837[0]_i_11 
       (.I0(b0_reg_5274[5]),
        .I1(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .I2(b0_reg_5274[4]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .O(\and_ln193_13_reg_5837[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_13_reg_5837[0]_i_12 
       (.I0(b0_reg_5274[3]),
        .I1(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .I2(b0_reg_5274[2]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .O(\and_ln193_13_reg_5837[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_13_reg_5837[0]_i_13 
       (.I0(b0_reg_5274[1]),
        .I1(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .I2(b0_reg_5274[0]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .O(\and_ln193_13_reg_5837[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_13_reg_5837[0]_i_14 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_13_reg_5837[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_13_reg_5837[0]_i_15 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_13_reg_5837[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_13_reg_5837[0]_i_16 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_13_reg_5837[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln193_13_reg_5837[0]_i_17 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(b0_reg_5274[0]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .O(\and_ln193_13_reg_5837[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_13_reg_5837[0]_i_18 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .O(\and_ln193_13_reg_5837[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_13_reg_5837[0]_i_19 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .O(\and_ln193_13_reg_5837[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_13_reg_5837[0]_i_20 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .O(\and_ln193_13_reg_5837[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_13_reg_5837[0]_i_21 
       (.I0(b0_reg_5274[0]),
        .I1(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .I2(zext_ln37_reg_5253[1]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .O(\and_ln193_13_reg_5837[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln193_13_reg_5837[0]_i_4 
       (.I0(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_13_reg_5837[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_13_reg_5837[0]_i_5 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .O(\and_ln193_13_reg_5837[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_13_reg_5837[0]_i_6 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .O(\and_ln193_13_reg_5837[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_13_reg_5837[0]_i_7 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .O(\and_ln193_13_reg_5837[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_13_reg_5837[0]_i_8 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .I1(b0_reg_5274[1]),
        .I2(b0_reg_5274[0]),
        .I3(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .O(\and_ln193_13_reg_5837[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln193_13_reg_5837[0]_i_9 
       (.I0(b0_reg_5274[8]),
        .I1(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(\and_ln193_13_reg_5837[0]_i_9_n_3 ));
  FDRE \and_ln193_13_reg_5837_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(and_ln193_13_fu_3284_p2),
        .Q(and_ln193_13_reg_5837),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_13_reg_5837_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_13_reg_5837_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln172_5_fu_2823_p2,\and_ln193_13_reg_5837_reg[0]_i_2_n_7 ,\and_ln193_13_reg_5837_reg[0]_i_2_n_8 ,\and_ln193_13_reg_5837_reg[0]_i_2_n_9 ,\and_ln193_13_reg_5837_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_13_reg_5837[0]_i_4_n_3 ,\and_ln193_13_reg_5837[0]_i_5_n_3 ,\and_ln193_13_reg_5837[0]_i_6_n_3 ,\and_ln193_13_reg_5837[0]_i_7_n_3 ,\and_ln193_13_reg_5837[0]_i_8_n_3 }),
        .O(\NLW_and_ln193_13_reg_5837_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_13_reg_5837[0]_i_9_n_3 ,\and_ln193_13_reg_5837[0]_i_10_n_3 ,\and_ln193_13_reg_5837[0]_i_11_n_3 ,\and_ln193_13_reg_5837[0]_i_12_n_3 ,\and_ln193_13_reg_5837[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_13_reg_5837_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_13_reg_5837_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in23_in,\and_ln193_13_reg_5837_reg[0]_i_3_n_7 ,\and_ln193_13_reg_5837_reg[0]_i_3_n_8 ,\and_ln193_13_reg_5837_reg[0]_i_3_n_9 ,\and_ln193_13_reg_5837_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_13_reg_5837[0]_i_14_n_3 ,\and_ln193_13_reg_5837[0]_i_15_n_3 ,\and_ln193_13_reg_5837[0]_i_16_n_3 ,\and_ln193_13_reg_5837[0]_i_17_n_3 }),
        .O(\NLW_and_ln193_13_reg_5837_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\zext_ln1351_reg_5466_reg[7]_1 ,\and_ln193_13_reg_5837[0]_i_18_n_3 ,\and_ln193_13_reg_5837[0]_i_19_n_3 ,\and_ln193_13_reg_5837[0]_i_20_n_3 ,\and_ln193_13_reg_5837[0]_i_21_n_3 }));
  LUT4 #(
    .INIT(16'hF008)) 
    \and_ln193_14_reg_5843[0]_i_1 
       (.I0(icmp_ln172_6_fu_2885_p2),
        .I1(icmp_ln172_7_fu_2947_p2),
        .I2(icmp_ln170_7_fu_2942_p2),
        .I3(p_0_in21_in),
        .O(and_ln193_14_fu_3296_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_14_reg_5843[0]_i_10 
       (.I0(b0_reg_5274[7]),
        .I1(D[7]),
        .I2(b0_reg_5274[6]),
        .I3(D[6]),
        .O(\and_ln193_14_reg_5843[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_14_reg_5843[0]_i_11 
       (.I0(b0_reg_5274[5]),
        .I1(D[5]),
        .I2(b0_reg_5274[4]),
        .I3(D[4]),
        .O(\and_ln193_14_reg_5843[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_14_reg_5843[0]_i_12 
       (.I0(b0_reg_5274[3]),
        .I1(D[3]),
        .I2(b0_reg_5274[2]),
        .I3(D[2]),
        .O(\and_ln193_14_reg_5843[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_14_reg_5843[0]_i_13 
       (.I0(b0_reg_5274[1]),
        .I1(D[1]),
        .I2(b0_reg_5274[0]),
        .I3(D[0]),
        .O(\and_ln193_14_reg_5843[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_14_reg_5843[0]_i_14 
       (.I0(D[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(D[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_14_reg_5843[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_14_reg_5843[0]_i_15 
       (.I0(D[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(D[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_14_reg_5843[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_14_reg_5843[0]_i_16 
       (.I0(D[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(D[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_14_reg_5843[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln193_14_reg_5843[0]_i_17 
       (.I0(D[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(b0_reg_5274[0]),
        .I3(D[0]),
        .O(\and_ln193_14_reg_5843[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_14_reg_5843[0]_i_18 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(D[7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(D[6]),
        .O(\and_ln193_14_reg_5843[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_14_reg_5843[0]_i_19 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(D[5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(D[4]),
        .O(\and_ln193_14_reg_5843[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_14_reg_5843[0]_i_20 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(D[3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(D[2]),
        .O(\and_ln193_14_reg_5843[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_14_reg_5843[0]_i_21 
       (.I0(b0_reg_5274[0]),
        .I1(D[0]),
        .I2(zext_ln37_reg_5253[1]),
        .I3(D[1]),
        .O(\and_ln193_14_reg_5843[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln193_14_reg_5843[0]_i_4 
       (.I0(CO),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_14_reg_5843[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_14_reg_5843[0]_i_5 
       (.I0(D[7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(D[6]),
        .O(\and_ln193_14_reg_5843[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_14_reg_5843[0]_i_6 
       (.I0(D[5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(D[4]),
        .O(\and_ln193_14_reg_5843[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_14_reg_5843[0]_i_7 
       (.I0(D[3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(D[2]),
        .O(\and_ln193_14_reg_5843[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_14_reg_5843[0]_i_8 
       (.I0(D[1]),
        .I1(b0_reg_5274[1]),
        .I2(b0_reg_5274[0]),
        .I3(D[0]),
        .O(\and_ln193_14_reg_5843[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln193_14_reg_5843[0]_i_9 
       (.I0(b0_reg_5274[8]),
        .I1(CO),
        .O(\and_ln193_14_reg_5843[0]_i_9_n_3 ));
  FDRE \and_ln193_14_reg_5843_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(and_ln193_14_fu_3296_p2),
        .Q(and_ln193_14_reg_5843),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_14_reg_5843_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_14_reg_5843_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln172_6_fu_2885_p2,\and_ln193_14_reg_5843_reg[0]_i_2_n_7 ,\and_ln193_14_reg_5843_reg[0]_i_2_n_8 ,\and_ln193_14_reg_5843_reg[0]_i_2_n_9 ,\and_ln193_14_reg_5843_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_14_reg_5843[0]_i_4_n_3 ,\and_ln193_14_reg_5843[0]_i_5_n_3 ,\and_ln193_14_reg_5843[0]_i_6_n_3 ,\and_ln193_14_reg_5843[0]_i_7_n_3 ,\and_ln193_14_reg_5843[0]_i_8_n_3 }),
        .O(\NLW_and_ln193_14_reg_5843_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_14_reg_5843[0]_i_9_n_3 ,\and_ln193_14_reg_5843[0]_i_10_n_3 ,\and_ln193_14_reg_5843[0]_i_11_n_3 ,\and_ln193_14_reg_5843[0]_i_12_n_3 ,\and_ln193_14_reg_5843[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_14_reg_5843_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_14_reg_5843_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in21_in,\and_ln193_14_reg_5843_reg[0]_i_3_n_7 ,\and_ln193_14_reg_5843_reg[0]_i_3_n_8 ,\and_ln193_14_reg_5843_reg[0]_i_3_n_9 ,\and_ln193_14_reg_5843_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_14_reg_5843[0]_i_14_n_3 ,\and_ln193_14_reg_5843[0]_i_15_n_3 ,\and_ln193_14_reg_5843[0]_i_16_n_3 ,\and_ln193_14_reg_5843[0]_i_17_n_3 }),
        .O(\NLW_and_ln193_14_reg_5843_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,CO,\and_ln193_14_reg_5843[0]_i_18_n_3 ,\and_ln193_14_reg_5843[0]_i_19_n_3 ,\and_ln193_14_reg_5843[0]_i_20_n_3 ,\and_ln193_14_reg_5843[0]_i_21_n_3 }));
  LUT4 #(
    .INIT(16'hF008)) 
    \and_ln193_15_reg_5849[0]_i_1 
       (.I0(icmp_ln172_7_fu_2947_p2),
        .I1(icmp_ln165_fu_2488_p2),
        .I2(icmp_ln170_7_fu_2942_p2),
        .I3(p_0_in19_in),
        .O(and_ln193_15_fu_3308_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_15_reg_5849[0]_i_10 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_15_fu_2479_p2[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_15_fu_2479_p2[6]),
        .O(\and_ln193_15_reg_5849[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_15_reg_5849[0]_i_11 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_15_fu_2479_p2[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_15_fu_2479_p2[4]),
        .O(\and_ln193_15_reg_5849[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_15_reg_5849[0]_i_12 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_15_fu_2479_p2[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_15_fu_2479_p2[2]),
        .O(\and_ln193_15_reg_5849[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_15_reg_5849[0]_i_13 
       (.I0(b0_reg_5274[0]),
        .I1(sub_ln1351_15_fu_2479_p2[0]),
        .I2(b0_reg_5274[1]),
        .I3(sub_ln1351_15_fu_2479_p2[1]),
        .O(\and_ln193_15_reg_5849[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_15_reg_5849[0]_i_14 
       (.I0(sub_ln1351_15_fu_2479_p2[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_15_fu_2479_p2[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_15_reg_5849[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_15_reg_5849[0]_i_15 
       (.I0(sub_ln1351_15_fu_2479_p2[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_15_fu_2479_p2[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_15_reg_5849[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_15_reg_5849[0]_i_16 
       (.I0(sub_ln1351_15_fu_2479_p2[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_15_fu_2479_p2[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_15_reg_5849[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_15_reg_5849[0]_i_17 
       (.I0(sub_ln1351_15_fu_2479_p2[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(sub_ln1351_15_fu_2479_p2[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_15_reg_5849[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_15_reg_5849[0]_i_18 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_15_fu_2479_p2[7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(sub_ln1351_15_fu_2479_p2[6]),
        .O(\and_ln193_15_reg_5849[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_15_reg_5849[0]_i_19 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_15_fu_2479_p2[5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(sub_ln1351_15_fu_2479_p2[4]),
        .O(\and_ln193_15_reg_5849[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_15_reg_5849[0]_i_20 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_15_fu_2479_p2[3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(sub_ln1351_15_fu_2479_p2[2]),
        .O(\and_ln193_15_reg_5849[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_15_reg_5849[0]_i_21 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_15_fu_2479_p2[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_15_fu_2479_p2[0]),
        .O(\and_ln193_15_reg_5849[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \and_ln193_15_reg_5849[0]_i_4 
       (.I0(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_15_reg_5849[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_15_reg_5849[0]_i_5 
       (.I0(sub_ln1351_15_fu_2479_p2[7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_15_fu_2479_p2[6]),
        .O(\and_ln193_15_reg_5849[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_15_reg_5849[0]_i_6 
       (.I0(sub_ln1351_15_fu_2479_p2[5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_15_fu_2479_p2[4]),
        .O(\and_ln193_15_reg_5849[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_15_reg_5849[0]_i_7 
       (.I0(sub_ln1351_15_fu_2479_p2[3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_15_fu_2479_p2[2]),
        .O(\and_ln193_15_reg_5849[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln193_15_reg_5849[0]_i_8 
       (.I0(sub_ln1351_15_fu_2479_p2[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_15_fu_2479_p2[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_15_reg_5849[0]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \and_ln193_15_reg_5849[0]_i_9 
       (.I0(b0_reg_5274[8]),
        .I1(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\and_ln193_15_reg_5849[0]_i_9_n_3 ));
  FDRE \and_ln193_15_reg_5849_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(and_ln193_15_fu_3308_p2),
        .Q(and_ln193_15_reg_5849),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_15_reg_5849_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_15_reg_5849_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln172_7_fu_2947_p2,\and_ln193_15_reg_5849_reg[0]_i_2_n_7 ,\and_ln193_15_reg_5849_reg[0]_i_2_n_8 ,\and_ln193_15_reg_5849_reg[0]_i_2_n_9 ,\and_ln193_15_reg_5849_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_15_reg_5849[0]_i_4_n_3 ,\and_ln193_15_reg_5849[0]_i_5_n_3 ,\and_ln193_15_reg_5849[0]_i_6_n_3 ,\and_ln193_15_reg_5849[0]_i_7_n_3 ,\and_ln193_15_reg_5849[0]_i_8_n_3 }),
        .O(\NLW_and_ln193_15_reg_5849_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_15_reg_5849[0]_i_9_n_3 ,\and_ln193_15_reg_5849[0]_i_10_n_3 ,\and_ln193_15_reg_5849[0]_i_11_n_3 ,\and_ln193_15_reg_5849[0]_i_12_n_3 ,\and_ln193_15_reg_5849[0]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_15_reg_5849_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_15_reg_5849_reg[0]_i_3_CO_UNCONNECTED [7:5],icmp_ln170_7_fu_2942_p2,\and_ln193_15_reg_5849_reg[0]_i_3_n_7 ,\and_ln193_15_reg_5849_reg[0]_i_3_n_8 ,\and_ln193_15_reg_5849_reg[0]_i_3_n_9 ,\and_ln193_15_reg_5849_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_15_reg_5849[0]_i_14_n_3 ,\and_ln193_15_reg_5849[0]_i_15_n_3 ,\and_ln193_15_reg_5849[0]_i_16_n_3 ,\and_ln193_15_reg_5849[0]_i_17_n_3 }),
        .O(\NLW_and_ln193_15_reg_5849_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ,\and_ln193_15_reg_5849[0]_i_18_n_3 ,\and_ln193_15_reg_5849[0]_i_19_n_3 ,\and_ln193_15_reg_5849[0]_i_20_n_3 ,\and_ln193_15_reg_5849[0]_i_21_n_3 }));
  LUT4 #(
    .INIT(16'h9888)) 
    \and_ln193_1_reg_5759[0]_i_1 
       (.I0(p_0_in15_in),
        .I1(p_0_in17_in),
        .I2(icmp_ln165_2_fu_2608_p2),
        .I3(icmp_ln165_1_fu_2548_p2),
        .O(p_1_in21_out));
  FDRE \and_ln193_1_reg_5759_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln193_1_reg_5759),
        .Q(and_ln193_1_reg_5759_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln193_1_reg_5759_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_1_in21_out),
        .Q(and_ln193_1_reg_5759),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \and_ln193_2_reg_5765[0]_i_1 
       (.I0(p_0_in15_in),
        .I1(p_0_in13_in),
        .I2(icmp_ln165_3_fu_2668_p2),
        .I3(icmp_ln165_2_fu_2608_p2),
        .O(p_2_in20_out));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln193_2_reg_5765[0]_i_10 
       (.I0(sub_ln1351_2_reg_5499[8]),
        .O(\and_ln193_2_reg_5765[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_11 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_2_reg_5499[7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(sub_ln1351_2_reg_5499[6]),
        .O(\and_ln193_2_reg_5765[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_12 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_2_reg_5499[5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(sub_ln1351_2_reg_5499[4]),
        .O(\and_ln193_2_reg_5765[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_13 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_2_reg_5499[3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(sub_ln1351_2_reg_5499[2]),
        .O(\and_ln193_2_reg_5765[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_14 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_2_reg_5499[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_2_reg_5499[0]),
        .O(\and_ln193_2_reg_5765[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_2_reg_5765[0]_i_15 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_3_reg_5509[7]),
        .I2(sub_ln1351_3_reg_5509[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_2_reg_5765[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_2_reg_5765[0]_i_16 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_3_reg_5509[5]),
        .I2(sub_ln1351_3_reg_5509[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_2_reg_5765[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_2_reg_5765[0]_i_17 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_3_reg_5509[3]),
        .I2(sub_ln1351_3_reg_5509[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_2_reg_5765[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_2_reg_5765[0]_i_18 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_3_reg_5509[1]),
        .I2(sub_ln1351_3_reg_5509[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_2_reg_5765[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln193_2_reg_5765[0]_i_19 
       (.I0(sub_ln1351_3_reg_5509[8]),
        .O(\and_ln193_2_reg_5765[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_20 
       (.I0(sub_ln1351_3_reg_5509[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_3_reg_5509[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_2_reg_5765[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_21 
       (.I0(sub_ln1351_3_reg_5509[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_3_reg_5509[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_2_reg_5765[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_22 
       (.I0(sub_ln1351_3_reg_5509[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_3_reg_5509[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_2_reg_5765[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_23 
       (.I0(sub_ln1351_3_reg_5509[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(sub_ln1351_3_reg_5509[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_2_reg_5765[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln193_2_reg_5765[0]_i_24 
       (.I0(sub_ln1351_3_reg_5509[8]),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_2_reg_5765[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_2_reg_5765[0]_i_25 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_3_reg_5509[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_3_reg_5509[6]),
        .O(\and_ln193_2_reg_5765[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_2_reg_5765[0]_i_26 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_3_reg_5509[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_3_reg_5509[4]),
        .O(\and_ln193_2_reg_5765[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_2_reg_5765[0]_i_27 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_3_reg_5509[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_3_reg_5509[2]),
        .O(\and_ln193_2_reg_5765[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln193_2_reg_5765[0]_i_28 
       (.I0(b0_reg_5274[1]),
        .I1(sub_ln1351_3_reg_5509[1]),
        .I2(sub_ln1351_3_reg_5509[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_2_reg_5765[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln193_2_reg_5765[0]_i_29 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_3_reg_5509[8]),
        .O(\and_ln193_2_reg_5765[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_30 
       (.I0(sub_ln1351_3_reg_5509[7]),
        .I1(b0_reg_5274[7]),
        .I2(sub_ln1351_3_reg_5509[6]),
        .I3(b0_reg_5274[6]),
        .O(\and_ln193_2_reg_5765[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_31 
       (.I0(sub_ln1351_3_reg_5509[5]),
        .I1(b0_reg_5274[5]),
        .I2(sub_ln1351_3_reg_5509[4]),
        .I3(b0_reg_5274[4]),
        .O(\and_ln193_2_reg_5765[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_32 
       (.I0(sub_ln1351_3_reg_5509[3]),
        .I1(b0_reg_5274[3]),
        .I2(sub_ln1351_3_reg_5509[2]),
        .I3(b0_reg_5274[2]),
        .O(\and_ln193_2_reg_5765[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_33 
       (.I0(sub_ln1351_3_reg_5509[0]),
        .I1(b0_reg_5274[0]),
        .I2(sub_ln1351_3_reg_5509[1]),
        .I3(b0_reg_5274[1]),
        .O(\and_ln193_2_reg_5765[0]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln193_2_reg_5765[0]_i_34 
       (.I0(sub_ln1351_2_reg_5499[8]),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_2_reg_5765[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_2_reg_5765[0]_i_35 
       (.I0(sub_ln1351_2_reg_5499[7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_2_reg_5499[6]),
        .O(\and_ln193_2_reg_5765[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_2_reg_5765[0]_i_36 
       (.I0(sub_ln1351_2_reg_5499[5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_2_reg_5499[4]),
        .O(\and_ln193_2_reg_5765[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_2_reg_5765[0]_i_37 
       (.I0(sub_ln1351_2_reg_5499[3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_2_reg_5499[2]),
        .O(\and_ln193_2_reg_5765[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln193_2_reg_5765[0]_i_38 
       (.I0(sub_ln1351_2_reg_5499[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_2_reg_5499[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_2_reg_5765[0]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln193_2_reg_5765[0]_i_39 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_2_reg_5499[8]),
        .O(\and_ln193_2_reg_5765[0]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_40 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_2_reg_5499[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_2_reg_5499[6]),
        .O(\and_ln193_2_reg_5765[0]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_41 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_2_reg_5499[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_2_reg_5499[4]),
        .O(\and_ln193_2_reg_5765[0]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_42 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_2_reg_5499[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_2_reg_5499[2]),
        .O(\and_ln193_2_reg_5765[0]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_2_reg_5765[0]_i_43 
       (.I0(b0_reg_5274[0]),
        .I1(sub_ln1351_2_reg_5499[0]),
        .I2(b0_reg_5274[1]),
        .I3(sub_ln1351_2_reg_5499[1]),
        .O(\and_ln193_2_reg_5765[0]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_2_reg_5765[0]_i_6 
       (.I0(sub_ln1351_2_reg_5499[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_2_reg_5499[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_2_reg_5765[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_2_reg_5765[0]_i_7 
       (.I0(sub_ln1351_2_reg_5499[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_2_reg_5499[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_2_reg_5765[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_2_reg_5765[0]_i_8 
       (.I0(sub_ln1351_2_reg_5499[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_2_reg_5499[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_2_reg_5765[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_2_reg_5765[0]_i_9 
       (.I0(sub_ln1351_2_reg_5499[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(sub_ln1351_2_reg_5499[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_2_reg_5765[0]_i_9_n_3 ));
  FDRE \and_ln193_2_reg_5765_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln193_2_reg_5765),
        .Q(and_ln193_2_reg_5765_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln193_2_reg_5765_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_2_in20_out),
        .Q(and_ln193_2_reg_5765),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_2_reg_5765_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_2_reg_5765_reg[0]_i_2_CO_UNCONNECTED [7:5],p_0_in15_in,\and_ln193_2_reg_5765_reg[0]_i_2_n_7 ,\and_ln193_2_reg_5765_reg[0]_i_2_n_8 ,\and_ln193_2_reg_5765_reg[0]_i_2_n_9 ,\and_ln193_2_reg_5765_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_2_reg_5765[0]_i_6_n_3 ,\and_ln193_2_reg_5765[0]_i_7_n_3 ,\and_ln193_2_reg_5765[0]_i_8_n_3 ,\and_ln193_2_reg_5765[0]_i_9_n_3 }),
        .O(\NLW_and_ln193_2_reg_5765_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_2_reg_5765[0]_i_10_n_3 ,\and_ln193_2_reg_5765[0]_i_11_n_3 ,\and_ln193_2_reg_5765[0]_i_12_n_3 ,\and_ln193_2_reg_5765[0]_i_13_n_3 ,\and_ln193_2_reg_5765[0]_i_14_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_2_reg_5765_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_2_reg_5765_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in13_in,\and_ln193_2_reg_5765_reg[0]_i_3_n_7 ,\and_ln193_2_reg_5765_reg[0]_i_3_n_8 ,\and_ln193_2_reg_5765_reg[0]_i_3_n_9 ,\and_ln193_2_reg_5765_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_2_reg_5765[0]_i_15_n_3 ,\and_ln193_2_reg_5765[0]_i_16_n_3 ,\and_ln193_2_reg_5765[0]_i_17_n_3 ,\and_ln193_2_reg_5765[0]_i_18_n_3 }),
        .O(\NLW_and_ln193_2_reg_5765_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_2_reg_5765[0]_i_19_n_3 ,\and_ln193_2_reg_5765[0]_i_20_n_3 ,\and_ln193_2_reg_5765[0]_i_21_n_3 ,\and_ln193_2_reg_5765[0]_i_22_n_3 ,\and_ln193_2_reg_5765[0]_i_23_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_2_reg_5765_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_2_reg_5765_reg[0]_i_4_CO_UNCONNECTED [7:5],icmp_ln165_3_fu_2668_p2,\and_ln193_2_reg_5765_reg[0]_i_4_n_7 ,\and_ln193_2_reg_5765_reg[0]_i_4_n_8 ,\and_ln193_2_reg_5765_reg[0]_i_4_n_9 ,\and_ln193_2_reg_5765_reg[0]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_2_reg_5765[0]_i_24_n_3 ,\and_ln193_2_reg_5765[0]_i_25_n_3 ,\and_ln193_2_reg_5765[0]_i_26_n_3 ,\and_ln193_2_reg_5765[0]_i_27_n_3 ,\and_ln193_2_reg_5765[0]_i_28_n_3 }),
        .O(\NLW_and_ln193_2_reg_5765_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_2_reg_5765[0]_i_29_n_3 ,\and_ln193_2_reg_5765[0]_i_30_n_3 ,\and_ln193_2_reg_5765[0]_i_31_n_3 ,\and_ln193_2_reg_5765[0]_i_32_n_3 ,\and_ln193_2_reg_5765[0]_i_33_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_2_reg_5765_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_2_reg_5765_reg[0]_i_5_CO_UNCONNECTED [7:5],icmp_ln165_2_fu_2608_p2,\and_ln193_2_reg_5765_reg[0]_i_5_n_7 ,\and_ln193_2_reg_5765_reg[0]_i_5_n_8 ,\and_ln193_2_reg_5765_reg[0]_i_5_n_9 ,\and_ln193_2_reg_5765_reg[0]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_2_reg_5765[0]_i_34_n_3 ,\and_ln193_2_reg_5765[0]_i_35_n_3 ,\and_ln193_2_reg_5765[0]_i_36_n_3 ,\and_ln193_2_reg_5765[0]_i_37_n_3 ,\and_ln193_2_reg_5765[0]_i_38_n_3 }),
        .O(\NLW_and_ln193_2_reg_5765_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_2_reg_5765[0]_i_39_n_3 ,\and_ln193_2_reg_5765[0]_i_40_n_3 ,\and_ln193_2_reg_5765[0]_i_41_n_3 ,\and_ln193_2_reg_5765[0]_i_42_n_3 ,\and_ln193_2_reg_5765[0]_i_43_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \and_ln193_3_reg_5771[0]_i_1 
       (.I0(p_0_in13_in),
        .I1(p_0_in11_in),
        .I2(icmp_ln165_4_fu_2730_p2),
        .I3(icmp_ln165_3_fu_2668_p2),
        .O(p_3_in19_out));
  FDRE \and_ln193_3_reg_5771_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln193_3_reg_5771),
        .Q(and_ln193_3_reg_5771_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln193_3_reg_5771_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_3_in19_out),
        .Q(and_ln193_3_reg_5771),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \and_ln193_4_reg_5777[0]_i_1 
       (.I0(p_0_in11_in),
        .I1(p_0_in9_in),
        .I2(icmp_ln165_5_fu_2792_p2),
        .I3(icmp_ln165_4_fu_2730_p2),
        .O(p_4_in));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln193_4_reg_5777[0]_i_10 
       (.I0(sub_ln1351_4_reg_5519[8]),
        .O(\and_ln193_4_reg_5777[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_11 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_4_reg_5519[7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(sub_ln1351_4_reg_5519[6]),
        .O(\and_ln193_4_reg_5777[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_12 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_4_reg_5519[5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(sub_ln1351_4_reg_5519[4]),
        .O(\and_ln193_4_reg_5777[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_13 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_4_reg_5519[3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(sub_ln1351_4_reg_5519[2]),
        .O(\and_ln193_4_reg_5777[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_14 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_4_reg_5519[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_4_reg_5519[0]),
        .O(\and_ln193_4_reg_5777[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_4_reg_5777[0]_i_15 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_5_reg_5529[7]),
        .I2(sub_ln1351_5_reg_5529[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_4_reg_5777[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_4_reg_5777[0]_i_16 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_5_reg_5529[5]),
        .I2(sub_ln1351_5_reg_5529[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_4_reg_5777[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_4_reg_5777[0]_i_17 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_5_reg_5529[3]),
        .I2(sub_ln1351_5_reg_5529[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_4_reg_5777[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_4_reg_5777[0]_i_18 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_5_reg_5529[1]),
        .I2(sub_ln1351_5_reg_5529[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_4_reg_5777[0]_i_18_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln193_4_reg_5777[0]_i_19 
       (.I0(sub_ln1351_5_reg_5529[8]),
        .O(\and_ln193_4_reg_5777[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_20 
       (.I0(sub_ln1351_5_reg_5529[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_5_reg_5529[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_4_reg_5777[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_21 
       (.I0(sub_ln1351_5_reg_5529[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_5_reg_5529[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_4_reg_5777[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_22 
       (.I0(sub_ln1351_5_reg_5529[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_5_reg_5529[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_4_reg_5777[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_23 
       (.I0(sub_ln1351_5_reg_5529[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(sub_ln1351_5_reg_5529[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_4_reg_5777[0]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln193_4_reg_5777[0]_i_24 
       (.I0(sub_ln1351_5_reg_5529[8]),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_4_reg_5777[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_4_reg_5777[0]_i_25 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_5_reg_5529[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_5_reg_5529[6]),
        .O(\and_ln193_4_reg_5777[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_4_reg_5777[0]_i_26 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_5_reg_5529[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_5_reg_5529[4]),
        .O(\and_ln193_4_reg_5777[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_4_reg_5777[0]_i_27 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_5_reg_5529[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_5_reg_5529[2]),
        .O(\and_ln193_4_reg_5777[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln193_4_reg_5777[0]_i_28 
       (.I0(b0_reg_5274[1]),
        .I1(sub_ln1351_5_reg_5529[1]),
        .I2(sub_ln1351_5_reg_5529[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_4_reg_5777[0]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln193_4_reg_5777[0]_i_29 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_5_reg_5529[8]),
        .O(\and_ln193_4_reg_5777[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_30 
       (.I0(sub_ln1351_5_reg_5529[7]),
        .I1(b0_reg_5274[7]),
        .I2(sub_ln1351_5_reg_5529[6]),
        .I3(b0_reg_5274[6]),
        .O(\and_ln193_4_reg_5777[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_31 
       (.I0(sub_ln1351_5_reg_5529[5]),
        .I1(b0_reg_5274[5]),
        .I2(sub_ln1351_5_reg_5529[4]),
        .I3(b0_reg_5274[4]),
        .O(\and_ln193_4_reg_5777[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_32 
       (.I0(sub_ln1351_5_reg_5529[3]),
        .I1(b0_reg_5274[3]),
        .I2(sub_ln1351_5_reg_5529[2]),
        .I3(b0_reg_5274[2]),
        .O(\and_ln193_4_reg_5777[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_33 
       (.I0(sub_ln1351_5_reg_5529[0]),
        .I1(b0_reg_5274[0]),
        .I2(sub_ln1351_5_reg_5529[1]),
        .I3(b0_reg_5274[1]),
        .O(\and_ln193_4_reg_5777[0]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln193_4_reg_5777[0]_i_34 
       (.I0(sub_ln1351_4_reg_5519[8]),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_4_reg_5777[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_4_reg_5777[0]_i_35 
       (.I0(sub_ln1351_4_reg_5519[7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_4_reg_5519[6]),
        .O(\and_ln193_4_reg_5777[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_4_reg_5777[0]_i_36 
       (.I0(sub_ln1351_4_reg_5519[5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_4_reg_5519[4]),
        .O(\and_ln193_4_reg_5777[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_4_reg_5777[0]_i_37 
       (.I0(sub_ln1351_4_reg_5519[3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_4_reg_5519[2]),
        .O(\and_ln193_4_reg_5777[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln193_4_reg_5777[0]_i_38 
       (.I0(sub_ln1351_4_reg_5519[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_4_reg_5519[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_4_reg_5777[0]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln193_4_reg_5777[0]_i_39 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_4_reg_5519[8]),
        .O(\and_ln193_4_reg_5777[0]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_40 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_4_reg_5519[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_4_reg_5519[6]),
        .O(\and_ln193_4_reg_5777[0]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_41 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_4_reg_5519[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_4_reg_5519[4]),
        .O(\and_ln193_4_reg_5777[0]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_42 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_4_reg_5519[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_4_reg_5519[2]),
        .O(\and_ln193_4_reg_5777[0]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_4_reg_5777[0]_i_43 
       (.I0(b0_reg_5274[0]),
        .I1(sub_ln1351_4_reg_5519[0]),
        .I2(b0_reg_5274[1]),
        .I3(sub_ln1351_4_reg_5519[1]),
        .O(\and_ln193_4_reg_5777[0]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_4_reg_5777[0]_i_6 
       (.I0(sub_ln1351_4_reg_5519[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_4_reg_5519[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_4_reg_5777[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_4_reg_5777[0]_i_7 
       (.I0(sub_ln1351_4_reg_5519[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_4_reg_5519[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_4_reg_5777[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_4_reg_5777[0]_i_8 
       (.I0(sub_ln1351_4_reg_5519[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_4_reg_5519[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_4_reg_5777[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_4_reg_5777[0]_i_9 
       (.I0(sub_ln1351_4_reg_5519[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(sub_ln1351_4_reg_5519[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_4_reg_5777[0]_i_9_n_3 ));
  FDRE \and_ln193_4_reg_5777_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln193_4_reg_5777),
        .Q(and_ln193_4_reg_5777_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln193_4_reg_5777_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_4_in),
        .Q(and_ln193_4_reg_5777),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_4_reg_5777_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_4_reg_5777_reg[0]_i_2_CO_UNCONNECTED [7:5],p_0_in11_in,\and_ln193_4_reg_5777_reg[0]_i_2_n_7 ,\and_ln193_4_reg_5777_reg[0]_i_2_n_8 ,\and_ln193_4_reg_5777_reg[0]_i_2_n_9 ,\and_ln193_4_reg_5777_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_4_reg_5777[0]_i_6_n_3 ,\and_ln193_4_reg_5777[0]_i_7_n_3 ,\and_ln193_4_reg_5777[0]_i_8_n_3 ,\and_ln193_4_reg_5777[0]_i_9_n_3 }),
        .O(\NLW_and_ln193_4_reg_5777_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_4_reg_5777[0]_i_10_n_3 ,\and_ln193_4_reg_5777[0]_i_11_n_3 ,\and_ln193_4_reg_5777[0]_i_12_n_3 ,\and_ln193_4_reg_5777[0]_i_13_n_3 ,\and_ln193_4_reg_5777[0]_i_14_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_4_reg_5777_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_4_reg_5777_reg[0]_i_3_CO_UNCONNECTED [7:5],p_0_in9_in,\and_ln193_4_reg_5777_reg[0]_i_3_n_7 ,\and_ln193_4_reg_5777_reg[0]_i_3_n_8 ,\and_ln193_4_reg_5777_reg[0]_i_3_n_9 ,\and_ln193_4_reg_5777_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_4_reg_5777[0]_i_15_n_3 ,\and_ln193_4_reg_5777[0]_i_16_n_3 ,\and_ln193_4_reg_5777[0]_i_17_n_3 ,\and_ln193_4_reg_5777[0]_i_18_n_3 }),
        .O(\NLW_and_ln193_4_reg_5777_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_4_reg_5777[0]_i_19_n_3 ,\and_ln193_4_reg_5777[0]_i_20_n_3 ,\and_ln193_4_reg_5777[0]_i_21_n_3 ,\and_ln193_4_reg_5777[0]_i_22_n_3 ,\and_ln193_4_reg_5777[0]_i_23_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_4_reg_5777_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_4_reg_5777_reg[0]_i_4_CO_UNCONNECTED [7:5],icmp_ln165_5_fu_2792_p2,\and_ln193_4_reg_5777_reg[0]_i_4_n_7 ,\and_ln193_4_reg_5777_reg[0]_i_4_n_8 ,\and_ln193_4_reg_5777_reg[0]_i_4_n_9 ,\and_ln193_4_reg_5777_reg[0]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_4_reg_5777[0]_i_24_n_3 ,\and_ln193_4_reg_5777[0]_i_25_n_3 ,\and_ln193_4_reg_5777[0]_i_26_n_3 ,\and_ln193_4_reg_5777[0]_i_27_n_3 ,\and_ln193_4_reg_5777[0]_i_28_n_3 }),
        .O(\NLW_and_ln193_4_reg_5777_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_4_reg_5777[0]_i_29_n_3 ,\and_ln193_4_reg_5777[0]_i_30_n_3 ,\and_ln193_4_reg_5777[0]_i_31_n_3 ,\and_ln193_4_reg_5777[0]_i_32_n_3 ,\and_ln193_4_reg_5777[0]_i_33_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_4_reg_5777_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_4_reg_5777_reg[0]_i_5_CO_UNCONNECTED [7:5],icmp_ln165_4_fu_2730_p2,\and_ln193_4_reg_5777_reg[0]_i_5_n_7 ,\and_ln193_4_reg_5777_reg[0]_i_5_n_8 ,\and_ln193_4_reg_5777_reg[0]_i_5_n_9 ,\and_ln193_4_reg_5777_reg[0]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_4_reg_5777[0]_i_34_n_3 ,\and_ln193_4_reg_5777[0]_i_35_n_3 ,\and_ln193_4_reg_5777[0]_i_36_n_3 ,\and_ln193_4_reg_5777[0]_i_37_n_3 ,\and_ln193_4_reg_5777[0]_i_38_n_3 }),
        .O(\NLW_and_ln193_4_reg_5777_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_4_reg_5777[0]_i_39_n_3 ,\and_ln193_4_reg_5777[0]_i_40_n_3 ,\and_ln193_4_reg_5777[0]_i_41_n_3 ,\and_ln193_4_reg_5777[0]_i_42_n_3 ,\and_ln193_4_reg_5777[0]_i_43_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \and_ln193_5_reg_5783[0]_i_1 
       (.I0(p_0_in9_in),
        .I1(p_0_in7_in),
        .I2(icmp_ln165_6_fu_2854_p2),
        .I3(icmp_ln165_5_fu_2792_p2),
        .O(p_5_in18_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_5_reg_5783[0]_i_10 
       (.I0(sub_ln1351_6_reg_5539[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_6_reg_5539[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_5_reg_5783[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_5_reg_5783[0]_i_11 
       (.I0(sub_ln1351_6_reg_5539[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_6_reg_5539[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_5_reg_5783[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_5_reg_5783[0]_i_12 
       (.I0(sub_ln1351_6_reg_5539[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(sub_ln1351_6_reg_5539[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_5_reg_5783[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln193_5_reg_5783[0]_i_13 
       (.I0(sub_ln1351_6_reg_5539[8]),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_5_reg_5783[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_5_reg_5783[0]_i_14 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_6_reg_5539[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_6_reg_5539[6]),
        .O(\and_ln193_5_reg_5783[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_5_reg_5783[0]_i_15 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_6_reg_5539[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_6_reg_5539[4]),
        .O(\and_ln193_5_reg_5783[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_5_reg_5783[0]_i_16 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_6_reg_5539[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_6_reg_5539[2]),
        .O(\and_ln193_5_reg_5783[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \and_ln193_5_reg_5783[0]_i_17 
       (.I0(b0_reg_5274[1]),
        .I1(sub_ln1351_6_reg_5539[1]),
        .I2(sub_ln1351_6_reg_5539[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_5_reg_5783[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln193_5_reg_5783[0]_i_18 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_6_reg_5539[8]),
        .O(\and_ln193_5_reg_5783[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_5_reg_5783[0]_i_19 
       (.I0(sub_ln1351_6_reg_5539[7]),
        .I1(b0_reg_5274[7]),
        .I2(sub_ln1351_6_reg_5539[6]),
        .I3(b0_reg_5274[6]),
        .O(\and_ln193_5_reg_5783[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_5_reg_5783[0]_i_20 
       (.I0(sub_ln1351_6_reg_5539[5]),
        .I1(b0_reg_5274[5]),
        .I2(sub_ln1351_6_reg_5539[4]),
        .I3(b0_reg_5274[4]),
        .O(\and_ln193_5_reg_5783[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_5_reg_5783[0]_i_21 
       (.I0(sub_ln1351_6_reg_5539[3]),
        .I1(b0_reg_5274[3]),
        .I2(sub_ln1351_6_reg_5539[2]),
        .I3(b0_reg_5274[2]),
        .O(\and_ln193_5_reg_5783[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_5_reg_5783[0]_i_22 
       (.I0(sub_ln1351_6_reg_5539[0]),
        .I1(b0_reg_5274[0]),
        .I2(sub_ln1351_6_reg_5539[1]),
        .I3(b0_reg_5274[1]),
        .O(\and_ln193_5_reg_5783[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_5_reg_5783[0]_i_4 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_6_reg_5539[7]),
        .I2(sub_ln1351_6_reg_5539[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_5_reg_5783[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_5_reg_5783[0]_i_5 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_6_reg_5539[5]),
        .I2(sub_ln1351_6_reg_5539[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_5_reg_5783[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_5_reg_5783[0]_i_6 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_6_reg_5539[3]),
        .I2(sub_ln1351_6_reg_5539[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_5_reg_5783[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_5_reg_5783[0]_i_7 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_6_reg_5539[1]),
        .I2(sub_ln1351_6_reg_5539[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_5_reg_5783[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln193_5_reg_5783[0]_i_8 
       (.I0(sub_ln1351_6_reg_5539[8]),
        .O(\and_ln193_5_reg_5783[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_5_reg_5783[0]_i_9 
       (.I0(sub_ln1351_6_reg_5539[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_6_reg_5539[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_5_reg_5783[0]_i_9_n_3 ));
  FDRE \and_ln193_5_reg_5783_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln193_5_reg_5783),
        .Q(and_ln193_5_reg_5783_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln193_5_reg_5783_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_5_in18_out),
        .Q(and_ln193_5_reg_5783),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_5_reg_5783_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_5_reg_5783_reg[0]_i_2_CO_UNCONNECTED [7:5],p_0_in7_in,\and_ln193_5_reg_5783_reg[0]_i_2_n_7 ,\and_ln193_5_reg_5783_reg[0]_i_2_n_8 ,\and_ln193_5_reg_5783_reg[0]_i_2_n_9 ,\and_ln193_5_reg_5783_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_5_reg_5783[0]_i_4_n_3 ,\and_ln193_5_reg_5783[0]_i_5_n_3 ,\and_ln193_5_reg_5783[0]_i_6_n_3 ,\and_ln193_5_reg_5783[0]_i_7_n_3 }),
        .O(\NLW_and_ln193_5_reg_5783_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_5_reg_5783[0]_i_8_n_3 ,\and_ln193_5_reg_5783[0]_i_9_n_3 ,\and_ln193_5_reg_5783[0]_i_10_n_3 ,\and_ln193_5_reg_5783[0]_i_11_n_3 ,\and_ln193_5_reg_5783[0]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_5_reg_5783_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_5_reg_5783_reg[0]_i_3_CO_UNCONNECTED [7:5],icmp_ln165_6_fu_2854_p2,\and_ln193_5_reg_5783_reg[0]_i_3_n_7 ,\and_ln193_5_reg_5783_reg[0]_i_3_n_8 ,\and_ln193_5_reg_5783_reg[0]_i_3_n_9 ,\and_ln193_5_reg_5783_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_5_reg_5783[0]_i_13_n_3 ,\and_ln193_5_reg_5783[0]_i_14_n_3 ,\and_ln193_5_reg_5783[0]_i_15_n_3 ,\and_ln193_5_reg_5783[0]_i_16_n_3 ,\and_ln193_5_reg_5783[0]_i_17_n_3 }),
        .O(\NLW_and_ln193_5_reg_5783_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_5_reg_5783[0]_i_18_n_3 ,\and_ln193_5_reg_5783[0]_i_19_n_3 ,\and_ln193_5_reg_5783[0]_i_20_n_3 ,\and_ln193_5_reg_5783[0]_i_21_n_3 ,\and_ln193_5_reg_5783[0]_i_22_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h9888)) 
    \and_ln193_6_reg_5789[0]_i_1 
       (.I0(p_0_in5_in),
        .I1(p_0_in7_in),
        .I2(icmp_ln165_7_fu_2916_p2),
        .I3(icmp_ln165_6_fu_2854_p2),
        .O(p_6_in));
  FDRE \and_ln193_6_reg_5789_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln193_6_reg_5789),
        .Q(and_ln193_6_reg_5789_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln193_6_reg_5789_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_6_in),
        .Q(and_ln193_6_reg_5789),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9888)) 
    \and_ln193_7_reg_5794[0]_i_1 
       (.I0(p_0_in3_in),
        .I1(p_0_in5_in),
        .I2(icmp_ln165_7_fu_2916_p2),
        .I3(icmp_ln172_fu_2518_p2),
        .O(p_0_in17_out));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_7_reg_5794[0]_i_10 
       (.I0(sub_ln1351_7_reg_5549[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_7_reg_5549[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_7_reg_5794[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_7_reg_5794[0]_i_11 
       (.I0(sub_ln1351_7_reg_5549[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_7_reg_5549[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_7_reg_5794[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_7_reg_5794[0]_i_12 
       (.I0(sub_ln1351_7_reg_5549[0]),
        .I1(b0_reg_5274[0]),
        .I2(sub_ln1351_7_reg_5549[1]),
        .I3(zext_ln37_reg_5253[1]),
        .O(\and_ln193_7_reg_5794[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln193_7_reg_5794[0]_i_13 
       (.I0(sub_ln1351_7_reg_5549[8]),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_7_reg_5794[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_7_reg_5794[0]_i_14 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_7_reg_5549[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_7_reg_5549[6]),
        .O(\and_ln193_7_reg_5794[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_7_reg_5794[0]_i_15 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_7_reg_5549[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_7_reg_5549[4]),
        .O(\and_ln193_7_reg_5794[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_7_reg_5794[0]_i_16 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_7_reg_5549[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_7_reg_5549[2]),
        .O(\and_ln193_7_reg_5794[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_7_reg_5794[0]_i_17 
       (.I0(b0_reg_5274[1]),
        .I1(sub_ln1351_7_reg_5549[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_7_reg_5549[0]),
        .O(\and_ln193_7_reg_5794[0]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln193_7_reg_5794[0]_i_18 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_7_reg_5549[8]),
        .O(\and_ln193_7_reg_5794[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_7_reg_5794[0]_i_19 
       (.I0(sub_ln1351_7_reg_5549[7]),
        .I1(b0_reg_5274[7]),
        .I2(sub_ln1351_7_reg_5549[6]),
        .I3(b0_reg_5274[6]),
        .O(\and_ln193_7_reg_5794[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_7_reg_5794[0]_i_20 
       (.I0(sub_ln1351_7_reg_5549[5]),
        .I1(b0_reg_5274[5]),
        .I2(sub_ln1351_7_reg_5549[4]),
        .I3(b0_reg_5274[4]),
        .O(\and_ln193_7_reg_5794[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_7_reg_5794[0]_i_21 
       (.I0(sub_ln1351_7_reg_5549[3]),
        .I1(b0_reg_5274[3]),
        .I2(sub_ln1351_7_reg_5549[2]),
        .I3(b0_reg_5274[2]),
        .O(\and_ln193_7_reg_5794[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_7_reg_5794[0]_i_22 
       (.I0(sub_ln1351_7_reg_5549[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_7_reg_5549[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_7_reg_5794[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_7_reg_5794[0]_i_4 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_7_reg_5549[7]),
        .I2(sub_ln1351_7_reg_5549[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_7_reg_5794[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_7_reg_5794[0]_i_5 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_7_reg_5549[5]),
        .I2(sub_ln1351_7_reg_5549[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_7_reg_5794[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_7_reg_5794[0]_i_6 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_7_reg_5549[3]),
        .I2(sub_ln1351_7_reg_5549[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_7_reg_5794[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln193_7_reg_5794[0]_i_7 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_7_reg_5549[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_7_reg_5549[0]),
        .O(\and_ln193_7_reg_5794[0]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln193_7_reg_5794[0]_i_8 
       (.I0(sub_ln1351_7_reg_5549[8]),
        .O(\and_ln193_7_reg_5794[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_7_reg_5794[0]_i_9 
       (.I0(sub_ln1351_7_reg_5549[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_7_reg_5549[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_7_reg_5794[0]_i_9_n_3 ));
  FDRE \and_ln193_7_reg_5794_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln193_7_reg_5794),
        .Q(and_ln193_7_reg_5794_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln193_7_reg_5794_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_0_in17_out),
        .Q(and_ln193_7_reg_5794),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_7_reg_5794_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_7_reg_5794_reg[0]_i_2_CO_UNCONNECTED [7:5],p_0_in5_in,\and_ln193_7_reg_5794_reg[0]_i_2_n_7 ,\and_ln193_7_reg_5794_reg[0]_i_2_n_8 ,\and_ln193_7_reg_5794_reg[0]_i_2_n_9 ,\and_ln193_7_reg_5794_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_7_reg_5794[0]_i_4_n_3 ,\and_ln193_7_reg_5794[0]_i_5_n_3 ,\and_ln193_7_reg_5794[0]_i_6_n_3 ,\and_ln193_7_reg_5794[0]_i_7_n_3 }),
        .O(\NLW_and_ln193_7_reg_5794_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_7_reg_5794[0]_i_8_n_3 ,\and_ln193_7_reg_5794[0]_i_9_n_3 ,\and_ln193_7_reg_5794[0]_i_10_n_3 ,\and_ln193_7_reg_5794[0]_i_11_n_3 ,\and_ln193_7_reg_5794[0]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_7_reg_5794_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_7_reg_5794_reg[0]_i_3_CO_UNCONNECTED [7:5],icmp_ln165_7_fu_2916_p2,\and_ln193_7_reg_5794_reg[0]_i_3_n_7 ,\and_ln193_7_reg_5794_reg[0]_i_3_n_8 ,\and_ln193_7_reg_5794_reg[0]_i_3_n_9 ,\and_ln193_7_reg_5794_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_7_reg_5794[0]_i_13_n_3 ,\and_ln193_7_reg_5794[0]_i_14_n_3 ,\and_ln193_7_reg_5794[0]_i_15_n_3 ,\and_ln193_7_reg_5794[0]_i_16_n_3 ,\and_ln193_7_reg_5794[0]_i_17_n_3 }),
        .O(\NLW_and_ln193_7_reg_5794_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_7_reg_5794[0]_i_18_n_3 ,\and_ln193_7_reg_5794[0]_i_19_n_3 ,\and_ln193_7_reg_5794[0]_i_20_n_3 ,\and_ln193_7_reg_5794[0]_i_21_n_3 ,\and_ln193_7_reg_5794[0]_i_22_n_3 }));
  LUT4 #(
    .INIT(16'h9888)) 
    \and_ln193_9_reg_5799[0]_i_1 
       (.I0(p_0_in29_in),
        .I1(p_0_in1_in),
        .I2(icmp_ln172_2_fu_2638_p2),
        .I3(icmp_ln172_1_fu_2578_p2),
        .O(p_0_in16_out));
  FDRE \and_ln193_9_reg_5799_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_0_in16_out),
        .Q(and_ln193_9_reg_5799),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF008)) 
    \and_ln193_reg_5753[0]_i_1 
       (.I0(icmp_ln165_fu_2488_p2),
        .I1(icmp_ln165_1_fu_2548_p2),
        .I2(p_0_in19_in),
        .I3(p_0_in17_in),
        .O(p_0_in15_out));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln193_reg_5753[0]_i_10 
       (.I0(sub_ln1351_reg_5475[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_reg_5475[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_reg_5753[0]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln193_reg_5753[0]_i_11 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_reg_5475[8]),
        .O(\and_ln193_reg_5753[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_12 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_reg_5475[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_reg_5475[6]),
        .O(\and_ln193_reg_5753[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_13 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_reg_5475[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_reg_5475[4]),
        .O(\and_ln193_reg_5753[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_14 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_reg_5475[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_reg_5475[2]),
        .O(\and_ln193_reg_5753[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_15 
       (.I0(b0_reg_5274[0]),
        .I1(sub_ln1351_reg_5475[0]),
        .I2(b0_reg_5274[1]),
        .I3(sub_ln1351_reg_5475[1]),
        .O(\and_ln193_reg_5753[0]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln193_reg_5753[0]_i_16 
       (.I0(sub_ln1351_1_reg_5489[8]),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_reg_5753[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_reg_5753[0]_i_17 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_1_reg_5489[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_1_reg_5489[6]),
        .O(\and_ln193_reg_5753[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_reg_5753[0]_i_18 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_1_reg_5489[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_1_reg_5489[4]),
        .O(\and_ln193_reg_5753[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_reg_5753[0]_i_19 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_1_reg_5489[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_1_reg_5489[2]),
        .O(\and_ln193_reg_5753[0]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_reg_5753[0]_i_20 
       (.I0(b0_reg_5274[1]),
        .I1(sub_ln1351_1_reg_5489[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_1_reg_5489[0]),
        .O(\and_ln193_reg_5753[0]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \and_ln193_reg_5753[0]_i_21 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_1_reg_5489[8]),
        .O(\and_ln193_reg_5753[0]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_22 
       (.I0(sub_ln1351_1_reg_5489[7]),
        .I1(b0_reg_5274[7]),
        .I2(sub_ln1351_1_reg_5489[6]),
        .I3(b0_reg_5274[6]),
        .O(\and_ln193_reg_5753[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_23 
       (.I0(sub_ln1351_1_reg_5489[5]),
        .I1(b0_reg_5274[5]),
        .I2(sub_ln1351_1_reg_5489[4]),
        .I3(b0_reg_5274[4]),
        .O(\and_ln193_reg_5753[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_24 
       (.I0(sub_ln1351_1_reg_5489[3]),
        .I1(b0_reg_5274[3]),
        .I2(sub_ln1351_1_reg_5489[2]),
        .I3(b0_reg_5274[2]),
        .O(\and_ln193_reg_5753[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_25 
       (.I0(sub_ln1351_1_reg_5489[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_1_reg_5489[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_reg_5753[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_reg_5753[0]_i_26 
       (.I0(sub_ln1351_reg_5475[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_reg_5475[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_reg_5753[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_reg_5753[0]_i_27 
       (.I0(sub_ln1351_reg_5475[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_reg_5475[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_reg_5753[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_reg_5753[0]_i_28 
       (.I0(sub_ln1351_reg_5475[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_reg_5475[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_reg_5753[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \and_ln193_reg_5753[0]_i_29 
       (.I0(sub_ln1351_reg_5475[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(sub_ln1351_reg_5475[0]),
        .I3(b0_reg_5274[0]),
        .O(\and_ln193_reg_5753[0]_i_29_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln193_reg_5753[0]_i_30 
       (.I0(sub_ln1351_reg_5475[8]),
        .O(\and_ln193_reg_5753[0]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_31 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_reg_5475[7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(sub_ln1351_reg_5475[6]),
        .O(\and_ln193_reg_5753[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_32 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_reg_5475[5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(sub_ln1351_reg_5475[4]),
        .O(\and_ln193_reg_5753[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_33 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_reg_5475[3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(sub_ln1351_reg_5475[2]),
        .O(\and_ln193_reg_5753[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_34 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_reg_5475[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_reg_5475[0]),
        .O(\and_ln193_reg_5753[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_reg_5753[0]_i_35 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_1_reg_5489[7]),
        .I2(sub_ln1351_1_reg_5489[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_reg_5753[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_reg_5753[0]_i_36 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_1_reg_5489[5]),
        .I2(sub_ln1351_1_reg_5489[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_reg_5753[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_reg_5753[0]_i_37 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_1_reg_5489[3]),
        .I2(sub_ln1351_1_reg_5489[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_reg_5753[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \and_ln193_reg_5753[0]_i_38 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_1_reg_5489[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_1_reg_5489[0]),
        .O(\and_ln193_reg_5753[0]_i_38_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \and_ln193_reg_5753[0]_i_39 
       (.I0(sub_ln1351_1_reg_5489[8]),
        .O(\and_ln193_reg_5753[0]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_40 
       (.I0(sub_ln1351_1_reg_5489[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_1_reg_5489[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\and_ln193_reg_5753[0]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_41 
       (.I0(sub_ln1351_1_reg_5489[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_1_reg_5489[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\and_ln193_reg_5753[0]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_42 
       (.I0(sub_ln1351_1_reg_5489[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_1_reg_5489[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\and_ln193_reg_5753[0]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \and_ln193_reg_5753[0]_i_43 
       (.I0(sub_ln1351_1_reg_5489[0]),
        .I1(b0_reg_5274[0]),
        .I2(sub_ln1351_1_reg_5489[1]),
        .I3(zext_ln37_reg_5253[1]),
        .O(\and_ln193_reg_5753[0]_i_43_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln193_reg_5753[0]_i_6 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(b0_reg_5274[8]),
        .O(\and_ln193_reg_5753[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_reg_5753[0]_i_7 
       (.I0(sub_ln1351_reg_5475[7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_reg_5475[6]),
        .O(\and_ln193_reg_5753[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_reg_5753[0]_i_8 
       (.I0(sub_ln1351_reg_5475[5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_reg_5475[4]),
        .O(\and_ln193_reg_5753[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \and_ln193_reg_5753[0]_i_9 
       (.I0(sub_ln1351_reg_5475[3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_reg_5475[2]),
        .O(\and_ln193_reg_5753[0]_i_9_n_3 ));
  FDRE \and_ln193_reg_5753_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(p_0_in15_out),
        .Q(and_ln193_reg_5753),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_reg_5753_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_reg_5753_reg[0]_i_2_CO_UNCONNECTED [7:5],icmp_ln165_fu_2488_p2,\and_ln193_reg_5753_reg[0]_i_2_n_7 ,\and_ln193_reg_5753_reg[0]_i_2_n_8 ,\and_ln193_reg_5753_reg[0]_i_2_n_9 ,\and_ln193_reg_5753_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_reg_5753[0]_i_6_n_3 ,\and_ln193_reg_5753[0]_i_7_n_3 ,\and_ln193_reg_5753[0]_i_8_n_3 ,\and_ln193_reg_5753[0]_i_9_n_3 ,\and_ln193_reg_5753[0]_i_10_n_3 }),
        .O(\NLW_and_ln193_reg_5753_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_reg_5753[0]_i_11_n_3 ,\and_ln193_reg_5753[0]_i_12_n_3 ,\and_ln193_reg_5753[0]_i_13_n_3 ,\and_ln193_reg_5753[0]_i_14_n_3 ,\and_ln193_reg_5753[0]_i_15_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_reg_5753_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_reg_5753_reg[0]_i_3_CO_UNCONNECTED [7:5],icmp_ln165_1_fu_2548_p2,\and_ln193_reg_5753_reg[0]_i_3_n_7 ,\and_ln193_reg_5753_reg[0]_i_3_n_8 ,\and_ln193_reg_5753_reg[0]_i_3_n_9 ,\and_ln193_reg_5753_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\and_ln193_reg_5753[0]_i_16_n_3 ,\and_ln193_reg_5753[0]_i_17_n_3 ,\and_ln193_reg_5753[0]_i_18_n_3 ,\and_ln193_reg_5753[0]_i_19_n_3 ,\and_ln193_reg_5753[0]_i_20_n_3 }),
        .O(\NLW_and_ln193_reg_5753_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_reg_5753[0]_i_21_n_3 ,\and_ln193_reg_5753[0]_i_22_n_3 ,\and_ln193_reg_5753[0]_i_23_n_3 ,\and_ln193_reg_5753[0]_i_24_n_3 ,\and_ln193_reg_5753[0]_i_25_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_reg_5753_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_reg_5753_reg[0]_i_4_CO_UNCONNECTED [7:5],p_0_in19_in,\and_ln193_reg_5753_reg[0]_i_4_n_7 ,\and_ln193_reg_5753_reg[0]_i_4_n_8 ,\and_ln193_reg_5753_reg[0]_i_4_n_9 ,\and_ln193_reg_5753_reg[0]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_reg_5753[0]_i_26_n_3 ,\and_ln193_reg_5753[0]_i_27_n_3 ,\and_ln193_reg_5753[0]_i_28_n_3 ,\and_ln193_reg_5753[0]_i_29_n_3 }),
        .O(\NLW_and_ln193_reg_5753_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_reg_5753[0]_i_30_n_3 ,\and_ln193_reg_5753[0]_i_31_n_3 ,\and_ln193_reg_5753[0]_i_32_n_3 ,\and_ln193_reg_5753[0]_i_33_n_3 ,\and_ln193_reg_5753[0]_i_34_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln193_reg_5753_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_and_ln193_reg_5753_reg[0]_i_5_CO_UNCONNECTED [7:5],p_0_in17_in,\and_ln193_reg_5753_reg[0]_i_5_n_7 ,\and_ln193_reg_5753_reg[0]_i_5_n_8 ,\and_ln193_reg_5753_reg[0]_i_5_n_9 ,\and_ln193_reg_5753_reg[0]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\and_ln193_reg_5753[0]_i_35_n_3 ,\and_ln193_reg_5753[0]_i_36_n_3 ,\and_ln193_reg_5753[0]_i_37_n_3 ,\and_ln193_reg_5753[0]_i_38_n_3 }),
        .O(\NLW_and_ln193_reg_5753_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\and_ln193_reg_5753[0]_i_39_n_3 ,\and_ln193_reg_5753[0]_i_40_n_3 ,\and_ln193_reg_5753[0]_i_41_n_3 ,\and_ln193_reg_5753[0]_i_42_n_3 ,\and_ln193_reg_5753[0]_i_43_n_3 }));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln203_3_reg_6053[0]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(icmp_ln271_reg_5379_pp3_iter5_reg),
        .O(and_ln203_3_reg_60530));
  LUT4 #(
    .INIT(16'hE000)) 
    \and_ln203_3_reg_6053[0]_i_2 
       (.I0(\and_ln203_3_reg_6053[0]_i_3_n_3 ),
        .I1(\and_ln203_3_reg_6053[0]_i_4_n_3 ),
        .I2(xor_ln443_1_reg_5374),
        .I3(and_ln443_reg_5451_pp3_iter5_reg),
        .O(and_ln203_3_fu_4920_p2));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    \and_ln203_3_reg_6053[0]_i_3 
       (.I0(\and_ln203_3_reg_6053[0]_i_5_n_3 ),
        .I1(or_ln203_8_reg_5997),
        .I2(or_ln203_7_reg_5992),
        .I3(icmp_ln195_10_reg_5976),
        .I4(and_ln193_1_reg_5759_pp3_iter5_reg),
        .O(\and_ln203_3_reg_6053[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h88888888AAA8A8A8)) 
    \and_ln203_3_reg_6053[0]_i_4 
       (.I0(and_ln193_3_reg_5771_pp3_iter5_reg),
        .I1(\and_ln203_3_reg_6053[0]_i_6_n_3 ),
        .I2(\select_ln193_14_reg_5986_reg_n_3_[1] ),
        .I3(and_ln193_7_reg_5794_pp3_iter5_reg),
        .I4(and_ln193_6_reg_5789_pp3_iter5_reg),
        .I5(\and_ln203_3_reg_6053[0]_i_7_n_3 ),
        .O(\and_ln203_3_reg_6053[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAA888888888)) 
    \and_ln203_3_reg_6053[0]_i_5 
       (.I0(and_ln193_2_reg_5765_pp3_iter5_reg),
        .I1(add_ln194_5_reg_5981[4]),
        .I2(add_ln194_5_reg_5981[0]),
        .I3(add_ln194_5_reg_5981[2]),
        .I4(add_ln194_5_reg_5981[1]),
        .I5(add_ln194_5_reg_5981[3]),
        .O(\and_ln203_3_reg_6053[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \and_ln203_3_reg_6053[0]_i_6 
       (.I0(\select_ln193_14_reg_5986_reg_n_3_[4] ),
        .I1(\select_ln193_14_reg_5986_reg_n_3_[1] ),
        .I2(\select_ln193_14_reg_5986_reg_n_3_[0] ),
        .I3(\select_ln193_14_reg_5986_reg_n_3_[2] ),
        .I4(and_ln193_4_reg_5777_pp3_iter5_reg),
        .I5(\select_ln193_14_reg_5986_reg_n_3_[3] ),
        .O(\and_ln203_3_reg_6053[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h7F7F7FFF7FFF7FFF)) 
    \and_ln203_3_reg_6053[0]_i_7 
       (.I0(and_ln193_4_reg_5777_pp3_iter5_reg),
        .I1(\select_ln193_14_reg_5986_reg_n_3_[2] ),
        .I2(and_ln193_5_reg_5783_pp3_iter5_reg),
        .I3(\select_ln193_14_reg_5986_reg_n_3_[0] ),
        .I4(and_ln193_6_reg_5789_pp3_iter5_reg),
        .I5(\select_ln193_14_reg_5986_reg_n_3_[1] ),
        .O(\and_ln203_3_reg_6053[0]_i_7_n_3 ));
  FDRE \and_ln203_3_reg_6053_reg[0] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(and_ln203_3_fu_4920_p2),
        .Q(and_ln203_3_reg_6053),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln277_reg_5401[0]_i_1 
       (.I0(cmp_i_i296_i_reg_5304),
        .I1(\icmp_ln271_reg_5379[0]_i_3_n_3 ),
        .O(and_ln277_fu_1738_p2));
  FDRE \and_ln277_reg_5401_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(and_ln277_reg_5401),
        .Q(and_ln277_reg_5401_pp3_iter1_reg),
        .R(1'b0));
  FDRE \and_ln277_reg_5401_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_54010),
        .D(and_ln277_fu_1738_p2),
        .Q(and_ln277_reg_5401),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \and_ln443_reg_5451[0]_i_1 
       (.I0(and_ln277_reg_5401_pp3_iter1_reg),
        .I1(\and_ln443_reg_5451[0]_i_2_n_3 ),
        .I2(empty_34_reg_684_pp3_iter1_reg[6]),
        .I3(empty_34_reg_684_pp3_iter1_reg[9]),
        .I4(empty_34_reg_684_pp3_iter1_reg[7]),
        .I5(empty_34_reg_684_pp3_iter1_reg[8]),
        .O(and_ln443_fu_1778_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \and_ln443_reg_5451[0]_i_2 
       (.I0(empty_34_reg_684_pp3_iter1_reg[5]),
        .I1(empty_34_reg_684_pp3_iter1_reg[4]),
        .I2(empty_34_reg_684_pp3_iter1_reg[3]),
        .I3(empty_34_reg_684_pp3_iter1_reg[1]),
        .I4(empty_34_reg_684_pp3_iter1_reg[2]),
        .I5(empty_34_reg_684_pp3_iter1_reg[10]),
        .O(\and_ln443_reg_5451[0]_i_2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/and_ln443_reg_5451_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/and_ln443_reg_5451_pp3_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \and_ln443_reg_5451_pp3_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln443_reg_5451),
        .Q(\and_ln443_reg_5451_pp3_iter4_reg_reg[0]_srl2_n_3 ));
  FDRE \and_ln443_reg_5451_pp3_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\and_ln443_reg_5451_pp3_iter4_reg_reg[0]_srl2_n_3 ),
        .Q(and_ln443_reg_5451_pp3_iter5_reg),
        .R(1'b0));
  FDRE \and_ln443_reg_5451_pp3_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(and_ln443_reg_5451_pp3_iter5_reg),
        .Q(and_ln443_reg_5451_pp3_iter6_reg),
        .R(1'b0));
  FDRE \and_ln443_reg_5451_reg[0] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(and_ln443_fu_1778_p2),
        .Q(and_ln443_reg_5451),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_ready),
        .I1(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .O(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_done));
  LUT6 #(
    .INIT(64'h5555555544440040)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(dout_valid_reg[1]),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .I4(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_ready),
        .I5(dout_valid_reg[0]),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state10),
        .I1(\cmp_i_i296_i_reg_5304[0]_i_3_n_3 ),
        .I2(empty_32_reg_672_reg[10]),
        .I3(empty_32_reg_672_reg[4]),
        .I4(empty_32_reg_672_reg[5]),
        .I5(empty_32_reg_672_reg[3]),
        .O(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(\ap_CS_fsm[10]_i_2_n_3 ),
        .O(ap_NS_fsm[10]));
  LUT6 #(
    .INIT(64'hDDD0DDDDFFFFFFFF)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(ap_enable_reg_pp3_iter7_reg_n_3),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ap_enable_reg_pp3_iter3),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(ap_enable_reg_pp3_iter4),
        .I5(ap_block_pp3_stage0_subdone),
        .O(\ap_CS_fsm[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I3(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I4(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10115555)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(dout_valid_reg[0]),
        .I1(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_ready),
        .I2(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(dout_valid_reg[1]),
        .I5(\ap_CS_fsm_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I1(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[5] ),
        .I1(p_0_in0),
        .O(\ap_CS_fsm[3]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln882_1_fu_1523_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(\ap_CS_fsm[4]_i_2_n_3 ),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h8880AAAA)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(icmp_ln541_fu_1532_p2),
        .I1(img_gray_src_data_empty_n),
        .I2(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I3(img_rgb_src_data_empty_n),
        .I4(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\ap_CS_fsm[4]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\add_ln695_reg_5229[10]_i_1_n_3 ),
        .I1(icmp_ln541_fu_1532_p2),
        .O(ap_NS_fsm[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[5]_i_10 
       (.I0(add_ln695_reg_5229_reg[3]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[3] ),
        .O(\ap_CS_fsm[5]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(\empty_reg_572_reg_n_3_[10] ),
        .I1(add_ln695_reg_5229_reg[10]),
        .I2(\empty_reg_572_reg_n_3_[9] ),
        .I3(\add_ln695_reg_5229[10]_i_4_n_3 ),
        .I4(add_ln695_reg_5229_reg[9]),
        .O(\ap_CS_fsm[5]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[5]_i_12 
       (.I0(add_ln695_reg_5229_reg[1]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[1] ),
        .O(\ap_CS_fsm[5]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_3_n_3 ),
        .I1(\ap_CS_fsm[5]_i_4_n_3 ),
        .I2(\ap_CS_fsm[5]_i_5_n_3 ),
        .I3(\ap_CS_fsm[5]_i_6_n_3 ),
        .I4(\ap_CS_fsm[5]_i_7_n_3 ),
        .O(icmp_ln541_fu_1532_p2));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(add_ln695_reg_5229_reg[6]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[6] ),
        .O(\ap_CS_fsm[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(add_ln695_reg_5229_reg[7]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[7] ),
        .O(\ap_CS_fsm[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(add_ln695_reg_5229_reg[8]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[8] ),
        .O(\ap_CS_fsm[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(add_ln695_reg_5229_reg[5]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[5] ),
        .O(\ap_CS_fsm[5]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(\ap_CS_fsm[5]_i_8_n_3 ),
        .I1(\ap_CS_fsm[5]_i_9_n_3 ),
        .I2(\ap_CS_fsm[5]_i_10_n_3 ),
        .I3(\ap_CS_fsm[5]_i_11_n_3 ),
        .I4(\ap_CS_fsm[5]_i_12_n_3 ),
        .I5(add_ln695_fu_1538_p2[0]),
        .O(\ap_CS_fsm[5]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[5]_i_8 
       (.I0(add_ln695_reg_5229_reg[4]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[4] ),
        .O(\ap_CS_fsm[5]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(add_ln695_reg_5229_reg[2]),
        .I1(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_3),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(\empty_reg_572_reg_n_3_[2] ),
        .O(\ap_CS_fsm[5]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(icmp_ln882_1_fu_1523_p2),
        .I1(ap_CS_fsm_state4),
        .I2(sel),
        .O(ap_NS_fsm[6]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_10 
       (.I0(\init_buf_reg_562_reg_n_3_[51] ),
        .I1(\init_buf_reg_562_reg_n_3_[50] ),
        .O(\ap_CS_fsm[6]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_11 
       (.I0(\init_buf_reg_562_reg_n_3_[49] ),
        .I1(\init_buf_reg_562_reg_n_3_[48] ),
        .O(\ap_CS_fsm[6]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_13 
       (.I0(\init_buf_reg_562_reg_n_3_[47] ),
        .I1(\init_buf_reg_562_reg_n_3_[46] ),
        .O(\ap_CS_fsm[6]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_14 
       (.I0(\init_buf_reg_562_reg_n_3_[45] ),
        .I1(\init_buf_reg_562_reg_n_3_[44] ),
        .O(\ap_CS_fsm[6]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_15 
       (.I0(\init_buf_reg_562_reg_n_3_[43] ),
        .I1(\init_buf_reg_562_reg_n_3_[42] ),
        .O(\ap_CS_fsm[6]_i_15_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_16 
       (.I0(\init_buf_reg_562_reg_n_3_[41] ),
        .I1(\init_buf_reg_562_reg_n_3_[40] ),
        .O(\ap_CS_fsm[6]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_17 
       (.I0(\init_buf_reg_562_reg_n_3_[39] ),
        .I1(\init_buf_reg_562_reg_n_3_[38] ),
        .O(\ap_CS_fsm[6]_i_17_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_18 
       (.I0(\init_buf_reg_562_reg_n_3_[37] ),
        .I1(\init_buf_reg_562_reg_n_3_[36] ),
        .O(\ap_CS_fsm[6]_i_18_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_19 
       (.I0(\init_buf_reg_562_reg_n_3_[35] ),
        .I1(\init_buf_reg_562_reg_n_3_[34] ),
        .O(\ap_CS_fsm[6]_i_19_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_20 
       (.I0(\init_buf_reg_562_reg_n_3_[33] ),
        .I1(\init_buf_reg_562_reg_n_3_[32] ),
        .O(\ap_CS_fsm[6]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_22 
       (.I0(\init_buf_reg_562_reg_n_3_[31] ),
        .I1(\init_buf_reg_562_reg_n_3_[30] ),
        .O(\ap_CS_fsm[6]_i_22_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_23 
       (.I0(\init_buf_reg_562_reg_n_3_[29] ),
        .I1(\init_buf_reg_562_reg_n_3_[28] ),
        .O(\ap_CS_fsm[6]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_24 
       (.I0(\init_buf_reg_562_reg_n_3_[27] ),
        .I1(\init_buf_reg_562_reg_n_3_[26] ),
        .O(\ap_CS_fsm[6]_i_24_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_25 
       (.I0(\init_buf_reg_562_reg_n_3_[25] ),
        .I1(\init_buf_reg_562_reg_n_3_[24] ),
        .O(\ap_CS_fsm[6]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_26 
       (.I0(\init_buf_reg_562_reg_n_3_[23] ),
        .I1(\init_buf_reg_562_reg_n_3_[22] ),
        .O(\ap_CS_fsm[6]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_27 
       (.I0(\init_buf_reg_562_reg_n_3_[21] ),
        .I1(\init_buf_reg_562_reg_n_3_[20] ),
        .O(\ap_CS_fsm[6]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_28 
       (.I0(\init_buf_reg_562_reg_n_3_[19] ),
        .I1(\init_buf_reg_562_reg_n_3_[18] ),
        .O(\ap_CS_fsm[6]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_29 
       (.I0(\init_buf_reg_562_reg_n_3_[17] ),
        .I1(\init_buf_reg_562_reg_n_3_[16] ),
        .O(\ap_CS_fsm[6]_i_29_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[6]_i_30 
       (.I0(\init_buf_reg_562_reg_n_3_[3] ),
        .I1(wide_trip_count_reg_5212[2]),
        .I2(\init_buf_reg_562_reg_n_3_[2] ),
        .O(\ap_CS_fsm[6]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[6]_i_31 
       (.I0(wide_trip_count_reg_5212[1]),
        .I1(\init_buf_reg_562_reg_n_3_[1] ),
        .I2(wide_trip_count_reg_5212[0]),
        .I3(\init_buf_reg_562_reg_n_3_[0] ),
        .O(\ap_CS_fsm[6]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_32 
       (.I0(\init_buf_reg_562_reg_n_3_[15] ),
        .I1(\init_buf_reg_562_reg_n_3_[14] ),
        .O(\ap_CS_fsm[6]_i_32_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_33 
       (.I0(\init_buf_reg_562_reg_n_3_[13] ),
        .I1(\init_buf_reg_562_reg_n_3_[12] ),
        .O(\ap_CS_fsm[6]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_34 
       (.I0(\init_buf_reg_562_reg_n_3_[11] ),
        .I1(\init_buf_reg_562_reg_n_3_[10] ),
        .O(\ap_CS_fsm[6]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_35 
       (.I0(\init_buf_reg_562_reg_n_3_[9] ),
        .I1(\init_buf_reg_562_reg_n_3_[8] ),
        .O(\ap_CS_fsm[6]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_36 
       (.I0(\init_buf_reg_562_reg_n_3_[7] ),
        .I1(\init_buf_reg_562_reg_n_3_[6] ),
        .O(\ap_CS_fsm[6]_i_36_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_37 
       (.I0(\init_buf_reg_562_reg_n_3_[5] ),
        .I1(\init_buf_reg_562_reg_n_3_[4] ),
        .O(\ap_CS_fsm[6]_i_37_n_3 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[6]_i_38 
       (.I0(\init_buf_reg_562_reg_n_3_[3] ),
        .I1(\init_buf_reg_562_reg_n_3_[2] ),
        .I2(wide_trip_count_reg_5212[2]),
        .O(\ap_CS_fsm[6]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[6]_i_39 
       (.I0(\init_buf_reg_562_reg_n_3_[1] ),
        .I1(wide_trip_count_reg_5212[1]),
        .I2(\init_buf_reg_562_reg_n_3_[0] ),
        .I3(wide_trip_count_reg_5212[0]),
        .O(\ap_CS_fsm[6]_i_39_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_4 
       (.I0(\init_buf_reg_562_reg_n_3_[63] ),
        .I1(\init_buf_reg_562_reg_n_3_[62] ),
        .O(\ap_CS_fsm[6]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_5 
       (.I0(\init_buf_reg_562_reg_n_3_[61] ),
        .I1(\init_buf_reg_562_reg_n_3_[60] ),
        .O(\ap_CS_fsm[6]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_6 
       (.I0(\init_buf_reg_562_reg_n_3_[59] ),
        .I1(\init_buf_reg_562_reg_n_3_[58] ),
        .O(\ap_CS_fsm[6]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_7 
       (.I0(\init_buf_reg_562_reg_n_3_[57] ),
        .I1(\init_buf_reg_562_reg_n_3_[56] ),
        .O(\ap_CS_fsm[6]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_8 
       (.I0(\init_buf_reg_562_reg_n_3_[55] ),
        .I1(\init_buf_reg_562_reg_n_3_[54] ),
        .O(\ap_CS_fsm[6]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[6]_i_9 
       (.I0(\init_buf_reg_562_reg_n_3_[53] ),
        .I1(\init_buf_reg_562_reg_n_3_[52] ),
        .O(\ap_CS_fsm[6]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(buf_2_V_U_n_26),
        .I1(empty_31_reg_584_reg[0]),
        .I2(empty_31_reg_584_reg[3]),
        .I3(empty_31_reg_584_reg[1]),
        .I4(buf_2_V_U_n_25),
        .I5(\ap_CS_fsm_reg[6]_0 ),
        .O(ap_NS_fsm[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(p_0_in4_in),
        .I1(\ap_CS_fsm[10]_i_2_n_3 ),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_done),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(p_0_in0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1_n_3 ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[6]_0 ),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[6]_i_12 
       (.CI(\ap_CS_fsm_reg[6]_i_21_n_3 ),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_12_n_3 ,\ap_CS_fsm_reg[6]_i_12_n_4 ,\ap_CS_fsm_reg[6]_i_12_n_5 ,\ap_CS_fsm_reg[6]_i_12_n_6 ,\ap_CS_fsm_reg[6]_i_12_n_7 ,\ap_CS_fsm_reg[6]_i_12_n_8 ,\ap_CS_fsm_reg[6]_i_12_n_9 ,\ap_CS_fsm_reg[6]_i_12_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_12_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[6]_i_22_n_3 ,\ap_CS_fsm[6]_i_23_n_3 ,\ap_CS_fsm[6]_i_24_n_3 ,\ap_CS_fsm[6]_i_25_n_3 ,\ap_CS_fsm[6]_i_26_n_3 ,\ap_CS_fsm[6]_i_27_n_3 ,\ap_CS_fsm[6]_i_28_n_3 ,\ap_CS_fsm[6]_i_29_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[6]_i_2 
       (.CI(\ap_CS_fsm_reg[6]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({icmp_ln882_1_fu_1523_p2,\ap_CS_fsm_reg[6]_i_2_n_4 ,\ap_CS_fsm_reg[6]_i_2_n_5 ,\ap_CS_fsm_reg[6]_i_2_n_6 ,\ap_CS_fsm_reg[6]_i_2_n_7 ,\ap_CS_fsm_reg[6]_i_2_n_8 ,\ap_CS_fsm_reg[6]_i_2_n_9 ,\ap_CS_fsm_reg[6]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_2_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[6]_i_4_n_3 ,\ap_CS_fsm[6]_i_5_n_3 ,\ap_CS_fsm[6]_i_6_n_3 ,\ap_CS_fsm[6]_i_7_n_3 ,\ap_CS_fsm[6]_i_8_n_3 ,\ap_CS_fsm[6]_i_9_n_3 ,\ap_CS_fsm[6]_i_10_n_3 ,\ap_CS_fsm[6]_i_11_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[6]_i_21 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_21_n_3 ,\ap_CS_fsm_reg[6]_i_21_n_4 ,\ap_CS_fsm_reg[6]_i_21_n_5 ,\ap_CS_fsm_reg[6]_i_21_n_6 ,\ap_CS_fsm_reg[6]_i_21_n_7 ,\ap_CS_fsm_reg[6]_i_21_n_8 ,\ap_CS_fsm_reg[6]_i_21_n_9 ,\ap_CS_fsm_reg[6]_i_21_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\ap_CS_fsm[6]_i_30_n_3 ,\ap_CS_fsm[6]_i_31_n_3 }),
        .O(\NLW_ap_CS_fsm_reg[6]_i_21_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[6]_i_32_n_3 ,\ap_CS_fsm[6]_i_33_n_3 ,\ap_CS_fsm[6]_i_34_n_3 ,\ap_CS_fsm[6]_i_35_n_3 ,\ap_CS_fsm[6]_i_36_n_3 ,\ap_CS_fsm[6]_i_37_n_3 ,\ap_CS_fsm[6]_i_38_n_3 ,\ap_CS_fsm[6]_i_39_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[6]_i_3 
       (.CI(\ap_CS_fsm_reg[6]_i_12_n_3 ),
        .CI_TOP(1'b0),
        .CO({\ap_CS_fsm_reg[6]_i_3_n_3 ,\ap_CS_fsm_reg[6]_i_3_n_4 ,\ap_CS_fsm_reg[6]_i_3_n_5 ,\ap_CS_fsm_reg[6]_i_3_n_6 ,\ap_CS_fsm_reg[6]_i_3_n_7 ,\ap_CS_fsm_reg[6]_i_3_n_8 ,\ap_CS_fsm_reg[6]_i_3_n_9 ,\ap_CS_fsm_reg[6]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[6]_i_3_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[6]_i_13_n_3 ,\ap_CS_fsm[6]_i_14_n_3 ,\ap_CS_fsm[6]_i_15_n_3 ,\ap_CS_fsm[6]_i_16_n_3 ,\ap_CS_fsm[6]_i_17_n_3 ,\ap_CS_fsm[6]_i_18_n_3 ,\ap_CS_fsm[6]_i_19_n_3 ,\ap_CS_fsm[6]_i_20_n_3 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(\ap_CS_fsm[4]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_CS_fsm_state4),
        .I3(icmp_ln882_1_fu_1523_p2),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter00),
        .I1(ap_enable_reg_pp1_iter1_reg_n_3),
        .I2(ap_enable_reg_pp1_iter1_i_2_n_3),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(\ap_CS_fsm[4]_i_2_n_3 ),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(ap_enable_reg_pp1_iter1_reg_n_3),
        .I1(img_rgb_src_data_empty_n),
        .I2(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I3(img_gray_src_data_empty_n),
        .O(ap_enable_reg_pp1_iter1_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_3),
        .Q(ap_enable_reg_pp1_iter1_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(icmp_ln271_fu_1720_p2),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(p_0_in4_in),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp3_iter0_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter0),
        .Q(ap_enable_reg_pp3_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter1),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter2),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter3),
        .Q(ap_enable_reg_pp3_iter4),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp3_iter5_i_1
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(ap_enable_reg_pp3_iter3),
        .O(ap_enable_reg_pp3_iter5_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter5_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(ap_enable_reg_pp3_iter5),
        .Q(ap_enable_reg_pp3_iter6),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp3_iter7_i_1
       (.I0(p_0_in4_in),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(ap_enable_reg_pp3_iter7_reg_n_3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp3_iter7_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter7_i_1_n_3),
        .Q(ap_enable_reg_pp3_iter7_reg_n_3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[7]_i_2 
       (.I0(\icmp_ln271_reg_5379_pp3_iter2_reg_reg_n_3_[0] ),
        .I1(icmp_ln886_2_reg_5406_pp3_iter2_reg),
        .I2(\cmp_i_i_i_reg_5462_reg_n_3_[0] ),
        .O(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[7]_i_2_n_3 ));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_258),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_257),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_256),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_255),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_254),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_253),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_252),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_251),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_226),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_225),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_224),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_223),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_222),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_221),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_220),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_219),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_178),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_177),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_176),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_175),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_174),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_173),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_172),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_171),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_154),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_153),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_152),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_151),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_150),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_149),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_148),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_147),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_86),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_85),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_84),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_83),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_82),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_81),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_80),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_79),
        .Q(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AA2AFFFFAA2A)) 
    \arraydecay88282_load_05397_fu_228[0]_i_1 
       (.I0(arraydecay88282_load_05397_fu_228[0]),
        .I1(and_ln443_reg_5451_pp3_iter6_reg),
        .I2(icmp_ln882_2_reg_5388_pp3_iter6_reg),
        .I3(cmp_i_i84_i_not_reg_5334),
        .I4(and_ln203_3_reg_6053),
        .I5(\arraydecay88282_load_05397_fu_228[0]_i_2_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[0]_i_2 
       (.I0(\arraydecay88282_load_05397_fu_228[0]_i_3_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I2(\arraydecay88282_load_05397_fu_228[0]_i_4_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \arraydecay88282_load_05397_fu_228[0]_i_3 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[0]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I4(\arraydecay88282_load_05397_fu_228[0]_i_5_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[0]_i_4 
       (.I0(\arraydecay88282_load_05397_fu_228[0]_i_6_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[0]_i_5 
       (.I0(select_ln93_14_reg_6041[0]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln92_7_reg_6047[0]),
        .O(\arraydecay88282_load_05397_fu_228[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[0]_i_6 
       (.I0(select_ln77_14_reg_6030[0]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .I3(icmp_ln76_7_reg_6036),
        .I4(sub_ln1351_14_reg_5737_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \arraydecay88282_load_05397_fu_228[1]_i_1 
       (.I0(\arraydecay88282_load_05397_fu_228[1]_i_2_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[1]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h6F606F6F)) 
    \arraydecay88282_load_05397_fu_228[1]_i_2 
       (.I0(\arraydecay88282_load_05397_fu_228[1]_i_3_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[0]_i_2_n_3 ),
        .I2(and_ln203_3_reg_6053),
        .I3(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ),
        .I4(arraydecay88282_load_05397_fu_228[1]),
        .O(\arraydecay88282_load_05397_fu_228[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[1]_i_3 
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_5_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I2(\arraydecay88282_load_05397_fu_228[2]_i_4_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \arraydecay88282_load_05397_fu_228[2]_i_1 
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_2_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[2]_i_3_n_3 ),
        .I2(and_ln203_3_reg_6053),
        .I3(arraydecay88282_load_05397_fu_228[2]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h001D)) 
    \arraydecay88282_load_05397_fu_228[2]_i_2 
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_4_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I2(\arraydecay88282_load_05397_fu_228[2]_i_5_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[0]_i_2_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[2]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \arraydecay88282_load_05397_fu_228[2]_i_3 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I3(\arraydecay88282_load_05397_fu_228[4]_i_5_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[2]_i_4 
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_6_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .O(\arraydecay88282_load_05397_fu_228[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \arraydecay88282_load_05397_fu_228[2]_i_5 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_7_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(select_ln60_7_reg_5946_pp3_iter6_reg[1]),
        .I5(\arraydecay88282_load_05397_fu_228[0]_i_3_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[2]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[2]_i_6 
       (.I0(select_ln77_14_reg_6030[1]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .I3(icmp_ln76_7_reg_6036),
        .I4(sub_ln1351_14_reg_5737_pp3_iter6_reg[1]),
        .O(\arraydecay88282_load_05397_fu_228[2]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \arraydecay88282_load_05397_fu_228[3]_i_1 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_2_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_3_n_3 ),
        .I2(and_ln203_3_reg_6053),
        .I3(arraydecay88282_load_05397_fu_228[3]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[3]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \arraydecay88282_load_05397_fu_228[3]_i_2 
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_2_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[4]_i_5_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I3(\arraydecay88282_load_05397_fu_228[4]_i_4_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h1EFF1E00)) 
    \arraydecay88282_load_05397_fu_228[3]_i_3 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[3]_i_6_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I4(\arraydecay88282_load_05397_fu_228[4]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \arraydecay88282_load_05397_fu_228[3]_i_4 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[2]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I4(\arraydecay88282_load_05397_fu_228[4]_i_8_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEE222E2)) 
    \arraydecay88282_load_05397_fu_228[3]_i_5 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_7_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(select_ln60_7_reg_5946_pp3_iter6_reg[1]),
        .I5(\arraydecay88282_load_05397_fu_228[0]_i_3_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \arraydecay88282_load_05397_fu_228[3]_i_6 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[3]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I4(\arraydecay88282_load_05397_fu_228[3]_i_8_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[3]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[3]_i_7 
       (.I0(select_ln93_14_reg_6041[1]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln92_7_reg_6047[1]),
        .O(\arraydecay88282_load_05397_fu_228[3]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[3]_i_8 
       (.I0(select_ln93_14_reg_6041[3]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln92_7_reg_6047[3]),
        .O(\arraydecay88282_load_05397_fu_228[3]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \arraydecay88282_load_05397_fu_228[4]_i_1 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_2_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[4]_i_3_n_3 ),
        .I2(and_ln203_3_reg_6053),
        .I3(arraydecay88282_load_05397_fu_228[4]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[4]_i_11 
       (.I0(select_ln77_14_reg_6030[2]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .I3(icmp_ln76_7_reg_6036),
        .I4(sub_ln1351_14_reg_5737_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[4]_i_12 
       (.I0(select_ln77_14_reg_6030[3]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .I3(icmp_ln76_7_reg_6036),
        .I4(sub_ln1351_14_reg_5737_pp3_iter6_reg[3]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_14 
       (.I0(select_ln92_7_reg_6047[8]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln93_14_reg_6041[8]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I5(select_ln60_7_reg_5946_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_15 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_51_n_3 ),
        .I1(mem_reg_bram_0_i_35_n_3),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(select_ln60_7_reg_5946_pp3_iter6_reg[6]),
        .I5(mem_reg_bram_0_i_34_n_3),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_16 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_44_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_23_n_3 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(select_ln60_7_reg_5946_pp3_iter6_reg[4]),
        .I5(\arraydecay88282_load_05397_fu_228[6]_i_24_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_17 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_45_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_8_n_3 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(select_ln60_7_reg_5946_pp3_iter6_reg[2]),
        .I5(\arraydecay88282_load_05397_fu_228[4]_i_8_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_18 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_46_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_7_n_3 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(select_ln60_7_reg_5946_pp3_iter6_reg[0]),
        .I5(\arraydecay88282_load_05397_fu_228[0]_i_5_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \arraydecay88282_load_05397_fu_228[4]_i_19 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[8]),
        .I3(select_ln92_7_reg_6047[8]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I5(select_ln93_14_reg_6041[8]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h0000003050500030)) 
    \arraydecay88282_load_05397_fu_228[4]_i_2 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_4_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[4]_i_5_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[2]_i_2_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[4]_i_6_n_3 ),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I5(\arraydecay88282_load_05397_fu_228[4]_i_7_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \arraydecay88282_load_05397_fu_228[4]_i_20 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_47_n_3 ),
        .I1(mem_reg_bram_0_i_34_n_3),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[6]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_20_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \arraydecay88282_load_05397_fu_228[4]_i_21 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_48_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_24_n_3 ),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[4]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_21_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \arraydecay88282_load_05397_fu_228[4]_i_22 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_49_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[4]_i_8_n_3 ),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[2]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \arraydecay88282_load_05397_fu_228[4]_i_23 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_50_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[0]_i_5_n_3 ),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[0]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_23_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_24 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .I1(select_ln60_7_reg_5946_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_25 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[7]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[6]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_26 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[5]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[4]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_27 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[3]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[2]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_28 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[1]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[0]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_28_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \arraydecay88282_load_05397_fu_228[4]_i_29 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[8]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[4]_i_3 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_5_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I2(\arraydecay88282_load_05397_fu_228[5]_i_4_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[4]_i_30 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .I1(select_ln60_7_reg_5946_pp3_iter6_reg[7]),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .I3(select_ln60_7_reg_5946_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[4]_i_31 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .I1(select_ln60_7_reg_5946_pp3_iter6_reg[5]),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .I3(select_ln60_7_reg_5946_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[4]_i_32 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .I1(select_ln60_7_reg_5946_pp3_iter6_reg[3]),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .I3(select_ln60_7_reg_5946_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[4]_i_33 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I1(select_ln60_7_reg_5946_pp3_iter6_reg[1]),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .I3(select_ln60_7_reg_5946_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_33_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_34 
       (.I0(select_ln93_14_reg_6041[8]),
        .I1(select_ln92_7_reg_6047[8]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_35 
       (.I0(select_ln92_7_reg_6047[7]),
        .I1(select_ln93_14_reg_6041[7]),
        .I2(select_ln92_7_reg_6047[6]),
        .I3(select_ln93_14_reg_6041[6]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_36 
       (.I0(select_ln92_7_reg_6047[5]),
        .I1(select_ln93_14_reg_6041[5]),
        .I2(select_ln92_7_reg_6047[4]),
        .I3(select_ln93_14_reg_6041[4]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_37 
       (.I0(select_ln92_7_reg_6047[3]),
        .I1(select_ln93_14_reg_6041[3]),
        .I2(select_ln92_7_reg_6047[2]),
        .I3(select_ln93_14_reg_6041[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_38 
       (.I0(select_ln92_7_reg_6047[1]),
        .I1(select_ln93_14_reg_6041[1]),
        .I2(select_ln92_7_reg_6047[0]),
        .I3(select_ln93_14_reg_6041[0]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_38_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \arraydecay88282_load_05397_fu_228[4]_i_39 
       (.I0(select_ln92_7_reg_6047[8]),
        .I1(select_ln93_14_reg_6041[8]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \arraydecay88282_load_05397_fu_228[4]_i_4 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[4]_i_8_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I5(select_ln60_7_reg_5946_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[4]_i_40 
       (.I0(select_ln93_14_reg_6041[7]),
        .I1(select_ln92_7_reg_6047[7]),
        .I2(select_ln93_14_reg_6041[6]),
        .I3(select_ln92_7_reg_6047[6]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[4]_i_41 
       (.I0(select_ln93_14_reg_6041[5]),
        .I1(select_ln92_7_reg_6047[5]),
        .I2(select_ln93_14_reg_6041[4]),
        .I3(select_ln92_7_reg_6047[4]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[4]_i_42 
       (.I0(select_ln93_14_reg_6041[3]),
        .I1(select_ln92_7_reg_6047[3]),
        .I2(select_ln93_14_reg_6041[2]),
        .I3(select_ln92_7_reg_6047[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[4]_i_43 
       (.I0(select_ln93_14_reg_6041[1]),
        .I1(select_ln92_7_reg_6047[1]),
        .I2(select_ln93_14_reg_6041[0]),
        .I3(select_ln92_7_reg_6047[0]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_43_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[4]_i_44 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[5]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_44_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[4]_i_45 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[3]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_45_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[4]_i_46 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[1]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_47 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[7]),
        .I3(select_ln92_7_reg_6047[7]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I5(select_ln93_14_reg_6041[7]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_48 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[5]),
        .I3(select_ln92_7_reg_6047[5]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I5(select_ln93_14_reg_6041[5]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_49 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[3]),
        .I3(select_ln92_7_reg_6047[3]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I5(select_ln93_14_reg_6041[3]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[4]_i_5 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_11_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \arraydecay88282_load_05397_fu_228[4]_i_50 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(select_ln60_7_reg_5946_pp3_iter6_reg[1]),
        .I3(select_ln92_7_reg_6047[1]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I5(select_ln93_14_reg_6041[1]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_50_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[4]_i_6 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_12_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \arraydecay88282_load_05397_fu_228[4]_i_7 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[3]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[4]_i_8 
       (.I0(select_ln93_14_reg_6041[2]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln92_7_reg_6047[2]),
        .O(\arraydecay88282_load_05397_fu_228[4]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h60606F60)) 
    \arraydecay88282_load_05397_fu_228[5]_i_1 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_2_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[5]_i_3_n_3 ),
        .I2(and_ln203_3_reg_6053),
        .I3(arraydecay88282_load_05397_fu_228[5]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000404040004)) 
    \arraydecay88282_load_05397_fu_228[5]_i_2 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_3_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[2]_i_2_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[2]_i_3_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[5]_i_4_n_3 ),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I5(\arraydecay88282_load_05397_fu_228[5]_i_5_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[5]_i_3 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_6_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I2(\arraydecay88282_load_05397_fu_228[5]_i_7_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[5]_i_4 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_8_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \arraydecay88282_load_05397_fu_228[5]_i_5 
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_6_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[6]_i_11_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \arraydecay88282_load_05397_fu_228[5]_i_6 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_11_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[3]_i_6_n_3 ),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_10_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[5]_i_7 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_9_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[5]_i_8 
       (.I0(select_ln77_14_reg_6030[4]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .I3(icmp_ln76_7_reg_6036),
        .I4(sub_ln1351_14_reg_5737_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[5]_i_9 
       (.I0(select_ln77_14_reg_6030[5]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .I3(icmp_ln76_7_reg_6036),
        .I4(sub_ln1351_14_reg_5737_pp3_iter6_reg[5]),
        .O(\arraydecay88282_load_05397_fu_228[5]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h0000E000)) 
    \arraydecay88282_load_05397_fu_228[6]_i_1 
       (.I0(cmp_i_i285_i_reg_5309),
        .I1(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .I2(ap_enable_reg_pp3_iter7_reg_n_3),
        .I3(ap_block_pp3_stage0_subdone),
        .I4(icmp_ln271_reg_5379_pp3_iter6_reg),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \arraydecay88282_load_05397_fu_228[6]_i_10 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[5]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_23_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \arraydecay88282_load_05397_fu_228[6]_i_11 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[4]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_24_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \arraydecay88282_load_05397_fu_228[6]_i_12 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_25_n_3 ),
        .I1(mem_reg_bram_0_i_33_n_3),
        .I2(\arraydecay88282_load_05397_fu_228[6]_i_9_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[6]_i_7_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \arraydecay88282_load_05397_fu_228[6]_i_13 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_6_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[5]_i_7_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[5]_i_4_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[5]_i_5_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \arraydecay88282_load_05397_fu_228[6]_i_14 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_7_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[4]_i_6_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[4]_i_5_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[4]_i_4_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \arraydecay88282_load_05397_fu_228[6]_i_15 
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_5_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[2]_i_4_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[0]_i_4_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[0]_i_3_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_15_n_3 ));
  LUT3 #(
    .INIT(8'h82)) 
    \arraydecay88282_load_05397_fu_228[6]_i_16 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_26_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_9_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[6]_i_7_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_16_n_3 ));
  LUT3 #(
    .INIT(8'h82)) 
    \arraydecay88282_load_05397_fu_228[6]_i_17 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_27_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[5]_i_4_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[5]_i_5_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'h82)) 
    \arraydecay88282_load_05397_fu_228[6]_i_18 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_28_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[4]_i_5_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[4]_i_4_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h41)) 
    \arraydecay88282_load_05397_fu_228[6]_i_19 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_29_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[0]_i_4_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[0]_i_3_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_19_n_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \arraydecay88282_load_05397_fu_228[6]_i_2 
       (.I0(icmp_ln271_reg_5379_pp3_iter6_reg),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(ap_enable_reg_pp3_iter7_reg_n_3),
        .O(arraydecay88282_load_05397_fu_2280));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[6]_i_20 
       (.I0(select_ln77_14_reg_6030[6]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .I3(icmp_ln76_7_reg_6036),
        .I4(sub_ln1351_14_reg_5737_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_20_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_23 
       (.I0(select_ln93_14_reg_6041[5]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln92_7_reg_6047[5]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_23_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_24 
       (.I0(select_ln93_14_reg_6041[4]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln92_7_reg_6047[4]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h111EEE1E)) 
    \arraydecay88282_load_05397_fu_228[6]_i_25 
       (.I0(mem_reg_bram_0_i_30_n_3),
        .I1(mem_reg_bram_0_i_31_n_3),
        .I2(mem_reg_bram_0_i_35_n_3),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_51_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAA9595555A959)) 
    \arraydecay88282_load_05397_fu_228[6]_i_26 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_25_n_3 ),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I3(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I5(mem_reg_bram_0_i_36_n_3),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAA9595555A959)) 
    \arraydecay88282_load_05397_fu_228[6]_i_27 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_6_n_3 ),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I3(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I5(\arraydecay88282_load_05397_fu_228[5]_i_9_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAA9595555A959)) 
    \arraydecay88282_load_05397_fu_228[6]_i_28 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_7_n_3 ),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I3(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I5(\arraydecay88282_load_05397_fu_228[4]_i_12_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \arraydecay88282_load_05397_fu_228[6]_i_29 
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_5_n_3 ),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I3(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I5(\arraydecay88282_load_05397_fu_228[2]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_29_n_3 ));
  LUT5 #(
    .INIT(32'h60606F60)) 
    \arraydecay88282_load_05397_fu_228[6]_i_3 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_4_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_5_n_3 ),
        .I2(and_ln203_3_reg_6053),
        .I3(arraydecay88282_load_05397_fu_228[6]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_31 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[8]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_32 
       (.I0(mem_reg_bram_0_i_36_n_3),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_62_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[6]_i_20_n_3 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_33 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_9_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_63_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[5]_i_8_n_3 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_34 
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_12_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_64_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[4]_i_11_n_3 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_35 
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_6_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_65_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[0]_i_6_n_3 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_35_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \arraydecay88282_load_05397_fu_228[6]_i_36 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_36_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \arraydecay88282_load_05397_fu_228[6]_i_37 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_66_n_3 ),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_20_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_37_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \arraydecay88282_load_05397_fu_228[6]_i_38 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_67_n_3 ),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .I4(\arraydecay88282_load_05397_fu_228[5]_i_8_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \arraydecay88282_load_05397_fu_228[6]_i_39 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_68_n_3 ),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .I4(\arraydecay88282_load_05397_fu_228[4]_i_11_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_39_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_4 
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_2_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[5]_i_3_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \arraydecay88282_load_05397_fu_228[6]_i_40 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_69_n_3 ),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .I2(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .I4(\arraydecay88282_load_05397_fu_228[0]_i_6_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_40_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_41 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[8]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_42 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .I3(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_43 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .I3(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_44 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .I3(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_44_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_45 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .I3(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_45_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \arraydecay88282_load_05397_fu_228[6]_i_46 
       (.I0(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .I1(select_ln59_7_reg_5938_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_46_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[6]_i_47 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_47_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[6]_i_48 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_48_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[6]_i_49 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_49_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_5 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_7_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I2(\arraydecay88282_load_05397_fu_228[6]_i_9_n_3 ),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \arraydecay88282_load_05397_fu_228[6]_i_50 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .I1(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_50_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_51 
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[7]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_51_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_52 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[8]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_53 
       (.I0(select_ln77_14_reg_6030[7]),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_70_n_3 ),
        .I2(select_ln77_14_reg_6030[6]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter6_reg[6]),
        .I4(icmp_ln76_7_reg_6036),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_54 
       (.I0(select_ln77_14_reg_6030[5]),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_71_n_3 ),
        .I2(select_ln77_14_reg_6030[4]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter6_reg[4]),
        .I4(icmp_ln76_7_reg_6036),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_54_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_55 
       (.I0(select_ln77_14_reg_6030[3]),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_72_n_3 ),
        .I2(select_ln77_14_reg_6030[2]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter6_reg[2]),
        .I4(icmp_ln76_7_reg_6036),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_56 
       (.I0(select_ln77_14_reg_6030[1]),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_73_n_3 ),
        .I2(select_ln77_14_reg_6030[0]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter6_reg[0]),
        .I4(icmp_ln76_7_reg_6036),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_56_n_3 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \arraydecay88282_load_05397_fu_228[6]_i_57 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter6_reg[8]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[8]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \arraydecay88282_load_05397_fu_228[6]_i_58 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[7]),
        .I3(select_ln77_14_reg_6030[7]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_74_n_3 ),
        .I5(select_ln77_14_reg_6030[6]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \arraydecay88282_load_05397_fu_228[6]_i_59 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[5]),
        .I3(select_ln77_14_reg_6030[5]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_75_n_3 ),
        .I5(select_ln77_14_reg_6030[4]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_59_n_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \arraydecay88282_load_05397_fu_228[6]_i_6 
       (.I0(and_ln443_reg_5451_pp3_iter6_reg),
        .I1(icmp_ln882_2_reg_5388_pp3_iter6_reg),
        .I2(cmp_i_i84_i_not_reg_5334),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \arraydecay88282_load_05397_fu_228[6]_i_60 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[3]),
        .I3(select_ln77_14_reg_6030[3]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_76_n_3 ),
        .I5(select_ln77_14_reg_6030[2]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \arraydecay88282_load_05397_fu_228[6]_i_61 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[1]),
        .I3(select_ln77_14_reg_6030[1]),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_77_n_3 ),
        .I5(select_ln77_14_reg_6030[0]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_61_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_62 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_62_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_63 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_63_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_64 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_64_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_65 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_65_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_66 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_70_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln77_14_reg_6030[7]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_66_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_67 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_71_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln77_14_reg_6030[5]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_68 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_72_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln77_14_reg_6030[3]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_68_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \arraydecay88282_load_05397_fu_228[6]_i_69 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_73_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln77_14_reg_6030[1]),
        .I3(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .I4(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I5(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \arraydecay88282_load_05397_fu_228[6]_i_7 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_10_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_6_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_11_n_3 ),
        .I5(mem_reg_bram_0_i_30_n_3),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_70 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[7]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_70_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_71 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[5]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_71_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_72 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[3]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_72_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_73 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[1]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_73_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_74 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_74_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_75 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[4]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_75_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_76 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[2]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_76_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \arraydecay88282_load_05397_fu_228[6]_i_77 
       (.I0(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .I1(icmp_ln76_7_reg_6036),
        .I2(sub_ln1351_14_reg_5737_pp3_iter6_reg[0]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_77_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arraydecay88282_load_05397_fu_228[6]_i_9 
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_20_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .O(\arraydecay88282_load_05397_fu_228[6]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \arraydecay88282_load_05397_fu_228[7]_i_1 
       (.I0(\and_ln203_3_reg_6053_reg[0]_0 [7]),
        .I1(icmp_ln271_reg_5379_pp3_iter6_reg),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(ap_enable_reg_pp3_iter7_reg_n_3),
        .I4(arraydecay88282_load_05397_fu_228[7]),
        .O(\arraydecay88282_load_05397_fu_228[7]_i_1_n_3 ));
  FDRE \arraydecay88282_load_05397_fu_228_reg[0] 
       (.C(ap_clk),
        .CE(arraydecay88282_load_05397_fu_2280),
        .D(\arraydecay88282_load_05397_fu_228[0]_i_1_n_3 ),
        .Q(arraydecay88282_load_05397_fu_228[0]),
        .R(\arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ));
  FDRE \arraydecay88282_load_05397_fu_228_reg[1] 
       (.C(ap_clk),
        .CE(arraydecay88282_load_05397_fu_2280),
        .D(\arraydecay88282_load_05397_fu_228[1]_i_1_n_3 ),
        .Q(arraydecay88282_load_05397_fu_228[1]),
        .R(\arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ));
  FDRE \arraydecay88282_load_05397_fu_228_reg[2] 
       (.C(ap_clk),
        .CE(arraydecay88282_load_05397_fu_2280),
        .D(\arraydecay88282_load_05397_fu_228[2]_i_1_n_3 ),
        .Q(arraydecay88282_load_05397_fu_228[2]),
        .R(\arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ));
  FDRE \arraydecay88282_load_05397_fu_228_reg[3] 
       (.C(ap_clk),
        .CE(arraydecay88282_load_05397_fu_2280),
        .D(\arraydecay88282_load_05397_fu_228[3]_i_1_n_3 ),
        .Q(arraydecay88282_load_05397_fu_228[3]),
        .R(\arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ));
  FDRE \arraydecay88282_load_05397_fu_228_reg[4] 
       (.C(ap_clk),
        .CE(arraydecay88282_load_05397_fu_2280),
        .D(\arraydecay88282_load_05397_fu_228[4]_i_1_n_3 ),
        .Q(arraydecay88282_load_05397_fu_228[4]),
        .R(\arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \arraydecay88282_load_05397_fu_228_reg[4]_i_10 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_10_CO_UNCONNECTED [7:5],\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_7 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_8 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_9 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_10 }),
        .DI({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[4]_i_24_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_25_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_26_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_27_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_28_n_3 }),
        .O(\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_10_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[4]_i_29_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_30_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_31_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_32_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_33_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \arraydecay88282_load_05397_fu_228_reg[4]_i_13 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_13_CO_UNCONNECTED [7:5],\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_7 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_8 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_9 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_10 }),
        .DI({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[4]_i_34_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_35_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_36_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_37_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_38_n_3 }),
        .O(\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_13_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[4]_i_39_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_40_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_41_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_42_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_43_n_3 }));
  CARRY8 \arraydecay88282_load_05397_fu_228_reg[4]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_9_CO_UNCONNECTED [7:5],\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_6 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_7 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_8 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_9 ,\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_10 }),
        .DI({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[4]_i_14_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_15_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_16_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_17_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_18_n_3 }),
        .O({\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_9_O_UNCONNECTED [7:6],\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ,\NLW_arraydecay88282_load_05397_fu_228_reg[4]_i_9_O_UNCONNECTED [4:0]}),
        .S({1'b0,1'b0,1'b1,\arraydecay88282_load_05397_fu_228[4]_i_19_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_20_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_21_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_22_n_3 ,\arraydecay88282_load_05397_fu_228[4]_i_23_n_3 }));
  FDRE \arraydecay88282_load_05397_fu_228_reg[5] 
       (.C(ap_clk),
        .CE(arraydecay88282_load_05397_fu_2280),
        .D(\arraydecay88282_load_05397_fu_228[5]_i_1_n_3 ),
        .Q(arraydecay88282_load_05397_fu_228[5]),
        .R(\arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ));
  FDRE \arraydecay88282_load_05397_fu_228_reg[6] 
       (.C(ap_clk),
        .CE(arraydecay88282_load_05397_fu_2280),
        .D(\arraydecay88282_load_05397_fu_228[6]_i_3_n_3 ),
        .Q(arraydecay88282_load_05397_fu_228[6]),
        .R(\arraydecay88282_load_05397_fu_228[6]_i_1_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \arraydecay88282_load_05397_fu_228_reg[6]_i_21 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_21_CO_UNCONNECTED [7:5],\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_7 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_8 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_9 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_10 }),
        .DI({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[6]_i_31_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_32_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_33_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_34_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_35_n_3 }),
        .O(\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_21_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[6]_i_36_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_37_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_38_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_39_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_40_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \arraydecay88282_load_05397_fu_228_reg[6]_i_22 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_22_CO_UNCONNECTED [7:5],\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_7 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_8 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_9 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_10 }),
        .DI({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[6]_i_41_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_42_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_43_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_44_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_45_n_3 }),
        .O(\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_22_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[6]_i_46_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_47_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_48_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_49_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_50_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \arraydecay88282_load_05397_fu_228_reg[6]_i_30 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_30_CO_UNCONNECTED [7:5],\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_7 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_8 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_9 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_10 }),
        .DI({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[6]_i_52_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_53_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_54_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_55_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_56_n_3 }),
        .O(\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_30_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[6]_i_57_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_58_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_59_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_60_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_61_n_3 }));
  CARRY8 \arraydecay88282_load_05397_fu_228_reg[6]_i_8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_8_CO_UNCONNECTED [7:4],\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_7 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_8 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_9 ,\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\arraydecay88282_load_05397_fu_228[6]_i_12_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_13_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_14_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_15_n_3 }),
        .O({\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_8_O_UNCONNECTED [7:5],\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ,\NLW_arraydecay88282_load_05397_fu_228_reg[6]_i_8_O_UNCONNECTED [3:0]}),
        .S({1'b0,1'b0,1'b0,1'b1,\arraydecay88282_load_05397_fu_228[6]_i_16_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_17_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_18_n_3 ,\arraydecay88282_load_05397_fu_228[6]_i_19_n_3 }));
  FDRE \arraydecay88282_load_05397_fu_228_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\arraydecay88282_load_05397_fu_228[7]_i_1_n_3 ),
        .Q(arraydecay88282_load_05397_fu_228[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0_reg_5274[1]_i_1 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [0]),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [1]),
        .O(\b0_reg_5274[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \b0_reg_5274[2]_i_1 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [0]),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [1]),
        .I2(\zext_ln37_reg_5253_reg[7]_0 [2]),
        .O(\b0_reg_5274[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \b0_reg_5274[3]_i_1 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [1]),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [0]),
        .I2(\zext_ln37_reg_5253_reg[7]_0 [2]),
        .I3(\zext_ln37_reg_5253_reg[7]_0 [3]),
        .O(\b0_reg_5274[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \b0_reg_5274[4]_i_1 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [2]),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [0]),
        .I2(\zext_ln37_reg_5253_reg[7]_0 [1]),
        .I3(\zext_ln37_reg_5253_reg[7]_0 [3]),
        .I4(\zext_ln37_reg_5253_reg[7]_0 [4]),
        .O(\b0_reg_5274[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \b0_reg_5274[5]_i_1 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [3]),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [1]),
        .I2(\zext_ln37_reg_5253_reg[7]_0 [0]),
        .I3(\zext_ln37_reg_5253_reg[7]_0 [2]),
        .I4(\zext_ln37_reg_5253_reg[7]_0 [4]),
        .I5(\zext_ln37_reg_5253_reg[7]_0 [5]),
        .O(\b0_reg_5274[5]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \b0_reg_5274[6]_i_1 
       (.I0(\b0_reg_5274[8]_i_2_n_3 ),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [6]),
        .O(\b0_reg_5274[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \b0_reg_5274[7]_i_1 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [7]),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [6]),
        .I2(\b0_reg_5274[8]_i_2_n_3 ),
        .O(\b0_reg_5274[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \b0_reg_5274[8]_i_1 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [7]),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [6]),
        .I2(\b0_reg_5274[8]_i_2_n_3 ),
        .O(\b0_reg_5274[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \b0_reg_5274[8]_i_2 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [4]),
        .I1(\zext_ln37_reg_5253_reg[7]_0 [2]),
        .I2(\zext_ln37_reg_5253_reg[7]_0 [0]),
        .I3(\zext_ln37_reg_5253_reg[7]_0 [1]),
        .I4(\zext_ln37_reg_5253_reg[7]_0 [3]),
        .I5(\zext_ln37_reg_5253_reg[7]_0 [5]),
        .O(\b0_reg_5274[8]_i_2_n_3 ));
  FDRE \b0_reg_5274_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_5253_reg[7]_0 [0]),
        .Q(b0_reg_5274[0]),
        .R(1'b0));
  FDRE \b0_reg_5274_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\b0_reg_5274[1]_i_1_n_3 ),
        .Q(b0_reg_5274[1]),
        .R(1'b0));
  FDRE \b0_reg_5274_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\b0_reg_5274[2]_i_1_n_3 ),
        .Q(b0_reg_5274[2]),
        .R(1'b0));
  FDRE \b0_reg_5274_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\b0_reg_5274[3]_i_1_n_3 ),
        .Q(b0_reg_5274[3]),
        .R(1'b0));
  FDRE \b0_reg_5274_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\b0_reg_5274[4]_i_1_n_3 ),
        .Q(b0_reg_5274[4]),
        .R(1'b0));
  FDRE \b0_reg_5274_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\b0_reg_5274[5]_i_1_n_3 ),
        .Q(b0_reg_5274[5]),
        .R(1'b0));
  FDRE \b0_reg_5274_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\b0_reg_5274[6]_i_1_n_3 ),
        .Q(b0_reg_5274[6]),
        .R(1'b0));
  FDRE \b0_reg_5274_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\b0_reg_5274[7]_i_1_n_3 ),
        .Q(b0_reg_5274[7]),
        .R(1'b0));
  FDRE \b0_reg_5274_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\b0_reg_5274[8]_i_1_n_3 ),
        .Q(b0_reg_5274[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V buf_0_V_U
       (.ADDRARDADDR(buf_0_V_address1),
        .DINADIN(DINADIN),
        .DOUTBDOUT(buf_0_V_q0),
        .Q(empty_34_reg_684_pp3_iter1_reg),
        .WEA(buf_0_V_ce1),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .ram_reg_bram_0(trunc_ln324_reg_5221__0),
        .ram_reg_bram_0_0(trunc_ln324_5_reg_5359__0),
        .ram_reg_bram_0_1(pixel_src1_V_U_n_3),
        .sel(sel),
        .\trunc_ln324_5_reg_5359_reg[0] (buf_0_V_U_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_18 buf_1_V_U
       (.ADDRARDADDR(buf_0_V_address1),
        .DINADIN(DINADIN),
        .DOUTBDOUT(buf_1_V_q0),
        .Q(empty_34_reg_684_pp3_iter1_reg),
        .WEA(buf_0_V_ce1),
        .and_ln277_reg_5401(and_ln277_reg_5401),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_34_reg_6840(empty_34_reg_6840),
        .ram_reg_bram_0(buf_1_V_U_n_11),
        .ram_reg_bram_0_0(buf_1_V_U_n_12),
        .ram_reg_bram_0_1(buf_1_V_U_n_13),
        .ram_reg_bram_0_2(buf_1_V_U_n_14),
        .ram_reg_bram_0_3(trunc_ln324_reg_5221__0),
        .ram_reg_bram_0_4(pixel_src1_V_U_n_3),
        .ram_reg_bram_0_5(trunc_ln324_5_reg_5359__0),
        .sel(sel),
        .\src_buf_V_6_4_reg_5681[6]_i_2 (buf_0_V_q0[6:3]),
        .\src_buf_V_6_4_reg_5681[6]_i_2_0 (buf_3_V_q0),
        .\src_buf_V_6_4_reg_5681[6]_i_2_1 (buf_2_V_q0[6:3]),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9[1:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_19 buf_2_V_U
       (.ADDRARDADDR(buf_0_V_address1),
        .DINADIN(DINADIN),
        .DOUTBDOUT(buf_2_V_q0),
        .Q(empty_34_reg_684_pp3_iter1_reg),
        .WEA(buf_0_V_ce1),
        .and_ln277_reg_5401(and_ln277_reg_5401),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\empty_31_reg_584_reg[10] (buf_2_V_U_n_25),
        .\empty_31_reg_584_reg[5] (buf_2_V_U_n_26),
        .empty_34_reg_6840(empty_34_reg_6840),
        .\empty_34_reg_684_reg[0] (\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .ram_reg_bram_0(trunc_ln324_reg_5221__0),
        .ram_reg_bram_0_0(pixel_src1_V_U_n_3),
        .ram_reg_bram_0_1({ap_CS_fsm_pp3_stage0,\ap_CS_fsm_reg[6]_0 }),
        .ram_reg_bram_0_2(buf_3_V_ce1),
        .ram_reg_bram_0_3(trunc_ln324_5_reg_5359__0),
        .ram_reg_bram_0_4(empty_31_reg_584_reg),
        .ram_reg_bram_0_5({\empty_34_reg_684_reg_n_3_[10] ,\empty_34_reg_684_reg_n_3_[9] ,\empty_34_reg_684_reg_n_3_[8] ,\empty_34_reg_684_reg_n_3_[7] ,\empty_34_reg_684_reg_n_3_[6] ,\empty_34_reg_684_reg_n_3_[5] ,\empty_34_reg_684_reg_n_3_[4] ,\empty_34_reg_684_reg_n_3_[3] ,\empty_34_reg_684_reg_n_3_[2] ,\empty_34_reg_684_reg_n_3_[1] ,\empty_34_reg_684_reg_n_3_[0] }),
        .ram_reg_bram_0_6({\empty_reg_572_reg_n_3_[10] ,\empty_reg_572_reg_n_3_[9] ,\empty_reg_572_reg_n_3_[8] ,\empty_reg_572_reg_n_3_[7] ,\empty_reg_572_reg_n_3_[6] ,\empty_reg_572_reg_n_3_[5] ,\empty_reg_572_reg_n_3_[4] ,\empty_reg_572_reg_n_3_[3] ,\empty_reg_572_reg_n_3_[2] ,\empty_reg_572_reg_n_3_[1] ,\empty_reg_572_reg_n_3_[0] }),
        .sel(sel));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_20 buf_3_V_U
       (.ADDRARDADDR(buf_3_V_address1),
        .CO(icmp_ln60_fu_2360_p2),
        .D(select_ln54_1_fu_2304_p3),
        .DOUTBDOUT(buf_2_V_q0),
        .Q(empty_34_reg_684_pp3_iter1_reg),
        .and_ln277_reg_5401(and_ln277_reg_5401),
        .ap_clk(ap_clk),
        .ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[7:1]),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[7]_i_2_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 ({\src_buf_V_0_2_reg_1030_reg_n_3_[7] ,\src_buf_V_0_2_reg_1030_reg_n_3_[6] ,\src_buf_V_0_2_reg_1030_reg_n_3_[5] ,\src_buf_V_0_2_reg_1030_reg_n_3_[4] ,\src_buf_V_0_2_reg_1030_reg_n_3_[3] ,\src_buf_V_0_2_reg_1030_reg_n_3_[2] ,\src_buf_V_0_2_reg_1030_reg_n_3_[1] ,\src_buf_V_0_2_reg_1030_reg_n_3_[0] }),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 (src_buf_V_0_3_1_reg_1318),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] (\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 (src_buf_V_1_1_reg_996),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 (src_buf_V_1_2_1_reg_1294),
        .\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] (src_buf_V_2_0_reg_951),
        .\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 (src_buf_V_2_1_1_reg_1258),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] (\src_buf_V_6_4_1_reg_1042[7]_i_3_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] (\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] (src_buf_V_3_0_reg_895),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 (src_buf_V_3_1_1_reg_1210),
        .\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] (src_buf_V_4_0_reg_839),
        .\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 (src_buf_V_4_1_1_reg_1162),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_34_reg_6840(empty_34_reg_6840),
        .\icmp_ln59_reg_5671[0]_i_11 (icmp_ln59_fu_2354_p2),
        .icmp_ln882_2_reg_5388_pp3_iter2_reg(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .ram_reg_bram_0(buf_3_V_q0),
        .ram_reg_bram_0_0(Q),
        .ram_reg_bram_0_1(buf_3_V_ce1),
        .ram_reg_bram_0_2(trunc_ln324_5_reg_5359__0),
        .ram_reg_bram_0_3(trunc_ln324_reg_5221__0),
        .ram_reg_bram_0_4(pixel_src1_V_U_n_3),
        .\select_ln54_2_reg_5657_reg[0] (\select_ln54_2_reg_5657[0]_i_3_n_3 ),
        .\select_ln54_2_reg_5657_reg[1] (\select_ln49_3_reg_5605[1]_i_2_n_3 ),
        .\select_ln54_2_reg_5657_reg[2] (\select_ln49_3_reg_5605[2]_i_2_n_3 ),
        .\select_ln54_2_reg_5657_reg[3] (\select_ln49_3_reg_5605[3]_i_2_n_3 ),
        .\select_ln54_2_reg_5657_reg[4] (\sub_ln1351_7_reg_5549[4]_i_2_n_3 ),
        .\select_ln54_2_reg_5657_reg[4]_0 (\sub_ln1351_8_reg_5559[4]_i_2_n_3 ),
        .\select_ln54_2_reg_5657_reg[5] (\select_ln49_3_reg_5605[5]_i_2_n_3 ),
        .\select_ln54_2_reg_5657_reg[6] (\select_ln49_3_reg_5605[6]_i_2_n_3 ),
        .\select_ln54_2_reg_5657_reg[7] (\select_ln49_3_reg_5605[7]_i_2_n_3 ),
        .\select_ln54_2_reg_5657_reg[8] (\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .\select_ln54_reg_5627_reg[0] (\select_ln54_reg_5627[0]_i_3_n_3 ),
        .\select_ln54_reg_5627_reg[3] (\select_ln49_reg_5593[3]_i_2_n_3 ),
        .\select_ln54_reg_5627_reg[4] (\select_ln50_reg_5599[4]_i_2_n_3 ),
        .\select_ln54_reg_5627_reg[4]_0 (\select_ln50_reg_5599[4]_i_3_n_3 ),
        .\select_ln54_reg_5627_reg[5] (\select_ln49_reg_5593[5]_i_2_n_3 ),
        .\select_ln54_reg_5627_reg[6] (\select_ln49_reg_5593[6]_i_2_n_3 ),
        .\select_ln54_reg_5627_reg[8] (\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .\select_ln55_1_reg_5649[8]_i_4 (select_ln55_1_fu_2318_p3),
        .\select_ln55_1_reg_5649_reg[0] (\select_ln50_reg_5599[0]_i_3_n_3 ),
        .\select_ln55_1_reg_5649_reg[2] (\select_ln55_1_reg_5649[2]_i_2_n_3 ),
        .\select_ln55_1_reg_5649_reg[4] (\sub_ln1351_6_reg_5539[4]_i_2_n_3 ),
        .\select_ln55_1_reg_5649_reg[7]_i_2 (\select_ln55_1_reg_5649[7]_i_14_n_3 ),
        .\select_ln55_2_reg_5664_reg[0] (\select_ln55_2_reg_5664[0]_i_3_n_3 ),
        .\select_ln55_2_reg_5664_reg[1] (\sub_ln1351_6_reg_5539[1]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[1]_0 (\select_ln50_3_reg_5611[1]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[2] (\select_ln50_3_reg_5611[2]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[3] (\sub_ln1351_6_reg_5539[3]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[3]_0 (\select_ln50_3_reg_5611[3]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[5] (\sub_ln1351_6_reg_5539[5]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[5]_0 (\select_ln50_3_reg_5611[5]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[6] (\sub_ln1351_6_reg_5539[6]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[6]_0 (\select_ln50_3_reg_5611[6]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[7] (\select_ln50_3_reg_5611[7]_i_2_n_3 ),
        .\select_ln55_2_reg_5664_reg[8] (\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .\select_ln55_reg_5634_reg[0] (\select_ln55_reg_5634[0]_i_3_n_3 ),
        .\select_ln55_reg_5634_reg[1] (\select_ln50_reg_5599[1]_i_2_n_3 ),
        .\select_ln55_reg_5634_reg[1]_0 (\select_ln50_reg_5599[1]_i_3_n_3 ),
        .\select_ln55_reg_5634_reg[2] (\select_ln50_reg_5599[2]_i_2_n_3 ),
        .\select_ln55_reg_5634_reg[2]_0 (\select_ln50_reg_5599[2]_i_3_n_3 ),
        .\select_ln55_reg_5634_reg[3] (\select_ln50_reg_5599[3]_i_2_n_3 ),
        .\select_ln55_reg_5634_reg[5] (\select_ln50_reg_5599[5]_i_2_n_3 ),
        .\select_ln55_reg_5634_reg[6] (\select_ln50_reg_5599[6]_i_2_n_3 ),
        .\select_ln55_reg_5634_reg[7] (\select_ln50_reg_5599[7]_i_2_n_3 ),
        .\select_ln55_reg_5634_reg[8] (\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .spec_select5220_reg_5319(spec_select5220_reg_5319),
        .spec_select5236_reg_5324(spec_select5236_reg_5324),
        .spec_select5252_reg_5329(spec_select5252_reg_5329),
        .\src_buf_V_0_2_reg_1030_reg[7] ({buf_3_V_U_n_251,buf_3_V_U_n_252,buf_3_V_U_n_253,buf_3_V_U_n_254,buf_3_V_U_n_255,buf_3_V_U_n_256,buf_3_V_U_n_257,buf_3_V_U_n_258}),
        .\src_buf_V_0_3_1_reg_1318_reg[7] (src_buf_V_0_3_reg_1019),
        .\src_buf_V_0_3_1_reg_1318_reg[7]_0 (src_buf_V_0_4_1_reg_1306),
        .\src_buf_V_0_3_reg_1019_reg[7] (select_ln55_fu_2290_p3),
        .\src_buf_V_0_3_reg_1019_reg[7]_0 ({buf_3_V_U_n_291,buf_3_V_U_n_292,buf_3_V_U_n_293,buf_3_V_U_n_294,buf_3_V_U_n_295,buf_3_V_U_n_296,buf_3_V_U_n_297,buf_3_V_U_n_298}),
        .\src_buf_V_0_3_reg_1019_reg[7]_1 (select_ln54_fu_2276_p3),
        .\src_buf_V_0_4_1_reg_1306_reg[0] (trunc_ln324_1_reg_5339),
        .\src_buf_V_0_4_1_reg_1306_reg[0]_0 (buf_6_V_U_n_90),
        .src_buf_V_0_5_fu_2430_p3(src_buf_V_0_5_fu_2430_p3),
        .\src_buf_V_0_5_reg_5715_reg[1] (buf_6_V_U_n_89),
        .\src_buf_V_0_5_reg_5715_reg[2] (buf_6_V_U_n_88),
        .\src_buf_V_0_5_reg_5715_reg[3] (buf_6_V_U_n_87),
        .\src_buf_V_0_5_reg_5715_reg[4] (buf_6_V_U_n_86),
        .\src_buf_V_0_5_reg_5715_reg[5] (buf_6_V_U_n_85),
        .\src_buf_V_0_5_reg_5715_reg[6] (buf_6_V_U_n_84),
        .\src_buf_V_0_5_reg_5715_reg[7] (src_buf_V_0_6_3_reg_1008),
        .\src_buf_V_0_5_reg_5715_reg[7]_0 (src_buf_V_0_5_reg_5715),
        .\src_buf_V_0_5_reg_5715_reg[7]_1 (buf_6_V_U_n_83),
        .\src_buf_V_0_6_3_reg_1008_reg[7] ({buf_3_V_U_n_299,buf_3_V_U_n_300,buf_3_V_U_n_301,buf_3_V_U_n_302,buf_3_V_U_n_303,buf_3_V_U_n_304,buf_3_V_U_n_305,buf_3_V_U_n_306}),
        .\src_buf_V_1_1_reg_996_reg[7] ({buf_3_V_U_n_219,buf_3_V_U_n_220,buf_3_V_U_n_221,buf_3_V_U_n_222,buf_3_V_U_n_223,buf_3_V_U_n_224,buf_3_V_U_n_225,buf_3_V_U_n_226}),
        .\src_buf_V_1_2_1_reg_1294_reg[7] (src_buf_V_1_2_reg_985),
        .\src_buf_V_1_2_1_reg_1294_reg[7]_0 (src_buf_V_1_3_1_reg_1282),
        .\src_buf_V_1_2_reg_985_reg[7] ({buf_3_V_U_n_235,buf_3_V_U_n_236,buf_3_V_U_n_237,buf_3_V_U_n_238,buf_3_V_U_n_239,buf_3_V_U_n_240,buf_3_V_U_n_241,buf_3_V_U_n_242}),
        .\src_buf_V_1_3_1_reg_1282_reg[7] (src_buf_V_1_3_reg_974),
        .\src_buf_V_1_3_1_reg_1282_reg[7]_0 (src_buf_V_1_4_1_reg_1270),
        .\src_buf_V_1_3_reg_974_reg[7] ({buf_3_V_U_n_243,buf_3_V_U_n_244,buf_3_V_U_n_245,buf_3_V_U_n_246,buf_3_V_U_n_247,buf_3_V_U_n_248,buf_3_V_U_n_249,buf_3_V_U_n_250}),
        .\src_buf_V_1_4_1_reg_1270_reg[0] (\src_buf_V_1_4_1_reg_1270[7]_i_2_n_3 ),
        .src_buf_V_1_5_fu_2420_p3(src_buf_V_1_5_fu_2420_p3),
        .\src_buf_V_1_5_reg_5709_reg[0] (buf_6_V_U_n_107),
        .\src_buf_V_1_5_reg_5709_reg[1] (buf_6_V_U_n_108),
        .\src_buf_V_1_5_reg_5709_reg[2] (buf_6_V_U_n_109),
        .\src_buf_V_1_5_reg_5709_reg[3] (buf_6_V_U_n_110),
        .\src_buf_V_1_5_reg_5709_reg[4] (buf_6_V_U_n_111),
        .\src_buf_V_1_5_reg_5709_reg[5] (buf_6_V_U_n_112),
        .\src_buf_V_1_5_reg_5709_reg[6] (buf_6_V_U_n_113),
        .\src_buf_V_1_5_reg_5709_reg[7] (src_buf_V_1_6_3_reg_963),
        .\src_buf_V_1_5_reg_5709_reg[7]_0 (src_buf_V_1_5_reg_5709),
        .\src_buf_V_1_5_reg_5709_reg[7]_1 ({\trunc_ln324_2_reg_5344_reg_n_3_[2] ,p_1_in,\trunc_ln324_2_reg_5344_reg_n_3_[0] }),
        .\src_buf_V_1_5_reg_5709_reg[7]_2 (buf_6_V_U_n_114),
        .\src_buf_V_1_6_3_reg_963_reg[7] ({buf_3_V_U_n_307,buf_3_V_U_n_308,buf_3_V_U_n_309,buf_3_V_U_n_310,buf_3_V_U_n_311,buf_3_V_U_n_312,buf_3_V_U_n_313,buf_3_V_U_n_314}),
        .\src_buf_V_2_0_reg_951_reg[7] ({buf_3_V_U_n_171,buf_3_V_U_n_172,buf_3_V_U_n_173,buf_3_V_U_n_174,buf_3_V_U_n_175,buf_3_V_U_n_176,buf_3_V_U_n_177,buf_3_V_U_n_178}),
        .\src_buf_V_2_1_1_reg_1258_reg[7] (src_buf_V_2_1_reg_940),
        .\src_buf_V_2_1_1_reg_1258_reg[7]_0 (src_buf_V_2_2_1_reg_1246),
        .\src_buf_V_2_1_reg_940_reg[7] ({buf_3_V_U_n_187,buf_3_V_U_n_188,buf_3_V_U_n_189,buf_3_V_U_n_190,buf_3_V_U_n_191,buf_3_V_U_n_192,buf_3_V_U_n_193,buf_3_V_U_n_194}),
        .\src_buf_V_2_2_1_reg_1246_reg[7] (src_buf_V_2_2_reg_929),
        .\src_buf_V_2_2_1_reg_1246_reg[7]_0 (src_buf_V_2_3_1_reg_1234),
        .\src_buf_V_2_2_reg_929_reg[7] ({buf_3_V_U_n_195,buf_3_V_U_n_196,buf_3_V_U_n_197,buf_3_V_U_n_198,buf_3_V_U_n_199,buf_3_V_U_n_200,buf_3_V_U_n_201,buf_3_V_U_n_202}),
        .\src_buf_V_2_3_1_reg_1234_reg[7] (src_buf_V_2_3_reg_918),
        .\src_buf_V_2_3_1_reg_1234_reg[7]_0 (src_buf_V_2_4_1_reg_1222),
        .\src_buf_V_2_3_reg_918_reg[7] ({buf_3_V_U_n_203,buf_3_V_U_n_204,buf_3_V_U_n_205,buf_3_V_U_n_206,buf_3_V_U_n_207,buf_3_V_U_n_208,buf_3_V_U_n_209,buf_3_V_U_n_210}),
        .src_buf_V_2_5_fu_2409_p3(src_buf_V_2_5_fu_2409_p3),
        .\src_buf_V_2_5_reg_5703_reg[0] (buf_6_V_U_n_67),
        .\src_buf_V_2_5_reg_5703_reg[1] (buf_6_V_U_n_69),
        .\src_buf_V_2_5_reg_5703_reg[2] (trunc_ln324_3_reg_5349),
        .\src_buf_V_2_5_reg_5703_reg[2]_0 (buf_6_V_U_n_76),
        .\src_buf_V_2_5_reg_5703_reg[3] (buf_6_V_U_n_75),
        .\src_buf_V_2_5_reg_5703_reg[4] (buf_6_V_U_n_74),
        .\src_buf_V_2_5_reg_5703_reg[7] (src_buf_V_2_6_3_reg_907),
        .\src_buf_V_2_5_reg_5703_reg[7]_0 (src_buf_V_2_5_reg_5703),
        .\src_buf_V_2_6_3_reg_907_reg[7] ({buf_3_V_U_n_211,buf_3_V_U_n_212,buf_3_V_U_n_213,buf_3_V_U_n_214,buf_3_V_U_n_215,buf_3_V_U_n_216,buf_3_V_U_n_217,buf_3_V_U_n_218}),
        .\src_buf_V_3_0_reg_895_reg[7] ({buf_3_V_U_n_147,buf_3_V_U_n_148,buf_3_V_U_n_149,buf_3_V_U_n_150,buf_3_V_U_n_151,buf_3_V_U_n_152,buf_3_V_U_n_153,buf_3_V_U_n_154}),
        .\src_buf_V_3_1_1_reg_1210_reg[7] (src_buf_V_3_1_reg_884),
        .\src_buf_V_3_1_1_reg_1210_reg[7]_0 (src_buf_V_3_2_1_reg_1198),
        .\src_buf_V_3_1_reg_884_reg[7] ({buf_3_V_U_n_163,buf_3_V_U_n_164,buf_3_V_U_n_165,buf_3_V_U_n_166,buf_3_V_U_n_167,buf_3_V_U_n_168,buf_3_V_U_n_169,buf_3_V_U_n_170}),
        .\src_buf_V_3_2_reg_873_reg[7] ({buf_3_V_U_n_283,buf_3_V_U_n_284,buf_3_V_U_n_285,buf_3_V_U_n_286,buf_3_V_U_n_287,buf_3_V_U_n_288,buf_3_V_U_n_289,buf_3_V_U_n_290}),
        .\src_buf_V_3_3_1_reg_1186_reg[7] (sub_ln1351_5_fu_2090_p2),
        .\src_buf_V_3_3_1_reg_1186_reg[7]_0 (src_buf_V_3_3_reg_862),
        .\src_buf_V_3_3_1_reg_1186_reg[7]_1 (src_buf_V_3_4_1_reg_1174),
        .\src_buf_V_3_3_reg_862_reg[7] ({buf_3_V_U_n_267,buf_3_V_U_n_268,buf_3_V_U_n_269,buf_3_V_U_n_270,buf_3_V_U_n_271,buf_3_V_U_n_272,buf_3_V_U_n_273,buf_3_V_U_n_274}),
        .src_buf_V_3_5_fu_2398_p3(src_buf_V_3_5_fu_2398_p3),
        .\src_buf_V_3_5_reg_5697_reg[0] (buf_6_V_U_n_68),
        .\src_buf_V_3_5_reg_5697_reg[1] (buf_6_V_U_n_70),
        .\src_buf_V_3_5_reg_5697_reg[2] (trunc_ln324_4_reg_5354),
        .\src_buf_V_3_5_reg_5697_reg[2]_0 (buf_6_V_U_n_82),
        .\src_buf_V_3_5_reg_5697_reg[3] (buf_6_V_U_n_81),
        .\src_buf_V_3_5_reg_5697_reg[4] (buf_6_V_U_n_80),
        .\src_buf_V_3_5_reg_5697_reg[7] (src_buf_V_3_6_3_reg_851),
        .\src_buf_V_3_5_reg_5697_reg[7]_0 (src_buf_V_3_5_reg_5697),
        .\src_buf_V_3_6_3_reg_851_reg[7] ({buf_3_V_U_n_275,buf_3_V_U_n_276,buf_3_V_U_n_277,buf_3_V_U_n_278,buf_3_V_U_n_279,buf_3_V_U_n_280,buf_3_V_U_n_281,buf_3_V_U_n_282}),
        .\src_buf_V_4_0_reg_839_reg[7] ({buf_3_V_U_n_79,buf_3_V_U_n_80,buf_3_V_U_n_81,buf_3_V_U_n_82,buf_3_V_U_n_83,buf_3_V_U_n_84,buf_3_V_U_n_85,buf_3_V_U_n_86}),
        .\src_buf_V_4_1_1_reg_1162_reg[7] (src_buf_V_4_1_reg_828),
        .\src_buf_V_4_1_1_reg_1162_reg[7]_0 (src_buf_V_4_2_1_reg_1150),
        .\src_buf_V_4_1_reg_828_reg[7] ({buf_3_V_U_n_103,buf_3_V_U_n_104,buf_3_V_U_n_105,buf_3_V_U_n_106,buf_3_V_U_n_107,buf_3_V_U_n_108,buf_3_V_U_n_109,buf_3_V_U_n_110}),
        .\src_buf_V_4_2_1_reg_1150_reg[7] (src_buf_V_4_2_reg_817),
        .\src_buf_V_4_2_1_reg_1150_reg[7]_0 (src_buf_V_4_3_1_reg_1138),
        .\src_buf_V_4_2_reg_817_reg[7] ({buf_3_V_U_n_95,buf_3_V_U_n_96,buf_3_V_U_n_97,buf_3_V_U_n_98,buf_3_V_U_n_99,buf_3_V_U_n_100,buf_3_V_U_n_101,buf_3_V_U_n_102}),
        .\src_buf_V_4_3_1_reg_1138_reg[7] (src_buf_V_4_3_reg_806),
        .\src_buf_V_4_3_1_reg_1138_reg[7]_0 (src_buf_V_4_4_1_reg_1126),
        .\src_buf_V_4_3_reg_806_reg[7] ({buf_3_V_U_n_87,buf_3_V_U_n_88,buf_3_V_U_n_89,buf_3_V_U_n_90,buf_3_V_U_n_91,buf_3_V_U_n_92,buf_3_V_U_n_93,buf_3_V_U_n_94}),
        .\src_buf_V_4_4_1_reg_1126_reg[4] (\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .src_buf_V_4_5_fu_2387_p3(src_buf_V_4_5_fu_2387_p3),
        .\src_buf_V_4_5_reg_5691_reg[0] (buf_6_V_U_n_64),
        .\src_buf_V_4_5_reg_5691_reg[1] (buf_6_V_U_n_65),
        .\src_buf_V_4_5_reg_5691_reg[2] (buf_4_V_U_n_12),
        .\src_buf_V_4_5_reg_5691_reg[3] (buf_4_V_U_n_13),
        .\src_buf_V_4_5_reg_5691_reg[3]_0 (buf_6_V_U_n_43),
        .\src_buf_V_4_5_reg_5691_reg[4] (buf_4_V_U_n_14),
        .\src_buf_V_4_5_reg_5691_reg[4]_0 (buf_6_V_U_n_60),
        .\src_buf_V_4_5_reg_5691_reg[5] (buf_4_V_U_n_15),
        .\src_buf_V_4_5_reg_5691_reg[5]_0 (buf_6_V_U_n_61),
        .\src_buf_V_4_5_reg_5691_reg[6] (buf_4_V_U_n_16),
        .\src_buf_V_4_5_reg_5691_reg[6]_0 (buf_6_V_U_n_62),
        .\src_buf_V_4_5_reg_5691_reg[7] (src_buf_V_4_6_3_reg_795),
        .\src_buf_V_4_5_reg_5691_reg[7]_0 (src_buf_V_4_5_reg_5691),
        .\src_buf_V_4_5_reg_5691_reg[7]_1 (trunc_ln324_7_reg_5369),
        .\src_buf_V_4_5_reg_5691_reg[7]_2 (buf_6_V_U_n_66),
        .\src_buf_V_4_6_3_reg_795_reg[7] ({buf_3_V_U_n_63,buf_3_V_U_n_64,buf_3_V_U_n_65,buf_3_V_U_n_66,buf_3_V_U_n_67,buf_3_V_U_n_68,buf_3_V_U_n_69,buf_3_V_U_n_70}),
        .\src_buf_V_5_1_1_reg_1114_reg[7] ({src_buf_V_5_1_reg_773[7],src_buf_V_5_1_reg_773[2:0]}),
        .\src_buf_V_5_1_1_reg_1114_reg[7]_0 ({src_buf_V_5_2_1_reg_1102[7],src_buf_V_5_2_1_reg_1102[2:0]}),
        .\src_buf_V_5_1_reg_773_reg[7] ({buf_3_V_U_n_127,buf_3_V_U_n_128,buf_3_V_U_n_129,buf_3_V_U_n_130}),
        .\src_buf_V_5_2_1_reg_1102_reg[7] ({src_buf_V_5_2_reg_762[7],src_buf_V_5_2_reg_762[2:0]}),
        .\src_buf_V_5_2_1_reg_1102_reg[7]_0 ({src_buf_V_5_3_1_reg_1090[7],src_buf_V_5_3_1_reg_1090[2:0]}),
        .\src_buf_V_5_2_reg_762_reg[7] ({buf_3_V_U_n_123,buf_3_V_U_n_124,buf_3_V_U_n_125,buf_3_V_U_n_126}),
        .\src_buf_V_5_3_1_reg_1090_reg[7] ({src_buf_V_5_3_reg_751[7],src_buf_V_5_3_reg_751[2:0]}),
        .\src_buf_V_5_3_1_reg_1090_reg[7]_0 ({src_buf_V_5_4_1_reg_1078[7],src_buf_V_5_4_1_reg_1078[2:0]}),
        .\src_buf_V_5_3_reg_751_reg[7] ({buf_3_V_U_n_119,buf_3_V_U_n_120,buf_3_V_U_n_121,buf_3_V_U_n_122}),
        .\src_buf_V_5_4_1_reg_1078_reg[7] ({src_buf_V_5_5_reg_5686[7],src_buf_V_5_5_reg_5686[2:0]}),
        .\src_buf_V_5_4_1_reg_1078_reg[7]_0 ({src_buf_V_5_6_3_reg_740[7],src_buf_V_5_6_3_reg_740[2:0]}),
        .src_buf_V_5_5_fu_2376_p3({src_buf_V_5_5_fu_2376_p3[7],src_buf_V_5_5_fu_2376_p3[2:0]}),
        .\src_buf_V_5_5_reg_5686_reg[0] (\src_buf_V_5_5_reg_5686[0]_i_3_n_3 ),
        .\src_buf_V_5_5_reg_5686_reg[0]_0 (buf_6_V_U_n_99),
        .\src_buf_V_5_5_reg_5686_reg[1] (\src_buf_V_5_5_reg_5686[1]_i_3_n_3 ),
        .\src_buf_V_5_5_reg_5686_reg[1]_0 (buf_6_V_U_n_100),
        .\src_buf_V_5_5_reg_5686_reg[2] (buf_5_V_U_n_11),
        .\src_buf_V_5_5_reg_5686_reg[2]_0 (buf_6_V_U_n_101),
        .\src_buf_V_5_5_reg_5686_reg[2]_1 (\src_buf_V_5_5_reg_5686[2]_i_3_n_3 ),
        .\src_buf_V_5_5_reg_5686_reg[3] (buf_6_V_U_n_102),
        .\src_buf_V_5_5_reg_5686_reg[4] (buf_6_V_U_n_103),
        .\src_buf_V_5_5_reg_5686_reg[5] (buf_6_V_U_n_104),
        .\src_buf_V_5_5_reg_5686_reg[6] (buf_6_V_U_n_105),
        .\src_buf_V_5_5_reg_5686_reg[7] (\src_buf_V_5_5_reg_5686[7]_i_3_n_3 ),
        .\src_buf_V_5_5_reg_5686_reg[7]_0 (trunc_ln324_6_reg_5364),
        .\src_buf_V_5_5_reg_5686_reg[7]_1 (buf_6_V_U_n_106),
        .\src_buf_V_5_6_3_reg_740_reg[7] ({buf_3_V_U_n_111,buf_3_V_U_n_112,buf_3_V_U_n_113,buf_3_V_U_n_114}),
        .\src_buf_V_6_2_1_reg_1066_reg[7] ({src_buf_V_6_2_reg_718[7],src_buf_V_6_2_reg_718[2:0]}),
        .\src_buf_V_6_2_1_reg_1066_reg[7]_0 ({src_buf_V_6_3_1_reg_1054[7],src_buf_V_6_3_1_reg_1054[2:0]}),
        .\src_buf_V_6_2_reg_718_reg[7] ({buf_3_V_U_n_143,buf_3_V_U_n_144,buf_3_V_U_n_145,buf_3_V_U_n_146}),
        .\src_buf_V_6_3_1_reg_1054_reg[7] ({src_buf_V_6_3_reg_707[7],src_buf_V_6_3_reg_707[2:0]}),
        .\src_buf_V_6_3_1_reg_1054_reg[7]_0 ({src_buf_V_6_4_1_reg_1042[7],src_buf_V_6_4_1_reg_1042[2:0]}),
        .\src_buf_V_6_3_reg_707_reg[7] (select_ln55_2_fu_2346_p3),
        .\src_buf_V_6_3_reg_707_reg[7]_0 (select_ln54_2_fu_2332_p3),
        .\src_buf_V_6_3_reg_707_reg[7]_1 ({buf_3_V_U_n_139,buf_3_V_U_n_140,buf_3_V_U_n_141,buf_3_V_U_n_142}),
        .\src_buf_V_6_4_1_reg_1042_reg[0] (\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .\src_buf_V_6_4_1_reg_1042_reg[7] ({src_buf_V_6_6_3_reg_696[7],src_buf_V_6_6_3_reg_696[2:0]}),
        .\src_buf_V_6_4_1_reg_1042_reg[7]_0 ({src_buf_V_6_4_reg_5681[7],src_buf_V_6_4_reg_5681[2:0]}),
        .src_buf_V_6_4_fu_2366_p3({src_buf_V_6_4_fu_2366_p3[7],src_buf_V_6_4_fu_2366_p3[2:0]}),
        .\src_buf_V_6_4_reg_5681_reg[0] (\src_buf_V_6_4_reg_5681[0]_i_4_n_3 ),
        .\src_buf_V_6_4_reg_5681_reg[0]_0 (buf_6_V_U_n_21),
        .\src_buf_V_6_4_reg_5681_reg[0]_1 (buf_6_V_U_n_98),
        .\src_buf_V_6_4_reg_5681_reg[1] (\src_buf_V_6_4_reg_5681[1]_i_4_n_3 ),
        .\src_buf_V_6_4_reg_5681_reg[1]_0 (buf_6_V_U_n_22),
        .\src_buf_V_6_4_reg_5681_reg[1]_1 (buf_6_V_U_n_97),
        .\src_buf_V_6_4_reg_5681_reg[2] (buf_6_V_U_n_96),
        .\src_buf_V_6_4_reg_5681_reg[2]_0 (\src_buf_V_6_4_reg_5681[2]_i_4_n_3 ),
        .\src_buf_V_6_4_reg_5681_reg[3] (buf_6_V_U_n_95),
        .\src_buf_V_6_4_reg_5681_reg[4] (buf_6_V_U_n_94),
        .\src_buf_V_6_4_reg_5681_reg[5] (buf_6_V_U_n_93),
        .\src_buf_V_6_4_reg_5681_reg[6] (buf_6_V_U_n_92),
        .\src_buf_V_6_4_reg_5681_reg[7] (\src_buf_V_6_4_reg_5681[7]_i_5_n_3 ),
        .\src_buf_V_6_4_reg_5681_reg[7]_0 (buf_6_V_U_n_63),
        .\src_buf_V_6_4_reg_5681_reg[7]_1 (buf_6_V_U_n_91),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_3 (buf_1_V_q0),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 (buf_0_V_q0),
        .\src_buf_V_6_6_3_reg_696_reg[7] ({buf_3_V_U_n_131,buf_3_V_U_n_132,buf_3_V_U_n_133,buf_3_V_U_n_134}),
        .sub_ln1351_1_fu_2050_p2(sub_ln1351_1_fu_2050_p2[8:7]),
        .sub_ln1351_2_fu_2060_p2(sub_ln1351_2_fu_2060_p2[8:7]),
        .sub_ln1351_3_fu_2070_p2(sub_ln1351_3_fu_2070_p2),
        .\sub_ln1351_3_reg_5509_reg[7] (buf_6_V_U_n_72),
        .\sub_ln1351_3_reg_5509_reg[7]_0 (buf_6_V_U_n_73),
        .\sub_ln1351_3_reg_5509_reg[8] (\sub_ln1351_7_reg_5549[0]_i_2_n_3 ),
        .\sub_ln1351_3_reg_5509_reg[8]_0 (buf_6_V_U_n_71),
        .sub_ln1351_4_fu_2080_p2(sub_ln1351_4_fu_2080_p2),
        .\sub_ln1351_4_reg_5519_reg[7] (buf_6_V_U_n_78),
        .\sub_ln1351_4_reg_5519_reg[7]_0 (buf_6_V_U_n_79),
        .\sub_ln1351_4_reg_5519_reg[8] (src_buf_V_3_2_reg_873),
        .\sub_ln1351_4_reg_5519_reg[8]_0 (src_buf_V_3_3_1_reg_1186),
        .\sub_ln1351_4_reg_5519_reg[8]_1 (buf_6_V_U_n_77),
        .sub_ln1351_6_fu_2100_p2(sub_ln1351_6_fu_2100_p2[8:7]),
        .sub_ln1351_7_fu_2110_p2(sub_ln1351_7_fu_2110_p2[8]),
        .sub_ln1351_8_fu_2120_p2(sub_ln1351_8_fu_2120_p2[8]),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9),
        .\trunc_ln324_5_reg_5359_reg[2] (buf_3_V_U_n_342),
        .\trunc_ln324_5_reg_5359_reg[2]_0 (buf_3_V_U_n_343),
        .\trunc_ln324_5_reg_5359_reg[2]_1 (buf_3_V_U_n_344),
        .\trunc_ln324_5_reg_5359_reg[2]_2 (buf_3_V_U_n_345),
        .\trunc_ln324_6_reg_5364_reg[2] (buf_3_V_U_n_346),
        .\trunc_ln324_6_reg_5364_reg[2]_0 (buf_3_V_U_n_347),
        .\trunc_ln324_6_reg_5364_reg[2]_1 (buf_3_V_U_n_348),
        .\trunc_ln324_6_reg_5364_reg[2]_2 (buf_3_V_U_n_349));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_21 buf_4_V_U
       (.ADDRARDADDR(buf_3_V_address1),
        .DOUTBDOUT(buf_4_V_q0),
        .Q(empty_34_reg_684_pp3_iter1_reg),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .ram_reg_bram_0(buf_4_V_U_n_12),
        .ram_reg_bram_0_0(buf_4_V_U_n_13),
        .ram_reg_bram_0_1(buf_4_V_U_n_14),
        .ram_reg_bram_0_10(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .ram_reg_bram_0_11(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_0_2(buf_4_V_U_n_15),
        .ram_reg_bram_0_3(buf_4_V_U_n_16),
        .ram_reg_bram_0_4(Q),
        .ram_reg_bram_0_5(buf_3_V_ce1),
        .ram_reg_bram_0_6(trunc_ln324_reg_5221__0),
        .ram_reg_bram_0_7(buf_0_V_U_n_11),
        .ram_reg_bram_0_8(trunc_ln324_5_reg_5359__0[2]),
        .ram_reg_bram_0_9(ap_CS_fsm_pp1_stage0),
        .\sub_ln1351_5_reg_5529[2]_i_3 (trunc_ln324_7_reg_5369),
        .\sub_ln1351_5_reg_5529[7]_i_2 (buf_5_V_q0[6:2]),
        .\sub_ln1351_5_reg_5529[7]_i_2_0 (buf_6_V_q0),
        .\trunc_ln324_reg_5221_reg[2] (buf_4_V_U_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_22 buf_5_V_U
       (.ADDRARDADDR(buf_3_V_address1),
        .DOUTBDOUT(buf_5_V_q0),
        .Q(empty_34_reg_684_pp3_iter1_reg),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .ram_reg_bram_0(buf_5_V_U_n_11),
        .ram_reg_bram_0_0(Q),
        .ram_reg_bram_0_1(buf_3_V_ce1),
        .ram_reg_bram_0_2(buf_4_V_U_n_11),
        .ram_reg_bram_0_3(trunc_ln324_reg_5221__0[1:0]),
        .ram_reg_bram_0_4(trunc_ln324_5_reg_5359__0),
        .\src_buf_V_6_4_reg_5681_reg[2]_i_2 (buf_4_V_q0[2]),
        .\src_buf_V_6_4_reg_5681_reg[2]_i_2_0 (buf_6_V_q0[2]),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9[1:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_23 buf_6_V_U
       (.ADDRARDADDR(buf_3_V_address1),
        .D({buf_6_V_U_n_23,buf_6_V_U_n_24,buf_6_V_U_n_25,buf_6_V_U_n_26}),
        .DOUTBDOUT(buf_5_V_q0),
        .Q(empty_34_reg_684_pp3_iter1_reg),
        .WEA(p_103_in),
        .\ap_CS_fsm_reg[4] (buf_3_V_ce1),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .icmp_ln882_2_reg_5388_pp3_iter2_reg(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .ram_reg_bram_0(buf_6_V_q0),
        .ram_reg_bram_0_0(buf_6_V_U_n_21),
        .ram_reg_bram_0_1(buf_6_V_U_n_22),
        .ram_reg_bram_0_10(buf_6_V_U_n_67),
        .ram_reg_bram_0_11(buf_6_V_U_n_68),
        .ram_reg_bram_0_12(buf_6_V_U_n_69),
        .ram_reg_bram_0_13(buf_6_V_U_n_70),
        .ram_reg_bram_0_14(buf_6_V_U_n_71),
        .ram_reg_bram_0_15(buf_6_V_U_n_72),
        .ram_reg_bram_0_16(buf_6_V_U_n_73),
        .ram_reg_bram_0_17(buf_6_V_U_n_74),
        .ram_reg_bram_0_18(buf_6_V_U_n_75),
        .ram_reg_bram_0_19(buf_6_V_U_n_76),
        .ram_reg_bram_0_2(buf_6_V_U_n_43),
        .ram_reg_bram_0_20(buf_6_V_U_n_77),
        .ram_reg_bram_0_21(buf_6_V_U_n_78),
        .ram_reg_bram_0_22(buf_6_V_U_n_79),
        .ram_reg_bram_0_23(buf_6_V_U_n_80),
        .ram_reg_bram_0_24(buf_6_V_U_n_81),
        .ram_reg_bram_0_25(buf_6_V_U_n_82),
        .ram_reg_bram_0_26(buf_6_V_U_n_83),
        .ram_reg_bram_0_27(buf_6_V_U_n_84),
        .ram_reg_bram_0_28(buf_6_V_U_n_85),
        .ram_reg_bram_0_29(buf_6_V_U_n_86),
        .ram_reg_bram_0_3(buf_6_V_U_n_60),
        .ram_reg_bram_0_30(buf_6_V_U_n_87),
        .ram_reg_bram_0_31(buf_6_V_U_n_88),
        .ram_reg_bram_0_32(buf_6_V_U_n_89),
        .ram_reg_bram_0_33(buf_6_V_U_n_90),
        .ram_reg_bram_0_34(buf_6_V_U_n_91),
        .ram_reg_bram_0_35(buf_6_V_U_n_92),
        .ram_reg_bram_0_36(buf_6_V_U_n_93),
        .ram_reg_bram_0_37(buf_6_V_U_n_94),
        .ram_reg_bram_0_38(buf_6_V_U_n_95),
        .ram_reg_bram_0_39(buf_6_V_U_n_96),
        .ram_reg_bram_0_4(buf_6_V_U_n_61),
        .ram_reg_bram_0_40(buf_6_V_U_n_97),
        .ram_reg_bram_0_41(buf_6_V_U_n_98),
        .ram_reg_bram_0_42(buf_6_V_U_n_99),
        .ram_reg_bram_0_43(buf_6_V_U_n_100),
        .ram_reg_bram_0_44(buf_6_V_U_n_101),
        .ram_reg_bram_0_45(buf_6_V_U_n_102),
        .ram_reg_bram_0_46(buf_6_V_U_n_103),
        .ram_reg_bram_0_47(buf_6_V_U_n_104),
        .ram_reg_bram_0_48(buf_6_V_U_n_105),
        .ram_reg_bram_0_49(buf_6_V_U_n_106),
        .ram_reg_bram_0_5(buf_6_V_U_n_62),
        .ram_reg_bram_0_50(buf_6_V_U_n_107),
        .ram_reg_bram_0_51(buf_6_V_U_n_108),
        .ram_reg_bram_0_52(buf_6_V_U_n_109),
        .ram_reg_bram_0_53(buf_6_V_U_n_110),
        .ram_reg_bram_0_54(buf_6_V_U_n_111),
        .ram_reg_bram_0_55(buf_6_V_U_n_112),
        .ram_reg_bram_0_56(buf_6_V_U_n_113),
        .ram_reg_bram_0_57(buf_6_V_U_n_114),
        .ram_reg_bram_0_58(Q),
        .ram_reg_bram_0_59(trunc_ln324_reg_5221__0[2:1]),
        .ram_reg_bram_0_6(buf_6_V_U_n_63),
        .ram_reg_bram_0_60(pixel_src1_V_U_n_3),
        .ram_reg_bram_0_61(trunc_ln324_5_reg_5359__0),
        .ram_reg_bram_0_62({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp1_stage0}),
        .ram_reg_bram_0_63(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .ram_reg_bram_0_64(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_0_65({\empty_34_reg_684_reg_n_3_[10] ,\empty_34_reg_684_reg_n_3_[9] ,\empty_34_reg_684_reg_n_3_[8] ,\empty_34_reg_684_reg_n_3_[7] ,\empty_34_reg_684_reg_n_3_[6] ,\empty_34_reg_684_reg_n_3_[5] ,\empty_34_reg_684_reg_n_3_[4] ,\empty_34_reg_684_reg_n_3_[3] ,\empty_34_reg_684_reg_n_3_[2] ,\empty_34_reg_684_reg_n_3_[1] ,\empty_34_reg_684_reg_n_3_[0] }),
        .ram_reg_bram_0_66({\empty_reg_572_reg_n_3_[10] ,\empty_reg_572_reg_n_3_[9] ,\empty_reg_572_reg_n_3_[8] ,\empty_reg_572_reg_n_3_[7] ,\empty_reg_572_reg_n_3_[6] ,\empty_reg_572_reg_n_3_[5] ,\empty_reg_572_reg_n_3_[4] ,\empty_reg_572_reg_n_3_[3] ,\empty_reg_572_reg_n_3_[2] ,\empty_reg_572_reg_n_3_[1] ,\empty_reg_572_reg_n_3_[0] }),
        .ram_reg_bram_0_7(buf_6_V_U_n_64),
        .ram_reg_bram_0_8(buf_6_V_U_n_65),
        .ram_reg_bram_0_9(buf_6_V_U_n_66),
        .spec_select5236_reg_5324(spec_select5236_reg_5324),
        .spec_select5252_reg_5329(spec_select5252_reg_5329),
        .\src_buf_V_0_5_reg_5715_reg[7]_i_2 (trunc_ln324_1_reg_5339[1:0]),
        .\src_buf_V_1_5_reg_5709_reg[0]_i_2 ({p_1_in,\trunc_ln324_2_reg_5344_reg_n_3_[0] }),
        .\src_buf_V_2_5_reg_5703_reg[0]_i_2 (trunc_ln324_3_reg_5349[1:0]),
        .\src_buf_V_3_5_reg_5697_reg[0]_i_2 (trunc_ln324_4_reg_5354[1:0]),
        .\src_buf_V_4_5_reg_5691[0]_i_2 (trunc_ln324_7_reg_5369[1:0]),
        .\src_buf_V_5_1_1_reg_1114_reg[3] (\src_buf_V_6_4_1_reg_1042[7]_i_3_n_3 ),
        .\src_buf_V_5_1_1_reg_1114_reg[5] (\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .\src_buf_V_5_1_1_reg_1114_reg[6] (src_buf_V_5_1_reg_773[6:3]),
        .\src_buf_V_5_1_1_reg_1114_reg[6]_0 (src_buf_V_5_2_1_reg_1102[6:3]),
        .\src_buf_V_5_1_1_reg_1114_reg[6]_1 (\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .\src_buf_V_5_1_reg_773_reg[6] ({buf_6_V_U_n_39,buf_6_V_U_n_40,buf_6_V_U_n_41,buf_6_V_U_n_42}),
        .\src_buf_V_5_2_1_reg_1102_reg[6] (src_buf_V_5_2_reg_762[6:3]),
        .\src_buf_V_5_2_1_reg_1102_reg[6]_0 (src_buf_V_5_3_1_reg_1090[6:3]),
        .\src_buf_V_5_2_reg_762_reg[6] ({buf_6_V_U_n_35,buf_6_V_U_n_36,buf_6_V_U_n_37,buf_6_V_U_n_38}),
        .\src_buf_V_5_3_1_reg_1090_reg[6] (src_buf_V_5_3_reg_751[6:3]),
        .\src_buf_V_5_3_1_reg_1090_reg[6]_0 (src_buf_V_5_4_1_reg_1078[6:3]),
        .\src_buf_V_5_3_reg_751_reg[6] ({buf_6_V_U_n_31,buf_6_V_U_n_32,buf_6_V_U_n_33,buf_6_V_U_n_34}),
        .\src_buf_V_5_4_1_reg_1078_reg[6] (src_buf_V_5_6_3_reg_740[6:3]),
        .\src_buf_V_5_4_1_reg_1078_reg[6]_0 (src_buf_V_5_5_reg_5686[6:3]),
        .src_buf_V_5_5_fu_2376_p3(src_buf_V_5_5_fu_2376_p3[6:3]),
        .\src_buf_V_5_5_reg_5686_reg[0]_i_2 (trunc_ln324_6_reg_5364[1:0]),
        .\src_buf_V_5_5_reg_5686_reg[3] (buf_3_V_U_n_346),
        .\src_buf_V_5_5_reg_5686_reg[3]_0 (\src_buf_V_5_5_reg_5686[3]_i_3_n_3 ),
        .\src_buf_V_5_5_reg_5686_reg[4] (buf_3_V_U_n_347),
        .\src_buf_V_5_5_reg_5686_reg[4]_0 (\src_buf_V_5_5_reg_5686[4]_i_3_n_3 ),
        .\src_buf_V_5_5_reg_5686_reg[5] (buf_3_V_U_n_348),
        .\src_buf_V_5_5_reg_5686_reg[5]_0 (\src_buf_V_5_5_reg_5686[5]_i_3_n_3 ),
        .\src_buf_V_5_5_reg_5686_reg[6] (buf_3_V_U_n_349),
        .\src_buf_V_5_5_reg_5686_reg[6]_0 (\src_buf_V_5_5_reg_5686[6]_i_3_n_3 ),
        .\src_buf_V_6_2_1_reg_1066_reg[6] (src_buf_V_6_2_reg_718[6:3]),
        .\src_buf_V_6_2_1_reg_1066_reg[6]_0 (src_buf_V_6_3_1_reg_1054[6:3]),
        .\src_buf_V_6_2_reg_718_reg[6] ({buf_6_V_U_n_56,buf_6_V_U_n_57,buf_6_V_U_n_58,buf_6_V_U_n_59}),
        .\src_buf_V_6_3_1_reg_1054_reg[6] (src_buf_V_6_3_reg_707[6:3]),
        .\src_buf_V_6_3_1_reg_1054_reg[6]_0 (src_buf_V_6_4_1_reg_1042[6:3]),
        .\src_buf_V_6_3_reg_707_reg[6] ({buf_6_V_U_n_52,buf_6_V_U_n_53,buf_6_V_U_n_54,buf_6_V_U_n_55}),
        .\src_buf_V_6_4_1_reg_1042_reg[6] (src_buf_V_6_6_3_reg_696[6:3]),
        .\src_buf_V_6_4_1_reg_1042_reg[6]_0 (src_buf_V_6_4_reg_5681[6:3]),
        .src_buf_V_6_4_fu_2366_p3(src_buf_V_6_4_fu_2366_p3[6:3]),
        .\src_buf_V_6_4_reg_5681_reg[3] (buf_3_V_U_n_345),
        .\src_buf_V_6_4_reg_5681_reg[3]_0 (\src_buf_V_6_4_reg_5681[3]_i_4_n_3 ),
        .\src_buf_V_6_4_reg_5681_reg[3]_1 (buf_1_V_U_n_11),
        .\src_buf_V_6_4_reg_5681_reg[4] (buf_3_V_U_n_344),
        .\src_buf_V_6_4_reg_5681_reg[4]_0 (\src_buf_V_6_4_reg_5681[4]_i_4_n_3 ),
        .\src_buf_V_6_4_reg_5681_reg[4]_1 (buf_1_V_U_n_12),
        .\src_buf_V_6_4_reg_5681_reg[5] (buf_3_V_U_n_343),
        .\src_buf_V_6_4_reg_5681_reg[5]_0 (\src_buf_V_6_4_reg_5681[5]_i_4_n_3 ),
        .\src_buf_V_6_4_reg_5681_reg[5]_1 (buf_1_V_U_n_13),
        .\src_buf_V_6_4_reg_5681_reg[6] (buf_3_V_U_n_342),
        .\src_buf_V_6_4_reg_5681_reg[6]_0 (\src_buf_V_6_4_reg_5681[6]_i_4_n_3 ),
        .\src_buf_V_6_4_reg_5681_reg[6]_1 (buf_1_V_U_n_14),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_3 (buf_4_V_q0),
        .\src_buf_V_6_6_3_reg_696_reg[6] ({buf_6_V_U_n_44,buf_6_V_U_n_45,buf_6_V_U_n_46,buf_6_V_U_n_47}),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \cmp_i_i285_i_reg_5309[0]_i_1 
       (.I0(empty_32_reg_672_reg[10]),
        .I1(empty_32_reg_672_reg[4]),
        .I2(empty_32_reg_672_reg[5]),
        .I3(empty_32_reg_672_reg[3]),
        .I4(\cmp_i_i296_i_reg_5304[0]_i_4_n_3 ),
        .O(cmp_i_i285_i_fu_1608_p2));
  FDRE \cmp_i_i285_i_reg_5309_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(cmp_i_i285_i_fu_1608_p2),
        .Q(cmp_i_i285_i_reg_5309),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
    \cmp_i_i296_i_reg_5304[0]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(\cmp_i_i296_i_reg_5304[0]_i_3_n_3 ),
        .I2(empty_32_reg_672_reg[10]),
        .I3(empty_32_reg_672_reg[4]),
        .I4(empty_32_reg_672_reg[5]),
        .I5(empty_32_reg_672_reg[3]),
        .O(p_0_in4_in));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h2AAAFFFF)) 
    \cmp_i_i296_i_reg_5304[0]_i_2 
       (.I0(\cmp_i_i296_i_reg_5304[0]_i_4_n_3 ),
        .I1(empty_32_reg_672_reg[3]),
        .I2(empty_32_reg_672_reg[5]),
        .I3(empty_32_reg_672_reg[4]),
        .I4(empty_32_reg_672_reg[10]),
        .O(cmp_i_i296_i_fu_1602_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cmp_i_i296_i_reg_5304[0]_i_3 
       (.I0(empty_32_reg_672_reg[9]),
        .I1(empty_32_reg_672_reg[8]),
        .I2(empty_32_reg_672_reg[7]),
        .I3(empty_32_reg_672_reg[6]),
        .I4(empty_32_reg_672_reg[2]),
        .I5(\empty_32_reg_672[6]_i_2_n_3 ),
        .O(\cmp_i_i296_i_reg_5304[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp_i_i296_i_reg_5304[0]_i_4 
       (.I0(empty_32_reg_672_reg[6]),
        .I1(empty_32_reg_672_reg[7]),
        .I2(empty_32_reg_672_reg[8]),
        .I3(empty_32_reg_672_reg[9]),
        .O(\cmp_i_i296_i_reg_5304[0]_i_4_n_3 ));
  FDRE \cmp_i_i296_i_reg_5304_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(cmp_i_i296_i_fu_1602_p2),
        .Q(cmp_i_i296_i_reg_5304),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \cmp_i_i84_i_not_reg_5334[0]_i_1 
       (.I0(\cmp_i_i296_i_reg_5304[0]_i_4_n_3 ),
        .I1(\cmp_i_i84_i_not_reg_5334[0]_i_2_n_3 ),
        .I2(empty_32_reg_672_reg[10]),
        .I3(empty_32_reg_672_reg[5]),
        .I4(empty_32_reg_672_reg[4]),
        .O(cmp_i_i84_i_not_fu_1680_p2));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \cmp_i_i84_i_not_reg_5334[0]_i_2 
       (.I0(empty_32_reg_672_reg[3]),
        .I1(empty_32_reg_672_reg[2]),
        .I2(empty_32_reg_672_reg__0),
        .O(\cmp_i_i84_i_not_reg_5334[0]_i_2_n_3 ));
  FDRE \cmp_i_i84_i_not_reg_5334_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(cmp_i_i84_i_not_fu_1680_p2),
        .Q(cmp_i_i84_i_not_reg_5334),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \cmp_i_i_i_reg_5462[0]_i_1 
       (.I0(\cmp_i_i_i_reg_5462_reg_n_3_[0] ),
        .I1(empty_34_reg_684_pp3_iter1_reg[5]),
        .I2(empty_34_reg_684_pp3_iter1_reg[4]),
        .I3(empty_34_reg_684_pp3_iter1_reg[3]),
        .I4(\cmp_i_i_i_reg_5462[0]_i_2_n_3 ),
        .I5(cmp_i_i_i_reg_54620),
        .O(\cmp_i_i_i_reg_5462[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \cmp_i_i_i_reg_5462[0]_i_2 
       (.I0(\cmp_i_i_i_reg_5462[0]_i_4_n_3 ),
        .I1(empty_34_reg_684_pp3_iter1_reg[2]),
        .I2(empty_34_reg_684_pp3_iter1_reg[0]),
        .I3(empty_34_reg_684_pp3_iter1_reg[1]),
        .I4(empty_34_reg_684_pp3_iter1_reg[10]),
        .O(\cmp_i_i_i_reg_5462[0]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \cmp_i_i_i_reg_5462[0]_i_3 
       (.I0(icmp_ln271_reg_5379_pp3_iter1_reg),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(icmp_ln886_2_reg_5406_pp3_iter1_reg),
        .O(cmp_i_i_i_reg_54620));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp_i_i_i_reg_5462[0]_i_4 
       (.I0(empty_34_reg_684_pp3_iter1_reg[6]),
        .I1(empty_34_reg_684_pp3_iter1_reg[9]),
        .I2(empty_34_reg_684_pp3_iter1_reg[7]),
        .I3(empty_34_reg_684_pp3_iter1_reg[8]),
        .O(\cmp_i_i_i_reg_5462[0]_i_4_n_3 ));
  FDRE \cmp_i_i_i_reg_5462_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i_i_reg_5462[0]_i_1_n_3 ),
        .Q(\cmp_i_i_i_reg_5462_reg_n_3_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[0]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[10]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[10]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[10]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[1]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[2]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[3]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[4]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[5]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[6]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[6]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[7]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[7]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[7]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[8]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[8]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[8]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/conv_i182_i_reg_5410_pp3_iter4_reg_reg[9]_srl2 " *) 
  SRL16E \conv_i182_i_reg_5410_pp3_iter4_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(conv_i182_i_reg_5410_reg[9]),
        .Q(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[9]_srl2_n_3 ));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[0]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[10]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[10]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[1]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[1]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[2]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[2]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[3]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[3]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[4]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[4]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[5]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[5]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[6]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[6]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[7]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[7]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[8]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[8]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_pp3_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\conv_i182_i_reg_5410_pp3_iter4_reg_reg[9]_srl2_n_3 ),
        .Q(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[9]__0_n_3 ),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[0] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[0]),
        .Q(conv_i182_i_reg_5410_reg[0]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[10] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[10]),
        .Q(conv_i182_i_reg_5410_reg[10]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[1] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[1]),
        .Q(conv_i182_i_reg_5410_reg[1]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[2] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[2]),
        .Q(conv_i182_i_reg_5410_reg[2]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[3] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[3]),
        .Q(conv_i182_i_reg_5410_reg[3]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[4] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[4]),
        .Q(conv_i182_i_reg_5410_reg[4]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[5] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[5]),
        .Q(conv_i182_i_reg_5410_reg[5]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[6] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[6]),
        .Q(conv_i182_i_reg_5410_reg[6]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[7] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[7]),
        .Q(conv_i182_i_reg_5410_reg[7]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[8] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[8]),
        .Q(conv_i182_i_reg_5410_reg[8]),
        .R(1'b0));
  FDRE \conv_i182_i_reg_5410_reg[9] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(empty_34_reg_684_pp3_iter1_reg[9]),
        .Q(conv_i182_i_reg_5410_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[23]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_2 ),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dout_buf[7]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAEAEAEEEEEEEEE)) 
    dout_valid_i_1
       (.I0(empty_n),
        .I1(img_gray_src_data_empty_n),
        .I2(pixel_src1_V_U_n_3),
        .I3(empty_34_reg_6840),
        .I4(and_ln277_reg_5401),
        .I5(dout_valid_reg[1]),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hAAAEAEAEEEEEEEEE)) 
    dout_valid_i_1__0
       (.I0(empty_n_1),
        .I1(img_rgb_src_data_empty_n),
        .I2(pixel_src1_V_we0),
        .I3(empty_34_reg_6840),
        .I4(and_ln277_reg_5401),
        .I5(dout_valid_reg[1]),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_31_reg_584[0]_i_1 
       (.I0(empty_31_reg_584_reg[0]),
        .O(add_ln695_1_fu_1568_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_31_reg_584[10]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln882_1_fu_1523_p2),
        .O(\empty_31_reg_584[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_31_reg_584[10]_i_3 
       (.I0(empty_31_reg_584_reg[10]),
        .I1(empty_31_reg_584_reg[8]),
        .I2(empty_31_reg_584_reg[6]),
        .I3(\empty_31_reg_584[10]_i_4_n_3 ),
        .I4(empty_31_reg_584_reg[7]),
        .I5(empty_31_reg_584_reg[9]),
        .O(add_ln695_1_fu_1568_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_31_reg_584[10]_i_4 
       (.I0(empty_31_reg_584_reg[5]),
        .I1(empty_31_reg_584_reg[3]),
        .I2(empty_31_reg_584_reg[0]),
        .I3(empty_31_reg_584_reg[1]),
        .I4(empty_31_reg_584_reg[2]),
        .I5(empty_31_reg_584_reg[4]),
        .O(\empty_31_reg_584[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_31_reg_584[1]_i_1 
       (.I0(empty_31_reg_584_reg[0]),
        .I1(empty_31_reg_584_reg[1]),
        .O(add_ln695_1_fu_1568_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_31_reg_584[2]_i_1 
       (.I0(empty_31_reg_584_reg[2]),
        .I1(empty_31_reg_584_reg[1]),
        .I2(empty_31_reg_584_reg[0]),
        .O(add_ln695_1_fu_1568_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_31_reg_584[3]_i_1 
       (.I0(empty_31_reg_584_reg[3]),
        .I1(empty_31_reg_584_reg[0]),
        .I2(empty_31_reg_584_reg[1]),
        .I3(empty_31_reg_584_reg[2]),
        .O(add_ln695_1_fu_1568_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_31_reg_584[4]_i_1 
       (.I0(empty_31_reg_584_reg[4]),
        .I1(empty_31_reg_584_reg[2]),
        .I2(empty_31_reg_584_reg[1]),
        .I3(empty_31_reg_584_reg[0]),
        .I4(empty_31_reg_584_reg[3]),
        .O(add_ln695_1_fu_1568_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_31_reg_584[5]_i_1 
       (.I0(empty_31_reg_584_reg[5]),
        .I1(empty_31_reg_584_reg[3]),
        .I2(empty_31_reg_584_reg[0]),
        .I3(empty_31_reg_584_reg[1]),
        .I4(empty_31_reg_584_reg[2]),
        .I5(empty_31_reg_584_reg[4]),
        .O(add_ln695_1_fu_1568_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_31_reg_584[6]_i_1 
       (.I0(empty_31_reg_584_reg[6]),
        .I1(\empty_31_reg_584[10]_i_4_n_3 ),
        .O(add_ln695_1_fu_1568_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_31_reg_584[7]_i_1 
       (.I0(empty_31_reg_584_reg[7]),
        .I1(\empty_31_reg_584[10]_i_4_n_3 ),
        .I2(empty_31_reg_584_reg[6]),
        .O(add_ln695_1_fu_1568_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_31_reg_584[8]_i_1 
       (.I0(empty_31_reg_584_reg[8]),
        .I1(empty_31_reg_584_reg[6]),
        .I2(\empty_31_reg_584[10]_i_4_n_3 ),
        .I3(empty_31_reg_584_reg[7]),
        .O(add_ln695_1_fu_1568_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_31_reg_584[9]_i_1 
       (.I0(empty_31_reg_584_reg[9]),
        .I1(empty_31_reg_584_reg[7]),
        .I2(\empty_31_reg_584[10]_i_4_n_3 ),
        .I3(empty_31_reg_584_reg[6]),
        .I4(empty_31_reg_584_reg[8]),
        .O(add_ln695_1_fu_1568_p2[9]));
  FDRE \empty_31_reg_584_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[0]),
        .Q(empty_31_reg_584_reg[0]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[10]),
        .Q(empty_31_reg_584_reg[10]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[1]),
        .Q(empty_31_reg_584_reg[1]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[2]),
        .Q(empty_31_reg_584_reg[2]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[3]),
        .Q(empty_31_reg_584_reg[3]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[4]),
        .Q(empty_31_reg_584_reg[4]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[5]),
        .Q(empty_31_reg_584_reg[5]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[6]),
        .Q(empty_31_reg_584_reg[6]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[7]),
        .Q(empty_31_reg_584_reg[7]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[8]),
        .Q(empty_31_reg_584_reg[8]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  FDRE \empty_31_reg_584_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln695_1_fu_1568_p2[9]),
        .Q(empty_31_reg_584_reg[9]),
        .R(\empty_31_reg_584[10]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \empty_32_reg_672[10]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state19),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_32_reg_672[10]_i_2 
       (.I0(empty_32_reg_672_reg[10]),
        .I1(empty_32_reg_672_reg[9]),
        .I2(\empty_32_reg_672[10]_i_3_n_3 ),
        .I3(empty_32_reg_672_reg[8]),
        .I4(empty_32_reg_672_reg[7]),
        .O(add_ln695_2_fu_5108_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \empty_32_reg_672[10]_i_3 
       (.I0(empty_32_reg_672_reg[3]),
        .I1(empty_32_reg_672_reg[5]),
        .I2(empty_32_reg_672_reg[4]),
        .I3(empty_32_reg_672_reg[2]),
        .I4(\empty_32_reg_672[6]_i_2_n_3 ),
        .I5(empty_32_reg_672_reg[6]),
        .O(\empty_32_reg_672[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \empty_32_reg_672[1]_i_1 
       (.I0(empty_32_reg_672_reg[0]),
        .I1(empty_32_reg_672_reg__0),
        .O(add_ln695_2_fu_5108_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_32_reg_672[2]_i_1 
       (.I0(empty_32_reg_672_reg[2]),
        .I1(empty_32_reg_672_reg__0),
        .I2(empty_32_reg_672_reg[0]),
        .O(add_ln695_2_fu_5108_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_32_reg_672[3]_i_1 
       (.I0(empty_32_reg_672_reg[3]),
        .I1(empty_32_reg_672_reg[0]),
        .I2(empty_32_reg_672_reg__0),
        .I3(empty_32_reg_672_reg[2]),
        .O(add_ln695_2_fu_5108_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \empty_32_reg_672[4]_i_1 
       (.I0(empty_32_reg_672_reg[4]),
        .I1(empty_32_reg_672_reg[3]),
        .I2(empty_32_reg_672_reg[2]),
        .I3(empty_32_reg_672_reg__0),
        .I4(empty_32_reg_672_reg[0]),
        .O(add_ln695_2_fu_5108_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_32_reg_672[5]_i_1 
       (.I0(empty_32_reg_672_reg[5]),
        .I1(empty_32_reg_672_reg[0]),
        .I2(empty_32_reg_672_reg__0),
        .I3(empty_32_reg_672_reg[2]),
        .I4(empty_32_reg_672_reg[3]),
        .I5(empty_32_reg_672_reg[4]),
        .O(add_ln695_2_fu_5108_p2[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_32_reg_672[6]_i_1 
       (.I0(empty_32_reg_672_reg[6]),
        .I1(empty_32_reg_672_reg[3]),
        .I2(empty_32_reg_672_reg[5]),
        .I3(empty_32_reg_672_reg[4]),
        .I4(empty_32_reg_672_reg[2]),
        .I5(\empty_32_reg_672[6]_i_2_n_3 ),
        .O(add_ln695_2_fu_5108_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \empty_32_reg_672[6]_i_2 
       (.I0(empty_32_reg_672_reg[0]),
        .I1(empty_32_reg_672_reg__0),
        .O(\empty_32_reg_672[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \empty_32_reg_672[7]_i_1 
       (.I0(empty_32_reg_672_reg[7]),
        .I1(empty_32_reg_672_reg[6]),
        .I2(\empty_32_reg_672[7]_i_2_n_3 ),
        .I3(empty_32_reg_672_reg[4]),
        .I4(empty_32_reg_672_reg[5]),
        .I5(empty_32_reg_672_reg[3]),
        .O(add_ln695_2_fu_5108_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \empty_32_reg_672[7]_i_2 
       (.I0(empty_32_reg_672_reg[2]),
        .I1(empty_32_reg_672_reg__0),
        .I2(empty_32_reg_672_reg[0]),
        .O(\empty_32_reg_672[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \empty_32_reg_672[8]_i_1 
       (.I0(empty_32_reg_672_reg[8]),
        .I1(empty_32_reg_672_reg[7]),
        .I2(\empty_32_reg_672[10]_i_3_n_3 ),
        .O(add_ln695_2_fu_5108_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \empty_32_reg_672[9]_i_1 
       (.I0(empty_32_reg_672_reg[9]),
        .I1(empty_32_reg_672_reg[7]),
        .I2(empty_32_reg_672_reg[8]),
        .I3(\empty_32_reg_672[10]_i_3_n_3 ),
        .O(add_ln695_2_fu_5108_p2[9]));
  FDSE \empty_32_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(\empty_33_reg_5314[0]_i_1_n_3 ),
        .Q(empty_32_reg_672_reg[0]),
        .S(clear));
  FDRE \empty_32_reg_672_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[10]),
        .Q(empty_32_reg_672_reg[10]),
        .R(clear));
  FDSE \empty_32_reg_672_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[1]),
        .Q(empty_32_reg_672_reg__0),
        .S(clear));
  FDRE \empty_32_reg_672_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[2]),
        .Q(empty_32_reg_672_reg[2]),
        .R(clear));
  FDRE \empty_32_reg_672_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[3]),
        .Q(empty_32_reg_672_reg[3]),
        .R(clear));
  FDRE \empty_32_reg_672_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[4]),
        .Q(empty_32_reg_672_reg[4]),
        .R(clear));
  FDRE \empty_32_reg_672_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[5]),
        .Q(empty_32_reg_672_reg[5]),
        .R(clear));
  FDRE \empty_32_reg_672_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[6]),
        .Q(empty_32_reg_672_reg[6]),
        .R(clear));
  FDRE \empty_32_reg_672_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[7]),
        .Q(empty_32_reg_672_reg[7]),
        .R(clear));
  FDRE \empty_32_reg_672_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[8]),
        .Q(empty_32_reg_672_reg[8]),
        .R(clear));
  FDRE \empty_32_reg_672_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(add_ln695_2_fu_5108_p2[9]),
        .Q(empty_32_reg_672_reg[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \empty_33_reg_5314[0]_i_1 
       (.I0(empty_32_reg_672_reg[0]),
        .O(\empty_33_reg_5314[0]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_33_reg_5314[2]_i_1 
       (.I0(empty_32_reg_672_reg[2]),
        .I1(empty_32_reg_672_reg__0),
        .O(sel0));
  FDRE \empty_33_reg_5314_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(\empty_33_reg_5314[0]_i_1_n_3 ),
        .Q(empty_33_reg_5314[0]),
        .R(1'b0));
  FDRE \empty_33_reg_5314_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(empty_32_reg_672_reg__0),
        .Q(empty_33_reg_5314[1]),
        .R(1'b0));
  FDRE \empty_33_reg_5314_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(sel0),
        .Q(empty_33_reg_5314[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \empty_34_reg_684[10]_i_1 
       (.I0(p_0_in4_in),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(ap_block_pp3_stage0_subdone),
        .O(empty_34_reg_684));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[0] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[0]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[10] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[10]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[1] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[1]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[2] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[2]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[3] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[3]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[4] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[4]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[5] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[5]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[6] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[6]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[7] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[7]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[8] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[8]),
        .R(1'b0));
  FDRE \empty_34_reg_684_pp3_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\empty_34_reg_684_reg_n_3_[9] ),
        .Q(empty_34_reg_684_pp3_iter1_reg[9]),
        .R(1'b0));
  FDRE \empty_34_reg_684_reg[0] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[0]),
        .Q(\empty_34_reg_684_reg_n_3_[0] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[10] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[10]),
        .Q(\empty_34_reg_684_reg_n_3_[10] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[1] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[1]),
        .Q(\empty_34_reg_684_reg_n_3_[1] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[2] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[2]),
        .Q(\empty_34_reg_684_reg_n_3_[2] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[3] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[3]),
        .Q(\empty_34_reg_684_reg_n_3_[3] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[4] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[4]),
        .Q(\empty_34_reg_684_reg_n_3_[4] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[5] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[5]),
        .Q(\empty_34_reg_684_reg_n_3_[5] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[6] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[6]),
        .Q(\empty_34_reg_684_reg_n_3_[6] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[7] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[7]),
        .Q(\empty_34_reg_684_reg_n_3_[7] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[8] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[8]),
        .Q(\empty_34_reg_684_reg_n_3_[8] ),
        .R(empty_34_reg_684));
  FDRE \empty_34_reg_684_reg[9] 
       (.C(ap_clk),
        .CE(empty_34_reg_6840),
        .D(add_ln695_3_reg_5383_reg[9]),
        .Q(\empty_34_reg_684_reg_n_3_[9] ),
        .R(empty_34_reg_684));
  LUT3 #(
    .INIT(8'h08)) 
    \empty_reg_572[10]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln882_1_fu_1523_p2),
        .I2(pixel_src1_V_we0),
        .O(empty_reg_572));
  FDRE \empty_reg_572_reg[0] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[0]),
        .Q(\empty_reg_572_reg_n_3_[0] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[10] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[10]),
        .Q(\empty_reg_572_reg_n_3_[10] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[1] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[1]),
        .Q(\empty_reg_572_reg_n_3_[1] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[2] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[2]),
        .Q(\empty_reg_572_reg_n_3_[2] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[3] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[3]),
        .Q(\empty_reg_572_reg_n_3_[3] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[4] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[4]),
        .Q(\empty_reg_572_reg_n_3_[4] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[5] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[5]),
        .Q(\empty_reg_572_reg_n_3_[5] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[6] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[6]),
        .Q(\empty_reg_572_reg_n_3_[6] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[7] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[7]),
        .Q(\empty_reg_572_reg_n_3_[7] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[8] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[8]),
        .Q(\empty_reg_572_reg_n_3_[8] ),
        .R(empty_reg_572));
  FDRE \empty_reg_572_reg[9] 
       (.C(ap_clk),
        .CE(pixel_src1_V_we0),
        .D(add_ln695_reg_5229_reg[9]),
        .Q(\empty_reg_572_reg_n_3_[9] ),
        .R(empty_reg_572));
  LUT5 #(
    .INIT(32'hD555C000)) 
    grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg_i_1
       (.I0(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_ready),
        .I1(threshold_c_empty_n),
        .I2(fast_0_0_1080_1920_1_U0_ap_start),
        .I3(dout_valid_reg[0]),
        .I4(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0111011111101010)) 
    \icmp_ln195_10_reg_5976[0]_i_1 
       (.I0(\select_ln193_14_reg_5986[3]_i_2_n_3 ),
        .I1(\select_ln193_14_reg_5986[1]_i_2_n_3 ),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[3] ),
        .I3(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .I4(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .I5(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .O(icmp_ln195_10_fu_4132_p2));
  FDRE \icmp_ln195_10_reg_5976_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(icmp_ln195_10_fu_4132_p2),
        .Q(icmp_ln195_10_reg_5976),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h88000800)) 
    \icmp_ln195_2_reg_5804[0]_i_1 
       (.I0(\select_ln193_6_reg_5819[3]_i_7_n_3 ),
        .I1(\select_ln193_6_reg_5819[3]_i_6_n_3 ),
        .I2(\select_ln193_6_reg_5819[0]_i_2_n_3 ),
        .I3(\select_ln193_6_reg_5819[2]_i_3_n_3 ),
        .I4(\select_ln193_6_reg_5819[2]_i_2_n_3 ),
        .O(icmp_ln195_2_fu_3202_p2));
  FDRE \icmp_ln195_2_reg_5804_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(icmp_ln195_2_fu_3202_p2),
        .Q(icmp_ln195_2_reg_5804),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h82808080)) 
    \icmp_ln195_3_reg_5814[0]_i_1 
       (.I0(\icmp_ln195_3_reg_5814[0]_i_2_n_3 ),
        .I1(p_0_in29_in),
        .I2(p_0_in1_in),
        .I3(icmp_ln172_2_fu_2638_p2),
        .I4(icmp_ln172_1_fu_2578_p2),
        .O(icmp_ln195_3_fu_3234_p2));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \icmp_ln195_3_reg_5814[0]_i_2 
       (.I0(\select_ln193_6_reg_5819[3]_i_6_n_3 ),
        .I1(\select_ln193_6_reg_5819[2]_i_3_n_3 ),
        .I2(\select_ln193_6_reg_5819[3]_i_7_n_3 ),
        .O(\icmp_ln195_3_reg_5814[0]_i_2_n_3 ));
  FDRE \icmp_ln195_3_reg_5814_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(icmp_ln195_3_fu_3234_p2),
        .Q(icmp_ln195_3_reg_5814),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln271_reg_5379[0]_i_1 
       (.I0(ap_CS_fsm_pp3_stage0),
        .I1(ap_block_pp3_stage0_subdone),
        .O(and_ln277_reg_5401_pp3_iter1_reg0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln271_reg_5379[0]_i_10 
       (.I0(add_ln695_3_reg_5383_reg[3]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\empty_34_reg_684_reg_n_3_[3] ),
        .O(\icmp_ln271_reg_5379[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h0000000002A20000)) 
    \icmp_ln271_reg_5379[0]_i_2 
       (.I0(\icmp_ln271_reg_5379[0]_i_3_n_3 ),
        .I1(\empty_34_reg_684_reg_n_3_[2] ),
        .I2(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I3(add_ln695_3_reg_5383_reg[2]),
        .I4(\icmp_ln271_reg_5379[0]_i_5_n_3 ),
        .I5(\icmp_ln271_reg_5379[0]_i_6_n_3 ),
        .O(icmp_ln271_fu_1720_p2));
  LUT6 #(
    .INIT(64'h8A800A0080800000)) 
    \icmp_ln271_reg_5379[0]_i_3 
       (.I0(\icmp_ln271_reg_5379[0]_i_7_n_3 ),
        .I1(add_ln695_3_reg_5383_reg[9]),
        .I2(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I3(\empty_34_reg_684_reg_n_3_[9] ),
        .I4(add_ln695_3_reg_5383_reg[10]),
        .I5(\empty_34_reg_684_reg_n_3_[10] ),
        .O(\icmp_ln271_reg_5379[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln271_reg_5379[0]_i_4 
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .O(\icmp_ln271_reg_5379[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    \icmp_ln271_reg_5379[0]_i_5 
       (.I0(\empty_34_reg_684_reg_n_3_[1] ),
        .I1(add_ln695_3_reg_5383_reg[1]),
        .I2(\empty_34_reg_684_reg_n_3_[0] ),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\add_ln695_3_reg_5383[1]_i_2_n_3 ),
        .I5(add_ln695_3_reg_5383_reg[0]),
        .O(\icmp_ln271_reg_5379[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \icmp_ln271_reg_5379[0]_i_6 
       (.I0(\icmp_ln271_reg_5379[0]_i_8_n_3 ),
        .I1(add_ln695_3_reg_5383_reg[4]),
        .I2(\icmp_ln271_reg_5379[0]_i_4_n_3 ),
        .I3(\empty_34_reg_684_reg_n_3_[4] ),
        .I4(\icmp_ln271_reg_5379[0]_i_9_n_3 ),
        .I5(\icmp_ln271_reg_5379[0]_i_10_n_3 ),
        .O(\icmp_ln271_reg_5379[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hA0CCA0A0A000A0A0)) 
    \icmp_ln271_reg_5379[0]_i_7 
       (.I0(\empty_34_reg_684_reg_n_3_[7] ),
        .I1(add_ln695_3_reg_5383_reg[7]),
        .I2(\empty_34_reg_684_reg_n_3_[8] ),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\add_ln695_3_reg_5383[1]_i_2_n_3 ),
        .I5(add_ln695_3_reg_5383_reg[8]),
        .O(\icmp_ln271_reg_5379[0]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln271_reg_5379[0]_i_8 
       (.I0(add_ln695_3_reg_5383_reg[5]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\empty_34_reg_684_reg_n_3_[5] ),
        .O(\icmp_ln271_reg_5379[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln271_reg_5379[0]_i_9 
       (.I0(add_ln695_3_reg_5383_reg[6]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\empty_34_reg_684_reg_n_3_[6] ),
        .O(\icmp_ln271_reg_5379[0]_i_9_n_3 ));
  FDRE \icmp_ln271_reg_5379_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .Q(icmp_ln271_reg_5379_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln271_reg_5379_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln271_reg_5379_pp3_iter1_reg),
        .Q(\icmp_ln271_reg_5379_pp3_iter2_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln271_reg_5379_pp3_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln271_reg_5379_pp3_iter2_reg_reg_n_3_[0] ),
        .Q(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln271_reg_5379_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .Q(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln271_reg_5379_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .Q(icmp_ln271_reg_5379_pp3_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln271_reg_5379_pp3_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln271_reg_5379_pp3_iter5_reg),
        .Q(icmp_ln271_reg_5379_pp3_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln271_reg_5379_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(icmp_ln271_fu_1720_p2),
        .Q(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln49_4_reg_5617[0]_i_10 
       (.I0(\icmp_ln50_4_reg_5622[0]_i_15_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_14_n_3 ),
        .I2(sub_ln1351_9_fu_2130_p2[3]),
        .I3(sub_ln1351_10_fu_2140_p2[3]),
        .O(\icmp_ln49_4_reg_5617[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln49_4_reg_5617[0]_i_11 
       (.I0(\icmp_ln50_4_reg_5622[0]_i_17_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_16_n_3 ),
        .I2(\icmp_ln50_4_reg_5622[0]_i_19_n_3 ),
        .I3(\icmp_ln50_4_reg_5622[0]_i_18_n_3 ),
        .O(\icmp_ln49_4_reg_5617[0]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h0800880E)) 
    \icmp_ln49_4_reg_5617[0]_i_2 
       (.I0(\sub_ln1351_9_reg_5569[8]_i_2_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_13_n_3 ),
        .I2(\sub_ln1351_10_reg_5581[8]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[7]),
        .I4(\icmp_ln50_4_reg_5622[0]_i_12_n_3 ),
        .O(\icmp_ln49_4_reg_5617[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln49_4_reg_5617[0]_i_3 
       (.I0(sub_ln1351_10_fu_2140_p2[6]),
        .I1(sub_ln1351_9_fu_2130_p2[6]),
        .I2(sub_ln1351_9_fu_2130_p2[7]),
        .I3(sub_ln1351_10_fu_2140_p2[7]),
        .O(\icmp_ln49_4_reg_5617[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln49_4_reg_5617[0]_i_4 
       (.I0(sub_ln1351_10_fu_2140_p2[4]),
        .I1(sub_ln1351_9_fu_2130_p2[4]),
        .I2(sub_ln1351_9_fu_2130_p2[5]),
        .I3(sub_ln1351_10_fu_2140_p2[5]),
        .O(\icmp_ln49_4_reg_5617[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln49_4_reg_5617[0]_i_5 
       (.I0(\icmp_ln50_4_reg_5622[0]_i_15_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_14_n_3 ),
        .I2(sub_ln1351_9_fu_2130_p2[3]),
        .I3(sub_ln1351_10_fu_2140_p2[3]),
        .O(\icmp_ln49_4_reg_5617[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln49_4_reg_5617[0]_i_6 
       (.I0(\icmp_ln50_4_reg_5622[0]_i_17_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_16_n_3 ),
        .I2(\icmp_ln50_4_reg_5622[0]_i_19_n_3 ),
        .I3(\icmp_ln50_4_reg_5622[0]_i_18_n_3 ),
        .O(\icmp_ln49_4_reg_5617[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h87EE77E1)) 
    \icmp_ln49_4_reg_5617[0]_i_7 
       (.I0(\sub_ln1351_10_reg_5581[8]_i_2_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_12_n_3 ),
        .I2(\sub_ln1351_9_reg_5569[8]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[7]),
        .I4(\icmp_ln50_4_reg_5622[0]_i_13_n_3 ),
        .O(\icmp_ln49_4_reg_5617[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln49_4_reg_5617[0]_i_8 
       (.I0(sub_ln1351_10_fu_2140_p2[6]),
        .I1(sub_ln1351_9_fu_2130_p2[6]),
        .I2(sub_ln1351_9_fu_2130_p2[7]),
        .I3(sub_ln1351_10_fu_2140_p2[7]),
        .O(\icmp_ln49_4_reg_5617[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln49_4_reg_5617[0]_i_9 
       (.I0(sub_ln1351_10_fu_2140_p2[4]),
        .I1(sub_ln1351_9_fu_2130_p2[4]),
        .I2(sub_ln1351_9_fu_2130_p2[5]),
        .I3(sub_ln1351_10_fu_2140_p2[5]),
        .O(\icmp_ln49_4_reg_5617[0]_i_9_n_3 ));
  FDRE \icmp_ln49_4_reg_5617_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(icmp_ln49_4_fu_2258_p2),
        .Q(icmp_ln49_4_reg_5617),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln49_4_reg_5617_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln49_4_reg_5617_reg[0]_i_1_CO_UNCONNECTED [7:5],icmp_ln49_4_fu_2258_p2,\icmp_ln49_4_reg_5617_reg[0]_i_1_n_7 ,\icmp_ln49_4_reg_5617_reg[0]_i_1_n_8 ,\icmp_ln49_4_reg_5617_reg[0]_i_1_n_9 ,\icmp_ln49_4_reg_5617_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln49_4_reg_5617[0]_i_2_n_3 ,\icmp_ln49_4_reg_5617[0]_i_3_n_3 ,\icmp_ln49_4_reg_5617[0]_i_4_n_3 ,\icmp_ln49_4_reg_5617[0]_i_5_n_3 ,\icmp_ln49_4_reg_5617[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln49_4_reg_5617_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln49_4_reg_5617[0]_i_7_n_3 ,\icmp_ln49_4_reg_5617[0]_i_8_n_3 ,\icmp_ln49_4_reg_5617[0]_i_9_n_3 ,\icmp_ln49_4_reg_5617[0]_i_10_n_3 ,\icmp_ln49_4_reg_5617[0]_i_11_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln50_4_reg_5622[0]_i_10 
       (.I0(\icmp_ln50_4_reg_5622[0]_i_15_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_14_n_3 ),
        .I2(sub_ln1351_9_fu_2130_p2[3]),
        .I3(sub_ln1351_10_fu_2140_p2[3]),
        .O(\icmp_ln50_4_reg_5622[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln50_4_reg_5622[0]_i_11 
       (.I0(\icmp_ln50_4_reg_5622[0]_i_17_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_16_n_3 ),
        .I2(\icmp_ln50_4_reg_5622[0]_i_19_n_3 ),
        .I3(\icmp_ln50_4_reg_5622[0]_i_18_n_3 ),
        .O(\icmp_ln50_4_reg_5622[0]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln50_4_reg_5622[0]_i_12 
       (.I0(src_buf_V_5_1_0_reg_784[7]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[7]),
        .O(\icmp_ln50_4_reg_5622[0]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln50_4_reg_5622[0]_i_13 
       (.I0(src_buf_V_6_2_0_reg_729[7]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[7]),
        .O(\icmp_ln50_4_reg_5622[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \icmp_ln50_4_reg_5622[0]_i_14 
       (.I0(\sub_ln1351_10_reg_5581[2]_i_2_n_3 ),
        .I1(src_buf_V_5_1_0_reg_784[2]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_5_1_1_reg_1114[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(src_buf_V_3_3_1_reg_1186[2]),
        .O(\icmp_ln50_4_reg_5622[0]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \icmp_ln50_4_reg_5622[0]_i_15 
       (.I0(\sub_ln1351_9_reg_5569[2]_i_2_n_3 ),
        .I1(src_buf_V_6_2_0_reg_729[2]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_6_2_1_reg_1066[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(src_buf_V_3_3_1_reg_1186[2]),
        .O(\icmp_ln50_4_reg_5622[0]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \icmp_ln50_4_reg_5622[0]_i_16 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(src_buf_V_3_2_reg_873[0]),
        .I2(src_buf_V_5_1_1_reg_1114[0]),
        .I3(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I4(src_buf_V_5_1_0_reg_784[0]),
        .O(\icmp_ln50_4_reg_5622[0]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \icmp_ln50_4_reg_5622[0]_i_17 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(src_buf_V_3_2_reg_873[0]),
        .I2(src_buf_V_6_2_1_reg_1066[0]),
        .I3(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I4(src_buf_V_6_2_0_reg_729[0]),
        .O(\icmp_ln50_4_reg_5622[0]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h47FFB800B80047FF)) 
    \icmp_ln50_4_reg_5622[0]_i_18 
       (.I0(src_buf_V_6_2_0_reg_729[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[0]),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\sub_ln1351_9_reg_5569[1]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\icmp_ln50_4_reg_5622[0]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h47FFB800B80047FF)) 
    \icmp_ln50_4_reg_5622[0]_i_19 
       (.I0(src_buf_V_5_1_0_reg_784[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[0]),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\sub_ln1351_10_reg_5581[1]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\icmp_ln50_4_reg_5622[0]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h0800880E)) 
    \icmp_ln50_4_reg_5622[0]_i_2 
       (.I0(\sub_ln1351_10_reg_5581[8]_i_2_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_12_n_3 ),
        .I2(\sub_ln1351_9_reg_5569[8]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[7]),
        .I4(\icmp_ln50_4_reg_5622[0]_i_13_n_3 ),
        .O(\icmp_ln50_4_reg_5622[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln50_4_reg_5622[0]_i_3 
       (.I0(sub_ln1351_9_fu_2130_p2[6]),
        .I1(sub_ln1351_10_fu_2140_p2[6]),
        .I2(sub_ln1351_10_fu_2140_p2[7]),
        .I3(sub_ln1351_9_fu_2130_p2[7]),
        .O(\icmp_ln50_4_reg_5622[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln50_4_reg_5622[0]_i_4 
       (.I0(sub_ln1351_9_fu_2130_p2[4]),
        .I1(sub_ln1351_10_fu_2140_p2[4]),
        .I2(sub_ln1351_10_fu_2140_p2[5]),
        .I3(sub_ln1351_9_fu_2130_p2[5]),
        .O(\icmp_ln50_4_reg_5622[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln50_4_reg_5622[0]_i_5 
       (.I0(\icmp_ln50_4_reg_5622[0]_i_14_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_15_n_3 ),
        .I2(sub_ln1351_10_fu_2140_p2[3]),
        .I3(sub_ln1351_9_fu_2130_p2[3]),
        .O(\icmp_ln50_4_reg_5622[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln50_4_reg_5622[0]_i_6 
       (.I0(\icmp_ln50_4_reg_5622[0]_i_16_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_17_n_3 ),
        .I2(\icmp_ln50_4_reg_5622[0]_i_18_n_3 ),
        .I3(\icmp_ln50_4_reg_5622[0]_i_19_n_3 ),
        .O(\icmp_ln50_4_reg_5622[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h87EE77E1)) 
    \icmp_ln50_4_reg_5622[0]_i_7 
       (.I0(\sub_ln1351_9_reg_5569[8]_i_2_n_3 ),
        .I1(\icmp_ln50_4_reg_5622[0]_i_13_n_3 ),
        .I2(\sub_ln1351_10_reg_5581[8]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[7]),
        .I4(\icmp_ln50_4_reg_5622[0]_i_12_n_3 ),
        .O(\icmp_ln50_4_reg_5622[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln50_4_reg_5622[0]_i_8 
       (.I0(sub_ln1351_10_fu_2140_p2[6]),
        .I1(sub_ln1351_9_fu_2130_p2[6]),
        .I2(sub_ln1351_9_fu_2130_p2[7]),
        .I3(sub_ln1351_10_fu_2140_p2[7]),
        .O(\icmp_ln50_4_reg_5622[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln50_4_reg_5622[0]_i_9 
       (.I0(sub_ln1351_10_fu_2140_p2[4]),
        .I1(sub_ln1351_9_fu_2130_p2[4]),
        .I2(sub_ln1351_9_fu_2130_p2[5]),
        .I3(sub_ln1351_10_fu_2140_p2[5]),
        .O(\icmp_ln50_4_reg_5622[0]_i_9_n_3 ));
  FDRE \icmp_ln50_4_reg_5622_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(icmp_ln50_4_fu_2264_p2),
        .Q(icmp_ln50_4_reg_5622),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln50_4_reg_5622_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln50_4_reg_5622_reg[0]_i_1_CO_UNCONNECTED [7:5],icmp_ln50_4_fu_2264_p2,\icmp_ln50_4_reg_5622_reg[0]_i_1_n_7 ,\icmp_ln50_4_reg_5622_reg[0]_i_1_n_8 ,\icmp_ln50_4_reg_5622_reg[0]_i_1_n_9 ,\icmp_ln50_4_reg_5622_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln50_4_reg_5622[0]_i_2_n_3 ,\icmp_ln50_4_reg_5622[0]_i_3_n_3 ,\icmp_ln50_4_reg_5622[0]_i_4_n_3 ,\icmp_ln50_4_reg_5622[0]_i_5_n_3 ,\icmp_ln50_4_reg_5622[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln50_4_reg_5622_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln50_4_reg_5622[0]_i_7_n_3 ,\icmp_ln50_4_reg_5622[0]_i_8_n_3 ,\icmp_ln50_4_reg_5622[0]_i_9_n_3 ,\icmp_ln50_4_reg_5622[0]_i_10_n_3 ,\icmp_ln50_4_reg_5622[0]_i_11_n_3 }));
  LUT6 #(
    .INIT(64'hBF80BF00BB88BB88)) 
    \icmp_ln541_reg_5225[0]_i_1 
       (.I0(icmp_ln541_fu_1532_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(img_gray_src_data_empty_n),
        .I3(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .I4(img_rgb_src_data_empty_n),
        .I5(ap_enable_reg_pp1_iter1_reg_n_3),
        .O(\icmp_ln541_reg_5225[0]_i_1_n_3 ));
  FDRE \icmp_ln541_reg_5225_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln541_reg_5225[0]_i_1_n_3 ),
        .Q(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \icmp_ln59_reg_5671_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(icmp_ln59_fu_2354_p2),
        .Q(icmp_ln59_reg_5671),
        .R(1'b0));
  FDRE \icmp_ln60_reg_5676_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(icmp_ln60_fu_2360_p2),
        .Q(icmp_ln60_reg_5676),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln76_2_reg_5960[0]_i_10 
       (.I0(select_ln54_2_reg_5657[3]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[3]_i_2_n_3 ),
        .I3(sub_ln1351_4_reg_5519[3]),
        .I4(select_ln59_2_fu_3581_p3[2]),
        .I5(sub_ln1351_4_reg_5519[2]),
        .O(\icmp_ln76_2_reg_5960[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln76_2_reg_5960[0]_i_11 
       (.I0(select_ln54_2_reg_5657[1]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[1]_i_2_n_3 ),
        .I3(sub_ln1351_4_reg_5519[1]),
        .I4(select_ln59_2_fu_3581_p3[0]),
        .I5(sub_ln1351_4_reg_5519[0]),
        .O(\icmp_ln76_2_reg_5960[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h5101)) 
    \icmp_ln76_2_reg_5960[0]_i_2 
       (.I0(sub_ln1351_4_reg_5519[8]),
        .I1(\select_ln59_4_reg_5890[8]_i_2_n_3 ),
        .I2(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I3(select_ln54_2_reg_5657[8]),
        .O(\icmp_ln76_2_reg_5960[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \icmp_ln76_2_reg_5960[0]_i_3 
       (.I0(sub_ln1351_4_reg_5519[7]),
        .I1(select_ln59_2_fu_3581_p3[7]),
        .I2(sub_ln1351_4_reg_5519[6]),
        .I3(\select_ln59_4_reg_5890[6]_i_2_n_3 ),
        .I4(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I5(select_ln54_2_reg_5657[6]),
        .O(\icmp_ln76_2_reg_5960[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \icmp_ln76_2_reg_5960[0]_i_4 
       (.I0(sub_ln1351_4_reg_5519[5]),
        .I1(select_ln59_2_fu_3581_p3[5]),
        .I2(sub_ln1351_4_reg_5519[4]),
        .I3(\select_ln59_4_reg_5890[4]_i_2_n_3 ),
        .I4(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I5(select_ln54_2_reg_5657[4]),
        .O(\icmp_ln76_2_reg_5960[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \icmp_ln76_2_reg_5960[0]_i_5 
       (.I0(sub_ln1351_4_reg_5519[3]),
        .I1(select_ln59_2_fu_3581_p3[3]),
        .I2(sub_ln1351_4_reg_5519[2]),
        .I3(\select_ln59_4_reg_5890[2]_i_2_n_3 ),
        .I4(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I5(select_ln54_2_reg_5657[2]),
        .O(\icmp_ln76_2_reg_5960[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \icmp_ln76_2_reg_5960[0]_i_6 
       (.I0(sub_ln1351_4_reg_5519[1]),
        .I1(select_ln59_2_fu_3581_p3[1]),
        .I2(sub_ln1351_4_reg_5519[0]),
        .I3(\select_ln59_4_reg_5890[0]_i_2_n_3 ),
        .I4(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I5(select_ln54_2_reg_5657[0]),
        .O(\icmp_ln76_2_reg_5960[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hA656)) 
    \icmp_ln76_2_reg_5960[0]_i_7 
       (.I0(sub_ln1351_4_reg_5519[8]),
        .I1(\select_ln59_4_reg_5890[8]_i_2_n_3 ),
        .I2(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I3(select_ln54_2_reg_5657[8]),
        .O(\icmp_ln76_2_reg_5960[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln76_2_reg_5960[0]_i_8 
       (.I0(select_ln54_2_reg_5657[7]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[7]_i_2_n_3 ),
        .I3(sub_ln1351_4_reg_5519[7]),
        .I4(select_ln59_2_fu_3581_p3[6]),
        .I5(sub_ln1351_4_reg_5519[6]),
        .O(\icmp_ln76_2_reg_5960[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln76_2_reg_5960[0]_i_9 
       (.I0(select_ln54_2_reg_5657[5]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[5]_i_2_n_3 ),
        .I3(sub_ln1351_4_reg_5519[5]),
        .I4(select_ln59_2_fu_3581_p3[4]),
        .I5(sub_ln1351_4_reg_5519[4]),
        .O(\icmp_ln76_2_reg_5960[0]_i_9_n_3 ));
  FDRE \icmp_ln76_2_reg_5960_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(icmp_ln76_2_fu_3864_p2),
        .Q(icmp_ln76_2_reg_5960),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln76_2_reg_5960_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln76_2_reg_5960_reg[0]_i_1_CO_UNCONNECTED [7:5],icmp_ln76_2_fu_3864_p2,\icmp_ln76_2_reg_5960_reg[0]_i_1_n_7 ,\icmp_ln76_2_reg_5960_reg[0]_i_1_n_8 ,\icmp_ln76_2_reg_5960_reg[0]_i_1_n_9 ,\icmp_ln76_2_reg_5960_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln76_2_reg_5960[0]_i_2_n_3 ,\icmp_ln76_2_reg_5960[0]_i_3_n_3 ,\icmp_ln76_2_reg_5960[0]_i_4_n_3 ,\icmp_ln76_2_reg_5960[0]_i_5_n_3 ,\icmp_ln76_2_reg_5960[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln76_2_reg_5960_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln76_2_reg_5960[0]_i_7_n_3 ,\icmp_ln76_2_reg_5960[0]_i_8_n_3 ,\icmp_ln76_2_reg_5960[0]_i_9_n_3 ,\icmp_ln76_2_reg_5960[0]_i_10_n_3 ,\icmp_ln76_2_reg_5960[0]_i_11_n_3 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln76_7_reg_6036[0]_i_10 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[2]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[2]),
        .I2(sub_ln1351_14_reg_5737_pp3_iter5_reg[3]),
        .I3(select_ln59_7_reg_5938_pp3_iter5_reg[3]),
        .O(\icmp_ln76_7_reg_6036[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln76_7_reg_6036[0]_i_11 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[0]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[0]),
        .I2(sub_ln1351_14_reg_5737_pp3_iter5_reg[1]),
        .I3(select_ln59_7_reg_5938_pp3_iter5_reg[1]),
        .O(\icmp_ln76_7_reg_6036[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln76_7_reg_6036[0]_i_2 
       (.I0(select_ln59_7_reg_5938_pp3_iter5_reg[8]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[8]),
        .O(\icmp_ln76_7_reg_6036[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln76_7_reg_6036[0]_i_3 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[6]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[6]),
        .I2(select_ln59_7_reg_5938_pp3_iter5_reg[7]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter5_reg[7]),
        .O(\icmp_ln76_7_reg_6036[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln76_7_reg_6036[0]_i_4 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[4]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[4]),
        .I2(select_ln59_7_reg_5938_pp3_iter5_reg[5]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter5_reg[5]),
        .O(\icmp_ln76_7_reg_6036[0]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln76_7_reg_6036[0]_i_5 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[2]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[2]),
        .I2(select_ln59_7_reg_5938_pp3_iter5_reg[3]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter5_reg[3]),
        .O(\icmp_ln76_7_reg_6036[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \icmp_ln76_7_reg_6036[0]_i_6 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[0]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[0]),
        .I2(select_ln59_7_reg_5938_pp3_iter5_reg[1]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter5_reg[1]),
        .O(\icmp_ln76_7_reg_6036[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln76_7_reg_6036[0]_i_7 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[8]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[8]),
        .O(\icmp_ln76_7_reg_6036[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln76_7_reg_6036[0]_i_8 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[6]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[6]),
        .I2(sub_ln1351_14_reg_5737_pp3_iter5_reg[7]),
        .I3(select_ln59_7_reg_5938_pp3_iter5_reg[7]),
        .O(\icmp_ln76_7_reg_6036[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln76_7_reg_6036[0]_i_9 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[4]),
        .I1(select_ln59_7_reg_5938_pp3_iter5_reg[4]),
        .I2(sub_ln1351_14_reg_5737_pp3_iter5_reg[5]),
        .I3(select_ln59_7_reg_5938_pp3_iter5_reg[5]),
        .O(\icmp_ln76_7_reg_6036[0]_i_9_n_3 ));
  FDRE \icmp_ln76_7_reg_6036_reg[0] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(icmp_ln76_7_fu_4795_p2),
        .Q(icmp_ln76_7_reg_6036),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln76_7_reg_6036_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln76_7_reg_6036_reg[0]_i_1_CO_UNCONNECTED [7:5],icmp_ln76_7_fu_4795_p2,\icmp_ln76_7_reg_6036_reg[0]_i_1_n_7 ,\icmp_ln76_7_reg_6036_reg[0]_i_1_n_8 ,\icmp_ln76_7_reg_6036_reg[0]_i_1_n_9 ,\icmp_ln76_7_reg_6036_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln76_7_reg_6036[0]_i_2_n_3 ,\icmp_ln76_7_reg_6036[0]_i_3_n_3 ,\icmp_ln76_7_reg_6036[0]_i_4_n_3 ,\icmp_ln76_7_reg_6036[0]_i_5_n_3 ,\icmp_ln76_7_reg_6036[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln76_7_reg_6036_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln76_7_reg_6036[0]_i_7_n_3 ,\icmp_ln76_7_reg_6036[0]_i_8_n_3 ,\icmp_ln76_7_reg_6036[0]_i_9_n_3 ,\icmp_ln76_7_reg_6036[0]_i_10_n_3 ,\icmp_ln76_7_reg_6036[0]_i_11_n_3 }));
  LUT5 #(
    .INIT(32'h0003AAAA)) 
    \icmp_ln874_reg_5300[0]_i_1 
       (.I0(\icmp_ln874_reg_5300_reg_n_3_[0] ),
        .I1(\cmp_i_i296_i_reg_5304[0]_i_3_n_3 ),
        .I2(\icmp_ln874_reg_5300[0]_i_2_n_3 ),
        .I3(empty_32_reg_672_reg[3]),
        .I4(p_0_in4_in),
        .O(\icmp_ln874_reg_5300[0]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \icmp_ln874_reg_5300[0]_i_2 
       (.I0(empty_32_reg_672_reg[10]),
        .I1(empty_32_reg_672_reg[5]),
        .I2(empty_32_reg_672_reg[4]),
        .O(\icmp_ln874_reg_5300[0]_i_2_n_3 ));
  FDRE \icmp_ln874_reg_5300_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln874_reg_5300[0]_i_1_n_3 ),
        .Q(\icmp_ln874_reg_5300_reg_n_3_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln882_2_reg_5388[0]_i_1 
       (.I0(\icmp_ln271_reg_5379[0]_i_3_n_3 ),
        .O(icmp_ln882_2_fu_1732_p2));
  FDRE \icmp_ln882_2_reg_5388_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(icmp_ln882_2_reg_5388),
        .Q(icmp_ln882_2_reg_5388_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln882_2_reg_5388_pp3_iter1_reg),
        .Q(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/icmp_ln882_2_reg_5388_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/icmp_ln882_2_reg_5388_pp3_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln882_2_reg_5388_pp3_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .Q(\icmp_ln882_2_reg_5388_pp3_iter5_reg_reg[0]_srl3_n_3 ));
  FDRE \icmp_ln882_2_reg_5388_pp3_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln882_2_reg_5388_pp3_iter5_reg_reg[0]_srl3_n_3 ),
        .Q(icmp_ln882_2_reg_5388_pp3_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln882_2_reg_5388_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_54010),
        .D(icmp_ln882_2_fu_1732_p2),
        .Q(icmp_ln882_2_reg_5388),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln886_1_reg_5457[0]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(icmp_ln271_reg_5379_pp3_iter1_reg),
        .O(and_ln443_reg_54510));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \icmp_ln886_1_reg_5457[0]_i_2 
       (.I0(empty_34_reg_684_pp3_iter1_reg[9]),
        .I1(empty_34_reg_684_pp3_iter1_reg[10]),
        .I2(empty_34_reg_684_pp3_iter1_reg[7]),
        .I3(empty_34_reg_684_pp3_iter1_reg[8]),
        .O(icmp_ln886_1_fu_1783_p2));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/icmp_ln886_1_reg_5457_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/icmp_ln886_1_reg_5457_pp3_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln886_1_reg_5457_pp3_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln886_1_reg_5457),
        .Q(\icmp_ln886_1_reg_5457_pp3_iter5_reg_reg[0]_srl3_n_3 ));
  FDRE \icmp_ln886_1_reg_5457_pp3_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln886_1_reg_5457_pp3_iter5_reg_reg[0]_srl3_n_3 ),
        .Q(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln886_1_reg_5457_reg[0] 
       (.C(ap_clk),
        .CE(and_ln443_reg_54510),
        .D(icmp_ln886_1_fu_1783_p2),
        .Q(icmp_ln886_1_reg_5457),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln886_2_reg_5406[0]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(icmp_ln271_fu_1720_p2),
        .O(and_ln277_reg_54010));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln886_2_reg_5406[0]_i_2 
       (.I0(\icmp_ln271_reg_5379[0]_i_6_n_3 ),
        .I1(\icmp_ln886_2_reg_5406[0]_i_3_n_3 ),
        .I2(\icmp_ln886_2_reg_5406[0]_i_4_n_3 ),
        .I3(\icmp_ln886_2_reg_5406[0]_i_5_n_3 ),
        .I4(\icmp_ln271_reg_5379[0]_i_5_n_3 ),
        .I5(\icmp_ln886_2_reg_5406[0]_i_6_n_3 ),
        .O(icmp_ln886_2_fu_1743_p2));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    \icmp_ln886_2_reg_5406[0]_i_3 
       (.I0(\empty_34_reg_684_reg_n_3_[8] ),
        .I1(add_ln695_3_reg_5383_reg[8]),
        .I2(\empty_34_reg_684_reg_n_3_[10] ),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\add_ln695_3_reg_5383[1]_i_2_n_3 ),
        .I5(add_ln695_3_reg_5383_reg[10]),
        .O(\icmp_ln886_2_reg_5406[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln886_2_reg_5406[0]_i_4 
       (.I0(add_ln695_3_reg_5383_reg[9]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\empty_34_reg_684_reg_n_3_[9] ),
        .O(\icmp_ln886_2_reg_5406[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln886_2_reg_5406[0]_i_5 
       (.I0(add_ln695_3_reg_5383_reg[7]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\empty_34_reg_684_reg_n_3_[7] ),
        .O(\icmp_ln886_2_reg_5406[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln886_2_reg_5406[0]_i_6 
       (.I0(add_ln695_3_reg_5383_reg[2]),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .I4(\empty_34_reg_684_reg_n_3_[2] ),
        .O(\icmp_ln886_2_reg_5406[0]_i_6_n_3 ));
  FDRE \icmp_ln886_2_reg_5406_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_5401_pp3_iter1_reg0),
        .D(icmp_ln886_2_reg_5406),
        .Q(icmp_ln886_2_reg_5406_pp3_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln886_2_reg_5406_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(icmp_ln886_2_reg_5406_pp3_iter1_reg),
        .Q(icmp_ln886_2_reg_5406_pp3_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/icmp_ln886_2_reg_5406_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/icmp_ln886_2_reg_5406_pp3_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln886_2_reg_5406_pp3_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln886_2_reg_5406_pp3_iter2_reg),
        .Q(\icmp_ln886_2_reg_5406_pp3_iter5_reg_reg[0]_srl3_n_3 ));
  FDRE \icmp_ln886_2_reg_5406_pp3_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\icmp_ln886_2_reg_5406_pp3_iter5_reg_reg[0]_srl3_n_3 ),
        .Q(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln886_2_reg_5406_reg[0] 
       (.C(ap_clk),
        .CE(and_ln277_reg_54010),
        .D(icmp_ln886_2_fu_1743_p2),
        .Q(icmp_ln886_2_reg_5406),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln92_2_reg_5971[0]_i_10 
       (.I0(select_ln55_2_reg_5664[3]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[3]_i_2_n_3 ),
        .I3(sub_ln1351_4_reg_5519[3]),
        .I4(select_ln60_2_fu_3593_p3[2]),
        .I5(sub_ln1351_4_reg_5519[2]),
        .O(\icmp_ln92_2_reg_5971[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln92_2_reg_5971[0]_i_11 
       (.I0(select_ln55_2_reg_5664[1]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[1]_i_2_n_3 ),
        .I3(sub_ln1351_4_reg_5519[1]),
        .I4(select_ln60_2_fu_3593_p3[0]),
        .I5(sub_ln1351_4_reg_5519[0]),
        .O(\icmp_ln92_2_reg_5971[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h08A8)) 
    \icmp_ln92_2_reg_5971[0]_i_2 
       (.I0(sub_ln1351_4_reg_5519[8]),
        .I1(\select_ln60_4_reg_5898[8]_i_2_n_3 ),
        .I2(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I3(select_ln55_2_reg_5664[8]),
        .O(\icmp_ln92_2_reg_5971[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \icmp_ln92_2_reg_5971[0]_i_3 
       (.I0(sub_ln1351_4_reg_5519[7]),
        .I1(select_ln60_2_fu_3593_p3[7]),
        .I2(\select_ln60_4_reg_5898[6]_i_2_n_3 ),
        .I3(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I4(select_ln55_2_reg_5664[6]),
        .I5(sub_ln1351_4_reg_5519[6]),
        .O(\icmp_ln92_2_reg_5971[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \icmp_ln92_2_reg_5971[0]_i_4 
       (.I0(sub_ln1351_4_reg_5519[5]),
        .I1(select_ln60_2_fu_3593_p3[5]),
        .I2(\select_ln60_4_reg_5898[4]_i_2_n_3 ),
        .I3(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I4(select_ln55_2_reg_5664[4]),
        .I5(sub_ln1351_4_reg_5519[4]),
        .O(\icmp_ln92_2_reg_5971[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \icmp_ln92_2_reg_5971[0]_i_5 
       (.I0(sub_ln1351_4_reg_5519[3]),
        .I1(select_ln60_2_fu_3593_p3[3]),
        .I2(\select_ln60_4_reg_5898[2]_i_2_n_3 ),
        .I3(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I4(select_ln55_2_reg_5664[2]),
        .I5(sub_ln1351_4_reg_5519[2]),
        .O(\icmp_ln92_2_reg_5971[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \icmp_ln92_2_reg_5971[0]_i_6 
       (.I0(sub_ln1351_4_reg_5519[1]),
        .I1(select_ln60_2_fu_3593_p3[1]),
        .I2(\select_ln60_4_reg_5898[0]_i_2_n_3 ),
        .I3(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I4(select_ln55_2_reg_5664[0]),
        .I5(sub_ln1351_4_reg_5519[0]),
        .O(\icmp_ln92_2_reg_5971[0]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hD12E)) 
    \icmp_ln92_2_reg_5971[0]_i_7 
       (.I0(\select_ln60_4_reg_5898[8]_i_2_n_3 ),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(select_ln55_2_reg_5664[8]),
        .I3(sub_ln1351_4_reg_5519[8]),
        .O(\icmp_ln92_2_reg_5971[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln92_2_reg_5971[0]_i_8 
       (.I0(select_ln55_2_reg_5664[7]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[7]_i_2_n_3 ),
        .I3(sub_ln1351_4_reg_5519[7]),
        .I4(select_ln60_2_fu_3593_p3[6]),
        .I5(sub_ln1351_4_reg_5519[6]),
        .O(\icmp_ln92_2_reg_5971[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln92_2_reg_5971[0]_i_9 
       (.I0(select_ln55_2_reg_5664[5]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[5]_i_2_n_3 ),
        .I3(sub_ln1351_4_reg_5519[5]),
        .I4(select_ln60_2_fu_3593_p3[4]),
        .I5(sub_ln1351_4_reg_5519[4]),
        .O(\icmp_ln92_2_reg_5971[0]_i_9_n_3 ));
  FDRE \icmp_ln92_2_reg_5971_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(icmp_ln92_2_fu_3973_p2),
        .Q(icmp_ln92_2_reg_5971),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln92_2_reg_5971_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln92_2_reg_5971_reg[0]_i_1_CO_UNCONNECTED [7:5],icmp_ln92_2_fu_3973_p2,\icmp_ln92_2_reg_5971_reg[0]_i_1_n_7 ,\icmp_ln92_2_reg_5971_reg[0]_i_1_n_8 ,\icmp_ln92_2_reg_5971_reg[0]_i_1_n_9 ,\icmp_ln92_2_reg_5971_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln92_2_reg_5971[0]_i_2_n_3 ,\icmp_ln92_2_reg_5971[0]_i_3_n_3 ,\icmp_ln92_2_reg_5971[0]_i_4_n_3 ,\icmp_ln92_2_reg_5971[0]_i_5_n_3 ,\icmp_ln92_2_reg_5971[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln92_2_reg_5971_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln92_2_reg_5971[0]_i_7_n_3 ,\icmp_ln92_2_reg_5971[0]_i_8_n_3 ,\icmp_ln92_2_reg_5971[0]_i_9_n_3 ,\icmp_ln92_2_reg_5971[0]_i_10_n_3 ,\icmp_ln92_2_reg_5971[0]_i_11_n_3 }));
  LUT3 #(
    .INIT(8'hA3)) 
    \init_buf_reg_562[0]_i_1 
       (.I0(zext_ln538_fu_1517_p1[0]),
        .I1(\init_buf_reg_562_reg_n_3_[0] ),
        .I2(p_0_in0),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_reg_562[1]_i_1 
       (.I0(zext_ln538_fu_1517_p1[1]),
        .I1(p_0_in0),
        .I2(add_ln537_fu_1556_p2[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \init_buf_reg_562[2]_i_1 
       (.I0(zext_ln538_fu_1517_p1[2]),
        .I1(p_0_in0),
        .I2(add_ln537_fu_1556_p2[2]),
        .O(p_2_in[2]));
  FDRE \init_buf_reg_562_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1_n_3 ),
        .D(p_2_in[0]),
        .Q(\init_buf_reg_562_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \init_buf_reg_562_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[10]),
        .Q(\init_buf_reg_562_reg_n_3_[10] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[11]),
        .Q(\init_buf_reg_562_reg_n_3_[11] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[12]),
        .Q(\init_buf_reg_562_reg_n_3_[12] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[13]),
        .Q(\init_buf_reg_562_reg_n_3_[13] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[14]),
        .Q(\init_buf_reg_562_reg_n_3_[14] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[15]),
        .Q(\init_buf_reg_562_reg_n_3_[15] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[16]),
        .Q(\init_buf_reg_562_reg_n_3_[16] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_562_reg[16]_i_1 
       (.CI(\init_buf_reg_562_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_562_reg[16]_i_1_n_3 ,\init_buf_reg_562_reg[16]_i_1_n_4 ,\init_buf_reg_562_reg[16]_i_1_n_5 ,\init_buf_reg_562_reg[16]_i_1_n_6 ,\init_buf_reg_562_reg[16]_i_1_n_7 ,\init_buf_reg_562_reg[16]_i_1_n_8 ,\init_buf_reg_562_reg[16]_i_1_n_9 ,\init_buf_reg_562_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln537_fu_1556_p2[16:9]),
        .S({\init_buf_reg_562_reg_n_3_[16] ,\init_buf_reg_562_reg_n_3_[15] ,\init_buf_reg_562_reg_n_3_[14] ,\init_buf_reg_562_reg_n_3_[13] ,\init_buf_reg_562_reg_n_3_[12] ,\init_buf_reg_562_reg_n_3_[11] ,\init_buf_reg_562_reg_n_3_[10] ,\init_buf_reg_562_reg_n_3_[9] }));
  FDRE \init_buf_reg_562_reg[17] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[17]),
        .Q(\init_buf_reg_562_reg_n_3_[17] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[18] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[18]),
        .Q(\init_buf_reg_562_reg_n_3_[18] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[19] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[19]),
        .Q(\init_buf_reg_562_reg_n_3_[19] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1_n_3 ),
        .D(p_2_in[1]),
        .Q(\init_buf_reg_562_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \init_buf_reg_562_reg[20] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[20]),
        .Q(\init_buf_reg_562_reg_n_3_[20] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[21] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[21]),
        .Q(\init_buf_reg_562_reg_n_3_[21] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[22] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[22]),
        .Q(\init_buf_reg_562_reg_n_3_[22] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[23] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[23]),
        .Q(\init_buf_reg_562_reg_n_3_[23] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[24] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[24]),
        .Q(\init_buf_reg_562_reg_n_3_[24] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_562_reg[24]_i_1 
       (.CI(\init_buf_reg_562_reg[16]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_562_reg[24]_i_1_n_3 ,\init_buf_reg_562_reg[24]_i_1_n_4 ,\init_buf_reg_562_reg[24]_i_1_n_5 ,\init_buf_reg_562_reg[24]_i_1_n_6 ,\init_buf_reg_562_reg[24]_i_1_n_7 ,\init_buf_reg_562_reg[24]_i_1_n_8 ,\init_buf_reg_562_reg[24]_i_1_n_9 ,\init_buf_reg_562_reg[24]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln537_fu_1556_p2[24:17]),
        .S({\init_buf_reg_562_reg_n_3_[24] ,\init_buf_reg_562_reg_n_3_[23] ,\init_buf_reg_562_reg_n_3_[22] ,\init_buf_reg_562_reg_n_3_[21] ,\init_buf_reg_562_reg_n_3_[20] ,\init_buf_reg_562_reg_n_3_[19] ,\init_buf_reg_562_reg_n_3_[18] ,\init_buf_reg_562_reg_n_3_[17] }));
  FDRE \init_buf_reg_562_reg[25] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[25]),
        .Q(\init_buf_reg_562_reg_n_3_[25] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[26] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[26]),
        .Q(\init_buf_reg_562_reg_n_3_[26] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[27] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[27]),
        .Q(\init_buf_reg_562_reg_n_3_[27] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[28] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[28]),
        .Q(\init_buf_reg_562_reg_n_3_[28] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[29] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[29]),
        .Q(\init_buf_reg_562_reg_n_3_[29] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm[3]_i_1_n_3 ),
        .D(p_2_in[2]),
        .Q(\init_buf_reg_562_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \init_buf_reg_562_reg[30] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[30]),
        .Q(\init_buf_reg_562_reg_n_3_[30] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[31] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[31]),
        .Q(\init_buf_reg_562_reg_n_3_[31] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[32] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[32]),
        .Q(\init_buf_reg_562_reg_n_3_[32] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_562_reg[32]_i_1 
       (.CI(\init_buf_reg_562_reg[24]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_562_reg[32]_i_1_n_3 ,\init_buf_reg_562_reg[32]_i_1_n_4 ,\init_buf_reg_562_reg[32]_i_1_n_5 ,\init_buf_reg_562_reg[32]_i_1_n_6 ,\init_buf_reg_562_reg[32]_i_1_n_7 ,\init_buf_reg_562_reg[32]_i_1_n_8 ,\init_buf_reg_562_reg[32]_i_1_n_9 ,\init_buf_reg_562_reg[32]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln537_fu_1556_p2[32:25]),
        .S({\init_buf_reg_562_reg_n_3_[32] ,\init_buf_reg_562_reg_n_3_[31] ,\init_buf_reg_562_reg_n_3_[30] ,\init_buf_reg_562_reg_n_3_[29] ,\init_buf_reg_562_reg_n_3_[28] ,\init_buf_reg_562_reg_n_3_[27] ,\init_buf_reg_562_reg_n_3_[26] ,\init_buf_reg_562_reg_n_3_[25] }));
  FDRE \init_buf_reg_562_reg[33] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[33]),
        .Q(\init_buf_reg_562_reg_n_3_[33] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[34] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[34]),
        .Q(\init_buf_reg_562_reg_n_3_[34] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[35] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[35]),
        .Q(\init_buf_reg_562_reg_n_3_[35] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[36] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[36]),
        .Q(\init_buf_reg_562_reg_n_3_[36] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[37] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[37]),
        .Q(\init_buf_reg_562_reg_n_3_[37] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[38] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[38]),
        .Q(\init_buf_reg_562_reg_n_3_[38] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[39] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[39]),
        .Q(\init_buf_reg_562_reg_n_3_[39] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[3]),
        .Q(\init_buf_reg_562_reg_n_3_[3] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[40] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[40]),
        .Q(\init_buf_reg_562_reg_n_3_[40] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_562_reg[40]_i_1 
       (.CI(\init_buf_reg_562_reg[32]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_562_reg[40]_i_1_n_3 ,\init_buf_reg_562_reg[40]_i_1_n_4 ,\init_buf_reg_562_reg[40]_i_1_n_5 ,\init_buf_reg_562_reg[40]_i_1_n_6 ,\init_buf_reg_562_reg[40]_i_1_n_7 ,\init_buf_reg_562_reg[40]_i_1_n_8 ,\init_buf_reg_562_reg[40]_i_1_n_9 ,\init_buf_reg_562_reg[40]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln537_fu_1556_p2[40:33]),
        .S({\init_buf_reg_562_reg_n_3_[40] ,\init_buf_reg_562_reg_n_3_[39] ,\init_buf_reg_562_reg_n_3_[38] ,\init_buf_reg_562_reg_n_3_[37] ,\init_buf_reg_562_reg_n_3_[36] ,\init_buf_reg_562_reg_n_3_[35] ,\init_buf_reg_562_reg_n_3_[34] ,\init_buf_reg_562_reg_n_3_[33] }));
  FDRE \init_buf_reg_562_reg[41] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[41]),
        .Q(\init_buf_reg_562_reg_n_3_[41] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[42] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[42]),
        .Q(\init_buf_reg_562_reg_n_3_[42] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[43] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[43]),
        .Q(\init_buf_reg_562_reg_n_3_[43] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[44] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[44]),
        .Q(\init_buf_reg_562_reg_n_3_[44] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[45] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[45]),
        .Q(\init_buf_reg_562_reg_n_3_[45] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[46] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[46]),
        .Q(\init_buf_reg_562_reg_n_3_[46] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[47] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[47]),
        .Q(\init_buf_reg_562_reg_n_3_[47] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[48] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[48]),
        .Q(\init_buf_reg_562_reg_n_3_[48] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_562_reg[48]_i_1 
       (.CI(\init_buf_reg_562_reg[40]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_562_reg[48]_i_1_n_3 ,\init_buf_reg_562_reg[48]_i_1_n_4 ,\init_buf_reg_562_reg[48]_i_1_n_5 ,\init_buf_reg_562_reg[48]_i_1_n_6 ,\init_buf_reg_562_reg[48]_i_1_n_7 ,\init_buf_reg_562_reg[48]_i_1_n_8 ,\init_buf_reg_562_reg[48]_i_1_n_9 ,\init_buf_reg_562_reg[48]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln537_fu_1556_p2[48:41]),
        .S({\init_buf_reg_562_reg_n_3_[48] ,\init_buf_reg_562_reg_n_3_[47] ,\init_buf_reg_562_reg_n_3_[46] ,\init_buf_reg_562_reg_n_3_[45] ,\init_buf_reg_562_reg_n_3_[44] ,\init_buf_reg_562_reg_n_3_[43] ,\init_buf_reg_562_reg_n_3_[42] ,\init_buf_reg_562_reg_n_3_[41] }));
  FDRE \init_buf_reg_562_reg[49] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[49]),
        .Q(\init_buf_reg_562_reg_n_3_[49] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[4]),
        .Q(\init_buf_reg_562_reg_n_3_[4] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[50] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[50]),
        .Q(\init_buf_reg_562_reg_n_3_[50] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[51] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[51]),
        .Q(\init_buf_reg_562_reg_n_3_[51] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[52] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[52]),
        .Q(\init_buf_reg_562_reg_n_3_[52] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[53] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[53]),
        .Q(\init_buf_reg_562_reg_n_3_[53] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[54] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[54]),
        .Q(\init_buf_reg_562_reg_n_3_[54] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[55] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[55]),
        .Q(\init_buf_reg_562_reg_n_3_[55] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[56] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[56]),
        .Q(\init_buf_reg_562_reg_n_3_[56] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_562_reg[56]_i_1 
       (.CI(\init_buf_reg_562_reg[48]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_562_reg[56]_i_1_n_3 ,\init_buf_reg_562_reg[56]_i_1_n_4 ,\init_buf_reg_562_reg[56]_i_1_n_5 ,\init_buf_reg_562_reg[56]_i_1_n_6 ,\init_buf_reg_562_reg[56]_i_1_n_7 ,\init_buf_reg_562_reg[56]_i_1_n_8 ,\init_buf_reg_562_reg[56]_i_1_n_9 ,\init_buf_reg_562_reg[56]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln537_fu_1556_p2[56:49]),
        .S({\init_buf_reg_562_reg_n_3_[56] ,\init_buf_reg_562_reg_n_3_[55] ,\init_buf_reg_562_reg_n_3_[54] ,\init_buf_reg_562_reg_n_3_[53] ,\init_buf_reg_562_reg_n_3_[52] ,\init_buf_reg_562_reg_n_3_[51] ,\init_buf_reg_562_reg_n_3_[50] ,\init_buf_reg_562_reg_n_3_[49] }));
  FDRE \init_buf_reg_562_reg[57] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[57]),
        .Q(\init_buf_reg_562_reg_n_3_[57] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[58] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[58]),
        .Q(\init_buf_reg_562_reg_n_3_[58] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[59] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[59]),
        .Q(\init_buf_reg_562_reg_n_3_[59] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[5]),
        .Q(\init_buf_reg_562_reg_n_3_[5] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[60] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[60]),
        .Q(\init_buf_reg_562_reg_n_3_[60] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[61] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[61]),
        .Q(\init_buf_reg_562_reg_n_3_[61] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[62] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[62]),
        .Q(\init_buf_reg_562_reg_n_3_[62] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[63] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[63]),
        .Q(\init_buf_reg_562_reg_n_3_[63] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_562_reg[63]_i_1 
       (.CI(\init_buf_reg_562_reg[56]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_init_buf_reg_562_reg[63]_i_1_CO_UNCONNECTED [7:6],\init_buf_reg_562_reg[63]_i_1_n_5 ,\init_buf_reg_562_reg[63]_i_1_n_6 ,\init_buf_reg_562_reg[63]_i_1_n_7 ,\init_buf_reg_562_reg[63]_i_1_n_8 ,\init_buf_reg_562_reg[63]_i_1_n_9 ,\init_buf_reg_562_reg[63]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_init_buf_reg_562_reg[63]_i_1_O_UNCONNECTED [7],add_ln537_fu_1556_p2[63:57]}),
        .S({1'b0,\init_buf_reg_562_reg_n_3_[63] ,\init_buf_reg_562_reg_n_3_[62] ,\init_buf_reg_562_reg_n_3_[61] ,\init_buf_reg_562_reg_n_3_[60] ,\init_buf_reg_562_reg_n_3_[59] ,\init_buf_reg_562_reg_n_3_[58] ,\init_buf_reg_562_reg_n_3_[57] }));
  FDRE \init_buf_reg_562_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[6]),
        .Q(\init_buf_reg_562_reg_n_3_[6] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[7]),
        .Q(\init_buf_reg_562_reg_n_3_[7] ),
        .R(p_0_in0));
  FDRE \init_buf_reg_562_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[8]),
        .Q(\init_buf_reg_562_reg_n_3_[8] ),
        .R(p_0_in0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \init_buf_reg_562_reg[8]_i_1 
       (.CI(\init_buf_reg_562_reg_n_3_[0] ),
        .CI_TOP(1'b0),
        .CO({\init_buf_reg_562_reg[8]_i_1_n_3 ,\init_buf_reg_562_reg[8]_i_1_n_4 ,\init_buf_reg_562_reg[8]_i_1_n_5 ,\init_buf_reg_562_reg[8]_i_1_n_6 ,\init_buf_reg_562_reg[8]_i_1_n_7 ,\init_buf_reg_562_reg[8]_i_1_n_8 ,\init_buf_reg_562_reg[8]_i_1_n_9 ,\init_buf_reg_562_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln537_fu_1556_p2[8:1]),
        .S({\init_buf_reg_562_reg_n_3_[8] ,\init_buf_reg_562_reg_n_3_[7] ,\init_buf_reg_562_reg_n_3_[6] ,\init_buf_reg_562_reg_n_3_[5] ,\init_buf_reg_562_reg_n_3_[4] ,\init_buf_reg_562_reg_n_3_[3] ,\init_buf_reg_562_reg_n_3_[2] ,\init_buf_reg_562_reg_n_3_[1] }));
  FDRE \init_buf_reg_562_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_3_[5] ),
        .D(add_ln537_fu_1556_p2[9]),
        .Q(\init_buf_reg_562_reg_n_3_[9] ),
        .R(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h8A880000)) 
    \mOutPtr[2]_i_3 
       (.I0(fast_0_0_1080_1920_1_U0_ap_start),
        .I1(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_ready),
        .I2(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .I4(dout_valid_reg[1]),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \mOutPtr[2]_i_4 
       (.I0(internal_empty_n_reg),
        .I1(start_once_reg),
        .I2(start_for_fast_0_0_1080_1920_1_U0_full_n),
        .I3(start_for_overlyOnMat_1080_1920_U0_full_n),
        .I4(start_for_xfrgb2gray_1080_1920_U0_full_n),
        .O(start_once_reg_reg));
  LUT6 #(
    .INIT(64'h00000000FFDF5575)) 
    mem_reg_bram_0_i_12__0
       (.I0(and_ln203_3_reg_6053),
        .I1(\arraydecay88282_load_05397_fu_228[6]_i_5_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[5]_i_2_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[5]_i_3_n_3 ),
        .I4(mem_reg_bram_0_i_25__0_n_3),
        .I5(mem_reg_bram_0_i_26__0_n_3),
        .O(\and_ln203_3_reg_6053_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'h557F0000FFFFFFFF)) 
    mem_reg_bram_0_i_12__1
       (.I0(dout_valid_reg[1]),
        .I1(and_ln277_reg_5401),
        .I2(empty_34_reg_6840),
        .I3(pixel_src1_V_we0),
        .I4(img_rgb_src_data_empty_n),
        .I5(empty_n_1),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000004F4F404)) 
    mem_reg_bram_0_i_13__0
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ),
        .I1(arraydecay88282_load_05397_fu_228[6]),
        .I2(and_ln203_3_reg_6053),
        .I3(\arraydecay88282_load_05397_fu_228[6]_i_5_n_3 ),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_4_n_3 ),
        .I5(mem_reg_bram_0_i_27__0_n_3),
        .O(\and_ln203_3_reg_6053_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'h557F0000FFFFFFFF)) 
    mem_reg_bram_0_i_13__1
       (.I0(dout_valid_reg[1]),
        .I1(and_ln277_reg_5401),
        .I2(empty_34_reg_6840),
        .I3(pixel_src1_V_U_n_3),
        .I4(img_gray_src_data_empty_n),
        .I5(empty_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_bram_0_i_14__0
       (.I0(\arraydecay88282_load_05397_fu_228[5]_i_1_n_3 ),
        .I1(cmp_i_i285_i_reg_5309),
        .I2(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .O(\and_ln203_3_reg_6053_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_bram_0_i_15__0
       (.I0(\arraydecay88282_load_05397_fu_228[4]_i_1_n_3 ),
        .I1(cmp_i_i285_i_reg_5309),
        .I2(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .O(\and_ln203_3_reg_6053_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_bram_0_i_16__0
       (.I0(\arraydecay88282_load_05397_fu_228[3]_i_1_n_3 ),
        .I1(cmp_i_i285_i_reg_5309),
        .I2(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .O(\and_ln203_3_reg_6053_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_bram_0_i_17__0
       (.I0(\arraydecay88282_load_05397_fu_228[2]_i_1_n_3 ),
        .I1(cmp_i_i285_i_reg_5309),
        .I2(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .O(\and_ln203_3_reg_6053_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_bram_0_i_18__0
       (.I0(cmp_i_i285_i_reg_5309),
        .I1(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .I2(\arraydecay88282_load_05397_fu_228[1]_i_2_n_3 ),
        .O(\and_ln203_3_reg_6053_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h0000001011110010)) 
    mem_reg_bram_0_i_19__0
       (.I0(cmp_i_i285_i_reg_5309),
        .I1(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .I2(arraydecay88282_load_05397_fu_228[0]),
        .I3(\arraydecay88282_load_05397_fu_228[6]_i_6_n_3 ),
        .I4(and_ln203_3_reg_6053),
        .I5(\arraydecay88282_load_05397_fu_228[0]_i_2_n_3 ),
        .O(\and_ln203_3_reg_6053_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_bram_0_i_20__0
       (.I0(dout_valid_reg[1]),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(ap_enable_reg_pp3_iter7_reg_n_3),
        .O(WEA));
  LUT5 #(
    .INIT(32'h1EFF1E00)) 
    mem_reg_bram_0_i_25__0
       (.I0(mem_reg_bram_0_i_30_n_3),
        .I1(mem_reg_bram_0_i_31_n_3),
        .I2(mem_reg_bram_0_i_32_n_3),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_8_n_14 ),
        .I4(mem_reg_bram_0_i_33_n_3),
        .O(mem_reg_bram_0_i_25__0_n_3));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBBBB)) 
    mem_reg_bram_0_i_26__0
       (.I0(mem_reg_bram_0_i_27__0_n_3),
        .I1(arraydecay88282_load_05397_fu_228[7]),
        .I2(cmp_i_i84_i_not_reg_5334),
        .I3(icmp_ln882_2_reg_5388_pp3_iter6_reg),
        .I4(and_ln443_reg_5451_pp3_iter6_reg),
        .I5(and_ln203_3_reg_6053),
        .O(mem_reg_bram_0_i_26__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_bram_0_i_27__0
       (.I0(icmp_ln886_1_reg_5457_pp3_iter6_reg),
        .I1(cmp_i_i285_i_reg_5309),
        .O(mem_reg_bram_0_i_27__0_n_3));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_bram_0_i_30
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[6]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I4(mem_reg_bram_0_i_34_n_3),
        .O(mem_reg_bram_0_i_30_n_3));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_bram_0_i_31
       (.I0(\arraydecay88282_load_05397_fu_228[6]_i_11_n_3 ),
        .I1(\arraydecay88282_load_05397_fu_228[3]_i_4_n_3 ),
        .I2(\arraydecay88282_load_05397_fu_228[3]_i_5_n_3 ),
        .I3(\arraydecay88282_load_05397_fu_228[3]_i_6_n_3 ),
        .I4(\arraydecay88282_load_05397_fu_228[6]_i_10_n_3 ),
        .O(mem_reg_bram_0_i_31_n_3));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_bram_0_i_32
       (.I0(select_ln60_7_reg_5946_pp3_iter6_reg[7]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_10_n_6 ),
        .I2(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[4]_i_9_n_13 ),
        .I4(mem_reg_bram_0_i_35_n_3),
        .O(mem_reg_bram_0_i_32_n_3));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_bram_0_i_33
       (.I0(mem_reg_bram_0_i_36_n_3),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_21_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .I3(\arraydecay88282_load_05397_fu_228_reg[6]_i_22_n_6 ),
        .I4(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .O(mem_reg_bram_0_i_33_n_3));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_34
       (.I0(select_ln93_14_reg_6041[6]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln92_7_reg_6047[6]),
        .O(mem_reg_bram_0_i_34_n_3));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_bram_0_i_35
       (.I0(select_ln93_14_reg_6041[7]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[4]_i_13_n_6 ),
        .I2(select_ln92_7_reg_6047[7]),
        .O(mem_reg_bram_0_i_35_n_3));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    mem_reg_bram_0_i_36
       (.I0(select_ln77_14_reg_6030[7]),
        .I1(\arraydecay88282_load_05397_fu_228_reg[6]_i_30_n_6 ),
        .I2(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .I3(icmp_ln76_7_reg_6036),
        .I4(sub_ln1351_14_reg_5737_pp3_iter6_reg[7]),
        .O(mem_reg_bram_0_i_36_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mux_73_13_1_1 mux_73_13_1_1_U36
       (.Q(empty_33_reg_5314),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_6_0 (row_ind_V_5_1_reg_595),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_6_1 (row_ind_V_4_reg_605),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_6_2 (row_ind_V_3_reg_616),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_6_3 (row_ind_V_2_reg_627),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_6_4 (row_ind_V_1_reg_638),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_6_5 (row_ind_V_0_reg_649),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_6_6 ({\row_ind_V_6_reg_660_reg_n_3_[2] ,\row_ind_V_6_reg_660_reg_n_3_[1] ,\row_ind_V_6_reg_660_reg_n_3_[0] }),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9));
  LUT6 #(
    .INIT(64'h0000800000008800)) 
    \or_ln203_1_reg_5855[0]_i_1 
       (.I0(\select_ln193_6_reg_5819[2]_i_2_n_3 ),
        .I1(\select_ln193_6_reg_5819[2]_i_3_n_3 ),
        .I2(\or_ln203_1_reg_5855[0]_i_2_n_3 ),
        .I3(\select_ln193_6_reg_5819[3]_i_6_n_3 ),
        .I4(\or_ln203_1_reg_5855[0]_i_3_n_3 ),
        .I5(\or_ln203_1_reg_5855[0]_i_4_n_3 ),
        .O(or_ln203_1_fu_3314_p2));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_ln203_1_reg_5855[0]_i_10 
       (.I0(icmp_ln165_5_fu_2792_p2),
        .I1(icmp_ln165_6_fu_2854_p2),
        .I2(p_0_in7_in),
        .I3(p_0_in9_in),
        .O(\or_ln203_1_reg_5855[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h5555555511110001)) 
    \or_ln203_1_reg_5855[0]_i_2 
       (.I0(\or_ln203_1_reg_5855[0]_i_5_n_3 ),
        .I1(\or_ln203_1_reg_5855[0]_i_6_n_3 ),
        .I2(\or_ln203_1_reg_5855[0]_i_7_n_3 ),
        .I3(\or_ln203_1_reg_5855[0]_i_8_n_3 ),
        .I4(\or_ln203_1_reg_5855[0]_i_9_n_3 ),
        .I5(\or_ln203_1_reg_5855[0]_i_10_n_3 ),
        .O(\or_ln203_1_reg_5855[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_ln203_1_reg_5855[0]_i_3 
       (.I0(icmp_ln172_fu_2518_p2),
        .I1(icmp_ln165_7_fu_2916_p2),
        .I2(p_0_in5_in),
        .I3(p_0_in3_in),
        .O(\or_ln203_1_reg_5855[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_ln203_1_reg_5855[0]_i_4 
       (.I0(icmp_ln172_fu_2518_p2),
        .I1(icmp_ln172_1_fu_2578_p2),
        .I2(p_0_in3_in),
        .I3(p_0_in1_in),
        .O(\or_ln203_1_reg_5855[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_ln203_1_reg_5855[0]_i_5 
       (.I0(icmp_ln165_6_fu_2854_p2),
        .I1(icmp_ln165_7_fu_2916_p2),
        .I2(p_0_in7_in),
        .I3(p_0_in5_in),
        .O(\or_ln203_1_reg_5855[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_ln203_1_reg_5855[0]_i_6 
       (.I0(icmp_ln165_4_fu_2730_p2),
        .I1(icmp_ln165_5_fu_2792_p2),
        .I2(p_0_in9_in),
        .I3(p_0_in11_in),
        .O(\or_ln203_1_reg_5855[0]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_ln203_1_reg_5855[0]_i_7 
       (.I0(icmp_ln165_2_fu_2608_p2),
        .I1(icmp_ln165_3_fu_2668_p2),
        .I2(p_0_in13_in),
        .I3(p_0_in15_in),
        .O(\or_ln203_1_reg_5855[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h04A000A004A400A0)) 
    \or_ln203_1_reg_5855[0]_i_8 
       (.I0(p_0_in15_in),
        .I1(icmp_ln165_2_fu_2608_p2),
        .I2(p_0_in17_in),
        .I3(p_0_in19_in),
        .I4(icmp_ln165_1_fu_2548_p2),
        .I5(icmp_ln165_fu_2488_p2),
        .O(\or_ln203_1_reg_5855[0]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \or_ln203_1_reg_5855[0]_i_9 
       (.I0(icmp_ln165_3_fu_2668_p2),
        .I1(icmp_ln165_4_fu_2730_p2),
        .I2(p_0_in11_in),
        .I3(p_0_in13_in),
        .O(\or_ln203_1_reg_5855[0]_i_9_n_3 ));
  FDRE \or_ln203_1_reg_5855_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(or_ln203_1_fu_3314_p2),
        .Q(or_ln203_1_reg_5855),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \or_ln203_7_reg_5992[0]_i_1 
       (.I0(\or_ln203_7_reg_5992[0]_i_2_n_3 ),
        .I1(\or_ln203_7_reg_5992[0]_i_3_n_3 ),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[3] ),
        .I3(and_ln193_11_reg_5825),
        .I4(\add_ln194_5_reg_5981[3]_i_2_n_3 ),
        .O(or_ln203_7_fu_4193_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFF888FFFF)) 
    \or_ln203_7_reg_5992[0]_i_2 
       (.I0(and_ln193_10_reg_5809),
        .I1(icmp_ln195_3_reg_5814),
        .I2(and_ln193_9_reg_5799),
        .I3(icmp_ln195_2_reg_5804),
        .I4(\add_ln194_5_reg_5981[4]_i_2_n_3 ),
        .I5(or_ln203_1_reg_5855),
        .O(\or_ln203_7_reg_5992[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4000400040000000)) 
    \or_ln203_7_reg_5992[0]_i_3 
       (.I0(\select_ln193_14_reg_5986[1]_i_2_n_3 ),
        .I1(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .I3(and_ln193_13_reg_5837),
        .I4(and_ln193_14_reg_5843),
        .I5(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .O(\or_ln203_7_reg_5992[0]_i_3_n_3 ));
  FDRE \or_ln203_7_reg_5992_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(or_ln203_7_fu_4193_p2),
        .Q(or_ln203_7_reg_5992),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00200020003F00E0)) 
    \or_ln203_8_reg_5997[0]_i_1 
       (.I0(\or_ln203_8_reg_5997[0]_i_2_n_3 ),
        .I1(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .I3(\select_ln193_14_reg_5986[1]_i_2_n_3 ),
        .I4(\select_ln193_6_reg_5819_reg_n_3_[3] ),
        .I5(\add_ln194_5_reg_5981[2]_i_2_n_3 ),
        .O(or_ln203_8_fu_4199_p2));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    \or_ln203_8_reg_5997[0]_i_2 
       (.I0(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .I1(and_ln193_reg_5753),
        .I2(and_ln193_14_reg_5843),
        .I3(and_ln193_15_reg_5849),
        .I4(and_ln193_13_reg_5837),
        .O(\or_ln203_8_reg_5997[0]_i_2_n_3 ));
  FDRE \or_ln203_8_reg_5997_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(or_ln203_8_fu_4199_p2),
        .Q(or_ln203_8_reg_5997),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V pixel_src1_V_U
       (.Q(ap_CS_fsm_pp1_stage0),
        .addr1({\conv_i182_i_reg_5410_pp3_iter5_reg_reg[10]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[9]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[8]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[7]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[6]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[5]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[4]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[3]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[2]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[1]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0_n_3 }),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(pixel_src1_V_U_n_3),
        .ap_enable_reg_pp3_iter6(ap_enable_reg_pp3_iter6),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .pixel_src1_V_we0(pixel_src1_V_we0),
        .q0(pixel_src1_V_q0),
        .ram_reg_bram_0(ap_enable_reg_pp1_iter1_reg_n_3),
        .ram_reg_bram_0_0(\icmp_ln541_reg_5225_reg_n_3_[0] ),
        .ram_reg_bram_0_1({\empty_reg_572_reg_n_3_[10] ,\empty_reg_572_reg_n_3_[9] ,\empty_reg_572_reg_n_3_[8] ,\empty_reg_572_reg_n_3_[7] ,\empty_reg_572_reg_n_3_[6] ,\empty_reg_572_reg_n_3_[5] ,\empty_reg_572_reg_n_3_[4] ,\empty_reg_572_reg_n_3_[3] ,\empty_reg_572_reg_n_3_[2] ,\empty_reg_572_reg_n_3_[1] ,\empty_reg_572_reg_n_3_[0] }),
        .ram_reg_bram_1(ram_reg_bram_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V pixel_src2_V_U
       (.Q(ap_CS_fsm_pp3_stage0),
        .WEA(p_103_in),
        .addr1({\conv_i182_i_reg_5410_pp3_iter5_reg_reg[10]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[9]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[8]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[7]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[6]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[5]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[4]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[3]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[2]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[1]__0_n_3 ,\conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0_n_3 }),
        .and_ln277_reg_5401(and_ln277_reg_5401),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter6(ap_enable_reg_pp3_iter6),
        .\conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 (ap_enable_reg_pp3_iter7_reg_n_3),
        .icmp_ln886_2_reg_5406_pp3_iter6_reg(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .if_din(if_din),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_dst_data_full_n(img_rgb_dst_data_full_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .q0(pixel_src1_V_q0),
        .\q_tmp_reg[23] (\icmp_ln874_reg_5300_reg_n_3_[0] ),
        .ram_reg_bram_0(\icmp_ln271_reg_5379_reg_n_3_[0] ),
        .ram_reg_bram_0_0({\empty_34_reg_684_reg_n_3_[10] ,\empty_34_reg_684_reg_n_3_[9] ,\empty_34_reg_684_reg_n_3_[8] ,\empty_34_reg_684_reg_n_3_[7] ,\empty_34_reg_684_reg_n_3_[6] ,\empty_34_reg_684_reg_n_3_[5] ,\empty_34_reg_684_reg_n_3_[4] ,\empty_34_reg_684_reg_n_3_[3] ,\empty_34_reg_684_reg_n_3_[2] ,\empty_34_reg_684_reg_n_3_[1] ,\empty_34_reg_684_reg_n_3_[0] }),
        .ram_reg_bram_1(ram_reg_bram_1));
  LUT4 #(
    .INIT(16'h0004)) 
    \row_ind_V_0_0_fu_164[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I3(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .O(row_ind_V_0_0_fu_164_reg0));
  FDRE \row_ind_V_0_0_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_0_0_fu_164_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .Q(row_ind_V_0_0_fu_164_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_0_0_fu_164_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .Q(row_ind_V_0_0_fu_164_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_0_0_fu_164_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .Q(row_ind_V_0_0_fu_164_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_5162_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_164_reg[0]),
        .Q(\row_ind_V_0_0_load_reg_5162_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_5162_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_164_reg[1]),
        .Q(\row_ind_V_0_0_load_reg_5162_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \row_ind_V_0_0_load_reg_5162_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_0_0_fu_164_reg[2]),
        .Q(\row_ind_V_0_0_load_reg_5162_reg_n_3_[2] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \row_ind_V_0_2_reg_551[0]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .O(init_row_ind_fu_1472_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \row_ind_V_0_2_reg_551[1]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I1(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .O(init_row_ind_fu_1472_p2[1]));
  LUT6 #(
    .INIT(64'h8000000088888888)) 
    \row_ind_V_0_2_reg_551[2]_i_1 
       (.I0(grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I3(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I4(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I5(ap_CS_fsm_state2),
        .O(row_ind_V_0_2_reg_551));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \row_ind_V_0_2_reg_551[2]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I3(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .O(ap_NS_fsm180_out));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \row_ind_V_0_2_reg_551[2]_i_3 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I1(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .O(init_row_ind_fu_1472_p2[2]));
  FDRE \row_ind_V_0_2_reg_551_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm180_out),
        .D(init_row_ind_fu_1472_p2[0]),
        .Q(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .R(row_ind_V_0_2_reg_551));
  FDRE \row_ind_V_0_2_reg_551_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm180_out),
        .D(init_row_ind_fu_1472_p2[1]),
        .Q(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .R(row_ind_V_0_2_reg_551));
  FDRE \row_ind_V_0_2_reg_551_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm180_out),
        .D(init_row_ind_fu_1472_p2[2]),
        .Q(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .R(row_ind_V_0_2_reg_551));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_649[0]_i_1 
       (.I0(row_ind_V_1_reg_638[0]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_1_0_load_reg_5167_reg[0]),
        .O(\row_ind_V_0_reg_649[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_649[1]_i_1 
       (.I0(row_ind_V_1_reg_638[1]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_1_0_load_reg_5167_reg[1]),
        .O(\row_ind_V_0_reg_649[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_0_reg_649[2]_i_1 
       (.I0(row_ind_V_1_reg_638[2]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_1_0_load_reg_5167_reg[2]),
        .O(\row_ind_V_0_reg_649[2]_i_1_n_3 ));
  FDRE \row_ind_V_0_reg_649_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_0_reg_649[0]_i_1_n_3 ),
        .Q(row_ind_V_0_reg_649[0]),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_649_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_0_reg_649[1]_i_1_n_3 ),
        .Q(row_ind_V_0_reg_649[1]),
        .R(1'b0));
  FDRE \row_ind_V_0_reg_649_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_0_reg_649[2]_i_1_n_3 ),
        .Q(row_ind_V_0_reg_649[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \row_ind_V_1_0_fu_168[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I3(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .O(row_ind_V_1_0_fu_168_reg0));
  FDRE \row_ind_V_1_0_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_1_0_fu_168_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .Q(row_ind_V_1_0_fu_168_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_1_0_fu_168_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .Q(row_ind_V_1_0_fu_168_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_1_0_fu_168_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .Q(row_ind_V_1_0_fu_168_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_5167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_168_reg[0]),
        .Q(row_ind_V_1_0_load_reg_5167_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_5167_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_168_reg[1]),
        .Q(row_ind_V_1_0_load_reg_5167_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_0_load_reg_5167_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_1_0_fu_168_reg[2]),
        .Q(row_ind_V_1_0_load_reg_5167_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_reg_638[0]_i_1 
       (.I0(row_ind_V_2_reg_627[0]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_2_0_load_reg_5172_reg[0]),
        .O(\row_ind_V_1_reg_638[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_reg_638[1]_i_1 
       (.I0(row_ind_V_2_reg_627[1]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_2_0_load_reg_5172_reg[1]),
        .O(\row_ind_V_1_reg_638[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_1_reg_638[2]_i_1 
       (.I0(row_ind_V_2_reg_627[2]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_2_0_load_reg_5172_reg[2]),
        .O(\row_ind_V_1_reg_638[2]_i_1_n_3 ));
  FDRE \row_ind_V_1_reg_638_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_1_reg_638[0]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_638[0]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_638_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_1_reg_638[1]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_638[1]),
        .R(1'b0));
  FDRE \row_ind_V_1_reg_638_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_1_reg_638[2]_i_1_n_3 ),
        .Q(row_ind_V_1_reg_638[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \row_ind_V_2_0_fu_172[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I3(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .O(row_ind_V_2_0_fu_172_reg0));
  FDRE \row_ind_V_2_0_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_2_0_fu_172_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .Q(row_ind_V_2_0_fu_172_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_2_0_fu_172_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .Q(row_ind_V_2_0_fu_172_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_2_0_fu_172_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .Q(row_ind_V_2_0_fu_172_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_5172_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_172_reg[0]),
        .Q(row_ind_V_2_0_load_reg_5172_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_5172_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_172_reg[1]),
        .Q(row_ind_V_2_0_load_reg_5172_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_0_load_reg_5172_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_2_0_fu_172_reg[2]),
        .Q(row_ind_V_2_0_load_reg_5172_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_627[0]_i_1 
       (.I0(row_ind_V_3_reg_616[0]),
        .I1(ap_CS_fsm_state19),
        .I2(zext_ln538_fu_1517_p1[0]),
        .O(\row_ind_V_2_reg_627[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_627[1]_i_1 
       (.I0(row_ind_V_3_reg_616[1]),
        .I1(ap_CS_fsm_state19),
        .I2(zext_ln538_fu_1517_p1[1]),
        .O(\row_ind_V_2_reg_627[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_2_reg_627[2]_i_1 
       (.I0(row_ind_V_3_reg_616[2]),
        .I1(ap_CS_fsm_state19),
        .I2(zext_ln538_fu_1517_p1[2]),
        .O(\row_ind_V_2_reg_627[2]_i_1_n_3 ));
  FDRE \row_ind_V_2_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_2_reg_627[0]_i_1_n_3 ),
        .Q(row_ind_V_2_reg_627[0]),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_627_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_2_reg_627[1]_i_1_n_3 ),
        .Q(row_ind_V_2_reg_627[1]),
        .R(1'b0));
  FDRE \row_ind_V_2_reg_627_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_2_reg_627[2]_i_1_n_3 ),
        .Q(row_ind_V_2_reg_627[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \row_ind_V_3_0_fu_176[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I1(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I3(ap_CS_fsm_state2),
        .O(row_ind_V_3_0_fu_176_reg0));
  FDRE \row_ind_V_3_0_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_3_0_fu_176_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .Q(row_ind_V_3_0_fu_176_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_3_0_fu_176_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .Q(row_ind_V_3_0_fu_176_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_3_0_fu_176_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .Q(row_ind_V_3_0_fu_176_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_load_reg_5177_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_3_0_fu_176_reg[0]),
        .Q(zext_ln538_fu_1517_p1[0]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_load_reg_5177_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_3_0_fu_176_reg[1]),
        .Q(zext_ln538_fu_1517_p1[1]),
        .R(1'b0));
  FDRE \row_ind_V_3_0_load_reg_5177_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_3_0_fu_176_reg[2]),
        .Q(zext_ln538_fu_1517_p1[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_3_reg_616[0]_i_1 
       (.I0(row_ind_V_4_reg_605[0]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_4_0_load_reg_5183_reg[0]),
        .O(\row_ind_V_3_reg_616[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_3_reg_616[1]_i_1 
       (.I0(row_ind_V_4_reg_605[1]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_4_0_load_reg_5183_reg[1]),
        .O(\row_ind_V_3_reg_616[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_3_reg_616[2]_i_1 
       (.I0(row_ind_V_4_reg_605[2]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_4_0_load_reg_5183_reg[2]),
        .O(\row_ind_V_3_reg_616[2]_i_1_n_3 ));
  FDRE \row_ind_V_3_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_3_reg_616[0]_i_1_n_3 ),
        .Q(row_ind_V_3_reg_616[0]),
        .R(1'b0));
  FDRE \row_ind_V_3_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_3_reg_616[1]_i_1_n_3 ),
        .Q(row_ind_V_3_reg_616[1]),
        .R(1'b0));
  FDRE \row_ind_V_3_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_3_reg_616[2]_i_1_n_3 ),
        .Q(row_ind_V_3_reg_616[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \row_ind_V_4_0_fu_180[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I1(ap_CS_fsm_state2),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I3(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .O(row_ind_V_4_0_fu_180_reg0));
  FDRE \row_ind_V_4_0_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_4_0_fu_180_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .Q(row_ind_V_4_0_fu_180_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_4_0_fu_180_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .Q(row_ind_V_4_0_fu_180_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_4_0_fu_180_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .Q(row_ind_V_4_0_fu_180_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_load_reg_5183_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_4_0_fu_180_reg[0]),
        .Q(row_ind_V_4_0_load_reg_5183_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_load_reg_5183_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_4_0_fu_180_reg[1]),
        .Q(row_ind_V_4_0_load_reg_5183_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_4_0_load_reg_5183_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_4_0_fu_180_reg[2]),
        .Q(row_ind_V_4_0_load_reg_5183_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_4_reg_605[0]_i_1 
       (.I0(row_ind_V_5_1_reg_595[0]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_5_0_load_reg_5188_reg[0]),
        .O(\row_ind_V_4_reg_605[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_4_reg_605[1]_i_1 
       (.I0(row_ind_V_5_1_reg_595[1]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_5_0_load_reg_5188_reg[1]),
        .O(\row_ind_V_4_reg_605[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_4_reg_605[2]_i_1 
       (.I0(row_ind_V_5_1_reg_595[2]),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_5_0_load_reg_5188_reg[2]),
        .O(\row_ind_V_4_reg_605[2]_i_1_n_3 ));
  FDRE \row_ind_V_4_reg_605_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_4_reg_605[0]_i_1_n_3 ),
        .Q(row_ind_V_4_reg_605[0]),
        .R(1'b0));
  FDRE \row_ind_V_4_reg_605_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_4_reg_605[1]_i_1_n_3 ),
        .Q(row_ind_V_4_reg_605[1]),
        .R(1'b0));
  FDRE \row_ind_V_4_reg_605_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_4_reg_605[2]_i_1_n_3 ),
        .Q(row_ind_V_4_reg_605[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \row_ind_V_5_0_fu_184[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I1(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I3(ap_CS_fsm_state2),
        .O(row_ind_V_5_0_fu_184_reg0));
  FDRE \row_ind_V_5_0_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_5_0_fu_184_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .Q(row_ind_V_5_0_fu_184_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_5_0_fu_184_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .Q(row_ind_V_5_0_fu_184_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_5_0_fu_184_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .Q(row_ind_V_5_0_fu_184_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_load_reg_5188_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_5_0_fu_184_reg[0]),
        .Q(row_ind_V_5_0_load_reg_5188_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_load_reg_5188_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_5_0_fu_184_reg[1]),
        .Q(row_ind_V_5_0_load_reg_5188_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_5_0_load_reg_5188_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_5_0_fu_184_reg[2]),
        .Q(row_ind_V_5_0_load_reg_5188_reg[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_5_1_reg_595[0]_i_1 
       (.I0(\row_ind_V_6_reg_660_reg_n_3_[0] ),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_6_0_load_reg_5193_reg[0]),
        .O(\row_ind_V_5_1_reg_595[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_5_1_reg_595[1]_i_1 
       (.I0(\row_ind_V_6_reg_660_reg_n_3_[1] ),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_6_0_load_reg_5193_reg[1]),
        .O(\row_ind_V_5_1_reg_595[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_5_1_reg_595[2]_i_1 
       (.I0(\row_ind_V_6_reg_660_reg_n_3_[2] ),
        .I1(ap_CS_fsm_state19),
        .I2(row_ind_V_6_0_load_reg_5193_reg[2]),
        .O(\row_ind_V_5_1_reg_595[2]_i_1_n_3 ));
  FDRE \row_ind_V_5_1_reg_595_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_5_1_reg_595[0]_i_1_n_3 ),
        .Q(row_ind_V_5_1_reg_595[0]),
        .R(1'b0));
  FDRE \row_ind_V_5_1_reg_595_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_5_1_reg_595[1]_i_1_n_3 ),
        .Q(row_ind_V_5_1_reg_595[1]),
        .R(1'b0));
  FDRE \row_ind_V_5_1_reg_595_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_5_1_reg_595[2]_i_1_n_3 ),
        .Q(row_ind_V_5_1_reg_595[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \row_ind_V_6_0_fu_188[2]_i_1 
       (.I0(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .I1(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .I2(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .I3(ap_CS_fsm_state2),
        .O(row_ind_V_6_0_fu_188_reg0));
  FDRE \row_ind_V_6_0_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(row_ind_V_6_0_fu_188_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[0] ),
        .Q(row_ind_V_6_0_fu_188_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(row_ind_V_6_0_fu_188_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[1] ),
        .Q(row_ind_V_6_0_fu_188_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(row_ind_V_6_0_fu_188_reg0),
        .D(\row_ind_V_0_2_reg_551_reg_n_3_[2] ),
        .Q(row_ind_V_6_0_fu_188_reg[2]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_load_reg_5193_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_6_0_fu_188_reg[0]),
        .Q(row_ind_V_6_0_load_reg_5193_reg[0]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_load_reg_5193_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_6_0_fu_188_reg[1]),
        .Q(row_ind_V_6_0_load_reg_5193_reg[1]),
        .R(1'b0));
  FDRE \row_ind_V_6_0_load_reg_5193_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_ind_V_6_0_fu_188_reg[2]),
        .Q(row_ind_V_6_0_load_reg_5193_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_6_reg_660[0]_i_1 
       (.I0(row_ind_V_0_reg_649[0]),
        .I1(ap_CS_fsm_state19),
        .I2(\row_ind_V_0_0_load_reg_5162_reg_n_3_[0] ),
        .O(\row_ind_V_6_reg_660[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_6_reg_660[1]_i_1 
       (.I0(row_ind_V_0_reg_649[1]),
        .I1(ap_CS_fsm_state19),
        .I2(\row_ind_V_0_0_load_reg_5162_reg_n_3_[1] ),
        .O(\row_ind_V_6_reg_660[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \row_ind_V_6_reg_660[2]_i_1 
       (.I0(row_ind_V_0_reg_649[2]),
        .I1(ap_CS_fsm_state19),
        .I2(\row_ind_V_0_0_load_reg_5162_reg_n_3_[2] ),
        .O(\row_ind_V_6_reg_660[2]_i_1_n_3 ));
  FDRE \row_ind_V_6_reg_660_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_6_reg_660[0]_i_1_n_3 ),
        .Q(\row_ind_V_6_reg_660_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \row_ind_V_6_reg_660_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_6_reg_660[1]_i_1_n_3 ),
        .Q(\row_ind_V_6_reg_660_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \row_ind_V_6_reg_660_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\row_ind_V_6_reg_660[2]_i_1_n_3 ),
        .Q(\row_ind_V_6_reg_660_reg_n_3_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD5)) 
    \select_ln193_14_reg_5986[0]_i_1 
       (.I0(and_ln193_1_reg_5759),
        .I1(\select_ln193_14_reg_5986[0]_i_2_n_3 ),
        .I2(and_ln193_reg_5753),
        .O(select_ln193_13_fu_4138_p3));
  LUT6 #(
    .INIT(64'h8088AAAAFFFFFFFF)) 
    \select_ln193_14_reg_5986[0]_i_2 
       (.I0(and_ln193_14_reg_5843),
        .I1(and_ln193_12_reg_5831),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .I3(and_ln193_11_reg_5825),
        .I4(and_ln193_13_reg_5837),
        .I5(and_ln193_15_reg_5849),
        .O(\select_ln193_14_reg_5986[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hF4000000FFFFFFFF)) 
    \select_ln193_14_reg_5986[1]_i_1 
       (.I0(\select_ln193_14_reg_5986[1]_i_2_n_3 ),
        .I1(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .I2(\select_ln193_14_reg_5986[1]_i_3_n_3 ),
        .I3(and_ln193_15_reg_5849),
        .I4(and_ln193_reg_5753),
        .I5(and_ln193_1_reg_5759),
        .O(add_ln198_5_fu_4151_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \select_ln193_14_reg_5986[1]_i_2 
       (.I0(and_ln193_11_reg_5825),
        .I1(and_ln193_12_reg_5831),
        .O(\select_ln193_14_reg_5986[1]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \select_ln193_14_reg_5986[1]_i_3 
       (.I0(and_ln193_13_reg_5837),
        .I1(and_ln193_14_reg_5843),
        .O(\select_ln193_14_reg_5986[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hC8888888)) 
    \select_ln193_14_reg_5986[2]_i_1 
       (.I0(\select_ln193_14_reg_5986[3]_i_2_n_3 ),
        .I1(and_ln193_1_reg_5759),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .I3(and_ln193_12_reg_5831),
        .I4(and_ln193_11_reg_5825),
        .O(add_ln198_5_fu_4151_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h04444444)) 
    \select_ln193_14_reg_5986[3]_i_1 
       (.I0(\select_ln193_14_reg_5986[3]_i_2_n_3 ),
        .I1(and_ln193_1_reg_5759),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[3] ),
        .I3(and_ln193_11_reg_5825),
        .I4(and_ln193_12_reg_5831),
        .O(add_ln198_5_fu_4151_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \select_ln193_14_reg_5986[3]_i_2 
       (.I0(and_ln193_13_reg_5837),
        .I1(and_ln193_15_reg_5849),
        .I2(and_ln193_14_reg_5843),
        .I3(and_ln193_reg_5753),
        .O(\select_ln193_14_reg_5986[3]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    \select_ln193_14_reg_5986[4]_i_1 
       (.I0(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I1(ap_block_pp3_stage0_subdone),
        .I2(and_ln193_2_reg_5765),
        .O(select_ln193_14_reg_5986));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    \select_ln193_14_reg_5986[4]_i_2 
       (.I0(and_ln193_12_reg_5831),
        .I1(and_ln193_11_reg_5825),
        .I2(\select_ln193_6_reg_5819_reg_n_3_[3] ),
        .I3(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .I4(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .I5(\select_ln193_14_reg_5986[4]_i_3_n_3 ),
        .O(add_ln198_5_fu_4151_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \select_ln193_14_reg_5986[4]_i_3 
       (.I0(and_ln193_1_reg_5759),
        .I1(and_ln193_reg_5753),
        .I2(and_ln193_14_reg_5843),
        .I3(and_ln193_15_reg_5849),
        .I4(and_ln193_13_reg_5837),
        .O(\select_ln193_14_reg_5986[4]_i_3_n_3 ));
  FDRE \select_ln193_14_reg_5986_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln193_13_fu_4138_p3),
        .Q(\select_ln193_14_reg_5986_reg_n_3_[0] ),
        .R(select_ln193_14_reg_5986));
  FDSE \select_ln193_14_reg_5986_reg[1] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln198_5_fu_4151_p2[1]),
        .Q(\select_ln193_14_reg_5986_reg_n_3_[1] ),
        .S(select_ln193_14_reg_5986));
  FDRE \select_ln193_14_reg_5986_reg[2] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln198_5_fu_4151_p2[2]),
        .Q(\select_ln193_14_reg_5986_reg_n_3_[2] ),
        .R(select_ln193_14_reg_5986));
  FDRE \select_ln193_14_reg_5986_reg[3] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln198_5_fu_4151_p2[3]),
        .Q(\select_ln193_14_reg_5986_reg_n_3_[3] ),
        .R(select_ln193_14_reg_5986));
  FDRE \select_ln193_14_reg_5986_reg[4] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(add_ln198_5_fu_4151_p2[4]),
        .Q(\select_ln193_14_reg_5986_reg_n_3_[4] ),
        .R(select_ln193_14_reg_5986));
  LUT6 #(
    .INIT(64'hBBBBAAAAAAAABAAA)) 
    \select_ln193_6_reg_5819[0]_i_1 
       (.I0(\select_ln193_6_reg_5819[3]_i_5_n_3 ),
        .I1(\select_ln193_6_reg_5819[0]_i_2_n_3 ),
        .I2(icmp_ln172_fu_2518_p2),
        .I3(icmp_ln172_1_fu_2578_p2),
        .I4(p_0_in3_in),
        .I5(p_0_in1_in),
        .O(select_ln193_5_fu_3208_p3));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[0]_i_10 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_8_reg_5559[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_8_reg_5559[2]),
        .O(\select_ln193_6_reg_5819[0]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[0]_i_11 
       (.I0(b0_reg_5274[1]),
        .I1(sub_ln1351_8_reg_5559[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_8_reg_5559[0]),
        .O(\select_ln193_6_reg_5819[0]_i_11_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln193_6_reg_5819[0]_i_12 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_8_reg_5559[8]),
        .O(\select_ln193_6_reg_5819[0]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_13 
       (.I0(sub_ln1351_8_reg_5559[7]),
        .I1(b0_reg_5274[7]),
        .I2(sub_ln1351_8_reg_5559[6]),
        .I3(b0_reg_5274[6]),
        .O(\select_ln193_6_reg_5819[0]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_14 
       (.I0(sub_ln1351_8_reg_5559[5]),
        .I1(b0_reg_5274[5]),
        .I2(sub_ln1351_8_reg_5559[4]),
        .I3(b0_reg_5274[4]),
        .O(\select_ln193_6_reg_5819[0]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_15 
       (.I0(sub_ln1351_8_reg_5559[3]),
        .I1(b0_reg_5274[3]),
        .I2(sub_ln1351_8_reg_5559[2]),
        .I3(b0_reg_5274[2]),
        .O(\select_ln193_6_reg_5819[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_16 
       (.I0(sub_ln1351_8_reg_5559[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_8_reg_5559[0]),
        .I3(b0_reg_5274[0]),
        .O(\select_ln193_6_reg_5819[0]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln193_6_reg_5819[0]_i_17 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(b0_reg_5274[8]),
        .O(\select_ln193_6_reg_5819[0]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[0]_i_18 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(b0_reg_5274[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln193_6_reg_5819[0]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[0]_i_19 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(b0_reg_5274[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln193_6_reg_5819[0]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h00009888)) 
    \select_ln193_6_reg_5819[0]_i_2 
       (.I0(p_0_in3_in),
        .I1(p_0_in5_in),
        .I2(icmp_ln165_7_fu_2916_p2),
        .I3(icmp_ln172_fu_2518_p2),
        .I4(\or_ln203_1_reg_5855[0]_i_2_n_3 ),
        .O(\select_ln193_6_reg_5819[0]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[0]_i_20 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(b0_reg_5274[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln193_6_reg_5819[0]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \select_ln193_6_reg_5819[0]_i_21 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_9_reg_5569[0]),
        .I3(b0_reg_5274[0]),
        .O(\select_ln193_6_reg_5819[0]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln193_6_reg_5819[0]_i_22 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_9_reg_5569[8]),
        .O(\select_ln193_6_reg_5819[0]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_23 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_9_reg_5569[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln193_6_reg_5819[0]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_24 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_9_reg_5569[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln193_6_reg_5819[0]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_25 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_9_reg_5569[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln193_6_reg_5819[0]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_26 
       (.I0(b0_reg_5274[0]),
        .I1(sub_ln1351_9_reg_5569[0]),
        .I2(b0_reg_5274[1]),
        .I3(sub_ln1351_9_reg_5569[1]),
        .O(\select_ln193_6_reg_5819[0]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[0]_i_27 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_8_reg_5559[7]),
        .I2(sub_ln1351_8_reg_5559[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\select_ln193_6_reg_5819[0]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[0]_i_28 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_8_reg_5559[5]),
        .I2(sub_ln1351_8_reg_5559[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\select_ln193_6_reg_5819[0]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[0]_i_29 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_8_reg_5559[3]),
        .I2(sub_ln1351_8_reg_5559[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\select_ln193_6_reg_5819[0]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \select_ln193_6_reg_5819[0]_i_30 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_8_reg_5559[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_8_reg_5559[0]),
        .O(\select_ln193_6_reg_5819[0]_i_30_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln193_6_reg_5819[0]_i_31 
       (.I0(sub_ln1351_8_reg_5559[8]),
        .O(\select_ln193_6_reg_5819[0]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_32 
       (.I0(sub_ln1351_8_reg_5559[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_8_reg_5559[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\select_ln193_6_reg_5819[0]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_33 
       (.I0(sub_ln1351_8_reg_5559[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_8_reg_5559[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\select_ln193_6_reg_5819[0]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_34 
       (.I0(sub_ln1351_8_reg_5559[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_8_reg_5559[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\select_ln193_6_reg_5819[0]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_35 
       (.I0(sub_ln1351_8_reg_5559[0]),
        .I1(b0_reg_5274[0]),
        .I2(sub_ln1351_8_reg_5559[1]),
        .I3(zext_ln37_reg_5253[1]),
        .O(\select_ln193_6_reg_5819[0]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[0]_i_36 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_9_reg_5569[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\select_ln193_6_reg_5819[0]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[0]_i_37 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_9_reg_5569[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\select_ln193_6_reg_5819[0]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[0]_i_38 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_9_reg_5569[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\select_ln193_6_reg_5819[0]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[0]_i_39 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(zext_ln37_reg_5253[1]),
        .I2(sub_ln1351_9_reg_5569[0]),
        .I3(b0_reg_5274[0]),
        .O(\select_ln193_6_reg_5819[0]_i_39_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln193_6_reg_5819[0]_i_40 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .O(\select_ln193_6_reg_5819[0]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_41 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_9_reg_5569[7]),
        .I2(zext_ln37_reg_5253[6]),
        .I3(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln193_6_reg_5819[0]_i_41_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_42 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_9_reg_5569[5]),
        .I2(zext_ln37_reg_5253[4]),
        .I3(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln193_6_reg_5819[0]_i_42_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_43 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_9_reg_5569[3]),
        .I2(zext_ln37_reg_5253[2]),
        .I3(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln193_6_reg_5819[0]_i_43_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[0]_i_44 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_9_reg_5569[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_9_reg_5569[0]),
        .O(\select_ln193_6_reg_5819[0]_i_44_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln193_6_reg_5819[0]_i_7 
       (.I0(sub_ln1351_8_reg_5559[8]),
        .I1(b0_reg_5274[8]),
        .O(\select_ln193_6_reg_5819[0]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[0]_i_8 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_8_reg_5559[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_8_reg_5559[6]),
        .O(\select_ln193_6_reg_5819[0]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[0]_i_9 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_8_reg_5559[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_8_reg_5559[4]),
        .O(\select_ln193_6_reg_5819[0]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    \select_ln193_6_reg_5819[1]_i_1 
       (.I0(\select_ln193_6_reg_5819[3]_i_5_n_3 ),
        .I1(\select_ln193_6_reg_5819[3]_i_7_n_3 ),
        .I2(\select_ln193_6_reg_5819[2]_i_2_n_3 ),
        .I3(\select_ln193_6_reg_5819[2]_i_3_n_3 ),
        .I4(\select_ln193_6_reg_5819[3]_i_6_n_3 ),
        .O(add_ln198_1_fu_3240_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h0000B3FF)) 
    \select_ln193_6_reg_5819[2]_i_1 
       (.I0(\select_ln193_6_reg_5819[2]_i_2_n_3 ),
        .I1(\select_ln193_6_reg_5819[3]_i_6_n_3 ),
        .I2(\select_ln193_6_reg_5819[2]_i_3_n_3 ),
        .I3(\select_ln193_6_reg_5819[3]_i_7_n_3 ),
        .I4(\select_ln193_6_reg_5819[3]_i_5_n_3 ),
        .O(add_ln198_1_fu_3240_p2[2]));
  LUT6 #(
    .INIT(64'hA004A000A000A000)) 
    \select_ln193_6_reg_5819[2]_i_2 
       (.I0(p_0_in13_in),
        .I1(icmp_ln165_3_fu_2668_p2),
        .I2(p_0_in15_in),
        .I3(p_0_in17_in),
        .I4(icmp_ln165_2_fu_2608_p2),
        .I5(icmp_ln165_1_fu_2548_p2),
        .O(\select_ln193_6_reg_5819[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hA004A000A000A000)) 
    \select_ln193_6_reg_5819[2]_i_3 
       (.I0(p_0_in9_in),
        .I1(icmp_ln165_5_fu_2792_p2),
        .I2(p_0_in13_in),
        .I3(p_0_in11_in),
        .I4(icmp_ln165_4_fu_2730_p2),
        .I5(icmp_ln165_3_fu_2668_p2),
        .O(\select_ln193_6_reg_5819[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0220022202220222)) 
    \select_ln193_6_reg_5819[3]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .I2(p_0_in27_in),
        .I3(p_0_in29_in),
        .I4(icmp_ln172_3_fu_2699_p2),
        .I5(icmp_ln172_2_fu_2638_p2),
        .O(select_ln193_6_reg_5819));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[3]_i_10 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(sub_ln1351_10_reg_5581[3]),
        .I2(sub_ln1351_10_reg_5581[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\select_ln193_6_reg_5819[3]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h4D44)) 
    \select_ln193_6_reg_5819[3]_i_11 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(sub_ln1351_10_reg_5581[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_10_reg_5581[0]),
        .O(\select_ln193_6_reg_5819[3]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln193_6_reg_5819[3]_i_12 
       (.I0(sub_ln1351_10_reg_5581[8]),
        .O(\select_ln193_6_reg_5819[3]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[3]_i_13 
       (.I0(sub_ln1351_10_reg_5581[7]),
        .I1(zext_ln37_reg_5253[7]),
        .I2(sub_ln1351_10_reg_5581[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\select_ln193_6_reg_5819[3]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[3]_i_14 
       (.I0(sub_ln1351_10_reg_5581[5]),
        .I1(zext_ln37_reg_5253[5]),
        .I2(sub_ln1351_10_reg_5581[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\select_ln193_6_reg_5819[3]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[3]_i_15 
       (.I0(sub_ln1351_10_reg_5581[3]),
        .I1(zext_ln37_reg_5253[3]),
        .I2(sub_ln1351_10_reg_5581[2]),
        .I3(zext_ln37_reg_5253[2]),
        .O(\select_ln193_6_reg_5819[3]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[3]_i_16 
       (.I0(sub_ln1351_10_reg_5581[0]),
        .I1(b0_reg_5274[0]),
        .I2(sub_ln1351_10_reg_5581[1]),
        .I3(zext_ln37_reg_5253[1]),
        .O(\select_ln193_6_reg_5819[3]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln193_6_reg_5819[3]_i_17 
       (.I0(sub_ln1351_10_reg_5581[8]),
        .I1(b0_reg_5274[8]),
        .O(\select_ln193_6_reg_5819[3]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[3]_i_18 
       (.I0(b0_reg_5274[7]),
        .I1(sub_ln1351_10_reg_5581[7]),
        .I2(b0_reg_5274[6]),
        .I3(sub_ln1351_10_reg_5581[6]),
        .O(\select_ln193_6_reg_5819[3]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[3]_i_19 
       (.I0(b0_reg_5274[5]),
        .I1(sub_ln1351_10_reg_5581[5]),
        .I2(b0_reg_5274[4]),
        .I3(sub_ln1351_10_reg_5581[4]),
        .O(\select_ln193_6_reg_5819[3]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln193_6_reg_5819[3]_i_2 
       (.I0(\select_ln193_6_reg_5819[3]_i_5_n_3 ),
        .I1(\select_ln193_6_reg_5819[3]_i_6_n_3 ),
        .I2(\select_ln193_6_reg_5819[3]_i_7_n_3 ),
        .O(add_ln198_1_fu_3240_p2[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[3]_i_20 
       (.I0(b0_reg_5274[3]),
        .I1(sub_ln1351_10_reg_5581[3]),
        .I2(b0_reg_5274[2]),
        .I3(sub_ln1351_10_reg_5581[2]),
        .O(\select_ln193_6_reg_5819[3]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln193_6_reg_5819[3]_i_21 
       (.I0(b0_reg_5274[1]),
        .I1(sub_ln1351_10_reg_5581[1]),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_10_reg_5581[0]),
        .O(\select_ln193_6_reg_5819[3]_i_21_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln193_6_reg_5819[3]_i_22 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_10_reg_5581[8]),
        .O(\select_ln193_6_reg_5819[3]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[3]_i_23 
       (.I0(sub_ln1351_10_reg_5581[7]),
        .I1(b0_reg_5274[7]),
        .I2(sub_ln1351_10_reg_5581[6]),
        .I3(b0_reg_5274[6]),
        .O(\select_ln193_6_reg_5819[3]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[3]_i_24 
       (.I0(sub_ln1351_10_reg_5581[5]),
        .I1(b0_reg_5274[5]),
        .I2(sub_ln1351_10_reg_5581[4]),
        .I3(b0_reg_5274[4]),
        .O(\select_ln193_6_reg_5819[3]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[3]_i_25 
       (.I0(sub_ln1351_10_reg_5581[3]),
        .I1(b0_reg_5274[3]),
        .I2(sub_ln1351_10_reg_5581[2]),
        .I3(b0_reg_5274[2]),
        .O(\select_ln193_6_reg_5819[3]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln193_6_reg_5819[3]_i_26 
       (.I0(sub_ln1351_10_reg_5581[1]),
        .I1(b0_reg_5274[1]),
        .I2(sub_ln1351_10_reg_5581[0]),
        .I3(b0_reg_5274[0]),
        .O(\select_ln193_6_reg_5819[3]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0FF7)) 
    \select_ln193_6_reg_5819[3]_i_5 
       (.I0(icmp_ln172_1_fu_2578_p2),
        .I1(icmp_ln172_2_fu_2638_p2),
        .I2(p_0_in1_in),
        .I3(p_0_in29_in),
        .O(\select_ln193_6_reg_5819[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hA004A000A000A000)) 
    \select_ln193_6_reg_5819[3]_i_6 
       (.I0(p_0_in5_in),
        .I1(icmp_ln165_7_fu_2916_p2),
        .I2(p_0_in9_in),
        .I3(p_0_in7_in),
        .I4(icmp_ln165_6_fu_2854_p2),
        .I5(icmp_ln165_5_fu_2792_p2),
        .O(\select_ln193_6_reg_5819[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hA004A000A000A000)) 
    \select_ln193_6_reg_5819[3]_i_7 
       (.I0(p_0_in5_in),
        .I1(icmp_ln165_7_fu_2916_p2),
        .I2(p_0_in1_in),
        .I3(p_0_in3_in),
        .I4(icmp_ln172_1_fu_2578_p2),
        .I5(icmp_ln172_fu_2518_p2),
        .O(\select_ln193_6_reg_5819[3]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[3]_i_8 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(sub_ln1351_10_reg_5581[7]),
        .I2(sub_ln1351_10_reg_5581[6]),
        .I3(zext_ln37_reg_5253[6]),
        .O(\select_ln193_6_reg_5819[3]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln193_6_reg_5819[3]_i_9 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(sub_ln1351_10_reg_5581[5]),
        .I2(sub_ln1351_10_reg_5581[4]),
        .I3(zext_ln37_reg_5253[4]),
        .O(\select_ln193_6_reg_5819[3]_i_9_n_3 ));
  FDRE \select_ln193_6_reg_5819_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln193_5_fu_3208_p3),
        .Q(\select_ln193_6_reg_5819_reg_n_3_[0] ),
        .R(select_ln193_6_reg_5819));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln193_6_reg_5819_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln193_6_reg_5819_reg[0]_i_3_CO_UNCONNECTED [7:5],icmp_ln172_fu_2518_p2,\select_ln193_6_reg_5819_reg[0]_i_3_n_7 ,\select_ln193_6_reg_5819_reg[0]_i_3_n_8 ,\select_ln193_6_reg_5819_reg[0]_i_3_n_9 ,\select_ln193_6_reg_5819_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[0]_i_7_n_3 ,\select_ln193_6_reg_5819[0]_i_8_n_3 ,\select_ln193_6_reg_5819[0]_i_9_n_3 ,\select_ln193_6_reg_5819[0]_i_10_n_3 ,\select_ln193_6_reg_5819[0]_i_11_n_3 }),
        .O(\NLW_select_ln193_6_reg_5819_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[0]_i_12_n_3 ,\select_ln193_6_reg_5819[0]_i_13_n_3 ,\select_ln193_6_reg_5819[0]_i_14_n_3 ,\select_ln193_6_reg_5819[0]_i_15_n_3 ,\select_ln193_6_reg_5819[0]_i_16_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln193_6_reg_5819_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln193_6_reg_5819_reg[0]_i_4_CO_UNCONNECTED [7:5],icmp_ln172_1_fu_2578_p2,\select_ln193_6_reg_5819_reg[0]_i_4_n_7 ,\select_ln193_6_reg_5819_reg[0]_i_4_n_8 ,\select_ln193_6_reg_5819_reg[0]_i_4_n_9 ,\select_ln193_6_reg_5819_reg[0]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[0]_i_17_n_3 ,\select_ln193_6_reg_5819[0]_i_18_n_3 ,\select_ln193_6_reg_5819[0]_i_19_n_3 ,\select_ln193_6_reg_5819[0]_i_20_n_3 ,\select_ln193_6_reg_5819[0]_i_21_n_3 }),
        .O(\NLW_select_ln193_6_reg_5819_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[0]_i_22_n_3 ,\select_ln193_6_reg_5819[0]_i_23_n_3 ,\select_ln193_6_reg_5819[0]_i_24_n_3 ,\select_ln193_6_reg_5819[0]_i_25_n_3 ,\select_ln193_6_reg_5819[0]_i_26_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln193_6_reg_5819_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln193_6_reg_5819_reg[0]_i_5_CO_UNCONNECTED [7:5],p_0_in3_in,\select_ln193_6_reg_5819_reg[0]_i_5_n_7 ,\select_ln193_6_reg_5819_reg[0]_i_5_n_8 ,\select_ln193_6_reg_5819_reg[0]_i_5_n_9 ,\select_ln193_6_reg_5819_reg[0]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[0]_i_27_n_3 ,\select_ln193_6_reg_5819[0]_i_28_n_3 ,\select_ln193_6_reg_5819[0]_i_29_n_3 ,\select_ln193_6_reg_5819[0]_i_30_n_3 }),
        .O(\NLW_select_ln193_6_reg_5819_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[0]_i_31_n_3 ,\select_ln193_6_reg_5819[0]_i_32_n_3 ,\select_ln193_6_reg_5819[0]_i_33_n_3 ,\select_ln193_6_reg_5819[0]_i_34_n_3 ,\select_ln193_6_reg_5819[0]_i_35_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln193_6_reg_5819_reg[0]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln193_6_reg_5819_reg[0]_i_6_CO_UNCONNECTED [7:5],p_0_in1_in,\select_ln193_6_reg_5819_reg[0]_i_6_n_7 ,\select_ln193_6_reg_5819_reg[0]_i_6_n_8 ,\select_ln193_6_reg_5819_reg[0]_i_6_n_9 ,\select_ln193_6_reg_5819_reg[0]_i_6_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[0]_i_36_n_3 ,\select_ln193_6_reg_5819[0]_i_37_n_3 ,\select_ln193_6_reg_5819[0]_i_38_n_3 ,\select_ln193_6_reg_5819[0]_i_39_n_3 }),
        .O(\NLW_select_ln193_6_reg_5819_reg[0]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[0]_i_40_n_3 ,\select_ln193_6_reg_5819[0]_i_41_n_3 ,\select_ln193_6_reg_5819[0]_i_42_n_3 ,\select_ln193_6_reg_5819[0]_i_43_n_3 ,\select_ln193_6_reg_5819[0]_i_44_n_3 }));
  FDSE \select_ln193_6_reg_5819_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(add_ln198_1_fu_3240_p2[1]),
        .Q(\select_ln193_6_reg_5819_reg_n_3_[1] ),
        .S(select_ln193_6_reg_5819));
  FDRE \select_ln193_6_reg_5819_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(add_ln198_1_fu_3240_p2[2]),
        .Q(\select_ln193_6_reg_5819_reg_n_3_[2] ),
        .R(select_ln193_6_reg_5819));
  FDRE \select_ln193_6_reg_5819_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(add_ln198_1_fu_3240_p2[3]),
        .Q(\select_ln193_6_reg_5819_reg_n_3_[3] ),
        .R(select_ln193_6_reg_5819));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln193_6_reg_5819_reg[3]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln193_6_reg_5819_reg[3]_i_3_CO_UNCONNECTED [7:5],p_0_in29_in,\select_ln193_6_reg_5819_reg[3]_i_3_n_7 ,\select_ln193_6_reg_5819_reg[3]_i_3_n_8 ,\select_ln193_6_reg_5819_reg[3]_i_3_n_9 ,\select_ln193_6_reg_5819_reg[3]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[3]_i_8_n_3 ,\select_ln193_6_reg_5819[3]_i_9_n_3 ,\select_ln193_6_reg_5819[3]_i_10_n_3 ,\select_ln193_6_reg_5819[3]_i_11_n_3 }),
        .O(\NLW_select_ln193_6_reg_5819_reg[3]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[3]_i_12_n_3 ,\select_ln193_6_reg_5819[3]_i_13_n_3 ,\select_ln193_6_reg_5819[3]_i_14_n_3 ,\select_ln193_6_reg_5819[3]_i_15_n_3 ,\select_ln193_6_reg_5819[3]_i_16_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln193_6_reg_5819_reg[3]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln193_6_reg_5819_reg[3]_i_4_CO_UNCONNECTED [7:5],icmp_ln172_2_fu_2638_p2,\select_ln193_6_reg_5819_reg[3]_i_4_n_7 ,\select_ln193_6_reg_5819_reg[3]_i_4_n_8 ,\select_ln193_6_reg_5819_reg[3]_i_4_n_9 ,\select_ln193_6_reg_5819_reg[3]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[3]_i_17_n_3 ,\select_ln193_6_reg_5819[3]_i_18_n_3 ,\select_ln193_6_reg_5819[3]_i_19_n_3 ,\select_ln193_6_reg_5819[3]_i_20_n_3 ,\select_ln193_6_reg_5819[3]_i_21_n_3 }),
        .O(\NLW_select_ln193_6_reg_5819_reg[3]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln193_6_reg_5819[3]_i_22_n_3 ,\select_ln193_6_reg_5819[3]_i_23_n_3 ,\select_ln193_6_reg_5819[3]_i_24_n_3 ,\select_ln193_6_reg_5819[3]_i_25_n_3 ,\select_ln193_6_reg_5819[3]_i_26_n_3 }));
  LUT6 #(
    .INIT(64'hD1DDD1111D111DDD)) 
    \select_ln49_3_reg_5605[0]_i_1 
       (.I0(\select_ln50_3_reg_5611[0]_i_2_n_3 ),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(src_buf_V_6_3_reg_707[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_6_4_1_reg_1042[0]),
        .I5(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .O(select_ln49_3_fu_2236_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_3_reg_5605[1]_i_1 
       (.I0(\select_ln49_3_reg_5605[1]_i_2_n_3 ),
        .O(select_ln49_3_fu_2236_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_3_reg_5605[1]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[1]_i_2_n_3 ),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[1]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_3_reg_5605[2]_i_1 
       (.I0(\select_ln49_3_reg_5605[2]_i_2_n_3 ),
        .O(select_ln49_3_fu_2236_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_3_reg_5605[2]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[2]_i_2_n_3 ),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[2]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[2]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_3_reg_5605[3]_i_1 
       (.I0(\select_ln49_3_reg_5605[3]_i_2_n_3 ),
        .O(select_ln49_3_fu_2236_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_3_reg_5605[3]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[3]_i_2_n_3 ),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[3]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln49_3_reg_5605[4]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[4]_i_2_n_3 ),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[4]_i_2_n_3 ),
        .O(select_ln49_3_fu_2236_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_3_reg_5605[5]_i_1 
       (.I0(\select_ln49_3_reg_5605[5]_i_2_n_3 ),
        .O(select_ln49_3_fu_2236_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_3_reg_5605[5]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[5]_i_2_n_3 ),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[5]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_3_reg_5605[6]_i_1 
       (.I0(\select_ln49_3_reg_5605[6]_i_2_n_3 ),
        .O(select_ln49_3_fu_2236_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_3_reg_5605[6]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[6]_i_2_n_3 ),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[6]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[6]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_3_reg_5605[7]_i_1 
       (.I0(\select_ln49_3_reg_5605[7]_i_2_n_3 ),
        .O(select_ln49_3_fu_2236_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln49_3_reg_5605[7]_i_2 
       (.I0(sub_ln1351_7_fu_2110_p2[7]),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_8_fu_2120_p2[7]),
        .O(\select_ln49_3_reg_5605[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_3_reg_5605[8]_i_1 
       (.I0(sub_ln1351_7_fu_2110_p2[8]),
        .I1(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_8_fu_2120_p2[8]),
        .O(select_ln49_3_fu_2236_p3[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln49_3_reg_5605[8]_i_10 
       (.I0(\sub_ln1351_7_reg_5549[4]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[4]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[5]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[5]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln49_3_reg_5605[8]_i_11 
       (.I0(\sub_ln1351_7_reg_5549[2]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[2]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[3]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[3]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln49_3_reg_5605[8]_i_12 
       (.I0(\select_ln50_3_reg_5611[8]_i_13_n_3 ),
        .I1(\select_ln50_3_reg_5611[0]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[1]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[1]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[8]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln49_3_reg_5605[8]_i_3 
       (.I0(sub_ln1351_7_fu_2110_p2[8]),
        .I1(sub_ln1351_8_fu_2120_p2[8]),
        .O(\select_ln49_3_reg_5605[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln49_3_reg_5605[8]_i_4 
       (.I0(\sub_ln1351_7_reg_5549[6]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[6]_i_2_n_3 ),
        .I2(sub_ln1351_7_fu_2110_p2[7]),
        .I3(sub_ln1351_8_fu_2120_p2[7]),
        .O(\select_ln49_3_reg_5605[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln49_3_reg_5605[8]_i_5 
       (.I0(\sub_ln1351_7_reg_5549[4]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[4]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[5]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[5]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln49_3_reg_5605[8]_i_6 
       (.I0(\sub_ln1351_7_reg_5549[2]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[2]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[3]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[3]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln49_3_reg_5605[8]_i_7 
       (.I0(\select_ln50_3_reg_5611[8]_i_13_n_3 ),
        .I1(\select_ln50_3_reg_5611[0]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[1]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[1]_i_2_n_3 ),
        .O(\select_ln49_3_reg_5605[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln49_3_reg_5605[8]_i_8 
       (.I0(sub_ln1351_8_fu_2120_p2[8]),
        .I1(sub_ln1351_7_fu_2110_p2[8]),
        .O(\select_ln49_3_reg_5605[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln49_3_reg_5605[8]_i_9 
       (.I0(\sub_ln1351_7_reg_5549[6]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[6]_i_2_n_3 ),
        .I2(sub_ln1351_7_fu_2110_p2[7]),
        .I3(sub_ln1351_8_fu_2120_p2[7]),
        .O(\select_ln49_3_reg_5605[8]_i_9_n_3 ));
  FDRE \select_ln49_3_reg_5605_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[0]),
        .Q(select_ln49_3_reg_5605[0]),
        .R(1'b0));
  FDRE \select_ln49_3_reg_5605_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[1]),
        .Q(select_ln49_3_reg_5605[1]),
        .R(1'b0));
  FDRE \select_ln49_3_reg_5605_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[2]),
        .Q(select_ln49_3_reg_5605[2]),
        .R(1'b0));
  FDRE \select_ln49_3_reg_5605_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[3]),
        .Q(select_ln49_3_reg_5605[3]),
        .R(1'b0));
  FDRE \select_ln49_3_reg_5605_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[4]),
        .Q(select_ln49_3_reg_5605[4]),
        .R(1'b0));
  FDRE \select_ln49_3_reg_5605_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[5]),
        .Q(select_ln49_3_reg_5605[5]),
        .R(1'b0));
  FDRE \select_ln49_3_reg_5605_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[6]),
        .Q(select_ln49_3_reg_5605[6]),
        .R(1'b0));
  FDRE \select_ln49_3_reg_5605_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[7]),
        .Q(select_ln49_3_reg_5605[7]),
        .R(1'b0));
  FDRE \select_ln49_3_reg_5605_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_3_fu_2236_p3[8]),
        .Q(select_ln49_3_reg_5605[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln49_3_reg_5605_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln49_3_reg_5605_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ,\select_ln49_3_reg_5605_reg[8]_i_2_n_7 ,\select_ln49_3_reg_5605_reg[8]_i_2_n_8 ,\select_ln49_3_reg_5605_reg[8]_i_2_n_9 ,\select_ln49_3_reg_5605_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln49_3_reg_5605[8]_i_3_n_3 ,\select_ln49_3_reg_5605[8]_i_4_n_3 ,\select_ln49_3_reg_5605[8]_i_5_n_3 ,\select_ln49_3_reg_5605[8]_i_6_n_3 ,\select_ln49_3_reg_5605[8]_i_7_n_3 }),
        .O(\NLW_select_ln49_3_reg_5605_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln49_3_reg_5605[8]_i_8_n_3 ,\select_ln49_3_reg_5605[8]_i_9_n_3 ,\select_ln49_3_reg_5605[8]_i_10_n_3 ,\select_ln49_3_reg_5605[8]_i_11_n_3 ,\select_ln49_3_reg_5605[8]_i_12_n_3 }));
  LUT6 #(
    .INIT(64'hD1DDD1111D111DDD)) 
    \select_ln49_reg_5593[0]_i_1 
       (.I0(\select_ln50_reg_5599[0]_i_2_n_3 ),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(src_buf_V_0_3_reg_1019[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_0_4_1_reg_1306[0]),
        .I5(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .O(select_ln49_fu_2152_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln49_reg_5593[1]_i_1 
       (.I0(\select_ln50_reg_5599[1]_i_2_n_3 ),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(\select_ln50_reg_5599[1]_i_3_n_3 ),
        .O(select_ln49_fu_2152_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln49_reg_5593[2]_i_1 
       (.I0(\select_ln50_reg_5599[2]_i_2_n_3 ),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(\select_ln50_reg_5599[2]_i_3_n_3 ),
        .O(select_ln49_fu_2152_p3[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_reg_5593[3]_i_1 
       (.I0(\select_ln49_reg_5593[3]_i_2_n_3 ),
        .O(select_ln49_fu_2152_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_reg_5593[3]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[3]_i_2_n_3 ),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_2_reg_5499[3]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln49_reg_5593[4]_i_1 
       (.I0(\select_ln50_reg_5599[4]_i_2_n_3 ),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(\select_ln50_reg_5599[4]_i_3_n_3 ),
        .O(select_ln49_fu_2152_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_reg_5593[5]_i_1 
       (.I0(\select_ln49_reg_5593[5]_i_2_n_3 ),
        .O(select_ln49_fu_2152_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_reg_5593[5]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[5]_i_2_n_3 ),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_2_reg_5499[5]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln49_reg_5593[6]_i_1 
       (.I0(\select_ln49_reg_5593[6]_i_2_n_3 ),
        .O(select_ln49_fu_2152_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_reg_5593[6]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[6]_i_2_n_3 ),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_2_reg_5499[6]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_reg_5593[7]_i_1 
       (.I0(sub_ln1351_1_fu_2050_p2[7]),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_2_fu_2060_p2[7]),
        .O(select_ln49_fu_2152_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln49_reg_5593[8]_i_1 
       (.I0(sub_ln1351_1_fu_2050_p2[8]),
        .I1(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_2_fu_2060_p2[8]),
        .O(select_ln49_fu_2152_p3[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln49_reg_5593[8]_i_10 
       (.I0(\select_ln50_reg_5599[4]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599[4]_i_3_n_3 ),
        .I2(\sub_ln1351_2_reg_5499[5]_i_2_n_3 ),
        .I3(\sub_ln1351_1_reg_5489[5]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln49_reg_5593[8]_i_11 
       (.I0(\select_ln50_reg_5599[2]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599[2]_i_3_n_3 ),
        .I2(\sub_ln1351_2_reg_5499[3]_i_2_n_3 ),
        .I3(\sub_ln1351_1_reg_5489[3]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln49_reg_5593[8]_i_12 
       (.I0(\select_ln50_reg_5599[8]_i_13_n_3 ),
        .I1(\select_ln50_reg_5599[0]_i_2_n_3 ),
        .I2(\select_ln50_reg_5599[1]_i_3_n_3 ),
        .I3(\select_ln50_reg_5599[1]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[8]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln49_reg_5593[8]_i_3 
       (.I0(sub_ln1351_1_fu_2050_p2[8]),
        .I1(sub_ln1351_2_fu_2060_p2[8]),
        .O(\select_ln49_reg_5593[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln49_reg_5593[8]_i_4 
       (.I0(\sub_ln1351_1_reg_5489[6]_i_2_n_3 ),
        .I1(\sub_ln1351_2_reg_5499[6]_i_2_n_3 ),
        .I2(sub_ln1351_1_fu_2050_p2[7]),
        .I3(sub_ln1351_2_fu_2060_p2[7]),
        .O(\select_ln49_reg_5593[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln49_reg_5593[8]_i_5 
       (.I0(\select_ln50_reg_5599[4]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599[4]_i_3_n_3 ),
        .I2(\sub_ln1351_2_reg_5499[5]_i_2_n_3 ),
        .I3(\sub_ln1351_1_reg_5489[5]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln49_reg_5593[8]_i_6 
       (.I0(\select_ln50_reg_5599[2]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599[2]_i_3_n_3 ),
        .I2(\sub_ln1351_2_reg_5499[3]_i_2_n_3 ),
        .I3(\sub_ln1351_1_reg_5489[3]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln49_reg_5593[8]_i_7 
       (.I0(\select_ln50_reg_5599[8]_i_13_n_3 ),
        .I1(\select_ln50_reg_5599[0]_i_2_n_3 ),
        .I2(\select_ln50_reg_5599[1]_i_3_n_3 ),
        .I3(\select_ln50_reg_5599[1]_i_2_n_3 ),
        .O(\select_ln49_reg_5593[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln49_reg_5593[8]_i_8 
       (.I0(sub_ln1351_2_fu_2060_p2[8]),
        .I1(sub_ln1351_1_fu_2050_p2[8]),
        .O(\select_ln49_reg_5593[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln49_reg_5593[8]_i_9 
       (.I0(\sub_ln1351_1_reg_5489[6]_i_2_n_3 ),
        .I1(\sub_ln1351_2_reg_5499[6]_i_2_n_3 ),
        .I2(sub_ln1351_1_fu_2050_p2[7]),
        .I3(sub_ln1351_2_fu_2060_p2[7]),
        .O(\select_ln49_reg_5593[8]_i_9_n_3 ));
  FDRE \select_ln49_reg_5593_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[0]),
        .Q(select_ln49_reg_5593[0]),
        .R(1'b0));
  FDRE \select_ln49_reg_5593_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[1]),
        .Q(select_ln49_reg_5593[1]),
        .R(1'b0));
  FDRE \select_ln49_reg_5593_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[2]),
        .Q(select_ln49_reg_5593[2]),
        .R(1'b0));
  FDRE \select_ln49_reg_5593_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[3]),
        .Q(select_ln49_reg_5593[3]),
        .R(1'b0));
  FDRE \select_ln49_reg_5593_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[4]),
        .Q(select_ln49_reg_5593[4]),
        .R(1'b0));
  FDRE \select_ln49_reg_5593_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[5]),
        .Q(select_ln49_reg_5593[5]),
        .R(1'b0));
  FDRE \select_ln49_reg_5593_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[6]),
        .Q(select_ln49_reg_5593[6]),
        .R(1'b0));
  FDRE \select_ln49_reg_5593_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[7]),
        .Q(select_ln49_reg_5593[7]),
        .R(1'b0));
  FDRE \select_ln49_reg_5593_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln49_fu_2152_p3[8]),
        .Q(select_ln49_reg_5593[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln49_reg_5593_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln49_reg_5593_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln49_reg_5593_reg[8]_i_2_n_6 ,\select_ln49_reg_5593_reg[8]_i_2_n_7 ,\select_ln49_reg_5593_reg[8]_i_2_n_8 ,\select_ln49_reg_5593_reg[8]_i_2_n_9 ,\select_ln49_reg_5593_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln49_reg_5593[8]_i_3_n_3 ,\select_ln49_reg_5593[8]_i_4_n_3 ,\select_ln49_reg_5593[8]_i_5_n_3 ,\select_ln49_reg_5593[8]_i_6_n_3 ,\select_ln49_reg_5593[8]_i_7_n_3 }),
        .O(\NLW_select_ln49_reg_5593_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln49_reg_5593[8]_i_8_n_3 ,\select_ln49_reg_5593[8]_i_9_n_3 ,\select_ln49_reg_5593[8]_i_10_n_3 ,\select_ln49_reg_5593[8]_i_11_n_3 ,\select_ln49_reg_5593[8]_i_12_n_3 }));
  LUT6 #(
    .INIT(64'hD1DDD1111D111DDD)) 
    \select_ln50_3_reg_5611[0]_i_1 
       (.I0(\select_ln50_3_reg_5611[0]_i_2_n_3 ),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(src_buf_V_6_3_reg_707[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_6_4_1_reg_1042[0]),
        .I5(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .O(select_ln50_3_fu_2250_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln50_3_reg_5611[0]_i_2 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(src_buf_V_3_2_reg_873[0]),
        .I2(src_buf_V_6_3_1_reg_1054[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_6_2_reg_718[0]),
        .O(\select_ln50_3_reg_5611[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_3_reg_5611[1]_i_1 
       (.I0(\select_ln50_3_reg_5611[1]_i_2_n_3 ),
        .O(select_ln50_3_fu_2250_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_3_reg_5611[1]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[1]_i_2_n_3 ),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[1]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_3_reg_5611[2]_i_1 
       (.I0(\select_ln50_3_reg_5611[2]_i_2_n_3 ),
        .O(select_ln50_3_fu_2250_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_3_reg_5611[2]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[2]_i_2_n_3 ),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[2]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[2]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_3_reg_5611[3]_i_1 
       (.I0(\select_ln50_3_reg_5611[3]_i_2_n_3 ),
        .O(select_ln50_3_fu_2250_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_3_reg_5611[3]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[3]_i_2_n_3 ),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[3]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln50_3_reg_5611[4]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[4]_i_2_n_3 ),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[4]_i_2_n_3 ),
        .O(select_ln50_3_fu_2250_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_3_reg_5611[5]_i_1 
       (.I0(\select_ln50_3_reg_5611[5]_i_2_n_3 ),
        .O(select_ln50_3_fu_2250_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_3_reg_5611[5]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[5]_i_2_n_3 ),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[5]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_3_reg_5611[6]_i_1 
       (.I0(\select_ln50_3_reg_5611[6]_i_2_n_3 ),
        .O(select_ln50_3_fu_2250_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_3_reg_5611[6]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[6]_i_2_n_3 ),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_8_reg_5559[6]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[6]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_3_reg_5611[7]_i_1 
       (.I0(\select_ln50_3_reg_5611[7]_i_2_n_3 ),
        .O(select_ln50_3_fu_2250_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln50_3_reg_5611[7]_i_2 
       (.I0(sub_ln1351_7_fu_2110_p2[7]),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_8_fu_2120_p2[7]),
        .O(\select_ln50_3_reg_5611[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_3_reg_5611[8]_i_1 
       (.I0(sub_ln1351_7_fu_2110_p2[8]),
        .I1(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_8_fu_2120_p2[8]),
        .O(select_ln50_3_fu_2250_p3[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln50_3_reg_5611[8]_i_10 
       (.I0(\sub_ln1351_7_reg_5549[4]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[4]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[5]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[5]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln50_3_reg_5611[8]_i_11 
       (.I0(\sub_ln1351_7_reg_5549[2]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[2]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[3]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[3]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln50_3_reg_5611[8]_i_12 
       (.I0(\select_ln50_3_reg_5611[8]_i_13_n_3 ),
        .I1(\select_ln50_3_reg_5611[0]_i_2_n_3 ),
        .I2(\sub_ln1351_8_reg_5559[1]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[1]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[8]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln50_3_reg_5611[8]_i_13 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(src_buf_V_3_2_reg_873[0]),
        .I2(src_buf_V_6_4_1_reg_1042[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_6_3_reg_707[0]),
        .O(\select_ln50_3_reg_5611[8]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln50_3_reg_5611[8]_i_3 
       (.I0(sub_ln1351_8_fu_2120_p2[8]),
        .I1(sub_ln1351_7_fu_2110_p2[8]),
        .O(\select_ln50_3_reg_5611[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln50_3_reg_5611[8]_i_4 
       (.I0(\sub_ln1351_8_reg_5559[6]_i_2_n_3 ),
        .I1(\sub_ln1351_7_reg_5549[6]_i_2_n_3 ),
        .I2(sub_ln1351_8_fu_2120_p2[7]),
        .I3(sub_ln1351_7_fu_2110_p2[7]),
        .O(\select_ln50_3_reg_5611[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln50_3_reg_5611[8]_i_5 
       (.I0(\sub_ln1351_8_reg_5559[4]_i_2_n_3 ),
        .I1(\sub_ln1351_7_reg_5549[4]_i_2_n_3 ),
        .I2(\sub_ln1351_7_reg_5549[5]_i_2_n_3 ),
        .I3(\sub_ln1351_8_reg_5559[5]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln50_3_reg_5611[8]_i_6 
       (.I0(\sub_ln1351_8_reg_5559[2]_i_2_n_3 ),
        .I1(\sub_ln1351_7_reg_5549[2]_i_2_n_3 ),
        .I2(\sub_ln1351_7_reg_5549[3]_i_2_n_3 ),
        .I3(\sub_ln1351_8_reg_5559[3]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln50_3_reg_5611[8]_i_7 
       (.I0(\select_ln50_3_reg_5611[0]_i_2_n_3 ),
        .I1(\select_ln50_3_reg_5611[8]_i_13_n_3 ),
        .I2(\sub_ln1351_7_reg_5549[1]_i_2_n_3 ),
        .I3(\sub_ln1351_8_reg_5559[1]_i_2_n_3 ),
        .O(\select_ln50_3_reg_5611[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln50_3_reg_5611[8]_i_8 
       (.I0(sub_ln1351_7_fu_2110_p2[8]),
        .I1(sub_ln1351_8_fu_2120_p2[8]),
        .O(\select_ln50_3_reg_5611[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln50_3_reg_5611[8]_i_9 
       (.I0(\sub_ln1351_7_reg_5549[6]_i_2_n_3 ),
        .I1(\sub_ln1351_8_reg_5559[6]_i_2_n_3 ),
        .I2(sub_ln1351_7_fu_2110_p2[7]),
        .I3(sub_ln1351_8_fu_2120_p2[7]),
        .O(\select_ln50_3_reg_5611[8]_i_9_n_3 ));
  FDRE \select_ln50_3_reg_5611_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[0]),
        .Q(select_ln50_3_reg_5611[0]),
        .R(1'b0));
  FDRE \select_ln50_3_reg_5611_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[1]),
        .Q(select_ln50_3_reg_5611[1]),
        .R(1'b0));
  FDRE \select_ln50_3_reg_5611_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[2]),
        .Q(select_ln50_3_reg_5611[2]),
        .R(1'b0));
  FDRE \select_ln50_3_reg_5611_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[3]),
        .Q(select_ln50_3_reg_5611[3]),
        .R(1'b0));
  FDRE \select_ln50_3_reg_5611_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[4]),
        .Q(select_ln50_3_reg_5611[4]),
        .R(1'b0));
  FDRE \select_ln50_3_reg_5611_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[5]),
        .Q(select_ln50_3_reg_5611[5]),
        .R(1'b0));
  FDRE \select_ln50_3_reg_5611_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[6]),
        .Q(select_ln50_3_reg_5611[6]),
        .R(1'b0));
  FDRE \select_ln50_3_reg_5611_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[7]),
        .Q(select_ln50_3_reg_5611[7]),
        .R(1'b0));
  FDRE \select_ln50_3_reg_5611_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_3_fu_2250_p3[8]),
        .Q(select_ln50_3_reg_5611[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln50_3_reg_5611_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln50_3_reg_5611_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ,\select_ln50_3_reg_5611_reg[8]_i_2_n_7 ,\select_ln50_3_reg_5611_reg[8]_i_2_n_8 ,\select_ln50_3_reg_5611_reg[8]_i_2_n_9 ,\select_ln50_3_reg_5611_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln50_3_reg_5611[8]_i_3_n_3 ,\select_ln50_3_reg_5611[8]_i_4_n_3 ,\select_ln50_3_reg_5611[8]_i_5_n_3 ,\select_ln50_3_reg_5611[8]_i_6_n_3 ,\select_ln50_3_reg_5611[8]_i_7_n_3 }),
        .O(\NLW_select_ln50_3_reg_5611_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln50_3_reg_5611[8]_i_8_n_3 ,\select_ln50_3_reg_5611[8]_i_9_n_3 ,\select_ln50_3_reg_5611[8]_i_10_n_3 ,\select_ln50_3_reg_5611[8]_i_11_n_3 ,\select_ln50_3_reg_5611[8]_i_12_n_3 }));
  LUT6 #(
    .INIT(64'hD1DDD1111D111DDD)) 
    \select_ln50_reg_5599[0]_i_1 
       (.I0(\select_ln50_reg_5599[0]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(src_buf_V_0_3_reg_1019[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_0_4_1_reg_1306[0]),
        .I5(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .O(select_ln50_fu_2166_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln50_reg_5599[0]_i_2 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(src_buf_V_3_2_reg_873[0]),
        .I2(src_buf_V_1_5_reg_5709[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_1_6_3_reg_963[0]),
        .O(\select_ln50_reg_5599[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln50_reg_5599[0]_i_3 
       (.I0(src_buf_V_3_2_reg_873[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[0]),
        .O(\select_ln50_reg_5599[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln50_reg_5599[1]_i_1 
       (.I0(\select_ln50_reg_5599[1]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(\select_ln50_reg_5599[1]_i_3_n_3 ),
        .O(select_ln50_fu_2166_p3[1]));
  LUT6 #(
    .INIT(64'h47FFB800B80047FF)) 
    \select_ln50_reg_5599[1]_i_2 
       (.I0(src_buf_V_0_3_reg_1019[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[0]),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\select_ln50_reg_5599[1]_i_4_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\select_ln50_reg_5599[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h47FFB800B80047FF)) 
    \select_ln50_reg_5599[1]_i_3 
       (.I0(src_buf_V_1_6_3_reg_963[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[0]),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\select_ln50_reg_5599[1]_i_5_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\select_ln50_reg_5599[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_reg_5599[1]_i_4 
       (.I0(src_buf_V_0_3_reg_1019[1]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[1]),
        .O(\select_ln50_reg_5599[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_reg_5599[1]_i_5 
       (.I0(src_buf_V_1_6_3_reg_963[1]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[1]),
        .O(\select_ln50_reg_5599[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln50_reg_5599[2]_i_1 
       (.I0(\select_ln50_reg_5599[2]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(\select_ln50_reg_5599[2]_i_3_n_3 ),
        .O(select_ln50_fu_2166_p3[2]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \select_ln50_reg_5599[2]_i_2 
       (.I0(\select_ln50_reg_5599[2]_i_4_n_3 ),
        .I1(src_buf_V_0_3_reg_1019[2]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_0_4_1_reg_1306[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(src_buf_V_3_3_1_reg_1186[2]),
        .O(\select_ln50_reg_5599[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \select_ln50_reg_5599[2]_i_3 
       (.I0(\select_ln50_reg_5599[2]_i_5_n_3 ),
        .I1(src_buf_V_1_6_3_reg_963[2]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_1_5_reg_5709[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(src_buf_V_3_3_1_reg_1186[2]),
        .O(\select_ln50_reg_5599[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h2B2B2BBBBBBB2BBB)) 
    \select_ln50_reg_5599[2]_i_4 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\select_ln50_reg_5599[1]_i_4_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_0_4_1_reg_1306[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_0_3_reg_1019[0]),
        .O(\select_ln50_reg_5599[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2B2B2BBBBBBB2BBB)) 
    \select_ln50_reg_5599[2]_i_5 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\select_ln50_reg_5599[1]_i_5_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_1_5_reg_5709[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_1_6_3_reg_963[0]),
        .O(\select_ln50_reg_5599[2]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_reg_5599[3]_i_1 
       (.I0(\select_ln50_reg_5599[3]_i_2_n_3 ),
        .O(select_ln50_fu_2166_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_reg_5599[3]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[3]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_2_reg_5499[3]_i_2_n_3 ),
        .O(\select_ln50_reg_5599[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln50_reg_5599[4]_i_1 
       (.I0(\select_ln50_reg_5599[4]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(\select_ln50_reg_5599[4]_i_3_n_3 ),
        .O(select_ln50_fu_2166_p3[4]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \select_ln50_reg_5599[4]_i_2 
       (.I0(\select_ln50_reg_5599[4]_i_4_n_3 ),
        .I1(src_buf_V_0_3_reg_1019[4]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_0_4_1_reg_1306[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(src_buf_V_3_3_1_reg_1186[4]),
        .O(\select_ln50_reg_5599[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \select_ln50_reg_5599[4]_i_3 
       (.I0(\select_ln50_reg_5599[4]_i_5_n_3 ),
        .I1(src_buf_V_1_6_3_reg_963[4]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_1_5_reg_5709[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(src_buf_V_3_3_1_reg_1186[4]),
        .O(\select_ln50_reg_5599[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \select_ln50_reg_5599[4]_i_4 
       (.I0(src_buf_V_0_3_reg_1019[3]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[3]),
        .I3(src_buf_V_3_3_1_reg_1186[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(\sub_ln1351_1_reg_5489[7]_i_7_n_3 ),
        .O(\select_ln50_reg_5599[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \select_ln50_reg_5599[4]_i_5 
       (.I0(src_buf_V_1_6_3_reg_963[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[3]),
        .I3(src_buf_V_3_3_1_reg_1186[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(\sub_ln1351_2_reg_5499[7]_i_7_n_3 ),
        .O(\select_ln50_reg_5599[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_reg_5599[5]_i_1 
       (.I0(\select_ln50_reg_5599[5]_i_2_n_3 ),
        .O(select_ln50_fu_2166_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_reg_5599[5]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[5]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_2_reg_5499[5]_i_2_n_3 ),
        .O(\select_ln50_reg_5599[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_reg_5599[6]_i_1 
       (.I0(\select_ln50_reg_5599[6]_i_2_n_3 ),
        .O(select_ln50_fu_2166_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_reg_5599[6]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[6]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_2_reg_5499[6]_i_2_n_3 ),
        .O(\select_ln50_reg_5599[6]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln50_reg_5599[7]_i_1 
       (.I0(\select_ln50_reg_5599[7]_i_2_n_3 ),
        .O(select_ln50_fu_2166_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln50_reg_5599[7]_i_2 
       (.I0(sub_ln1351_1_fu_2050_p2[7]),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_2_fu_2060_p2[7]),
        .O(\select_ln50_reg_5599[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln50_reg_5599[8]_i_1 
       (.I0(sub_ln1351_1_fu_2050_p2[8]),
        .I1(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_2_fu_2060_p2[8]),
        .O(select_ln50_fu_2166_p3[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln50_reg_5599[8]_i_10 
       (.I0(\select_ln50_reg_5599[4]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599[4]_i_3_n_3 ),
        .I2(\sub_ln1351_2_reg_5499[5]_i_2_n_3 ),
        .I3(\sub_ln1351_1_reg_5489[5]_i_2_n_3 ),
        .O(\select_ln50_reg_5599[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln50_reg_5599[8]_i_11 
       (.I0(\select_ln50_reg_5599[2]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599[2]_i_3_n_3 ),
        .I2(\sub_ln1351_2_reg_5499[3]_i_2_n_3 ),
        .I3(\sub_ln1351_1_reg_5489[3]_i_2_n_3 ),
        .O(\select_ln50_reg_5599[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln50_reg_5599[8]_i_12 
       (.I0(\select_ln50_reg_5599[8]_i_13_n_3 ),
        .I1(\select_ln50_reg_5599[0]_i_2_n_3 ),
        .I2(\select_ln50_reg_5599[1]_i_3_n_3 ),
        .I3(\select_ln50_reg_5599[1]_i_2_n_3 ),
        .O(\select_ln50_reg_5599[8]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln50_reg_5599[8]_i_13 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(src_buf_V_3_2_reg_873[0]),
        .I2(src_buf_V_0_4_1_reg_1306[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_0_3_reg_1019[0]),
        .O(\select_ln50_reg_5599[8]_i_13_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln50_reg_5599[8]_i_3 
       (.I0(sub_ln1351_2_fu_2060_p2[8]),
        .I1(sub_ln1351_1_fu_2050_p2[8]),
        .O(\select_ln50_reg_5599[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln50_reg_5599[8]_i_4 
       (.I0(\sub_ln1351_2_reg_5499[6]_i_2_n_3 ),
        .I1(\sub_ln1351_1_reg_5489[6]_i_2_n_3 ),
        .I2(sub_ln1351_2_fu_2060_p2[7]),
        .I3(sub_ln1351_1_fu_2050_p2[7]),
        .O(\select_ln50_reg_5599[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln50_reg_5599[8]_i_5 
       (.I0(\select_ln50_reg_5599[4]_i_3_n_3 ),
        .I1(\select_ln50_reg_5599[4]_i_2_n_3 ),
        .I2(\sub_ln1351_1_reg_5489[5]_i_2_n_3 ),
        .I3(\sub_ln1351_2_reg_5499[5]_i_2_n_3 ),
        .O(\select_ln50_reg_5599[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln50_reg_5599[8]_i_6 
       (.I0(\select_ln50_reg_5599[2]_i_3_n_3 ),
        .I1(\select_ln50_reg_5599[2]_i_2_n_3 ),
        .I2(\sub_ln1351_1_reg_5489[3]_i_2_n_3 ),
        .I3(\sub_ln1351_2_reg_5499[3]_i_2_n_3 ),
        .O(\select_ln50_reg_5599[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln50_reg_5599[8]_i_7 
       (.I0(\select_ln50_reg_5599[0]_i_2_n_3 ),
        .I1(\select_ln50_reg_5599[8]_i_13_n_3 ),
        .I2(\select_ln50_reg_5599[1]_i_2_n_3 ),
        .I3(\select_ln50_reg_5599[1]_i_3_n_3 ),
        .O(\select_ln50_reg_5599[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln50_reg_5599[8]_i_8 
       (.I0(sub_ln1351_1_fu_2050_p2[8]),
        .I1(sub_ln1351_2_fu_2060_p2[8]),
        .O(\select_ln50_reg_5599[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln50_reg_5599[8]_i_9 
       (.I0(\sub_ln1351_1_reg_5489[6]_i_2_n_3 ),
        .I1(\sub_ln1351_2_reg_5499[6]_i_2_n_3 ),
        .I2(sub_ln1351_1_fu_2050_p2[7]),
        .I3(sub_ln1351_2_fu_2060_p2[7]),
        .O(\select_ln50_reg_5599[8]_i_9_n_3 ));
  FDRE \select_ln50_reg_5599_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[0]),
        .Q(select_ln50_reg_5599[0]),
        .R(1'b0));
  FDRE \select_ln50_reg_5599_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[1]),
        .Q(select_ln50_reg_5599[1]),
        .R(1'b0));
  FDRE \select_ln50_reg_5599_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[2]),
        .Q(select_ln50_reg_5599[2]),
        .R(1'b0));
  FDRE \select_ln50_reg_5599_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[3]),
        .Q(select_ln50_reg_5599[3]),
        .R(1'b0));
  FDRE \select_ln50_reg_5599_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[4]),
        .Q(select_ln50_reg_5599[4]),
        .R(1'b0));
  FDRE \select_ln50_reg_5599_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[5]),
        .Q(select_ln50_reg_5599[5]),
        .R(1'b0));
  FDRE \select_ln50_reg_5599_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[6]),
        .Q(select_ln50_reg_5599[6]),
        .R(1'b0));
  FDRE \select_ln50_reg_5599_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[7]),
        .Q(select_ln50_reg_5599[7]),
        .R(1'b0));
  FDRE \select_ln50_reg_5599_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln50_fu_2166_p3[8]),
        .Q(select_ln50_reg_5599[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln50_reg_5599_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln50_reg_5599_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln50_reg_5599_reg[8]_i_2_n_6 ,\select_ln50_reg_5599_reg[8]_i_2_n_7 ,\select_ln50_reg_5599_reg[8]_i_2_n_8 ,\select_ln50_reg_5599_reg[8]_i_2_n_9 ,\select_ln50_reg_5599_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln50_reg_5599[8]_i_3_n_3 ,\select_ln50_reg_5599[8]_i_4_n_3 ,\select_ln50_reg_5599[8]_i_5_n_3 ,\select_ln50_reg_5599[8]_i_6_n_3 ,\select_ln50_reg_5599[8]_i_7_n_3 }),
        .O(\NLW_select_ln50_reg_5599_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln50_reg_5599[8]_i_8_n_3 ,\select_ln50_reg_5599[8]_i_9_n_3 ,\select_ln50_reg_5599[8]_i_10_n_3 ,\select_ln50_reg_5599[8]_i_11_n_3 ,\select_ln50_reg_5599[8]_i_12_n_3 }));
  FDRE \select_ln54_1_reg_5641_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[0]),
        .Q(select_ln54_1_reg_5641[0]),
        .R(1'b0));
  FDRE \select_ln54_1_reg_5641_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[1]),
        .Q(select_ln54_1_reg_5641[1]),
        .R(1'b0));
  FDRE \select_ln54_1_reg_5641_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[2]),
        .Q(select_ln54_1_reg_5641[2]),
        .R(1'b0));
  FDRE \select_ln54_1_reg_5641_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[3]),
        .Q(select_ln54_1_reg_5641[3]),
        .R(1'b0));
  FDRE \select_ln54_1_reg_5641_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[4]),
        .Q(select_ln54_1_reg_5641[4]),
        .R(1'b0));
  FDRE \select_ln54_1_reg_5641_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[5]),
        .Q(select_ln54_1_reg_5641[5]),
        .R(1'b0));
  FDRE \select_ln54_1_reg_5641_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[6]),
        .Q(select_ln54_1_reg_5641[6]),
        .R(1'b0));
  FDRE \select_ln54_1_reg_5641_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[7]),
        .Q(select_ln54_1_reg_5641[7]),
        .R(1'b0));
  FDRE \select_ln54_1_reg_5641_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_1_fu_2304_p3[8]),
        .Q(select_ln54_1_reg_5641[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
    \select_ln54_2_reg_5657[0]_i_3 
       (.I0(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I1(src_buf_V_6_4_1_reg_1042[0]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_6_3_reg_707[0]),
        .I4(\select_ln49_3_reg_5605_reg[8]_i_2_n_6 ),
        .I5(\select_ln50_3_reg_5611[0]_i_2_n_3 ),
        .O(\select_ln54_2_reg_5657[0]_i_3_n_3 ));
  FDRE \select_ln54_2_reg_5657_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[0]),
        .Q(select_ln54_2_reg_5657[0]),
        .R(1'b0));
  FDRE \select_ln54_2_reg_5657_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[1]),
        .Q(select_ln54_2_reg_5657[1]),
        .R(1'b0));
  FDRE \select_ln54_2_reg_5657_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[2]),
        .Q(select_ln54_2_reg_5657[2]),
        .R(1'b0));
  FDRE \select_ln54_2_reg_5657_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[3]),
        .Q(select_ln54_2_reg_5657[3]),
        .R(1'b0));
  FDRE \select_ln54_2_reg_5657_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[4]),
        .Q(select_ln54_2_reg_5657[4]),
        .R(1'b0));
  FDRE \select_ln54_2_reg_5657_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[5]),
        .Q(select_ln54_2_reg_5657[5]),
        .R(1'b0));
  FDRE \select_ln54_2_reg_5657_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[6]),
        .Q(select_ln54_2_reg_5657[6]),
        .R(1'b0));
  FDRE \select_ln54_2_reg_5657_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[7]),
        .Q(select_ln54_2_reg_5657[7]),
        .R(1'b0));
  FDRE \select_ln54_2_reg_5657_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_2_fu_2332_p3[8]),
        .Q(select_ln54_2_reg_5657[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
    \select_ln54_reg_5627[0]_i_3 
       (.I0(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I1(src_buf_V_0_4_1_reg_1306[0]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_0_3_reg_1019[0]),
        .I4(\select_ln49_reg_5593_reg[8]_i_2_n_6 ),
        .I5(\select_ln50_reg_5599[0]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[0]_i_3_n_3 ));
  FDRE \select_ln54_reg_5627_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[0]),
        .Q(select_ln54_reg_5627[0]),
        .R(1'b0));
  FDRE \select_ln54_reg_5627_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[1]),
        .Q(select_ln54_reg_5627[1]),
        .R(1'b0));
  FDRE \select_ln54_reg_5627_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[2]),
        .Q(select_ln54_reg_5627[2]),
        .R(1'b0));
  FDRE \select_ln54_reg_5627_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[3]),
        .Q(select_ln54_reg_5627[3]),
        .R(1'b0));
  FDRE \select_ln54_reg_5627_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[4]),
        .Q(select_ln54_reg_5627[4]),
        .R(1'b0));
  FDRE \select_ln54_reg_5627_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[5]),
        .Q(select_ln54_reg_5627[5]),
        .R(1'b0));
  FDRE \select_ln54_reg_5627_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[6]),
        .Q(select_ln54_reg_5627[6]),
        .R(1'b0));
  FDRE \select_ln54_reg_5627_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[7]),
        .Q(select_ln54_reg_5627[7]),
        .R(1'b0));
  FDRE \select_ln54_reg_5627_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln54_fu_2276_p3[8]),
        .Q(select_ln54_reg_5627[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \select_ln55_1_reg_5649[2]_i_2 
       (.I0(\select_ln55_1_reg_5649[2]_i_4_n_3 ),
        .I1(src_buf_V_5_6_3_reg_740[2]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_5_5_reg_5686[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(src_buf_V_3_3_1_reg_1186[2]),
        .O(\select_ln55_1_reg_5649[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2B2B2BBBBBBB2BBB)) 
    \select_ln55_1_reg_5649[2]_i_4 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\src_buf_V_5_5_reg_5686[1]_i_3_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_5_5_reg_5686[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_5_6_3_reg_740[0]),
        .O(\select_ln55_1_reg_5649[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \select_ln55_1_reg_5649[7]_i_14 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(src_buf_V_3_2_reg_873[0]),
        .I2(src_buf_V_5_5_reg_5686[0]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_5_6_3_reg_740[0]),
        .O(\select_ln55_1_reg_5649[7]_i_14_n_3 ));
  FDRE \select_ln55_1_reg_5649_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[0]),
        .Q(select_ln55_1_reg_5649[0]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_5649_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[1]),
        .Q(select_ln55_1_reg_5649[1]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_5649_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[2]),
        .Q(select_ln55_1_reg_5649[2]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_5649_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[3]),
        .Q(select_ln55_1_reg_5649[3]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_5649_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[4]),
        .Q(select_ln55_1_reg_5649[4]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_5649_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[5]),
        .Q(select_ln55_1_reg_5649[5]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_5649_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[6]),
        .Q(select_ln55_1_reg_5649[6]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_5649_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[7]),
        .Q(select_ln55_1_reg_5649[7]),
        .R(1'b0));
  FDRE \select_ln55_1_reg_5649_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_1_fu_2318_p3[8]),
        .Q(select_ln55_1_reg_5649[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
    \select_ln55_2_reg_5664[0]_i_3 
       (.I0(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I1(src_buf_V_6_4_1_reg_1042[0]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_6_3_reg_707[0]),
        .I4(\select_ln50_3_reg_5611_reg[8]_i_2_n_6 ),
        .I5(\select_ln50_3_reg_5611[0]_i_2_n_3 ),
        .O(\select_ln55_2_reg_5664[0]_i_3_n_3 ));
  FDRE \select_ln55_2_reg_5664_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[0]),
        .Q(select_ln55_2_reg_5664[0]),
        .R(1'b0));
  FDRE \select_ln55_2_reg_5664_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[1]),
        .Q(select_ln55_2_reg_5664[1]),
        .R(1'b0));
  FDRE \select_ln55_2_reg_5664_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[2]),
        .Q(select_ln55_2_reg_5664[2]),
        .R(1'b0));
  FDRE \select_ln55_2_reg_5664_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[3]),
        .Q(select_ln55_2_reg_5664[3]),
        .R(1'b0));
  FDRE \select_ln55_2_reg_5664_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[4]),
        .Q(select_ln55_2_reg_5664[4]),
        .R(1'b0));
  FDRE \select_ln55_2_reg_5664_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[5]),
        .Q(select_ln55_2_reg_5664[5]),
        .R(1'b0));
  FDRE \select_ln55_2_reg_5664_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[6]),
        .Q(select_ln55_2_reg_5664[6]),
        .R(1'b0));
  FDRE \select_ln55_2_reg_5664_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[7]),
        .Q(select_ln55_2_reg_5664[7]),
        .R(1'b0));
  FDRE \select_ln55_2_reg_5664_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_2_fu_2346_p3[8]),
        .Q(select_ln55_2_reg_5664[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h56A6FFFF56A60000)) 
    \select_ln55_reg_5634[0]_i_3 
       (.I0(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I1(src_buf_V_0_4_1_reg_1306[0]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_0_3_reg_1019[0]),
        .I4(\select_ln50_reg_5599_reg[8]_i_2_n_6 ),
        .I5(\select_ln50_reg_5599[0]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[0]_i_3_n_3 ));
  FDRE \select_ln55_reg_5634_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[0]),
        .Q(select_ln55_reg_5634[0]),
        .R(1'b0));
  FDRE \select_ln55_reg_5634_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[1]),
        .Q(select_ln55_reg_5634[1]),
        .R(1'b0));
  FDRE \select_ln55_reg_5634_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[2]),
        .Q(select_ln55_reg_5634[2]),
        .R(1'b0));
  FDRE \select_ln55_reg_5634_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[3]),
        .Q(select_ln55_reg_5634[3]),
        .R(1'b0));
  FDRE \select_ln55_reg_5634_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[4]),
        .Q(select_ln55_reg_5634[4]),
        .R(1'b0));
  FDRE \select_ln55_reg_5634_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[5]),
        .Q(select_ln55_reg_5634[5]),
        .R(1'b0));
  FDRE \select_ln55_reg_5634_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[6]),
        .Q(select_ln55_reg_5634[6]),
        .R(1'b0));
  FDRE \select_ln55_reg_5634_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[7]),
        .Q(select_ln55_reg_5634[7]),
        .R(1'b0));
  FDRE \select_ln55_reg_5634_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(select_ln55_fu_2290_p3[8]),
        .Q(select_ln55_reg_5634[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_2_reg_5860[0]_i_1 
       (.I0(select_ln54_2_reg_5657[0]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[0]_i_2_n_3 ),
        .O(select_ln59_2_fu_3581_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_2_reg_5860[1]_i_1 
       (.I0(select_ln54_2_reg_5657[1]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[1]_i_2_n_3 ),
        .O(select_ln59_2_fu_3581_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_2_reg_5860[2]_i_1 
       (.I0(select_ln54_2_reg_5657[2]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[2]_i_2_n_3 ),
        .O(select_ln59_2_fu_3581_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_2_reg_5860[3]_i_1 
       (.I0(select_ln54_2_reg_5657[3]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[3]_i_2_n_3 ),
        .O(select_ln59_2_fu_3581_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_2_reg_5860[4]_i_1 
       (.I0(select_ln54_2_reg_5657[4]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[4]_i_2_n_3 ),
        .O(select_ln59_2_fu_3581_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_2_reg_5860[5]_i_1 
       (.I0(select_ln54_2_reg_5657[5]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[5]_i_2_n_3 ),
        .O(select_ln59_2_fu_3581_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_2_reg_5860[6]_i_1 
       (.I0(select_ln54_2_reg_5657[6]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[6]_i_2_n_3 ),
        .O(select_ln59_2_fu_3581_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_2_reg_5860[7]_i_1 
       (.I0(select_ln54_2_reg_5657[7]),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_4_reg_5890[7]_i_2_n_3 ),
        .O(select_ln59_2_fu_3581_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \select_ln59_2_reg_5860[8]_i_1 
       (.I0(\select_ln59_4_reg_5890[8]_i_2_n_3 ),
        .I1(\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ),
        .I2(select_ln54_2_reg_5657[8]),
        .O(select_ln59_2_fu_3581_p3[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_2_reg_5860[8]_i_10 
       (.I0(\select_ln59_4_reg_5890[5]_i_2_n_3 ),
        .I1(select_ln54_2_reg_5657[5]),
        .I2(\select_ln59_4_reg_5890[4]_i_2_n_3 ),
        .I3(select_ln54_2_reg_5657[4]),
        .O(\select_ln59_2_reg_5860[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_2_reg_5860[8]_i_11 
       (.I0(\select_ln59_4_reg_5890[3]_i_2_n_3 ),
        .I1(select_ln54_2_reg_5657[3]),
        .I2(\select_ln59_4_reg_5890[2]_i_2_n_3 ),
        .I3(select_ln54_2_reg_5657[2]),
        .O(\select_ln59_2_reg_5860[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_2_reg_5860[8]_i_12 
       (.I0(\select_ln59_4_reg_5890[1]_i_2_n_3 ),
        .I1(select_ln54_2_reg_5657[1]),
        .I2(\select_ln59_4_reg_5890[0]_i_2_n_3 ),
        .I3(select_ln54_2_reg_5657[0]),
        .O(\select_ln59_2_reg_5860[8]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \select_ln59_2_reg_5860[8]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I3(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_4_reg_5890[8]_i_4_n_3 ),
        .I5(select_ln54_2_reg_5657[8]),
        .O(\select_ln59_2_reg_5860[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln59_2_reg_5860[8]_i_4 
       (.I0(select_ln54_2_reg_5657[7]),
        .I1(\select_ln59_4_reg_5890[7]_i_2_n_3 ),
        .I2(\select_ln59_4_reg_5890[6]_i_2_n_3 ),
        .I3(select_ln54_2_reg_5657[6]),
        .O(\select_ln59_2_reg_5860[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln59_2_reg_5860[8]_i_5 
       (.I0(select_ln54_2_reg_5657[5]),
        .I1(\select_ln59_4_reg_5890[5]_i_2_n_3 ),
        .I2(\select_ln59_4_reg_5890[4]_i_2_n_3 ),
        .I3(select_ln54_2_reg_5657[4]),
        .O(\select_ln59_2_reg_5860[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln59_2_reg_5860[8]_i_6 
       (.I0(select_ln54_2_reg_5657[3]),
        .I1(\select_ln59_4_reg_5890[3]_i_2_n_3 ),
        .I2(\select_ln59_4_reg_5890[2]_i_2_n_3 ),
        .I3(select_ln54_2_reg_5657[2]),
        .O(\select_ln59_2_reg_5860[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln59_2_reg_5860[8]_i_7 
       (.I0(select_ln54_2_reg_5657[1]),
        .I1(\select_ln59_4_reg_5890[1]_i_2_n_3 ),
        .I2(\select_ln59_4_reg_5890[0]_i_2_n_3 ),
        .I3(select_ln54_2_reg_5657[0]),
        .O(\select_ln59_2_reg_5860[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \select_ln59_2_reg_5860[8]_i_8 
       (.I0(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I3(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_4_reg_5890[8]_i_4_n_3 ),
        .I5(select_ln54_2_reg_5657[8]),
        .O(\select_ln59_2_reg_5860[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_2_reg_5860[8]_i_9 
       (.I0(\select_ln59_4_reg_5890[7]_i_2_n_3 ),
        .I1(select_ln54_2_reg_5657[7]),
        .I2(\select_ln59_4_reg_5890[6]_i_2_n_3 ),
        .I3(select_ln54_2_reg_5657[6]),
        .O(\select_ln59_2_reg_5860[8]_i_9_n_3 ));
  FDRE \select_ln59_2_reg_5860_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[0]),
        .Q(select_ln59_2_reg_5860[0]),
        .R(1'b0));
  FDRE \select_ln59_2_reg_5860_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[1]),
        .Q(select_ln59_2_reg_5860[1]),
        .R(1'b0));
  FDRE \select_ln59_2_reg_5860_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[2]),
        .Q(select_ln59_2_reg_5860[2]),
        .R(1'b0));
  FDRE \select_ln59_2_reg_5860_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[3]),
        .Q(select_ln59_2_reg_5860[3]),
        .R(1'b0));
  FDRE \select_ln59_2_reg_5860_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[4]),
        .Q(select_ln59_2_reg_5860[4]),
        .R(1'b0));
  FDRE \select_ln59_2_reg_5860_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[5]),
        .Q(select_ln59_2_reg_5860[5]),
        .R(1'b0));
  FDRE \select_ln59_2_reg_5860_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[6]),
        .Q(select_ln59_2_reg_5860[6]),
        .R(1'b0));
  FDRE \select_ln59_2_reg_5860_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[7]),
        .Q(select_ln59_2_reg_5860[7]),
        .R(1'b0));
  FDRE \select_ln59_2_reg_5860_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_2_fu_3581_p3[8]),
        .Q(select_ln59_2_reg_5860[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_2_reg_5860_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_2_reg_5860_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln59_2_reg_5860_reg[8]_i_2_n_6 ,\select_ln59_2_reg_5860_reg[8]_i_2_n_7 ,\select_ln59_2_reg_5860_reg[8]_i_2_n_8 ,\select_ln59_2_reg_5860_reg[8]_i_2_n_9 ,\select_ln59_2_reg_5860_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_2_reg_5860[8]_i_3_n_3 ,\select_ln59_2_reg_5860[8]_i_4_n_3 ,\select_ln59_2_reg_5860[8]_i_5_n_3 ,\select_ln59_2_reg_5860[8]_i_6_n_3 ,\select_ln59_2_reg_5860[8]_i_7_n_3 }),
        .O(\NLW_select_ln59_2_reg_5860_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_2_reg_5860[8]_i_8_n_3 ,\select_ln59_2_reg_5860[8]_i_9_n_3 ,\select_ln59_2_reg_5860[8]_i_10_n_3 ,\select_ln59_2_reg_5860[8]_i_11_n_3 ,\select_ln59_2_reg_5860[8]_i_12_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_3_reg_5874[0]_i_1 
       (.I0(\select_ln59_3_reg_5874[0]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[0]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_3_reg_5874[0]_i_2 
       (.I0(select_ln49_3_reg_5605[0]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[0]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[0]),
        .O(\select_ln59_3_reg_5874[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln59_3_reg_5874[1]_i_1 
       (.I0(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[1]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln59_3_reg_5874[1]_i_2 
       (.I0(select_ln49_3_reg_5605[1]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[1]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[1]),
        .O(\select_ln59_3_reg_5874[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_3_reg_5874[2]_i_1 
       (.I0(\select_ln59_3_reg_5874[2]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[2]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_3_reg_5874[2]_i_2 
       (.I0(select_ln49_3_reg_5605[2]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[2]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[2]),
        .O(\select_ln59_3_reg_5874[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln59_3_reg_5874[3]_i_1 
       (.I0(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[3]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln59_3_reg_5874[3]_i_2 
       (.I0(select_ln49_3_reg_5605[3]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[3]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[3]),
        .O(\select_ln59_3_reg_5874[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_3_reg_5874[4]_i_1 
       (.I0(\select_ln59_3_reg_5874[4]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[4]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_3_reg_5874[4]_i_2 
       (.I0(select_ln49_3_reg_5605[4]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[4]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[4]),
        .O(\select_ln59_3_reg_5874[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln59_3_reg_5874[5]_i_1 
       (.I0(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[5]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln59_3_reg_5874[5]_i_2 
       (.I0(select_ln49_3_reg_5605[5]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[5]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[5]),
        .O(\select_ln59_3_reg_5874[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_3_reg_5874[6]_i_1 
       (.I0(\select_ln59_3_reg_5874[6]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[6]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_3_reg_5874[6]_i_2 
       (.I0(select_ln49_3_reg_5605[6]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[6]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[6]),
        .O(\select_ln59_3_reg_5874[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln59_3_reg_5874[7]_i_1 
       (.I0(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[7]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln59_3_reg_5874[7]_i_2 
       (.I0(select_ln49_3_reg_5605[7]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[7]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[7]),
        .O(\select_ln59_3_reg_5874[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln59_3_reg_5874[8]_i_1 
       (.I0(\select_ln59_3_reg_5874[8]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_5_reg_5906[8]_i_2_n_3 ),
        .O(select_ln59_3_fu_3606_p3[8]));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \select_ln59_3_reg_5874[8]_i_10 
       (.I0(\select_ln59_5_reg_5906[8]_i_2_n_3 ),
        .I1(sub_ln1351_10_reg_5581[8]),
        .I2(icmp_ln49_4_reg_5617),
        .I3(sub_ln1351_9_reg_5569[8]),
        .I4(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I5(select_ln49_3_reg_5605[8]),
        .O(\select_ln59_3_reg_5874[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln59_3_reg_5874[8]_i_11 
       (.I0(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906[7]_i_2_n_3 ),
        .I2(\select_ln59_3_reg_5874[6]_i_2_n_3 ),
        .I3(\select_ln59_5_reg_5906[6]_i_2_n_3 ),
        .O(\select_ln59_3_reg_5874[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln59_3_reg_5874[8]_i_12 
       (.I0(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906[5]_i_2_n_3 ),
        .I2(\select_ln59_3_reg_5874[4]_i_2_n_3 ),
        .I3(\select_ln59_5_reg_5906[4]_i_2_n_3 ),
        .O(\select_ln59_3_reg_5874[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln59_3_reg_5874[8]_i_13 
       (.I0(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906[3]_i_2_n_3 ),
        .I2(\select_ln59_3_reg_5874[2]_i_2_n_3 ),
        .I3(\select_ln59_5_reg_5906[2]_i_2_n_3 ),
        .O(\select_ln59_3_reg_5874[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln59_3_reg_5874[8]_i_14 
       (.I0(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906[1]_i_2_n_3 ),
        .I2(\select_ln59_3_reg_5874[0]_i_2_n_3 ),
        .I3(\select_ln59_5_reg_5906[0]_i_2_n_3 ),
        .O(\select_ln59_3_reg_5874[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h1D00)) 
    \select_ln59_3_reg_5874[8]_i_15 
       (.I0(sub_ln1351_10_reg_5581[8]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_9_reg_5569[8]),
        .I3(select_ln49_3_reg_5605[8]),
        .O(\select_ln59_3_reg_5874[8]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln59_3_reg_5874[8]_i_16 
       (.I0(select_ln49_3_reg_5605[7]),
        .I1(\select_ln59_4_reg_5890[7]_i_3_n_3 ),
        .I2(sub_ln1351_10_reg_5581[6]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_9_reg_5569[6]),
        .I5(select_ln49_3_reg_5605[6]),
        .O(\select_ln59_3_reg_5874[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln59_3_reg_5874[8]_i_17 
       (.I0(select_ln49_3_reg_5605[5]),
        .I1(\select_ln59_4_reg_5890[5]_i_3_n_3 ),
        .I2(sub_ln1351_10_reg_5581[4]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_9_reg_5569[4]),
        .I5(select_ln49_3_reg_5605[4]),
        .O(\select_ln59_3_reg_5874[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln59_3_reg_5874[8]_i_18 
       (.I0(select_ln49_3_reg_5605[3]),
        .I1(\select_ln59_4_reg_5890[3]_i_3_n_3 ),
        .I2(sub_ln1351_10_reg_5581[2]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_9_reg_5569[2]),
        .I5(select_ln49_3_reg_5605[2]),
        .O(\select_ln59_3_reg_5874[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln59_3_reg_5874[8]_i_19 
       (.I0(select_ln49_3_reg_5605[1]),
        .I1(\select_ln59_4_reg_5890[1]_i_3_n_3 ),
        .I2(sub_ln1351_10_reg_5581[0]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_9_reg_5569[0]),
        .I5(select_ln49_3_reg_5605[0]),
        .O(\select_ln59_3_reg_5874[8]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln59_3_reg_5874[8]_i_2 
       (.I0(select_ln49_3_reg_5605[8]),
        .I1(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[8]),
        .I3(icmp_ln49_4_reg_5617),
        .I4(sub_ln1351_10_reg_5581[8]),
        .O(\select_ln59_3_reg_5874[8]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \select_ln59_3_reg_5874[8]_i_20 
       (.I0(sub_ln1351_10_reg_5581[8]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_9_reg_5569[8]),
        .I3(select_ln49_3_reg_5605[8]),
        .O(\select_ln59_3_reg_5874[8]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln59_3_reg_5874[8]_i_21 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[7]),
        .I3(select_ln49_3_reg_5605[7]),
        .I4(\select_ln59_4_reg_5890[6]_i_3_n_3 ),
        .I5(select_ln49_3_reg_5605[6]),
        .O(\select_ln59_3_reg_5874[8]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln59_3_reg_5874[8]_i_22 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[5]),
        .I3(select_ln49_3_reg_5605[5]),
        .I4(\select_ln59_4_reg_5890[4]_i_3_n_3 ),
        .I5(select_ln49_3_reg_5605[4]),
        .O(\select_ln59_3_reg_5874[8]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln59_3_reg_5874[8]_i_23 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[3]),
        .I3(select_ln49_3_reg_5605[3]),
        .I4(\select_ln59_4_reg_5890[2]_i_3_n_3 ),
        .I5(select_ln49_3_reg_5605[2]),
        .O(\select_ln59_3_reg_5874[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln59_3_reg_5874[8]_i_24 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[1]),
        .I3(select_ln49_3_reg_5605[1]),
        .I4(\select_ln59_4_reg_5890[0]_i_3_n_3 ),
        .I5(select_ln49_3_reg_5605[0]),
        .O(\select_ln59_3_reg_5874[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \select_ln59_3_reg_5874[8]_i_5 
       (.I0(\select_ln59_5_reg_5906[8]_i_2_n_3 ),
        .I1(sub_ln1351_10_reg_5581[8]),
        .I2(icmp_ln49_4_reg_5617),
        .I3(sub_ln1351_9_reg_5569[8]),
        .I4(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I5(select_ln49_3_reg_5605[8]),
        .O(\select_ln59_3_reg_5874[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \select_ln59_3_reg_5874[8]_i_6 
       (.I0(\select_ln59_5_reg_5906[7]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I2(\select_ln59_5_reg_5906[6]_i_2_n_3 ),
        .I3(\select_ln59_3_reg_5874[6]_i_2_n_3 ),
        .O(\select_ln59_3_reg_5874[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \select_ln59_3_reg_5874[8]_i_7 
       (.I0(\select_ln59_5_reg_5906[5]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I2(\select_ln59_5_reg_5906[4]_i_2_n_3 ),
        .I3(\select_ln59_3_reg_5874[4]_i_2_n_3 ),
        .O(\select_ln59_3_reg_5874[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \select_ln59_3_reg_5874[8]_i_8 
       (.I0(\select_ln59_5_reg_5906[3]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I2(\select_ln59_5_reg_5906[2]_i_2_n_3 ),
        .I3(\select_ln59_3_reg_5874[2]_i_2_n_3 ),
        .O(\select_ln59_3_reg_5874[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \select_ln59_3_reg_5874[8]_i_9 
       (.I0(\select_ln59_5_reg_5906[1]_i_2_n_3 ),
        .I1(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I2(\select_ln59_5_reg_5906[0]_i_2_n_3 ),
        .I3(\select_ln59_3_reg_5874[0]_i_2_n_3 ),
        .O(\select_ln59_3_reg_5874[8]_i_9_n_3 ));
  FDRE \select_ln59_3_reg_5874_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[0]),
        .Q(select_ln59_3_reg_5874[0]),
        .R(1'b0));
  FDRE \select_ln59_3_reg_5874_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[1]),
        .Q(select_ln59_3_reg_5874[1]),
        .R(1'b0));
  FDRE \select_ln59_3_reg_5874_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[2]),
        .Q(select_ln59_3_reg_5874[2]),
        .R(1'b0));
  FDRE \select_ln59_3_reg_5874_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[3]),
        .Q(select_ln59_3_reg_5874[3]),
        .R(1'b0));
  FDRE \select_ln59_3_reg_5874_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[4]),
        .Q(select_ln59_3_reg_5874[4]),
        .R(1'b0));
  FDRE \select_ln59_3_reg_5874_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[5]),
        .Q(select_ln59_3_reg_5874[5]),
        .R(1'b0));
  FDRE \select_ln59_3_reg_5874_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[6]),
        .Q(select_ln59_3_reg_5874[6]),
        .R(1'b0));
  FDRE \select_ln59_3_reg_5874_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[7]),
        .Q(select_ln59_3_reg_5874[7]),
        .R(1'b0));
  FDRE \select_ln59_3_reg_5874_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_3_fu_3606_p3[8]),
        .Q(select_ln59_3_reg_5874[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_3_reg_5874_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_3_reg_5874_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln59_3_reg_5874_reg[8]_i_3_n_6 ,\select_ln59_3_reg_5874_reg[8]_i_3_n_7 ,\select_ln59_3_reg_5874_reg[8]_i_3_n_8 ,\select_ln59_3_reg_5874_reg[8]_i_3_n_9 ,\select_ln59_3_reg_5874_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_3_reg_5874[8]_i_5_n_3 ,\select_ln59_3_reg_5874[8]_i_6_n_3 ,\select_ln59_3_reg_5874[8]_i_7_n_3 ,\select_ln59_3_reg_5874[8]_i_8_n_3 ,\select_ln59_3_reg_5874[8]_i_9_n_3 }),
        .O(\NLW_select_ln59_3_reg_5874_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_3_reg_5874[8]_i_10_n_3 ,\select_ln59_3_reg_5874[8]_i_11_n_3 ,\select_ln59_3_reg_5874[8]_i_12_n_3 ,\select_ln59_3_reg_5874[8]_i_13_n_3 ,\select_ln59_3_reg_5874[8]_i_14_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_3_reg_5874_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_3_reg_5874_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ,\select_ln59_3_reg_5874_reg[8]_i_4_n_7 ,\select_ln59_3_reg_5874_reg[8]_i_4_n_8 ,\select_ln59_3_reg_5874_reg[8]_i_4_n_9 ,\select_ln59_3_reg_5874_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_3_reg_5874[8]_i_15_n_3 ,\select_ln59_3_reg_5874[8]_i_16_n_3 ,\select_ln59_3_reg_5874[8]_i_17_n_3 ,\select_ln59_3_reg_5874[8]_i_18_n_3 ,\select_ln59_3_reg_5874[8]_i_19_n_3 }),
        .O(\NLW_select_ln59_3_reg_5874_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_3_reg_5874[8]_i_20_n_3 ,\select_ln59_3_reg_5874[8]_i_21_n_3 ,\select_ln59_3_reg_5874[8]_i_22_n_3 ,\select_ln59_3_reg_5874[8]_i_23_n_3 ,\select_ln59_3_reg_5874[8]_i_24_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[0]_i_1 
       (.I0(\select_ln59_4_reg_5890[0]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[0]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_4_reg_5890[0]_i_2 
       (.I0(\select_ln59_4_reg_5890[0]_i_3_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(O[0]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .O(\select_ln59_4_reg_5890[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[0]_i_3 
       (.I0(sub_ln1351_9_reg_5569[0]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[0]),
        .O(\select_ln59_4_reg_5890[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[1]_i_1 
       (.I0(\select_ln59_4_reg_5890[1]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[1]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[1]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln59_4_reg_5890[1]_i_2 
       (.I0(\select_ln59_4_reg_5890[1]_i_3_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(O[1]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .O(\select_ln59_4_reg_5890[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln59_4_reg_5890[1]_i_3 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[1]),
        .O(\select_ln59_4_reg_5890[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[2]_i_1 
       (.I0(\select_ln59_4_reg_5890[2]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[2]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_4_reg_5890[2]_i_2 
       (.I0(\select_ln59_4_reg_5890[2]_i_3_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(O[2]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .O(\select_ln59_4_reg_5890[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[2]_i_3 
       (.I0(sub_ln1351_9_reg_5569[2]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[2]),
        .O(\select_ln59_4_reg_5890[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[3]_i_1 
       (.I0(\select_ln59_4_reg_5890[3]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[3]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[3]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln59_4_reg_5890[3]_i_2 
       (.I0(\select_ln59_4_reg_5890[3]_i_3_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(O[3]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .O(\select_ln59_4_reg_5890[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln59_4_reg_5890[3]_i_3 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[3]),
        .O(\select_ln59_4_reg_5890[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[4]_i_1 
       (.I0(\select_ln59_4_reg_5890[4]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[4]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_4_reg_5890[4]_i_2 
       (.I0(\select_ln59_4_reg_5890[4]_i_3_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(O[4]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .O(\select_ln59_4_reg_5890[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[4]_i_3 
       (.I0(sub_ln1351_9_reg_5569[4]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[4]),
        .O(\select_ln59_4_reg_5890[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[5]_i_1 
       (.I0(\select_ln59_4_reg_5890[5]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[5]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[5]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln59_4_reg_5890[5]_i_2 
       (.I0(\select_ln59_4_reg_5890[5]_i_3_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(O[5]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .O(\select_ln59_4_reg_5890[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln59_4_reg_5890[5]_i_3 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[5]),
        .O(\select_ln59_4_reg_5890[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[6]_i_1 
       (.I0(\select_ln59_4_reg_5890[6]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[6]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_4_reg_5890[6]_i_2 
       (.I0(\select_ln59_4_reg_5890[6]_i_3_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(O[6]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .O(\select_ln59_4_reg_5890[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[6]_i_3 
       (.I0(sub_ln1351_9_reg_5569[6]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[6]),
        .O(\select_ln59_4_reg_5890[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_4_reg_5890[7]_i_1 
       (.I0(\select_ln59_4_reg_5890[7]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[7]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[7]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln59_4_reg_5890[7]_i_2 
       (.I0(\select_ln59_4_reg_5890[7]_i_3_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(O[7]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .O(\select_ln59_4_reg_5890[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln59_4_reg_5890[7]_i_3 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[7]),
        .O(\select_ln59_4_reg_5890[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln59_4_reg_5890[8]_i_1 
       (.I0(\select_ln59_4_reg_5890[8]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_6_reg_5922[8]_i_2_n_3 ),
        .O(select_ln59_4_fu_3634_p3[8]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_4_reg_5890[8]_i_10 
       (.I0(\select_ln59_6_reg_5922[1]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890[1]_i_2_n_3 ),
        .I2(\select_ln59_6_reg_5922[0]_i_2_n_3 ),
        .I3(\select_ln59_4_reg_5890[0]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \select_ln59_4_reg_5890[8]_i_11 
       (.I0(\select_ln59_7_reg_5938[8]_i_3_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I2(CO),
        .I3(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I5(\select_ln59_4_reg_5890[8]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_4_reg_5890[8]_i_12 
       (.I0(\select_ln59_4_reg_5890[7]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922[7]_i_2_n_3 ),
        .I2(\select_ln59_4_reg_5890[6]_i_2_n_3 ),
        .I3(\select_ln59_6_reg_5922[6]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_4_reg_5890[8]_i_13 
       (.I0(\select_ln59_4_reg_5890[5]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922[5]_i_2_n_3 ),
        .I2(\select_ln59_4_reg_5890[4]_i_2_n_3 ),
        .I3(\select_ln59_6_reg_5922[4]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_4_reg_5890[8]_i_14 
       (.I0(\select_ln59_4_reg_5890[3]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922[3]_i_2_n_3 ),
        .I2(\select_ln59_4_reg_5890[2]_i_2_n_3 ),
        .I3(\select_ln59_6_reg_5922[2]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_4_reg_5890[8]_i_15 
       (.I0(\select_ln59_4_reg_5890[1]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922[1]_i_2_n_3 ),
        .I2(\select_ln59_4_reg_5890[0]_i_2_n_3 ),
        .I3(\select_ln59_6_reg_5922[0]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hE2E2E2000000E200)) 
    \select_ln59_4_reg_5890[8]_i_16 
       (.I0(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I3(sub_ln1351_10_reg_5581[8]),
        .I4(icmp_ln49_4_reg_5617),
        .I5(sub_ln1351_9_reg_5569[8]),
        .O(\select_ln59_4_reg_5890[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h88888888EEE888E8)) 
    \select_ln59_4_reg_5890[8]_i_17 
       (.I0(\select_ln59_4_reg_5890_reg[8]_i_5_0 ),
        .I1(\select_ln59_4_reg_5890[7]_i_3_n_3 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(O[6]),
        .I5(\select_ln59_4_reg_5890[6]_i_3_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h88888888EEE888E8)) 
    \select_ln59_4_reg_5890[8]_i_18 
       (.I0(\select_ln59_4_reg_5890_reg[8]_i_5_2 ),
        .I1(\select_ln59_4_reg_5890[5]_i_3_n_3 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(O[4]),
        .I5(\select_ln59_4_reg_5890[4]_i_3_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h88888888EEE888E8)) 
    \select_ln59_4_reg_5890[8]_i_19 
       (.I0(\select_ln59_4_reg_5890_reg[8]_i_5_4 ),
        .I1(\select_ln59_4_reg_5890[3]_i_3_n_3 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(O[2]),
        .I5(\select_ln59_4_reg_5890[2]_i_3_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln59_4_reg_5890[8]_i_2 
       (.I0(\select_ln59_4_reg_5890[8]_i_4_n_3 ),
        .I1(\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h88888888EEE888E8)) 
    \select_ln59_4_reg_5890[8]_i_20 
       (.I0(\select_ln59_4_reg_5890_reg[8]_i_5_6 ),
        .I1(\select_ln59_4_reg_5890[1]_i_3_n_3 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .I3(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I4(O[0]),
        .I5(\select_ln59_4_reg_5890[0]_i_3_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \select_ln59_4_reg_5890[8]_i_21 
       (.I0(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I3(sub_ln1351_10_reg_5581[8]),
        .I4(icmp_ln49_4_reg_5617),
        .I5(sub_ln1351_9_reg_5569[8]),
        .O(\select_ln59_4_reg_5890[8]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h656A00000000656A)) 
    \select_ln59_4_reg_5890[8]_i_22 
       (.I0(\select_ln59_4_reg_5890[7]_i_3_n_3 ),
        .I1(O[7]),
        .I2(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .I4(\select_ln59_4_reg_5890[6]_i_3_n_3 ),
        .I5(\select_ln59_4_reg_5890_reg[8]_i_5_1 ),
        .O(\select_ln59_4_reg_5890[8]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h656A00000000656A)) 
    \select_ln59_4_reg_5890[8]_i_23 
       (.I0(\select_ln59_4_reg_5890[5]_i_3_n_3 ),
        .I1(O[5]),
        .I2(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .I4(\select_ln59_4_reg_5890[4]_i_3_n_3 ),
        .I5(\select_ln59_4_reg_5890_reg[8]_i_5_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h656A00000000656A)) 
    \select_ln59_4_reg_5890[8]_i_24 
       (.I0(\select_ln59_4_reg_5890[3]_i_3_n_3 ),
        .I1(O[3]),
        .I2(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .I4(\select_ln59_4_reg_5890[2]_i_3_n_3 ),
        .I5(\select_ln59_4_reg_5890_reg[8]_i_5_5 ),
        .O(\select_ln59_4_reg_5890[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h656A00000000656A)) 
    \select_ln59_4_reg_5890[8]_i_25 
       (.I0(\select_ln59_4_reg_5890[1]_i_3_n_3 ),
        .I1(O[1]),
        .I2(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .I4(\select_ln59_4_reg_5890[0]_i_3_n_3 ),
        .I5(\select_ln59_4_reg_5890_reg[8]_i_5_7 ),
        .O(\select_ln59_4_reg_5890[8]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln59_4_reg_5890[8]_i_4 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_10_reg_5581[8]),
        .O(\select_ln59_4_reg_5890[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \select_ln59_4_reg_5890[8]_i_6 
       (.I0(\select_ln59_7_reg_5938[8]_i_3_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I2(CO),
        .I3(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I5(\select_ln59_4_reg_5890[8]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_4_reg_5890[8]_i_7 
       (.I0(\select_ln59_6_reg_5922[7]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890[7]_i_2_n_3 ),
        .I2(\select_ln59_6_reg_5922[6]_i_2_n_3 ),
        .I3(\select_ln59_4_reg_5890[6]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_4_reg_5890[8]_i_8 
       (.I0(\select_ln59_6_reg_5922[5]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890[5]_i_2_n_3 ),
        .I2(\select_ln59_6_reg_5922[4]_i_2_n_3 ),
        .I3(\select_ln59_4_reg_5890[4]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_4_reg_5890[8]_i_9 
       (.I0(\select_ln59_6_reg_5922[3]_i_2_n_3 ),
        .I1(\select_ln59_4_reg_5890[3]_i_2_n_3 ),
        .I2(\select_ln59_6_reg_5922[2]_i_2_n_3 ),
        .I3(\select_ln59_4_reg_5890[2]_i_2_n_3 ),
        .O(\select_ln59_4_reg_5890[8]_i_9_n_3 ));
  FDRE \select_ln59_4_reg_5890_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[0]),
        .Q(select_ln59_4_reg_5890[0]),
        .R(1'b0));
  FDRE \select_ln59_4_reg_5890_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[1]),
        .Q(select_ln59_4_reg_5890[1]),
        .R(1'b0));
  FDRE \select_ln59_4_reg_5890_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[2]),
        .Q(select_ln59_4_reg_5890[2]),
        .R(1'b0));
  FDRE \select_ln59_4_reg_5890_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[3]),
        .Q(select_ln59_4_reg_5890[3]),
        .R(1'b0));
  FDRE \select_ln59_4_reg_5890_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[4]),
        .Q(select_ln59_4_reg_5890[4]),
        .R(1'b0));
  FDRE \select_ln59_4_reg_5890_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[5]),
        .Q(select_ln59_4_reg_5890[5]),
        .R(1'b0));
  FDRE \select_ln59_4_reg_5890_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[6]),
        .Q(select_ln59_4_reg_5890[6]),
        .R(1'b0));
  FDRE \select_ln59_4_reg_5890_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[7]),
        .Q(select_ln59_4_reg_5890[7]),
        .R(1'b0));
  FDRE \select_ln59_4_reg_5890_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_4_fu_3634_p3[8]),
        .Q(select_ln59_4_reg_5890[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_4_reg_5890_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_4_reg_5890_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln59_4_reg_5890_reg[8]_i_3_n_6 ,\select_ln59_4_reg_5890_reg[8]_i_3_n_7 ,\select_ln59_4_reg_5890_reg[8]_i_3_n_8 ,\select_ln59_4_reg_5890_reg[8]_i_3_n_9 ,\select_ln59_4_reg_5890_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_4_reg_5890[8]_i_6_n_3 ,\select_ln59_4_reg_5890[8]_i_7_n_3 ,\select_ln59_4_reg_5890[8]_i_8_n_3 ,\select_ln59_4_reg_5890[8]_i_9_n_3 ,\select_ln59_4_reg_5890[8]_i_10_n_3 }),
        .O(\NLW_select_ln59_4_reg_5890_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_4_reg_5890[8]_i_11_n_3 ,\select_ln59_4_reg_5890[8]_i_12_n_3 ,\select_ln59_4_reg_5890[8]_i_13_n_3 ,\select_ln59_4_reg_5890[8]_i_14_n_3 ,\select_ln59_4_reg_5890[8]_i_15_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_4_reg_5890_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_4_reg_5890_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln59_4_reg_5890_reg[8]_i_5_n_6 ,\select_ln59_4_reg_5890_reg[8]_i_5_n_7 ,\select_ln59_4_reg_5890_reg[8]_i_5_n_8 ,\select_ln59_4_reg_5890_reg[8]_i_5_n_9 ,\select_ln59_4_reg_5890_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_4_reg_5890[8]_i_16_n_3 ,\select_ln59_4_reg_5890[8]_i_17_n_3 ,\select_ln59_4_reg_5890[8]_i_18_n_3 ,\select_ln59_4_reg_5890[8]_i_19_n_3 ,\select_ln59_4_reg_5890[8]_i_20_n_3 }),
        .O(\NLW_select_ln59_4_reg_5890_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_4_reg_5890[8]_i_21_n_3 ,\select_ln59_4_reg_5890[8]_i_22_n_3 ,\select_ln59_4_reg_5890[8]_i_23_n_3 ,\select_ln59_4_reg_5890[8]_i_24_n_3 ,\select_ln59_4_reg_5890[8]_i_25_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[0]_i_1 
       (.I0(\select_ln59_5_reg_5906[0]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_7_reg_5938[0]_i_2_n_3 ),
        .O(select_ln59_5_fu_3662_p3[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[0]_i_2 
       (.I0(O[0]),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_20 ),
        .O(\select_ln59_5_reg_5906[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[0]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[0]),
        .O(\zext_ln1351_reg_5466_reg[7]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[1]_i_1 
       (.I0(\select_ln59_5_reg_5906[1]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_7_reg_5938[1]_i_2_n_3 ),
        .O(select_ln59_5_fu_3662_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[1]_i_2 
       (.I0(O[1]),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_19 ),
        .O(\select_ln59_5_reg_5906[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[1]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[1]),
        .O(\zext_ln1351_reg_5466_reg[7]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[2]_i_1 
       (.I0(\select_ln59_5_reg_5906[2]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_7_reg_5938[2]_i_2_n_3 ),
        .O(select_ln59_5_fu_3662_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[2]_i_2 
       (.I0(O[2]),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_18 ),
        .O(\select_ln59_5_reg_5906[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[2]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[2]),
        .O(\zext_ln1351_reg_5466_reg[7]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[3]_i_1 
       (.I0(\select_ln59_5_reg_5906[3]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_7_reg_5938[3]_i_2_n_3 ),
        .O(select_ln59_5_fu_3662_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[3]_i_2 
       (.I0(O[3]),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_17 ),
        .O(\select_ln59_5_reg_5906[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[3]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[3]),
        .O(\zext_ln1351_reg_5466_reg[7]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[4]_i_1 
       (.I0(\select_ln59_5_reg_5906[4]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_7_reg_5938[4]_i_2_n_3 ),
        .O(select_ln59_5_fu_3662_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[4]_i_2 
       (.I0(O[4]),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_16 ),
        .O(\select_ln59_5_reg_5906[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[4]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[4]),
        .O(\zext_ln1351_reg_5466_reg[7]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[5]_i_1 
       (.I0(\select_ln59_5_reg_5906[5]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_7_reg_5938[5]_i_2_n_3 ),
        .O(select_ln59_5_fu_3662_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[5]_i_2 
       (.I0(O[5]),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_15 ),
        .O(\select_ln59_5_reg_5906[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[5]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[5]),
        .O(\zext_ln1351_reg_5466_reg[7]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[6]_i_1 
       (.I0(\select_ln59_5_reg_5906[6]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_7_reg_5938[6]_i_2_n_3 ),
        .O(select_ln59_5_fu_3662_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[6]_i_2 
       (.I0(O[6]),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_14 ),
        .O(\select_ln59_5_reg_5906[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[6]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[6]),
        .O(\zext_ln1351_reg_5466_reg[7]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[7]_i_1 
       (.I0(\select_ln59_5_reg_5906[7]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(\select_ln59_7_reg_5938[7]_i_2_n_3 ),
        .O(select_ln59_5_fu_3662_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[7]_i_2 
       (.I0(O[7]),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_13 ),
        .O(\select_ln59_5_reg_5906[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[7]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[7]),
        .O(\zext_ln1351_reg_5466_reg[7]_13 ));
  LUT5 #(
    .INIT(32'h44747774)) 
    \select_ln59_5_reg_5906[8]_i_1 
       (.I0(\select_ln59_5_reg_5906[8]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ),
        .I2(select_ln49_reg_5593[8]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(\select_ln59_7_reg_5938[8]_i_3_n_3 ),
        .O(select_ln59_5_fu_3662_p3[8]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_5_reg_5906[8]_i_10 
       (.I0(\select_ln59_7_reg_5938[3]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906[3]_i_2_n_3 ),
        .I2(\select_ln59_7_reg_5938[2]_i_2_n_3 ),
        .I3(\select_ln59_5_reg_5906[2]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_5_reg_5906[8]_i_11 
       (.I0(\select_ln59_7_reg_5938[1]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906[1]_i_2_n_3 ),
        .I2(\select_ln59_7_reg_5938[0]_i_2_n_3 ),
        .I3(\select_ln59_5_reg_5906[0]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hDD1D111D22E2EEE2)) 
    \select_ln59_5_reg_5906[8]_i_12 
       (.I0(select_ln49_reg_5593[8]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_reg_5475[8]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I4(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I5(\select_ln59_5_reg_5906[8]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_5_reg_5906[8]_i_13 
       (.I0(\select_ln59_5_reg_5906[7]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938[7]_i_2_n_3 ),
        .I2(\select_ln59_5_reg_5906[6]_i_2_n_3 ),
        .I3(\select_ln59_7_reg_5938[6]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_5_reg_5906[8]_i_14 
       (.I0(\select_ln59_5_reg_5906[5]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938[5]_i_2_n_3 ),
        .I2(\select_ln59_5_reg_5906[4]_i_2_n_3 ),
        .I3(\select_ln59_7_reg_5938[4]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_5_reg_5906[8]_i_15 
       (.I0(\select_ln59_5_reg_5906[3]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938[3]_i_2_n_3 ),
        .I2(\select_ln59_5_reg_5906[2]_i_2_n_3 ),
        .I3(\select_ln59_7_reg_5938[2]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_5_reg_5906[8]_i_16 
       (.I0(\select_ln59_5_reg_5906[1]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938[1]_i_2_n_3 ),
        .I2(\select_ln59_5_reg_5906[0]_i_2_n_3 ),
        .I3(\select_ln59_7_reg_5938[0]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_5_reg_5906[8]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I1(\select_ln59_2_reg_5860_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I3(\select_ln59_3_reg_5874_reg[0]_0 ),
        .I4(\select_ln59_5_reg_5906[8]_i_6_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_5_reg_5906[8]_i_6 
       (.I0(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(CO),
        .O(\select_ln59_5_reg_5906[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00000000DD1D111D)) 
    \select_ln59_5_reg_5906[8]_i_7 
       (.I0(select_ln49_reg_5593[8]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I2(sub_ln1351_reg_5475[8]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I4(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I5(\select_ln59_5_reg_5906[8]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_5_reg_5906[8]_i_8 
       (.I0(\select_ln59_7_reg_5938[7]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906[7]_i_2_n_3 ),
        .I2(\select_ln59_7_reg_5938[6]_i_2_n_3 ),
        .I3(\select_ln59_5_reg_5906[6]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_5_reg_5906[8]_i_9 
       (.I0(\select_ln59_7_reg_5938[5]_i_2_n_3 ),
        .I1(\select_ln59_5_reg_5906[5]_i_2_n_3 ),
        .I2(\select_ln59_7_reg_5938[4]_i_2_n_3 ),
        .I3(\select_ln59_5_reg_5906[4]_i_2_n_3 ),
        .O(\select_ln59_5_reg_5906[8]_i_9_n_3 ));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[0]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[1]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[2]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[3]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[4]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[5]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[6]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[7]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_5_reg_5906[8]),
        .Q(select_ln59_5_reg_5906_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[0]),
        .Q(select_ln59_5_reg_5906[0]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[1]),
        .Q(select_ln59_5_reg_5906[1]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[2]),
        .Q(select_ln59_5_reg_5906[2]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[3]),
        .Q(select_ln59_5_reg_5906[3]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[4]),
        .Q(select_ln59_5_reg_5906[4]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[5]),
        .Q(select_ln59_5_reg_5906[5]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[6]),
        .Q(select_ln59_5_reg_5906[6]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[7]),
        .Q(select_ln59_5_reg_5906[7]),
        .R(1'b0));
  FDRE \select_ln59_5_reg_5906_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_5_fu_3662_p3[8]),
        .Q(select_ln59_5_reg_5906[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_5_reg_5906_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_5_reg_5906_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln59_5_reg_5906_reg[8]_i_3_n_6 ,\select_ln59_5_reg_5906_reg[8]_i_3_n_7 ,\select_ln59_5_reg_5906_reg[8]_i_3_n_8 ,\select_ln59_5_reg_5906_reg[8]_i_3_n_9 ,\select_ln59_5_reg_5906_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_5_reg_5906[8]_i_7_n_3 ,\select_ln59_5_reg_5906[8]_i_8_n_3 ,\select_ln59_5_reg_5906[8]_i_9_n_3 ,\select_ln59_5_reg_5906[8]_i_10_n_3 ,\select_ln59_5_reg_5906[8]_i_11_n_3 }),
        .O(\NLW_select_ln59_5_reg_5906_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_5_reg_5906[8]_i_12_n_3 ,\select_ln59_5_reg_5906[8]_i_13_n_3 ,\select_ln59_5_reg_5906[8]_i_14_n_3 ,\select_ln59_5_reg_5906[8]_i_15_n_3 ,\select_ln59_5_reg_5906[8]_i_16_n_3 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[0]_i_1 
       (.I0(\select_ln59_6_reg_5922[0]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[0]),
        .O(select_ln59_6_fu_3689_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[0]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[0]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_6_reg_5922[0]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[0]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[0]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[0]),
        .O(\select_ln59_6_reg_5922[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[1]_i_1 
       (.I0(\select_ln59_6_reg_5922[1]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[1]),
        .O(select_ln59_6_fu_3689_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[1]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[1]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_6_reg_5922[1]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[1]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[1]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[1]),
        .O(\select_ln59_6_reg_5922[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[2]_i_1 
       (.I0(\select_ln59_6_reg_5922[2]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[2]),
        .O(select_ln59_6_fu_3689_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[2]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[2]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_6_reg_5922[2]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[2]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[2]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[2]),
        .O(\select_ln59_6_reg_5922[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[3]_i_1 
       (.I0(\select_ln59_6_reg_5922[3]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[3]),
        .O(select_ln59_6_fu_3689_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[3]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[3]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_6_reg_5922[3]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[3]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[3]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[3]),
        .O(\select_ln59_6_reg_5922[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[4]_i_1 
       (.I0(\select_ln59_6_reg_5922[4]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[4]),
        .O(select_ln59_6_fu_3689_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[4]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[4]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_6_reg_5922[4]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[4]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[4]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[4]),
        .O(\select_ln59_6_reg_5922[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[5]_i_1 
       (.I0(\select_ln59_6_reg_5922[5]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[5]),
        .O(select_ln59_6_fu_3689_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[5]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[5]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_6_reg_5922[5]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[5]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[5]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[5]),
        .O(\select_ln59_6_reg_5922[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[6]_i_1 
       (.I0(\select_ln59_6_reg_5922[6]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[6]),
        .O(select_ln59_6_fu_3689_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[6]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[6]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_6_reg_5922[6]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[6]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[6]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[6]),
        .O(\select_ln59_6_reg_5922[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[7]_i_1 
       (.I0(\select_ln59_6_reg_5922[7]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[7]),
        .O(select_ln59_6_fu_3689_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[7]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(D[7]),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_6_reg_5922[7]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_6_reg_5922[7]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[7]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[7]),
        .O(\select_ln59_6_reg_5922[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln59_6_reg_5922[8]_i_1 
       (.I0(\select_ln59_6_reg_5922[8]_i_2_n_3 ),
        .I1(\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ),
        .I2(select_ln54_reg_5627[8]),
        .O(select_ln59_6_fu_3689_p3[8]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_6_reg_5922[8]_i_10 
       (.I0(select_ln54_reg_5627[1]),
        .I1(\select_ln59_6_reg_5922[1]_i_2_n_3 ),
        .I2(select_ln54_reg_5627[0]),
        .I3(\select_ln59_6_reg_5922[0]_i_2_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \select_ln59_6_reg_5922[8]_i_11 
       (.I0(select_ln54_reg_5627[8]),
        .I1(\select_ln59_7_reg_5938[8]_i_3_n_3 ),
        .I2(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I3(CO),
        .I4(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(\select_ln59_6_reg_5922[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_6_reg_5922[8]_i_12 
       (.I0(\select_ln59_6_reg_5922[7]_i_2_n_3 ),
        .I1(select_ln54_reg_5627[7]),
        .I2(\select_ln59_6_reg_5922[6]_i_2_n_3 ),
        .I3(select_ln54_reg_5627[6]),
        .O(\select_ln59_6_reg_5922[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_6_reg_5922[8]_i_13 
       (.I0(\select_ln59_6_reg_5922[5]_i_2_n_3 ),
        .I1(select_ln54_reg_5627[5]),
        .I2(\select_ln59_6_reg_5922[4]_i_2_n_3 ),
        .I3(select_ln54_reg_5627[4]),
        .O(\select_ln59_6_reg_5922[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_6_reg_5922[8]_i_14 
       (.I0(\select_ln59_6_reg_5922[3]_i_2_n_3 ),
        .I1(select_ln54_reg_5627[3]),
        .I2(\select_ln59_6_reg_5922[2]_i_2_n_3 ),
        .I3(select_ln54_reg_5627[2]),
        .O(\select_ln59_6_reg_5922[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_6_reg_5922[8]_i_15 
       (.I0(\select_ln59_6_reg_5922[1]_i_2_n_3 ),
        .I1(select_ln54_reg_5627[1]),
        .I2(\select_ln59_6_reg_5922[0]_i_2_n_3 ),
        .I3(select_ln54_reg_5627[0]),
        .O(\select_ln59_6_reg_5922[8]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_6_reg_5922[8]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I1(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I2(CO),
        .I3(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I4(\select_ln59_7_reg_5938[8]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h000000D1D1D100D1)) 
    \select_ln59_6_reg_5922[8]_i_26 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I3(CO),
        .I4(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(\select_ln59_6_reg_5922[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln59_6_reg_5922[8]_i_27 
       (.I0(\select_ln59_6_reg_5922[7]_i_3_n_3 ),
        .I1(\zext_ln1351_reg_5466_reg[7]_13 ),
        .I2(sub_ln1351_reg_5475[6]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I4(sub_ln1351_15_fu_2479_p2[6]),
        .I5(\zext_ln1351_reg_5466_reg[7]_14 ),
        .O(\select_ln59_6_reg_5922[8]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln59_6_reg_5922[8]_i_28 
       (.I0(\select_ln59_6_reg_5922[5]_i_3_n_3 ),
        .I1(\zext_ln1351_reg_5466_reg[7]_15 ),
        .I2(sub_ln1351_reg_5475[4]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I4(sub_ln1351_15_fu_2479_p2[4]),
        .I5(\zext_ln1351_reg_5466_reg[7]_16 ),
        .O(\select_ln59_6_reg_5922[8]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln59_6_reg_5922[8]_i_29 
       (.I0(\select_ln59_6_reg_5922[3]_i_3_n_3 ),
        .I1(\zext_ln1351_reg_5466_reg[7]_17 ),
        .I2(sub_ln1351_reg_5475[2]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I4(sub_ln1351_15_fu_2479_p2[2]),
        .I5(\zext_ln1351_reg_5466_reg[7]_18 ),
        .O(\select_ln59_6_reg_5922[8]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln59_6_reg_5922[8]_i_30 
       (.I0(\select_ln59_6_reg_5922[1]_i_3_n_3 ),
        .I1(\zext_ln1351_reg_5466_reg[7]_19 ),
        .I2(sub_ln1351_reg_5475[0]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I4(sub_ln1351_15_fu_2479_p2[0]),
        .I5(\zext_ln1351_reg_5466_reg[7]_20 ),
        .O(\select_ln59_6_reg_5922[8]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hD1D1D12E2E2ED12E)) 
    \select_ln59_6_reg_5922[8]_i_31 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I3(CO),
        .I4(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(\select_ln59_6_reg_5922[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln59_6_reg_5922[8]_i_32 
       (.I0(\zext_ln1351_reg_5466_reg[7]_13 ),
        .I1(sub_ln1351_15_fu_2479_p2[7]),
        .I2(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I3(sub_ln1351_reg_5475[7]),
        .I4(\zext_ln1351_reg_5466_reg[7]_14 ),
        .I5(\select_ln59_6_reg_5922[6]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln59_6_reg_5922[8]_i_33 
       (.I0(\zext_ln1351_reg_5466_reg[7]_15 ),
        .I1(sub_ln1351_15_fu_2479_p2[5]),
        .I2(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I3(sub_ln1351_reg_5475[5]),
        .I4(\zext_ln1351_reg_5466_reg[7]_16 ),
        .I5(\select_ln59_6_reg_5922[4]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln59_6_reg_5922[8]_i_34 
       (.I0(\zext_ln1351_reg_5466_reg[7]_17 ),
        .I1(sub_ln1351_15_fu_2479_p2[3]),
        .I2(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I3(sub_ln1351_reg_5475[3]),
        .I4(\zext_ln1351_reg_5466_reg[7]_18 ),
        .I5(\select_ln59_6_reg_5922[2]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln59_6_reg_5922[8]_i_35 
       (.I0(\zext_ln1351_reg_5466_reg[7]_19 ),
        .I1(sub_ln1351_15_fu_2479_p2[1]),
        .I2(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I3(sub_ln1351_reg_5475[1]),
        .I4(\zext_ln1351_reg_5466_reg[7]_20 ),
        .I5(\select_ln59_6_reg_5922[0]_i_3_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \select_ln59_6_reg_5922[8]_i_6 
       (.I0(select_ln54_reg_5627[8]),
        .I1(\select_ln59_7_reg_5938[8]_i_3_n_3 ),
        .I2(\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ),
        .I3(CO),
        .I4(\select_ln59_6_reg_5922_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(\select_ln59_6_reg_5922[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_6_reg_5922[8]_i_7 
       (.I0(select_ln54_reg_5627[7]),
        .I1(\select_ln59_6_reg_5922[7]_i_2_n_3 ),
        .I2(select_ln54_reg_5627[6]),
        .I3(\select_ln59_6_reg_5922[6]_i_2_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_6_reg_5922[8]_i_8 
       (.I0(select_ln54_reg_5627[5]),
        .I1(\select_ln59_6_reg_5922[5]_i_2_n_3 ),
        .I2(select_ln54_reg_5627[4]),
        .I3(\select_ln59_6_reg_5922[4]_i_2_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_6_reg_5922[8]_i_9 
       (.I0(select_ln54_reg_5627[3]),
        .I1(\select_ln59_6_reg_5922[3]_i_2_n_3 ),
        .I2(select_ln54_reg_5627[2]),
        .I3(\select_ln59_6_reg_5922[2]_i_2_n_3 ),
        .O(\select_ln59_6_reg_5922[8]_i_9_n_3 ));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[0]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[1]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[2]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[3]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[4]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[5]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[6]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[7]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_6_reg_5922[8]),
        .Q(select_ln59_6_reg_5922_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[0]),
        .Q(select_ln59_6_reg_5922[0]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[1]),
        .Q(select_ln59_6_reg_5922[1]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[2]),
        .Q(select_ln59_6_reg_5922[2]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[3]),
        .Q(select_ln59_6_reg_5922[3]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[4]),
        .Q(select_ln59_6_reg_5922[4]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[5]),
        .Q(select_ln59_6_reg_5922[5]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[6]),
        .Q(select_ln59_6_reg_5922[6]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[7]),
        .Q(select_ln59_6_reg_5922[7]),
        .R(1'b0));
  FDRE \select_ln59_6_reg_5922_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_6_fu_3689_p3[8]),
        .Q(select_ln59_6_reg_5922[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_6_reg_5922_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_6_reg_5922_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln59_6_reg_5922_reg[8]_i_3_n_6 ,\select_ln59_6_reg_5922_reg[8]_i_3_n_7 ,\select_ln59_6_reg_5922_reg[8]_i_3_n_8 ,\select_ln59_6_reg_5922_reg[8]_i_3_n_9 ,\select_ln59_6_reg_5922_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_6_reg_5922[8]_i_6_n_3 ,\select_ln59_6_reg_5922[8]_i_7_n_3 ,\select_ln59_6_reg_5922[8]_i_8_n_3 ,\select_ln59_6_reg_5922[8]_i_9_n_3 ,\select_ln59_6_reg_5922[8]_i_10_n_3 }),
        .O(\NLW_select_ln59_6_reg_5922_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_6_reg_5922[8]_i_11_n_3 ,\select_ln59_6_reg_5922[8]_i_12_n_3 ,\select_ln59_6_reg_5922[8]_i_13_n_3 ,\select_ln59_6_reg_5922[8]_i_14_n_3 ,\select_ln59_6_reg_5922[8]_i_15_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_6_reg_5922_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_6_reg_5922_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln59_6_reg_5922_reg[8]_i_5_n_6 ,\select_ln59_6_reg_5922_reg[8]_i_5_n_7 ,\select_ln59_6_reg_5922_reg[8]_i_5_n_8 ,\select_ln59_6_reg_5922_reg[8]_i_5_n_9 ,\select_ln59_6_reg_5922_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_6_reg_5922[8]_i_26_n_3 ,\select_ln59_6_reg_5922[8]_i_27_n_3 ,\select_ln59_6_reg_5922[8]_i_28_n_3 ,\select_ln59_6_reg_5922[8]_i_29_n_3 ,\select_ln59_6_reg_5922[8]_i_30_n_3 }),
        .O(\NLW_select_ln59_6_reg_5922_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_6_reg_5922[8]_i_31_n_3 ,\select_ln59_6_reg_5922[8]_i_32_n_3 ,\select_ln59_6_reg_5922[8]_i_33_n_3 ,\select_ln59_6_reg_5922[8]_i_34_n_3 ,\select_ln59_6_reg_5922[8]_i_35_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_7_reg_5938[0]_i_1 
       (.I0(\select_ln59_7_reg_5938[0]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I2(select_ln54_1_reg_5641[0]),
        .O(select_ln59_7_fu_3713_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_7_reg_5938[0]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[0]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[0]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(select_ln49_reg_5593[0]),
        .O(\select_ln59_7_reg_5938[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_7_reg_5938[1]_i_1 
       (.I0(\select_ln59_7_reg_5938[1]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I2(select_ln54_1_reg_5641[1]),
        .O(select_ln59_7_fu_3713_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_7_reg_5938[1]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[1]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[1]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(select_ln49_reg_5593[1]),
        .O(\select_ln59_7_reg_5938[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_7_reg_5938[2]_i_1 
       (.I0(\select_ln59_7_reg_5938[2]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I2(select_ln54_1_reg_5641[2]),
        .O(select_ln59_7_fu_3713_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_7_reg_5938[2]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[2]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[2]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(select_ln49_reg_5593[2]),
        .O(\select_ln59_7_reg_5938[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_7_reg_5938[3]_i_1 
       (.I0(\select_ln59_7_reg_5938[3]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I2(select_ln54_1_reg_5641[3]),
        .O(select_ln59_7_fu_3713_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_7_reg_5938[3]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[3]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[3]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(select_ln49_reg_5593[3]),
        .O(\select_ln59_7_reg_5938[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_7_reg_5938[4]_i_1 
       (.I0(\select_ln59_7_reg_5938[4]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I2(select_ln54_1_reg_5641[4]),
        .O(select_ln59_7_fu_3713_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_7_reg_5938[4]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[4]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[4]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(select_ln49_reg_5593[4]),
        .O(\select_ln59_7_reg_5938[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_7_reg_5938[5]_i_1 
       (.I0(\select_ln59_7_reg_5938[5]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I2(select_ln54_1_reg_5641[5]),
        .O(select_ln59_7_fu_3713_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_7_reg_5938[5]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[5]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[5]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(select_ln49_reg_5593[5]),
        .O(\select_ln59_7_reg_5938[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_7_reg_5938[6]_i_1 
       (.I0(\select_ln59_7_reg_5938[6]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I2(select_ln54_1_reg_5641[6]),
        .O(select_ln59_7_fu_3713_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_7_reg_5938[6]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[6]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[6]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(select_ln49_reg_5593[6]),
        .O(\select_ln59_7_reg_5938[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_7_reg_5938[7]_i_1 
       (.I0(\select_ln59_7_reg_5938[7]_i_2_n_3 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I2(select_ln54_1_reg_5641[7]),
        .O(select_ln59_7_fu_3713_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln59_7_reg_5938[7]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[7]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[7]),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I4(select_ln49_reg_5593[7]),
        .O(\select_ln59_7_reg_5938[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h2EFF2E00)) 
    \select_ln59_7_reg_5938[8]_i_1 
       (.I0(select_ln49_reg_5593[8]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I2(\select_ln59_7_reg_5938[8]_i_3_n_3 ),
        .I3(\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ),
        .I4(select_ln54_1_reg_5641[8]),
        .O(select_ln59_7_fu_3713_p3[8]));
  LUT4 #(
    .INIT(16'h59A9)) 
    \select_ln59_7_reg_5938[8]_i_10 
       (.I0(select_ln49_reg_5593[8]),
        .I1(sub_ln1351_reg_5475[8]),
        .I2(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I3(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln59_7_reg_5938[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln59_7_reg_5938[8]_i_11 
       (.I0(sub_ln1351_15_fu_2479_p2[7]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[7]),
        .I3(select_ln49_reg_5593[7]),
        .I4(\select_ln59_6_reg_5922[6]_i_3_n_3 ),
        .I5(select_ln49_reg_5593[6]),
        .O(\select_ln59_7_reg_5938[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln59_7_reg_5938[8]_i_12 
       (.I0(sub_ln1351_15_fu_2479_p2[5]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[5]),
        .I3(select_ln49_reg_5593[5]),
        .I4(\select_ln59_6_reg_5922[4]_i_3_n_3 ),
        .I5(select_ln49_reg_5593[4]),
        .O(\select_ln59_7_reg_5938[8]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln59_7_reg_5938[8]_i_13 
       (.I0(sub_ln1351_15_fu_2479_p2[3]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[3]),
        .I3(select_ln49_reg_5593[3]),
        .I4(\select_ln59_6_reg_5922[2]_i_3_n_3 ),
        .I5(select_ln49_reg_5593[2]),
        .O(\select_ln59_7_reg_5938[8]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln59_7_reg_5938[8]_i_14 
       (.I0(sub_ln1351_15_fu_2479_p2[1]),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[1]),
        .I3(select_ln49_reg_5593[1]),
        .I4(\select_ln59_6_reg_5922[0]_i_3_n_3 ),
        .I5(select_ln49_reg_5593[0]),
        .O(\select_ln59_7_reg_5938[8]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h0404540454545404)) 
    \select_ln59_7_reg_5938[8]_i_16 
       (.I0(select_ln54_1_reg_5641[8]),
        .I1(select_ln49_reg_5593[8]),
        .I2(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I3(sub_ln1351_reg_5475[8]),
        .I4(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I5(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln59_7_reg_5938[8]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_7_reg_5938[8]_i_17 
       (.I0(select_ln54_1_reg_5641[7]),
        .I1(\select_ln59_7_reg_5938[7]_i_2_n_3 ),
        .I2(select_ln54_1_reg_5641[6]),
        .I3(\select_ln59_7_reg_5938[6]_i_2_n_3 ),
        .O(\select_ln59_7_reg_5938[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_7_reg_5938[8]_i_18 
       (.I0(select_ln54_1_reg_5641[5]),
        .I1(\select_ln59_7_reg_5938[5]_i_2_n_3 ),
        .I2(select_ln54_1_reg_5641[4]),
        .I3(\select_ln59_7_reg_5938[4]_i_2_n_3 ),
        .O(\select_ln59_7_reg_5938[8]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_7_reg_5938[8]_i_19 
       (.I0(select_ln54_1_reg_5641[3]),
        .I1(\select_ln59_7_reg_5938[3]_i_2_n_3 ),
        .I2(select_ln54_1_reg_5641[2]),
        .I3(\select_ln59_7_reg_5938[2]_i_2_n_3 ),
        .O(\select_ln59_7_reg_5938[8]_i_19_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln59_7_reg_5938[8]_i_20 
       (.I0(select_ln54_1_reg_5641[1]),
        .I1(\select_ln59_7_reg_5938[1]_i_2_n_3 ),
        .I2(select_ln54_1_reg_5641[0]),
        .I3(\select_ln59_7_reg_5938[0]_i_2_n_3 ),
        .O(\select_ln59_7_reg_5938[8]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h5959A959A9A9A959)) 
    \select_ln59_7_reg_5938[8]_i_21 
       (.I0(select_ln54_1_reg_5641[8]),
        .I1(select_ln49_reg_5593[8]),
        .I2(\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ),
        .I3(sub_ln1351_reg_5475[8]),
        .I4(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I5(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln59_7_reg_5938[8]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_7_reg_5938[8]_i_22 
       (.I0(\select_ln59_7_reg_5938[7]_i_2_n_3 ),
        .I1(select_ln54_1_reg_5641[7]),
        .I2(\select_ln59_7_reg_5938[6]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[6]),
        .O(\select_ln59_7_reg_5938[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_7_reg_5938[8]_i_23 
       (.I0(\select_ln59_7_reg_5938[5]_i_2_n_3 ),
        .I1(select_ln54_1_reg_5641[5]),
        .I2(\select_ln59_7_reg_5938[4]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[4]),
        .O(\select_ln59_7_reg_5938[8]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_7_reg_5938[8]_i_24 
       (.I0(\select_ln59_7_reg_5938[3]_i_2_n_3 ),
        .I1(select_ln54_1_reg_5641[3]),
        .I2(\select_ln59_7_reg_5938[2]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[2]),
        .O(\select_ln59_7_reg_5938[8]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_7_reg_5938[8]_i_25 
       (.I0(\select_ln59_7_reg_5938[1]_i_2_n_3 ),
        .I1(select_ln54_1_reg_5641[1]),
        .I2(\select_ln59_7_reg_5938[0]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[0]),
        .O(\select_ln59_7_reg_5938[8]_i_25_n_3 ));
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln59_7_reg_5938[8]_i_26 
       (.I0(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I1(sub_ln1351_reg_5475[8]),
        .O(\select_ln59_7_reg_5938[8]_i_26_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_7_reg_5938[8]_i_27 
       (.I0(sub_ln1351_reg_5475[6]),
        .I1(sub_ln1351_15_fu_2479_p2[6]),
        .I2(sub_ln1351_15_fu_2479_p2[7]),
        .I3(sub_ln1351_reg_5475[7]),
        .O(\select_ln59_7_reg_5938[8]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_7_reg_5938[8]_i_28 
       (.I0(sub_ln1351_reg_5475[4]),
        .I1(sub_ln1351_15_fu_2479_p2[4]),
        .I2(sub_ln1351_15_fu_2479_p2[5]),
        .I3(sub_ln1351_reg_5475[5]),
        .O(\select_ln59_7_reg_5938[8]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_7_reg_5938[8]_i_29 
       (.I0(sub_ln1351_reg_5475[2]),
        .I1(sub_ln1351_15_fu_2479_p2[2]),
        .I2(sub_ln1351_15_fu_2479_p2[3]),
        .I3(sub_ln1351_reg_5475[3]),
        .O(\select_ln59_7_reg_5938[8]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \select_ln59_7_reg_5938[8]_i_3 
       (.I0(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I1(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I2(sub_ln1351_reg_5475[8]),
        .O(\select_ln59_7_reg_5938[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln59_7_reg_5938[8]_i_30 
       (.I0(sub_ln1351_reg_5475[0]),
        .I1(sub_ln1351_15_fu_2479_p2[0]),
        .I2(sub_ln1351_15_fu_2479_p2[1]),
        .I3(sub_ln1351_reg_5475[1]),
        .O(\select_ln59_7_reg_5938[8]_i_30_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln59_7_reg_5938[8]_i_31 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln59_7_reg_5938[8]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_7_reg_5938[8]_i_32 
       (.I0(sub_ln1351_reg_5475[6]),
        .I1(sub_ln1351_15_fu_2479_p2[6]),
        .I2(sub_ln1351_15_fu_2479_p2[7]),
        .I3(sub_ln1351_reg_5475[7]),
        .O(\select_ln59_7_reg_5938[8]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_7_reg_5938[8]_i_33 
       (.I0(sub_ln1351_reg_5475[4]),
        .I1(sub_ln1351_15_fu_2479_p2[4]),
        .I2(sub_ln1351_15_fu_2479_p2[5]),
        .I3(sub_ln1351_reg_5475[5]),
        .O(\select_ln59_7_reg_5938[8]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_7_reg_5938[8]_i_34 
       (.I0(sub_ln1351_reg_5475[2]),
        .I1(sub_ln1351_15_fu_2479_p2[2]),
        .I2(sub_ln1351_15_fu_2479_p2[3]),
        .I3(sub_ln1351_reg_5475[3]),
        .O(\select_ln59_7_reg_5938[8]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln59_7_reg_5938[8]_i_35 
       (.I0(sub_ln1351_reg_5475[0]),
        .I1(sub_ln1351_15_fu_2479_p2[0]),
        .I2(sub_ln1351_15_fu_2479_p2[1]),
        .I3(sub_ln1351_reg_5475[1]),
        .O(\select_ln59_7_reg_5938[8]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h0454)) 
    \select_ln59_7_reg_5938[8]_i_5 
       (.I0(select_ln49_reg_5593[8]),
        .I1(sub_ln1351_reg_5475[8]),
        .I2(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I3(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln59_7_reg_5938[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln59_7_reg_5938[8]_i_6 
       (.I0(select_ln49_reg_5593[7]),
        .I1(\select_ln59_6_reg_5922[7]_i_3_n_3 ),
        .I2(select_ln49_reg_5593[6]),
        .I3(sub_ln1351_reg_5475[6]),
        .I4(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I5(sub_ln1351_15_fu_2479_p2[6]),
        .O(\select_ln59_7_reg_5938[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln59_7_reg_5938[8]_i_7 
       (.I0(select_ln49_reg_5593[5]),
        .I1(\select_ln59_6_reg_5922[5]_i_3_n_3 ),
        .I2(select_ln49_reg_5593[4]),
        .I3(sub_ln1351_reg_5475[4]),
        .I4(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I5(sub_ln1351_15_fu_2479_p2[4]),
        .O(\select_ln59_7_reg_5938[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln59_7_reg_5938[8]_i_8 
       (.I0(select_ln49_reg_5593[3]),
        .I1(\select_ln59_6_reg_5922[3]_i_3_n_3 ),
        .I2(select_ln49_reg_5593[2]),
        .I3(sub_ln1351_reg_5475[2]),
        .I4(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I5(sub_ln1351_15_fu_2479_p2[2]),
        .O(\select_ln59_7_reg_5938[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln59_7_reg_5938[8]_i_9 
       (.I0(select_ln49_reg_5593[1]),
        .I1(\select_ln59_6_reg_5922[1]_i_3_n_3 ),
        .I2(select_ln49_reg_5593[0]),
        .I3(sub_ln1351_reg_5475[0]),
        .I4(\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ),
        .I5(sub_ln1351_15_fu_2479_p2[0]),
        .O(\select_ln59_7_reg_5938[8]_i_9_n_3 ));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[0]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[1]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[2]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[3]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[4]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[5]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[6]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[7]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938[8]),
        .Q(select_ln59_7_reg_5938_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[0]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[0]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[1]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[1]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[2]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[2]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[3]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[3]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[4]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[4]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[5]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[5]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[6]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[6]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[7]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[7]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_pp3_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln59_7_reg_5938_pp3_iter5_reg[8]),
        .Q(select_ln59_7_reg_5938_pp3_iter6_reg[8]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[0]),
        .Q(select_ln59_7_reg_5938[0]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[1]),
        .Q(select_ln59_7_reg_5938[1]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[2]),
        .Q(select_ln59_7_reg_5938[2]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[3]),
        .Q(select_ln59_7_reg_5938[3]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[4]),
        .Q(select_ln59_7_reg_5938[4]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[5]),
        .Q(select_ln59_7_reg_5938[5]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[6]),
        .Q(select_ln59_7_reg_5938[6]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[7]),
        .Q(select_ln59_7_reg_5938[7]),
        .R(1'b0));
  FDRE \select_ln59_7_reg_5938_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln59_7_fu_3713_p3[8]),
        .Q(select_ln59_7_reg_5938[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_7_reg_5938_reg[8]_i_15 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_7_reg_5938_reg[8]_i_15_CO_UNCONNECTED [7:5],\select_ln59_7_reg_5938_reg[8]_i_15_n_6 ,\select_ln59_7_reg_5938_reg[8]_i_15_n_7 ,\select_ln59_7_reg_5938_reg[8]_i_15_n_8 ,\select_ln59_7_reg_5938_reg[8]_i_15_n_9 ,\select_ln59_7_reg_5938_reg[8]_i_15_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_7_reg_5938[8]_i_26_n_3 ,\select_ln59_7_reg_5938[8]_i_27_n_3 ,\select_ln59_7_reg_5938[8]_i_28_n_3 ,\select_ln59_7_reg_5938[8]_i_29_n_3 ,\select_ln59_7_reg_5938[8]_i_30_n_3 }),
        .O(\NLW_select_ln59_7_reg_5938_reg[8]_i_15_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_7_reg_5938[8]_i_31_n_3 ,\select_ln59_7_reg_5938[8]_i_32_n_3 ,\select_ln59_7_reg_5938[8]_i_33_n_3 ,\select_ln59_7_reg_5938[8]_i_34_n_3 ,\select_ln59_7_reg_5938[8]_i_35_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_7_reg_5938_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_7_reg_5938_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln59_7_reg_5938_reg[8]_i_2_n_6 ,\select_ln59_7_reg_5938_reg[8]_i_2_n_7 ,\select_ln59_7_reg_5938_reg[8]_i_2_n_8 ,\select_ln59_7_reg_5938_reg[8]_i_2_n_9 ,\select_ln59_7_reg_5938_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_7_reg_5938[8]_i_5_n_3 ,\select_ln59_7_reg_5938[8]_i_6_n_3 ,\select_ln59_7_reg_5938[8]_i_7_n_3 ,\select_ln59_7_reg_5938[8]_i_8_n_3 ,\select_ln59_7_reg_5938[8]_i_9_n_3 }),
        .O(\NLW_select_ln59_7_reg_5938_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_7_reg_5938[8]_i_10_n_3 ,\select_ln59_7_reg_5938[8]_i_11_n_3 ,\select_ln59_7_reg_5938[8]_i_12_n_3 ,\select_ln59_7_reg_5938[8]_i_13_n_3 ,\select_ln59_7_reg_5938[8]_i_14_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln59_7_reg_5938_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln59_7_reg_5938_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln59_7_reg_5938_reg[8]_i_4_n_6 ,\select_ln59_7_reg_5938_reg[8]_i_4_n_7 ,\select_ln59_7_reg_5938_reg[8]_i_4_n_8 ,\select_ln59_7_reg_5938_reg[8]_i_4_n_9 ,\select_ln59_7_reg_5938_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln59_7_reg_5938[8]_i_16_n_3 ,\select_ln59_7_reg_5938[8]_i_17_n_3 ,\select_ln59_7_reg_5938[8]_i_18_n_3 ,\select_ln59_7_reg_5938[8]_i_19_n_3 ,\select_ln59_7_reg_5938[8]_i_20_n_3 }),
        .O(\NLW_select_ln59_7_reg_5938_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln59_7_reg_5938[8]_i_21_n_3 ,\select_ln59_7_reg_5938[8]_i_22_n_3 ,\select_ln59_7_reg_5938[8]_i_23_n_3 ,\select_ln59_7_reg_5938[8]_i_24_n_3 ,\select_ln59_7_reg_5938[8]_i_25_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_2_reg_5867[0]_i_1 
       (.I0(select_ln55_2_reg_5664[0]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[0]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_2_reg_5867[1]_i_1 
       (.I0(select_ln55_2_reg_5664[1]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[1]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_2_reg_5867[2]_i_1 
       (.I0(select_ln55_2_reg_5664[2]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[2]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_2_reg_5867[3]_i_1 
       (.I0(select_ln55_2_reg_5664[3]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[3]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_2_reg_5867[4]_i_1 
       (.I0(select_ln55_2_reg_5664[4]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[4]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_2_reg_5867[5]_i_1 
       (.I0(select_ln55_2_reg_5664[5]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[5]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_2_reg_5867[6]_i_1 
       (.I0(select_ln55_2_reg_5664[6]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[6]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_2_reg_5867[7]_i_1 
       (.I0(select_ln55_2_reg_5664[7]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[7]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \select_ln60_2_reg_5867[8]_i_1 
       (.I0(select_ln55_2_reg_5664[8]),
        .I1(\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ),
        .I2(\select_ln60_4_reg_5898[8]_i_2_n_3 ),
        .O(select_ln60_2_fu_3593_p3[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_2_reg_5867[8]_i_10 
       (.I0(\select_ln60_4_reg_5898[5]_i_2_n_3 ),
        .I1(select_ln55_2_reg_5664[5]),
        .I2(\select_ln60_4_reg_5898[4]_i_2_n_3 ),
        .I3(select_ln55_2_reg_5664[4]),
        .O(\select_ln60_2_reg_5867[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_2_reg_5867[8]_i_11 
       (.I0(\select_ln60_4_reg_5898[3]_i_2_n_3 ),
        .I1(select_ln55_2_reg_5664[3]),
        .I2(\select_ln60_4_reg_5898[2]_i_2_n_3 ),
        .I3(select_ln55_2_reg_5664[2]),
        .O(\select_ln60_2_reg_5867[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_2_reg_5867[8]_i_12 
       (.I0(\select_ln60_4_reg_5898[1]_i_2_n_3 ),
        .I1(select_ln55_2_reg_5664[1]),
        .I2(\select_ln60_4_reg_5898[0]_i_2_n_3 ),
        .I3(select_ln55_2_reg_5664[0]),
        .O(\select_ln60_2_reg_5867[8]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h0000015155550151)) 
    \select_ln60_2_reg_5867[8]_i_3 
       (.I0(select_ln55_2_reg_5664[8]),
        .I1(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I2(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I4(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I5(\select_ln60_4_reg_5898[8]_i_4_n_3 ),
        .O(\select_ln60_2_reg_5867[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln60_2_reg_5867[8]_i_4 
       (.I0(select_ln55_2_reg_5664[7]),
        .I1(\select_ln60_4_reg_5898[7]_i_2_n_3 ),
        .I2(select_ln55_2_reg_5664[6]),
        .I3(\select_ln60_4_reg_5898[6]_i_2_n_3 ),
        .O(\select_ln60_2_reg_5867[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln60_2_reg_5867[8]_i_5 
       (.I0(select_ln55_2_reg_5664[5]),
        .I1(\select_ln60_4_reg_5898[5]_i_2_n_3 ),
        .I2(select_ln55_2_reg_5664[4]),
        .I3(\select_ln60_4_reg_5898[4]_i_2_n_3 ),
        .O(\select_ln60_2_reg_5867[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln60_2_reg_5867[8]_i_6 
       (.I0(select_ln55_2_reg_5664[3]),
        .I1(\select_ln60_4_reg_5898[3]_i_2_n_3 ),
        .I2(select_ln55_2_reg_5664[2]),
        .I3(\select_ln60_4_reg_5898[2]_i_2_n_3 ),
        .O(\select_ln60_2_reg_5867[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln60_2_reg_5867[8]_i_7 
       (.I0(select_ln55_2_reg_5664[1]),
        .I1(\select_ln60_4_reg_5898[1]_i_2_n_3 ),
        .I2(select_ln55_2_reg_5664[0]),
        .I3(\select_ln60_4_reg_5898[0]_i_2_n_3 ),
        .O(\select_ln60_2_reg_5867[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \select_ln60_2_reg_5867[8]_i_8 
       (.I0(select_ln55_2_reg_5664[8]),
        .I1(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I2(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I4(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I5(\select_ln60_4_reg_5898[8]_i_4_n_3 ),
        .O(\select_ln60_2_reg_5867[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_2_reg_5867[8]_i_9 
       (.I0(\select_ln60_4_reg_5898[7]_i_2_n_3 ),
        .I1(select_ln55_2_reg_5664[7]),
        .I2(\select_ln60_4_reg_5898[6]_i_2_n_3 ),
        .I3(select_ln55_2_reg_5664[6]),
        .O(\select_ln60_2_reg_5867[8]_i_9_n_3 ));
  FDRE \select_ln60_2_reg_5867_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[0]),
        .Q(select_ln60_2_reg_5867[0]),
        .R(1'b0));
  FDRE \select_ln60_2_reg_5867_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[1]),
        .Q(select_ln60_2_reg_5867[1]),
        .R(1'b0));
  FDRE \select_ln60_2_reg_5867_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[2]),
        .Q(select_ln60_2_reg_5867[2]),
        .R(1'b0));
  FDRE \select_ln60_2_reg_5867_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[3]),
        .Q(select_ln60_2_reg_5867[3]),
        .R(1'b0));
  FDRE \select_ln60_2_reg_5867_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[4]),
        .Q(select_ln60_2_reg_5867[4]),
        .R(1'b0));
  FDRE \select_ln60_2_reg_5867_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[5]),
        .Q(select_ln60_2_reg_5867[5]),
        .R(1'b0));
  FDRE \select_ln60_2_reg_5867_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[6]),
        .Q(select_ln60_2_reg_5867[6]),
        .R(1'b0));
  FDRE \select_ln60_2_reg_5867_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[7]),
        .Q(select_ln60_2_reg_5867[7]),
        .R(1'b0));
  FDRE \select_ln60_2_reg_5867_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_2_fu_3593_p3[8]),
        .Q(select_ln60_2_reg_5867[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_2_reg_5867_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_2_reg_5867_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln60_2_reg_5867_reg[8]_i_2_n_6 ,\select_ln60_2_reg_5867_reg[8]_i_2_n_7 ,\select_ln60_2_reg_5867_reg[8]_i_2_n_8 ,\select_ln60_2_reg_5867_reg[8]_i_2_n_9 ,\select_ln60_2_reg_5867_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_2_reg_5867[8]_i_3_n_3 ,\select_ln60_2_reg_5867[8]_i_4_n_3 ,\select_ln60_2_reg_5867[8]_i_5_n_3 ,\select_ln60_2_reg_5867[8]_i_6_n_3 ,\select_ln60_2_reg_5867[8]_i_7_n_3 }),
        .O(\NLW_select_ln60_2_reg_5867_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_2_reg_5867[8]_i_8_n_3 ,\select_ln60_2_reg_5867[8]_i_9_n_3 ,\select_ln60_2_reg_5867[8]_i_10_n_3 ,\select_ln60_2_reg_5867[8]_i_11_n_3 ,\select_ln60_2_reg_5867[8]_i_12_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_3_reg_5882[0]_i_1 
       (.I0(\select_ln60_3_reg_5882[0]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[0]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_3_reg_5882[0]_i_2 
       (.I0(select_ln50_3_reg_5611[0]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[0]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_10_reg_5581[0]),
        .O(\select_ln60_3_reg_5882[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln60_3_reg_5882[1]_i_1 
       (.I0(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[1]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln60_3_reg_5882[1]_i_2 
       (.I0(select_ln50_3_reg_5611[1]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[1]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_10_reg_5581[1]),
        .O(\select_ln60_3_reg_5882[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_3_reg_5882[2]_i_1 
       (.I0(\select_ln60_3_reg_5882[2]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[2]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_3_reg_5882[2]_i_2 
       (.I0(select_ln50_3_reg_5611[2]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[2]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_10_reg_5581[2]),
        .O(\select_ln60_3_reg_5882[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln60_3_reg_5882[3]_i_1 
       (.I0(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[3]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln60_3_reg_5882[3]_i_2 
       (.I0(select_ln50_3_reg_5611[3]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[3]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_10_reg_5581[3]),
        .O(\select_ln60_3_reg_5882[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_3_reg_5882[4]_i_1 
       (.I0(\select_ln60_3_reg_5882[4]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[4]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_3_reg_5882[4]_i_2 
       (.I0(select_ln50_3_reg_5611[4]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[4]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_10_reg_5581[4]),
        .O(\select_ln60_3_reg_5882[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln60_3_reg_5882[5]_i_1 
       (.I0(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[5]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln60_3_reg_5882[5]_i_2 
       (.I0(select_ln50_3_reg_5611[5]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[5]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_10_reg_5581[5]),
        .O(\select_ln60_3_reg_5882[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_3_reg_5882[6]_i_1 
       (.I0(\select_ln60_3_reg_5882[6]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[6]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_3_reg_5882[6]_i_2 
       (.I0(select_ln50_3_reg_5611[6]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[6]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_10_reg_5581[6]),
        .O(\select_ln60_3_reg_5882[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln60_3_reg_5882[7]_i_1 
       (.I0(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[7]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h47444777)) 
    \select_ln60_3_reg_5882[7]_i_2 
       (.I0(select_ln50_3_reg_5611[7]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_9_reg_5569[7]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_10_reg_5581[7]),
        .O(\select_ln60_3_reg_5882[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \select_ln60_3_reg_5882[8]_i_1 
       (.I0(select_ln55_3_fu_3427_p3),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_5_reg_5914[8]_i_2_n_3 ),
        .O(select_ln60_3_fu_3620_p3[8]));
  LUT6 #(
    .INIT(64'h0047FF47FFB800B8)) 
    \select_ln60_3_reg_5882[8]_i_10 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[8]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(select_ln50_3_reg_5611[8]),
        .I5(\select_ln60_5_reg_5914[8]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln60_3_reg_5882[8]_i_11 
       (.I0(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914[7]_i_2_n_3 ),
        .I2(\select_ln60_3_reg_5882[6]_i_2_n_3 ),
        .I3(\select_ln60_5_reg_5914[6]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln60_3_reg_5882[8]_i_12 
       (.I0(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914[5]_i_2_n_3 ),
        .I2(\select_ln60_3_reg_5882[4]_i_2_n_3 ),
        .I3(\select_ln60_5_reg_5914[4]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln60_3_reg_5882[8]_i_13 
       (.I0(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914[3]_i_2_n_3 ),
        .I2(\select_ln60_3_reg_5882[2]_i_2_n_3 ),
        .I3(\select_ln60_5_reg_5914[2]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln60_3_reg_5882[8]_i_14 
       (.I0(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914[1]_i_2_n_3 ),
        .I2(\select_ln60_3_reg_5882[0]_i_2_n_3 ),
        .I3(\select_ln60_5_reg_5914[0]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \select_ln60_3_reg_5882[8]_i_15 
       (.I0(select_ln50_3_reg_5611[8]),
        .I1(sub_ln1351_10_reg_5581[8]),
        .I2(icmp_ln50_4_reg_5622),
        .I3(sub_ln1351_9_reg_5569[8]),
        .O(\select_ln60_3_reg_5882[8]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln60_3_reg_5882[8]_i_16 
       (.I0(select_ln50_3_reg_5611[7]),
        .I1(\select_ln60_4_reg_5898[7]_i_3_n_3 ),
        .I2(select_ln50_3_reg_5611[6]),
        .I3(sub_ln1351_10_reg_5581[6]),
        .I4(icmp_ln50_4_reg_5622),
        .I5(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln60_3_reg_5882[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln60_3_reg_5882[8]_i_17 
       (.I0(select_ln50_3_reg_5611[5]),
        .I1(\select_ln60_4_reg_5898[5]_i_3_n_3 ),
        .I2(select_ln50_3_reg_5611[4]),
        .I3(sub_ln1351_10_reg_5581[4]),
        .I4(icmp_ln50_4_reg_5622),
        .I5(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln60_3_reg_5882[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln60_3_reg_5882[8]_i_18 
       (.I0(select_ln50_3_reg_5611[3]),
        .I1(\select_ln60_4_reg_5898[3]_i_3_n_3 ),
        .I2(select_ln50_3_reg_5611[2]),
        .I3(sub_ln1351_10_reg_5581[2]),
        .I4(icmp_ln50_4_reg_5622),
        .I5(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln60_3_reg_5882[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln60_3_reg_5882[8]_i_19 
       (.I0(select_ln50_3_reg_5611[1]),
        .I1(\select_ln60_4_reg_5898[1]_i_3_n_3 ),
        .I2(select_ln50_3_reg_5611[0]),
        .I3(sub_ln1351_10_reg_5581[0]),
        .I4(icmp_ln50_4_reg_5622),
        .I5(sub_ln1351_9_reg_5569[0]),
        .O(\select_ln60_3_reg_5882[8]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \select_ln60_3_reg_5882[8]_i_2 
       (.I0(select_ln50_3_reg_5611[8]),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(sub_ln1351_10_reg_5581[8]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_9_reg_5569[8]),
        .O(select_ln55_3_fu_3427_p3));
  LUT4 #(
    .INIT(16'hA959)) 
    \select_ln60_3_reg_5882[8]_i_20 
       (.I0(select_ln50_3_reg_5611[8]),
        .I1(sub_ln1351_10_reg_5581[8]),
        .I2(icmp_ln50_4_reg_5622),
        .I3(sub_ln1351_9_reg_5569[8]),
        .O(\select_ln60_3_reg_5882[8]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln60_3_reg_5882[8]_i_21 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[7]),
        .I3(select_ln50_3_reg_5611[7]),
        .I4(\select_ln60_4_reg_5898[6]_i_3_n_3 ),
        .I5(select_ln50_3_reg_5611[6]),
        .O(\select_ln60_3_reg_5882[8]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln60_3_reg_5882[8]_i_22 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[5]),
        .I3(select_ln50_3_reg_5611[5]),
        .I4(\select_ln60_4_reg_5898[4]_i_3_n_3 ),
        .I5(select_ln50_3_reg_5611[4]),
        .O(\select_ln60_3_reg_5882[8]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln60_3_reg_5882[8]_i_23 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[3]),
        .I3(select_ln50_3_reg_5611[3]),
        .I4(\select_ln60_4_reg_5898[2]_i_3_n_3 ),
        .I5(select_ln50_3_reg_5611[2]),
        .O(\select_ln60_3_reg_5882[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln60_3_reg_5882[8]_i_24 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[1]),
        .I3(select_ln50_3_reg_5611[1]),
        .I4(\select_ln60_4_reg_5898[0]_i_3_n_3 ),
        .I5(select_ln50_3_reg_5611[0]),
        .O(\select_ln60_3_reg_5882[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h0000101555551015)) 
    \select_ln60_3_reg_5882[8]_i_5 
       (.I0(\select_ln60_5_reg_5914[8]_i_2_n_3 ),
        .I1(sub_ln1351_9_reg_5569[8]),
        .I2(icmp_ln50_4_reg_5622),
        .I3(sub_ln1351_10_reg_5581[8]),
        .I4(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I5(select_ln50_3_reg_5611[8]),
        .O(\select_ln60_3_reg_5882[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln60_3_reg_5882[8]_i_6 
       (.I0(\select_ln60_5_reg_5914[7]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I2(\select_ln60_3_reg_5882[6]_i_2_n_3 ),
        .I3(\select_ln60_5_reg_5914[6]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln60_3_reg_5882[8]_i_7 
       (.I0(\select_ln60_5_reg_5914[5]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I2(\select_ln60_3_reg_5882[4]_i_2_n_3 ),
        .I3(\select_ln60_5_reg_5914[4]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln60_3_reg_5882[8]_i_8 
       (.I0(\select_ln60_5_reg_5914[3]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I2(\select_ln60_3_reg_5882[2]_i_2_n_3 ),
        .I3(\select_ln60_5_reg_5914[2]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln60_3_reg_5882[8]_i_9 
       (.I0(\select_ln60_5_reg_5914[1]_i_2_n_3 ),
        .I1(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I2(\select_ln60_3_reg_5882[0]_i_2_n_3 ),
        .I3(\select_ln60_5_reg_5914[0]_i_2_n_3 ),
        .O(\select_ln60_3_reg_5882[8]_i_9_n_3 ));
  FDRE \select_ln60_3_reg_5882_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[0]),
        .Q(select_ln60_3_reg_5882[0]),
        .R(1'b0));
  FDRE \select_ln60_3_reg_5882_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[1]),
        .Q(select_ln60_3_reg_5882[1]),
        .R(1'b0));
  FDRE \select_ln60_3_reg_5882_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[2]),
        .Q(select_ln60_3_reg_5882[2]),
        .R(1'b0));
  FDRE \select_ln60_3_reg_5882_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[3]),
        .Q(select_ln60_3_reg_5882[3]),
        .R(1'b0));
  FDRE \select_ln60_3_reg_5882_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[4]),
        .Q(select_ln60_3_reg_5882[4]),
        .R(1'b0));
  FDRE \select_ln60_3_reg_5882_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[5]),
        .Q(select_ln60_3_reg_5882[5]),
        .R(1'b0));
  FDRE \select_ln60_3_reg_5882_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[6]),
        .Q(select_ln60_3_reg_5882[6]),
        .R(1'b0));
  FDRE \select_ln60_3_reg_5882_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[7]),
        .Q(select_ln60_3_reg_5882[7]),
        .R(1'b0));
  FDRE \select_ln60_3_reg_5882_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_3_fu_3620_p3[8]),
        .Q(select_ln60_3_reg_5882[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_3_reg_5882_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_3_reg_5882_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln60_3_reg_5882_reg[8]_i_3_n_6 ,\select_ln60_3_reg_5882_reg[8]_i_3_n_7 ,\select_ln60_3_reg_5882_reg[8]_i_3_n_8 ,\select_ln60_3_reg_5882_reg[8]_i_3_n_9 ,\select_ln60_3_reg_5882_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_3_reg_5882[8]_i_5_n_3 ,\select_ln60_3_reg_5882[8]_i_6_n_3 ,\select_ln60_3_reg_5882[8]_i_7_n_3 ,\select_ln60_3_reg_5882[8]_i_8_n_3 ,\select_ln60_3_reg_5882[8]_i_9_n_3 }),
        .O(\NLW_select_ln60_3_reg_5882_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_3_reg_5882[8]_i_10_n_3 ,\select_ln60_3_reg_5882[8]_i_11_n_3 ,\select_ln60_3_reg_5882[8]_i_12_n_3 ,\select_ln60_3_reg_5882[8]_i_13_n_3 ,\select_ln60_3_reg_5882[8]_i_14_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_3_reg_5882_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_3_reg_5882_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ,\select_ln60_3_reg_5882_reg[8]_i_4_n_7 ,\select_ln60_3_reg_5882_reg[8]_i_4_n_8 ,\select_ln60_3_reg_5882_reg[8]_i_4_n_9 ,\select_ln60_3_reg_5882_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_3_reg_5882[8]_i_15_n_3 ,\select_ln60_3_reg_5882[8]_i_16_n_3 ,\select_ln60_3_reg_5882[8]_i_17_n_3 ,\select_ln60_3_reg_5882[8]_i_18_n_3 ,\select_ln60_3_reg_5882[8]_i_19_n_3 }),
        .O(\NLW_select_ln60_3_reg_5882_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_3_reg_5882[8]_i_20_n_3 ,\select_ln60_3_reg_5882[8]_i_21_n_3 ,\select_ln60_3_reg_5882[8]_i_22_n_3 ,\select_ln60_3_reg_5882[8]_i_23_n_3 ,\select_ln60_3_reg_5882[8]_i_24_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[0]_i_1 
       (.I0(\select_ln60_4_reg_5898[0]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[0]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_4_reg_5898[0]_i_2 
       (.I0(\select_ln60_4_reg_5898[0]_i_3_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(O[0]),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .O(\select_ln60_4_reg_5898[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[0]_i_3 
       (.I0(sub_ln1351_9_reg_5569[0]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[0]),
        .O(\select_ln60_4_reg_5898[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[1]_i_1 
       (.I0(\select_ln60_4_reg_5898[1]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[1]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[1]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln60_4_reg_5898[1]_i_2 
       (.I0(\select_ln60_4_reg_5898[1]_i_3_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(O[1]),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .O(\select_ln60_4_reg_5898[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln60_4_reg_5898[1]_i_3 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[1]),
        .O(\select_ln60_4_reg_5898[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[2]_i_1 
       (.I0(\select_ln60_4_reg_5898[2]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[2]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_4_reg_5898[2]_i_2 
       (.I0(\select_ln60_4_reg_5898[2]_i_3_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(O[2]),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .O(\select_ln60_4_reg_5898[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[2]_i_3 
       (.I0(sub_ln1351_9_reg_5569[2]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[2]),
        .O(\select_ln60_4_reg_5898[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[3]_i_1 
       (.I0(\select_ln60_4_reg_5898[3]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[3]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[3]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln60_4_reg_5898[3]_i_2 
       (.I0(\select_ln60_4_reg_5898[3]_i_3_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(O[3]),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .O(\select_ln60_4_reg_5898[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln60_4_reg_5898[3]_i_3 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[3]),
        .O(\select_ln60_4_reg_5898[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[4]_i_1 
       (.I0(\select_ln60_4_reg_5898[4]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[4]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_4_reg_5898[4]_i_2 
       (.I0(\select_ln60_4_reg_5898[4]_i_3_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(O[4]),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .O(\select_ln60_4_reg_5898[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[4]_i_3 
       (.I0(sub_ln1351_9_reg_5569[4]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[4]),
        .O(\select_ln60_4_reg_5898[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[5]_i_1 
       (.I0(\select_ln60_4_reg_5898[5]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[5]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[5]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln60_4_reg_5898[5]_i_2 
       (.I0(\select_ln60_4_reg_5898[5]_i_3_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(O[5]),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .O(\select_ln60_4_reg_5898[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln60_4_reg_5898[5]_i_3 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[5]),
        .O(\select_ln60_4_reg_5898[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[6]_i_1 
       (.I0(\select_ln60_4_reg_5898[6]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[6]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_4_reg_5898[6]_i_2 
       (.I0(\select_ln60_4_reg_5898[6]_i_3_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(O[6]),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .O(\select_ln60_4_reg_5898[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[6]_i_3 
       (.I0(sub_ln1351_9_reg_5569[6]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[6]),
        .O(\select_ln60_4_reg_5898[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_4_reg_5898[7]_i_1 
       (.I0(\select_ln60_4_reg_5898[7]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[7]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[7]));
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln60_4_reg_5898[7]_i_2 
       (.I0(\select_ln60_4_reg_5898[7]_i_3_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(O[7]),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .O(\select_ln60_4_reg_5898[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln60_4_reg_5898[7]_i_3 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[7]),
        .O(\select_ln60_4_reg_5898[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln60_4_reg_5898[8]_i_1 
       (.I0(\select_ln60_4_reg_5898[8]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_6_reg_5930[8]_i_2_n_3 ),
        .O(select_ln60_4_fu_3648_p3[8]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_4_reg_5898[8]_i_10 
       (.I0(\select_ln60_6_reg_5930[1]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898[1]_i_2_n_3 ),
        .I2(\select_ln60_4_reg_5898[0]_i_2_n_3 ),
        .I3(\select_ln60_6_reg_5930[0]_i_2_n_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hA9A9A9595959A959)) 
    \select_ln60_4_reg_5898[8]_i_11 
       (.I0(\select_ln60_4_reg_5898[8]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946[8]_i_4_n_3 ),
        .I2(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I3(CO),
        .I4(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(\select_ln60_4_reg_5898[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_4_reg_5898[8]_i_12 
       (.I0(\select_ln60_4_reg_5898[7]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930[7]_i_2_n_3 ),
        .I2(\select_ln60_4_reg_5898[6]_i_2_n_3 ),
        .I3(\select_ln60_6_reg_5930[6]_i_2_n_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_4_reg_5898[8]_i_13 
       (.I0(\select_ln60_4_reg_5898[5]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930[5]_i_2_n_3 ),
        .I2(\select_ln60_4_reg_5898[4]_i_2_n_3 ),
        .I3(\select_ln60_6_reg_5930[4]_i_2_n_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_4_reg_5898[8]_i_14 
       (.I0(\select_ln60_4_reg_5898[3]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930[3]_i_2_n_3 ),
        .I2(\select_ln60_4_reg_5898[2]_i_2_n_3 ),
        .I3(\select_ln60_6_reg_5930[2]_i_2_n_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_4_reg_5898[8]_i_15 
       (.I0(\select_ln60_4_reg_5898[1]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930[1]_i_2_n_3 ),
        .I2(\select_ln60_4_reg_5898[0]_i_2_n_3 ),
        .I3(\select_ln60_6_reg_5930[0]_i_2_n_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h0000001D1D1D001D)) 
    \select_ln60_4_reg_5898[8]_i_16 
       (.I0(sub_ln1351_10_reg_5581[8]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_9_reg_5569[8]),
        .I3(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I4(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_4 ),
        .O(\select_ln60_4_reg_5898[8]_i_16_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln60_4_reg_5898[8]_i_17 
       (.I0(\select_ln60_4_reg_5898_reg[8]_i_5_0 ),
        .I1(\select_ln60_4_reg_5898[7]_i_3_n_3 ),
        .I2(sub_ln1351_10_reg_5581[6]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_9_reg_5569[6]),
        .I5(\select_ln60_4_reg_5898_reg[8]_i_5_1 ),
        .O(\select_ln60_4_reg_5898[8]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln60_4_reg_5898[8]_i_18 
       (.I0(\select_ln60_4_reg_5898_reg[8]_i_5_2 ),
        .I1(\select_ln60_4_reg_5898[5]_i_3_n_3 ),
        .I2(sub_ln1351_10_reg_5581[4]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_9_reg_5569[4]),
        .I5(\select_ln60_4_reg_5898_reg[8]_i_5_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln60_4_reg_5898[8]_i_19 
       (.I0(\select_ln60_4_reg_5898_reg[8]_i_5_4 ),
        .I1(\select_ln60_4_reg_5898[3]_i_3_n_3 ),
        .I2(sub_ln1351_10_reg_5581[2]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_9_reg_5569[2]),
        .I5(\select_ln60_4_reg_5898_reg[8]_i_5_5 ),
        .O(\select_ln60_4_reg_5898[8]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln60_4_reg_5898[8]_i_2 
       (.I0(\select_ln60_4_reg_5898[8]_i_4_n_3 ),
        .I1(\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I3(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln60_4_reg_5898[8]_i_20 
       (.I0(\select_ln60_4_reg_5898_reg[8]_i_5_6 ),
        .I1(\select_ln60_4_reg_5898[1]_i_3_n_3 ),
        .I2(sub_ln1351_10_reg_5581[0]),
        .I3(icmp_ln50_4_reg_5622),
        .I4(sub_ln1351_9_reg_5569[0]),
        .I5(\select_ln60_4_reg_5898_reg[8]_i_5_7 ),
        .O(\select_ln60_4_reg_5898[8]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \select_ln60_4_reg_5898[8]_i_21 
       (.I0(sub_ln1351_10_reg_5581[8]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_9_reg_5569[8]),
        .I3(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I4(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_4 ),
        .O(\select_ln60_4_reg_5898[8]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h656A00000000656A)) 
    \select_ln60_4_reg_5898[8]_i_22 
       (.I0(\select_ln60_4_reg_5898[7]_i_3_n_3 ),
        .I1(O[7]),
        .I2(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .I4(\select_ln60_4_reg_5898[6]_i_3_n_3 ),
        .I5(\select_ln60_4_reg_5898_reg[8]_i_5_1 ),
        .O(\select_ln60_4_reg_5898[8]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h656A00000000656A)) 
    \select_ln60_4_reg_5898[8]_i_23 
       (.I0(\select_ln60_4_reg_5898[5]_i_3_n_3 ),
        .I1(O[5]),
        .I2(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .I4(\select_ln60_4_reg_5898[4]_i_3_n_3 ),
        .I5(\select_ln60_4_reg_5898_reg[8]_i_5_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h656A00000000656A)) 
    \select_ln60_4_reg_5898[8]_i_24 
       (.I0(\select_ln60_4_reg_5898[3]_i_3_n_3 ),
        .I1(O[3]),
        .I2(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .I4(\select_ln60_4_reg_5898[2]_i_3_n_3 ),
        .I5(\select_ln60_4_reg_5898_reg[8]_i_5_5 ),
        .O(\select_ln60_4_reg_5898[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h656A00000000656A)) 
    \select_ln60_4_reg_5898[8]_i_25 
       (.I0(\select_ln60_4_reg_5898[1]_i_3_n_3 ),
        .I1(O[1]),
        .I2(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I3(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .I4(\select_ln60_4_reg_5898[0]_i_3_n_3 ),
        .I5(\select_ln60_4_reg_5898_reg[8]_i_5_7 ),
        .O(\select_ln60_4_reg_5898[8]_i_25_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln60_4_reg_5898[8]_i_4 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[8]),
        .O(\select_ln60_4_reg_5898[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \select_ln60_4_reg_5898[8]_i_6 
       (.I0(\select_ln60_4_reg_5898[8]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946[8]_i_4_n_3 ),
        .I2(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I3(CO),
        .I4(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(\select_ln60_4_reg_5898[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_4_reg_5898[8]_i_7 
       (.I0(\select_ln60_6_reg_5930[7]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898[7]_i_2_n_3 ),
        .I2(\select_ln60_4_reg_5898[6]_i_2_n_3 ),
        .I3(\select_ln60_6_reg_5930[6]_i_2_n_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_4_reg_5898[8]_i_8 
       (.I0(\select_ln60_6_reg_5930[5]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898[5]_i_2_n_3 ),
        .I2(\select_ln60_4_reg_5898[4]_i_2_n_3 ),
        .I3(\select_ln60_6_reg_5930[4]_i_2_n_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_4_reg_5898[8]_i_9 
       (.I0(\select_ln60_6_reg_5930[3]_i_2_n_3 ),
        .I1(\select_ln60_4_reg_5898[3]_i_2_n_3 ),
        .I2(\select_ln60_4_reg_5898[2]_i_2_n_3 ),
        .I3(\select_ln60_6_reg_5930[2]_i_2_n_3 ),
        .O(\select_ln60_4_reg_5898[8]_i_9_n_3 ));
  FDRE \select_ln60_4_reg_5898_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[0]),
        .Q(select_ln60_4_reg_5898[0]),
        .R(1'b0));
  FDRE \select_ln60_4_reg_5898_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[1]),
        .Q(select_ln60_4_reg_5898[1]),
        .R(1'b0));
  FDRE \select_ln60_4_reg_5898_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[2]),
        .Q(select_ln60_4_reg_5898[2]),
        .R(1'b0));
  FDRE \select_ln60_4_reg_5898_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[3]),
        .Q(select_ln60_4_reg_5898[3]),
        .R(1'b0));
  FDRE \select_ln60_4_reg_5898_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[4]),
        .Q(select_ln60_4_reg_5898[4]),
        .R(1'b0));
  FDRE \select_ln60_4_reg_5898_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[5]),
        .Q(select_ln60_4_reg_5898[5]),
        .R(1'b0));
  FDRE \select_ln60_4_reg_5898_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[6]),
        .Q(select_ln60_4_reg_5898[6]),
        .R(1'b0));
  FDRE \select_ln60_4_reg_5898_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[7]),
        .Q(select_ln60_4_reg_5898[7]),
        .R(1'b0));
  FDRE \select_ln60_4_reg_5898_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_4_fu_3648_p3[8]),
        .Q(select_ln60_4_reg_5898[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_4_reg_5898_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_4_reg_5898_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln60_4_reg_5898_reg[8]_i_3_n_6 ,\select_ln60_4_reg_5898_reg[8]_i_3_n_7 ,\select_ln60_4_reg_5898_reg[8]_i_3_n_8 ,\select_ln60_4_reg_5898_reg[8]_i_3_n_9 ,\select_ln60_4_reg_5898_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_4_reg_5898[8]_i_6_n_3 ,\select_ln60_4_reg_5898[8]_i_7_n_3 ,\select_ln60_4_reg_5898[8]_i_8_n_3 ,\select_ln60_4_reg_5898[8]_i_9_n_3 ,\select_ln60_4_reg_5898[8]_i_10_n_3 }),
        .O(\NLW_select_ln60_4_reg_5898_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_4_reg_5898[8]_i_11_n_3 ,\select_ln60_4_reg_5898[8]_i_12_n_3 ,\select_ln60_4_reg_5898[8]_i_13_n_3 ,\select_ln60_4_reg_5898[8]_i_14_n_3 ,\select_ln60_4_reg_5898[8]_i_15_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_4_reg_5898_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_4_reg_5898_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln60_4_reg_5898_reg[8]_i_5_n_6 ,\select_ln60_4_reg_5898_reg[8]_i_5_n_7 ,\select_ln60_4_reg_5898_reg[8]_i_5_n_8 ,\select_ln60_4_reg_5898_reg[8]_i_5_n_9 ,\select_ln60_4_reg_5898_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_4_reg_5898[8]_i_16_n_3 ,\select_ln60_4_reg_5898[8]_i_17_n_3 ,\select_ln60_4_reg_5898[8]_i_18_n_3 ,\select_ln60_4_reg_5898[8]_i_19_n_3 ,\select_ln60_4_reg_5898[8]_i_20_n_3 }),
        .O(\NLW_select_ln60_4_reg_5898_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_4_reg_5898[8]_i_21_n_3 ,\select_ln60_4_reg_5898[8]_i_22_n_3 ,\select_ln60_4_reg_5898[8]_i_23_n_3 ,\select_ln60_4_reg_5898[8]_i_24_n_3 ,\select_ln60_4_reg_5898[8]_i_25_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[0]_i_1 
       (.I0(\select_ln60_5_reg_5914[0]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[0]_i_2_n_3 ),
        .O(select_ln60_5_fu_3676_p3[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[0]_i_2 
       (.I0(O[0]),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_12 ),
        .O(\select_ln60_5_reg_5914[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[0]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[0]),
        .O(\zext_ln1351_reg_5466_reg[7]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[1]_i_1 
       (.I0(\select_ln60_5_reg_5914[1]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[1]_i_2_n_3 ),
        .O(select_ln60_5_fu_3676_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[1]_i_2 
       (.I0(O[1]),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_11 ),
        .O(\select_ln60_5_reg_5914[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[1]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[1]),
        .O(\zext_ln1351_reg_5466_reg[7]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[2]_i_1 
       (.I0(\select_ln60_5_reg_5914[2]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[2]_i_2_n_3 ),
        .O(select_ln60_5_fu_3676_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[2]_i_2 
       (.I0(O[2]),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_10 ),
        .O(\select_ln60_5_reg_5914[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[2]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[2]),
        .O(\zext_ln1351_reg_5466_reg[7]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[3]_i_1 
       (.I0(\select_ln60_5_reg_5914[3]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[3]_i_2_n_3 ),
        .O(select_ln60_5_fu_3676_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[3]_i_2 
       (.I0(O[3]),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_9 ),
        .O(\select_ln60_5_reg_5914[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[3]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[3]),
        .O(\zext_ln1351_reg_5466_reg[7]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[4]_i_1 
       (.I0(\select_ln60_5_reg_5914[4]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[4]_i_2_n_3 ),
        .O(select_ln60_5_fu_3676_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[4]_i_2 
       (.I0(O[4]),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_8 ),
        .O(\select_ln60_5_reg_5914[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[4]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[4]),
        .O(\zext_ln1351_reg_5466_reg[7]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[5]_i_1 
       (.I0(\select_ln60_5_reg_5914[5]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[5]_i_2_n_3 ),
        .O(select_ln60_5_fu_3676_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[5]_i_2 
       (.I0(O[5]),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_7 ),
        .O(\select_ln60_5_reg_5914[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[5]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[5]),
        .O(\zext_ln1351_reg_5466_reg[7]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[6]_i_1 
       (.I0(\select_ln60_5_reg_5914[6]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[6]_i_2_n_3 ),
        .O(select_ln60_5_fu_3676_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[6]_i_2 
       (.I0(O[6]),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_6 ),
        .O(\select_ln60_5_reg_5914[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[6]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[6]),
        .O(\zext_ln1351_reg_5466_reg[7]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[7]_i_1 
       (.I0(\select_ln60_5_reg_5914[7]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[7]_i_2_n_3 ),
        .O(select_ln60_5_fu_3676_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[7]_i_2 
       (.I0(O[7]),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_5 ),
        .O(\select_ln60_5_reg_5914[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[7]_i_3 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[7]),
        .O(\zext_ln1351_reg_5466_reg[7]_5 ));
  LUT5 #(
    .INIT(32'h44747774)) 
    \select_ln60_5_reg_5914[8]_i_1 
       (.I0(\select_ln60_5_reg_5914[8]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ),
        .I2(select_ln50_reg_5599[8]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(\select_ln60_7_reg_5946[8]_i_4_n_3 ),
        .O(select_ln60_5_fu_3676_p3[8]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_5_reg_5914[8]_i_10 
       (.I0(\select_ln60_7_reg_5946[3]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914[3]_i_2_n_3 ),
        .I2(\select_ln60_5_reg_5914[2]_i_2_n_3 ),
        .I3(\select_ln60_7_reg_5946[2]_i_2_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_5_reg_5914[8]_i_11 
       (.I0(\select_ln60_7_reg_5946[1]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914[1]_i_2_n_3 ),
        .I2(\select_ln60_5_reg_5914[0]_i_2_n_3 ),
        .I3(\select_ln60_7_reg_5946[0]_i_2_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hA6A656A6565656A6)) 
    \select_ln60_5_reg_5914[8]_i_12 
       (.I0(\select_ln60_5_reg_5914[8]_i_2_n_3 ),
        .I1(select_ln50_reg_5599[8]),
        .I2(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I3(sub_ln1351_reg_5475[8]),
        .I4(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I5(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln60_5_reg_5914[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_5_reg_5914[8]_i_13 
       (.I0(\select_ln60_5_reg_5914[7]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946[7]_i_2_n_3 ),
        .I2(\select_ln60_5_reg_5914[6]_i_2_n_3 ),
        .I3(\select_ln60_7_reg_5946[6]_i_2_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_5_reg_5914[8]_i_14 
       (.I0(\select_ln60_5_reg_5914[5]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946[5]_i_2_n_3 ),
        .I2(\select_ln60_5_reg_5914[4]_i_2_n_3 ),
        .I3(\select_ln60_7_reg_5946[4]_i_2_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_5_reg_5914[8]_i_15 
       (.I0(\select_ln60_5_reg_5914[3]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946[3]_i_2_n_3 ),
        .I2(\select_ln60_5_reg_5914[2]_i_2_n_3 ),
        .I3(\select_ln60_7_reg_5946[2]_i_2_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_5_reg_5914[8]_i_16 
       (.I0(\select_ln60_5_reg_5914[1]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946[1]_i_2_n_3 ),
        .I2(\select_ln60_5_reg_5914[0]_i_2_n_3 ),
        .I3(\select_ln60_7_reg_5946[0]_i_2_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_5_reg_5914[8]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I1(\select_ln60_2_reg_5867_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_3 ),
        .I3(\select_ln60_3_reg_5882_reg[0]_0 ),
        .I4(\select_ln60_5_reg_5914[8]_i_6_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_5_reg_5914[8]_i_6 
       (.I0(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(CO),
        .O(\select_ln60_5_reg_5914[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h0808A808A8A8A808)) 
    \select_ln60_5_reg_5914[8]_i_7 
       (.I0(\select_ln60_5_reg_5914[8]_i_2_n_3 ),
        .I1(select_ln50_reg_5599[8]),
        .I2(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I3(sub_ln1351_reg_5475[8]),
        .I4(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I5(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln60_5_reg_5914[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_5_reg_5914[8]_i_8 
       (.I0(\select_ln60_7_reg_5946[7]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914[7]_i_2_n_3 ),
        .I2(\select_ln60_5_reg_5914[6]_i_2_n_3 ),
        .I3(\select_ln60_7_reg_5946[6]_i_2_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_5_reg_5914[8]_i_9 
       (.I0(\select_ln60_7_reg_5946[5]_i_2_n_3 ),
        .I1(\select_ln60_5_reg_5914[5]_i_2_n_3 ),
        .I2(\select_ln60_5_reg_5914[4]_i_2_n_3 ),
        .I3(\select_ln60_7_reg_5946[4]_i_2_n_3 ),
        .O(\select_ln60_5_reg_5914[8]_i_9_n_3 ));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[0]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[1]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[2]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[3]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[4]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[5]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[6]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[7]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_5_reg_5914[8]),
        .Q(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[0]),
        .Q(select_ln60_5_reg_5914[0]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[1]),
        .Q(select_ln60_5_reg_5914[1]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[2]),
        .Q(select_ln60_5_reg_5914[2]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[3]),
        .Q(select_ln60_5_reg_5914[3]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[4]),
        .Q(select_ln60_5_reg_5914[4]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[5]),
        .Q(select_ln60_5_reg_5914[5]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[6]),
        .Q(select_ln60_5_reg_5914[6]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[7]),
        .Q(select_ln60_5_reg_5914[7]),
        .R(1'b0));
  FDRE \select_ln60_5_reg_5914_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_5_fu_3676_p3[8]),
        .Q(select_ln60_5_reg_5914[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_5_reg_5914_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_5_reg_5914_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln60_5_reg_5914_reg[8]_i_3_n_6 ,\select_ln60_5_reg_5914_reg[8]_i_3_n_7 ,\select_ln60_5_reg_5914_reg[8]_i_3_n_8 ,\select_ln60_5_reg_5914_reg[8]_i_3_n_9 ,\select_ln60_5_reg_5914_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_5_reg_5914[8]_i_7_n_3 ,\select_ln60_5_reg_5914[8]_i_8_n_3 ,\select_ln60_5_reg_5914[8]_i_9_n_3 ,\select_ln60_5_reg_5914[8]_i_10_n_3 ,\select_ln60_5_reg_5914[8]_i_11_n_3 }),
        .O(\NLW_select_ln60_5_reg_5914_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_5_reg_5914[8]_i_12_n_3 ,\select_ln60_5_reg_5914[8]_i_13_n_3 ,\select_ln60_5_reg_5914[8]_i_14_n_3 ,\select_ln60_5_reg_5914[8]_i_15_n_3 ,\select_ln60_5_reg_5914[8]_i_16_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[0]_i_1 
       (.I0(\select_ln60_6_reg_5930[0]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[0]),
        .O(select_ln60_6_fu_3701_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[0]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[0]),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_6_reg_5930[0]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[0]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[0]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[0]),
        .O(\select_ln60_6_reg_5930[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[1]_i_1 
       (.I0(\select_ln60_6_reg_5930[1]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[1]),
        .O(select_ln60_6_fu_3701_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[1]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[1]),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_6_reg_5930[1]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[1]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[1]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[1]),
        .O(\select_ln60_6_reg_5930[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[2]_i_1 
       (.I0(\select_ln60_6_reg_5930[2]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[2]),
        .O(select_ln60_6_fu_3701_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[2]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[2]),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_6_reg_5930[2]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[2]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[2]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[2]),
        .O(\select_ln60_6_reg_5930[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[3]_i_1 
       (.I0(\select_ln60_6_reg_5930[3]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[3]),
        .O(select_ln60_6_fu_3701_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[3]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[3]),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_6_reg_5930[3]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[3]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[3]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[3]),
        .O(\select_ln60_6_reg_5930[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[4]_i_1 
       (.I0(\select_ln60_6_reg_5930[4]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[4]),
        .O(select_ln60_6_fu_3701_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[4]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[4]),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_6_reg_5930[4]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[4]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[4]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[4]),
        .O(\select_ln60_6_reg_5930[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[5]_i_1 
       (.I0(\select_ln60_6_reg_5930[5]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[5]),
        .O(select_ln60_6_fu_3701_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[5]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[5]),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_6_reg_5930[5]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[5]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[5]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[5]),
        .O(\select_ln60_6_reg_5930[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[6]_i_1 
       (.I0(\select_ln60_6_reg_5930[6]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[6]),
        .O(select_ln60_6_fu_3701_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[6]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[6]),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_6_reg_5930[6]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[6]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[6]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[6]),
        .O(\select_ln60_6_reg_5930[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[7]_i_1 
       (.I0(\select_ln60_6_reg_5930[7]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[7]),
        .O(select_ln60_6_fu_3701_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[7]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(D[7]),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_6_reg_5930[7]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_6_reg_5930[7]_i_3 
       (.I0(sub_ln1351_15_fu_2479_p2[7]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[7]),
        .O(\select_ln60_6_reg_5930[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln60_6_reg_5930[8]_i_1 
       (.I0(\select_ln60_6_reg_5930[8]_i_2_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ),
        .I2(select_ln55_reg_5634[8]),
        .O(select_ln60_6_fu_3701_p3[8]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_6_reg_5930[8]_i_10 
       (.I0(select_ln55_reg_5634[1]),
        .I1(\select_ln60_6_reg_5930[1]_i_2_n_3 ),
        .I2(\select_ln60_6_reg_5930[0]_i_2_n_3 ),
        .I3(select_ln55_reg_5634[0]),
        .O(\select_ln60_6_reg_5930[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \select_ln60_6_reg_5930[8]_i_11 
       (.I0(\select_ln60_7_reg_5946[8]_i_4_n_3 ),
        .I1(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I2(CO),
        .I3(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I5(select_ln55_reg_5634[8]),
        .O(\select_ln60_6_reg_5930[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_6_reg_5930[8]_i_12 
       (.I0(\select_ln60_6_reg_5930[7]_i_2_n_3 ),
        .I1(select_ln55_reg_5634[7]),
        .I2(\select_ln60_6_reg_5930[6]_i_2_n_3 ),
        .I3(select_ln55_reg_5634[6]),
        .O(\select_ln60_6_reg_5930[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_6_reg_5930[8]_i_13 
       (.I0(\select_ln60_6_reg_5930[5]_i_2_n_3 ),
        .I1(select_ln55_reg_5634[5]),
        .I2(\select_ln60_6_reg_5930[4]_i_2_n_3 ),
        .I3(select_ln55_reg_5634[4]),
        .O(\select_ln60_6_reg_5930[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_6_reg_5930[8]_i_14 
       (.I0(\select_ln60_6_reg_5930[3]_i_2_n_3 ),
        .I1(select_ln55_reg_5634[3]),
        .I2(\select_ln60_6_reg_5930[2]_i_2_n_3 ),
        .I3(select_ln55_reg_5634[2]),
        .O(\select_ln60_6_reg_5930[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_6_reg_5930[8]_i_15 
       (.I0(\select_ln60_6_reg_5930[1]_i_2_n_3 ),
        .I1(select_ln55_reg_5634[1]),
        .I2(\select_ln60_6_reg_5930[0]_i_2_n_3 ),
        .I3(select_ln55_reg_5634[0]),
        .O(\select_ln60_6_reg_5930[8]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_6_reg_5930[8]_i_2 
       (.I0(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(CO),
        .I3(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I4(\select_ln60_7_reg_5946[8]_i_4_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000E200E2E2E200)) 
    \select_ln60_6_reg_5930[8]_i_26 
       (.I0(CO),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I3(sub_ln1351_reg_5475[8]),
        .I4(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I5(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln60_6_reg_5930[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_6_reg_5930[8]_i_27 
       (.I0(\select_ln60_6_reg_5930[7]_i_3_n_3 ),
        .I1(\zext_ln1351_reg_5466_reg[7]_5 ),
        .I2(D[6]),
        .I3(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .I5(\select_ln60_6_reg_5930[6]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_6_reg_5930[8]_i_28 
       (.I0(\select_ln60_6_reg_5930[5]_i_3_n_3 ),
        .I1(\zext_ln1351_reg_5466_reg[7]_7 ),
        .I2(D[4]),
        .I3(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .I5(\select_ln60_6_reg_5930[4]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_6_reg_5930[8]_i_29 
       (.I0(\select_ln60_6_reg_5930[3]_i_3_n_3 ),
        .I1(\zext_ln1351_reg_5466_reg[7]_9 ),
        .I2(D[2]),
        .I3(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .I5(\select_ln60_6_reg_5930[2]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_6_reg_5930[8]_i_30 
       (.I0(\select_ln60_6_reg_5930[1]_i_3_n_3 ),
        .I1(\zext_ln1351_reg_5466_reg[7]_11 ),
        .I2(D[0]),
        .I3(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .I5(\select_ln60_6_reg_5930[0]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_30_n_3 ));
  LUT6 #(
    .INIT(64'hE2E21DE21D1D1DE2)) 
    \select_ln60_6_reg_5930[8]_i_31 
       (.I0(CO),
        .I1(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I2(\zext_ln1351_reg_5466_reg[7]_1 ),
        .I3(sub_ln1351_reg_5475[8]),
        .I4(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I5(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln60_6_reg_5930[8]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln60_6_reg_5930[8]_i_32 
       (.I0(\zext_ln1351_reg_5466_reg[7]_5 ),
        .I1(sub_ln1351_15_fu_2479_p2[7]),
        .I2(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I3(sub_ln1351_reg_5475[7]),
        .I4(\zext_ln1351_reg_5466_reg[7]_6 ),
        .I5(\select_ln60_6_reg_5930[6]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_32_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln60_6_reg_5930[8]_i_33 
       (.I0(\zext_ln1351_reg_5466_reg[7]_7 ),
        .I1(sub_ln1351_15_fu_2479_p2[5]),
        .I2(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I3(sub_ln1351_reg_5475[5]),
        .I4(\zext_ln1351_reg_5466_reg[7]_8 ),
        .I5(\select_ln60_6_reg_5930[4]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln60_6_reg_5930[8]_i_34 
       (.I0(\zext_ln1351_reg_5466_reg[7]_9 ),
        .I1(sub_ln1351_15_fu_2479_p2[3]),
        .I2(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I3(sub_ln1351_reg_5475[3]),
        .I4(\zext_ln1351_reg_5466_reg[7]_10 ),
        .I5(\select_ln60_6_reg_5930[2]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \select_ln60_6_reg_5930[8]_i_35 
       (.I0(\zext_ln1351_reg_5466_reg[7]_11 ),
        .I1(sub_ln1351_15_fu_2479_p2[1]),
        .I2(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I3(sub_ln1351_reg_5475[1]),
        .I4(\zext_ln1351_reg_5466_reg[7]_12 ),
        .I5(\select_ln60_6_reg_5930[0]_i_3_n_3 ),
        .O(\select_ln60_6_reg_5930[8]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \select_ln60_6_reg_5930[8]_i_6 
       (.I0(select_ln55_reg_5634[8]),
        .I1(\select_ln60_7_reg_5946[8]_i_4_n_3 ),
        .I2(\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ),
        .I3(CO),
        .I4(\select_ln60_6_reg_5930_reg[0]_0 ),
        .I5(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(\select_ln60_6_reg_5930[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_6_reg_5930[8]_i_7 
       (.I0(select_ln55_reg_5634[7]),
        .I1(\select_ln60_6_reg_5930[7]_i_2_n_3 ),
        .I2(\select_ln60_6_reg_5930[6]_i_2_n_3 ),
        .I3(select_ln55_reg_5634[6]),
        .O(\select_ln60_6_reg_5930[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_6_reg_5930[8]_i_8 
       (.I0(select_ln55_reg_5634[5]),
        .I1(\select_ln60_6_reg_5930[5]_i_2_n_3 ),
        .I2(\select_ln60_6_reg_5930[4]_i_2_n_3 ),
        .I3(select_ln55_reg_5634[4]),
        .O(\select_ln60_6_reg_5930[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_6_reg_5930[8]_i_9 
       (.I0(select_ln55_reg_5634[3]),
        .I1(\select_ln60_6_reg_5930[3]_i_2_n_3 ),
        .I2(\select_ln60_6_reg_5930[2]_i_2_n_3 ),
        .I3(select_ln55_reg_5634[2]),
        .O(\select_ln60_6_reg_5930[8]_i_9_n_3 ));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[0]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[1]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[2]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[3]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[4]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[5]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[6]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[7]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_6_reg_5930[8]),
        .Q(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[0]),
        .Q(select_ln60_6_reg_5930[0]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[1]),
        .Q(select_ln60_6_reg_5930[1]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[2]),
        .Q(select_ln60_6_reg_5930[2]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[3]),
        .Q(select_ln60_6_reg_5930[3]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[4]),
        .Q(select_ln60_6_reg_5930[4]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[5]),
        .Q(select_ln60_6_reg_5930[5]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[6]),
        .Q(select_ln60_6_reg_5930[6]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[7]),
        .Q(select_ln60_6_reg_5930[7]),
        .R(1'b0));
  FDRE \select_ln60_6_reg_5930_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_6_fu_3701_p3[8]),
        .Q(select_ln60_6_reg_5930[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_6_reg_5930_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_6_reg_5930_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln60_6_reg_5930_reg[8]_i_3_n_6 ,\select_ln60_6_reg_5930_reg[8]_i_3_n_7 ,\select_ln60_6_reg_5930_reg[8]_i_3_n_8 ,\select_ln60_6_reg_5930_reg[8]_i_3_n_9 ,\select_ln60_6_reg_5930_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_6_reg_5930[8]_i_6_n_3 ,\select_ln60_6_reg_5930[8]_i_7_n_3 ,\select_ln60_6_reg_5930[8]_i_8_n_3 ,\select_ln60_6_reg_5930[8]_i_9_n_3 ,\select_ln60_6_reg_5930[8]_i_10_n_3 }),
        .O(\NLW_select_ln60_6_reg_5930_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_6_reg_5930[8]_i_11_n_3 ,\select_ln60_6_reg_5930[8]_i_12_n_3 ,\select_ln60_6_reg_5930[8]_i_13_n_3 ,\select_ln60_6_reg_5930[8]_i_14_n_3 ,\select_ln60_6_reg_5930[8]_i_15_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_6_reg_5930_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_6_reg_5930_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln60_6_reg_5930_reg[8]_i_5_n_6 ,\select_ln60_6_reg_5930_reg[8]_i_5_n_7 ,\select_ln60_6_reg_5930_reg[8]_i_5_n_8 ,\select_ln60_6_reg_5930_reg[8]_i_5_n_9 ,\select_ln60_6_reg_5930_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_6_reg_5930[8]_i_26_n_3 ,\select_ln60_6_reg_5930[8]_i_27_n_3 ,\select_ln60_6_reg_5930[8]_i_28_n_3 ,\select_ln60_6_reg_5930[8]_i_29_n_3 ,\select_ln60_6_reg_5930[8]_i_30_n_3 }),
        .O(\NLW_select_ln60_6_reg_5930_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_6_reg_5930[8]_i_31_n_3 ,\select_ln60_6_reg_5930[8]_i_32_n_3 ,\select_ln60_6_reg_5930[8]_i_33_n_3 ,\select_ln60_6_reg_5930[8]_i_34_n_3 ,\select_ln60_6_reg_5930[8]_i_35_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_7_reg_5946[0]_i_1 
       (.I0(\select_ln60_7_reg_5946[0]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I2(select_ln55_1_reg_5649[0]),
        .O(select_ln60_7_fu_3725_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_7_reg_5946[0]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[0]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[0]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(select_ln50_reg_5599[0]),
        .O(\select_ln60_7_reg_5946[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_7_reg_5946[1]_i_1 
       (.I0(\select_ln60_7_reg_5946[1]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I2(select_ln55_1_reg_5649[1]),
        .O(select_ln60_7_fu_3725_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_7_reg_5946[1]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[1]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[1]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(select_ln50_reg_5599[1]),
        .O(\select_ln60_7_reg_5946[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_7_reg_5946[2]_i_1 
       (.I0(\select_ln60_7_reg_5946[2]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I2(select_ln55_1_reg_5649[2]),
        .O(select_ln60_7_fu_3725_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_7_reg_5946[2]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[2]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[2]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(select_ln50_reg_5599[2]),
        .O(\select_ln60_7_reg_5946[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_7_reg_5946[3]_i_1 
       (.I0(\select_ln60_7_reg_5946[3]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I2(select_ln55_1_reg_5649[3]),
        .O(select_ln60_7_fu_3725_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_7_reg_5946[3]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[3]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[3]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(select_ln50_reg_5599[3]),
        .O(\select_ln60_7_reg_5946[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_7_reg_5946[4]_i_1 
       (.I0(\select_ln60_7_reg_5946[4]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I2(select_ln55_1_reg_5649[4]),
        .O(select_ln60_7_fu_3725_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_7_reg_5946[4]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[4]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[4]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(select_ln50_reg_5599[4]),
        .O(\select_ln60_7_reg_5946[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_7_reg_5946[5]_i_1 
       (.I0(\select_ln60_7_reg_5946[5]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I2(select_ln55_1_reg_5649[5]),
        .O(select_ln60_7_fu_3725_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_7_reg_5946[5]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[5]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[5]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(select_ln50_reg_5599[5]),
        .O(\select_ln60_7_reg_5946[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_7_reg_5946[6]_i_1 
       (.I0(\select_ln60_7_reg_5946[6]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I2(select_ln55_1_reg_5649[6]),
        .O(select_ln60_7_fu_3725_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_7_reg_5946[6]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[6]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[6]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(select_ln50_reg_5599[6]),
        .O(\select_ln60_7_reg_5946[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln60_7_reg_5946[7]_i_1 
       (.I0(\select_ln60_7_reg_5946[7]_i_2_n_3 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I2(select_ln55_1_reg_5649[7]),
        .O(select_ln60_7_fu_3725_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln60_7_reg_5946[7]_i_2 
       (.I0(sub_ln1351_15_fu_2479_p2[7]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[7]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I4(select_ln50_reg_5599[7]),
        .O(\select_ln60_7_reg_5946[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln60_7_reg_5946[8]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .O(and_ln193_10_reg_58090));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_7_reg_5946[8]_i_10 
       (.I0(select_ln50_reg_5599[1]),
        .I1(\select_ln60_6_reg_5930[1]_i_3_n_3 ),
        .I2(sub_ln1351_reg_5475[0]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I4(sub_ln1351_15_fu_2479_p2[0]),
        .I5(select_ln50_reg_5599[0]),
        .O(\select_ln60_7_reg_5946[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h2ED1)) 
    \select_ln60_7_reg_5946[8]_i_11 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I3(select_ln50_reg_5599[8]),
        .O(\select_ln60_7_reg_5946[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln60_7_reg_5946[8]_i_12 
       (.I0(sub_ln1351_15_fu_2479_p2[7]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[7]),
        .I3(select_ln50_reg_5599[7]),
        .I4(\select_ln60_6_reg_5930[6]_i_3_n_3 ),
        .I5(select_ln50_reg_5599[6]),
        .O(\select_ln60_7_reg_5946[8]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln60_7_reg_5946[8]_i_13 
       (.I0(sub_ln1351_15_fu_2479_p2[5]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[5]),
        .I3(select_ln50_reg_5599[5]),
        .I4(\select_ln60_6_reg_5930[4]_i_3_n_3 ),
        .I5(select_ln50_reg_5599[4]),
        .O(\select_ln60_7_reg_5946[8]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln60_7_reg_5946[8]_i_14 
       (.I0(sub_ln1351_15_fu_2479_p2[3]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[3]),
        .I3(select_ln50_reg_5599[3]),
        .I4(\select_ln60_6_reg_5930[2]_i_3_n_3 ),
        .I5(select_ln50_reg_5599[2]),
        .O(\select_ln60_7_reg_5946[8]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln60_7_reg_5946[8]_i_15 
       (.I0(sub_ln1351_15_fu_2479_p2[1]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[1]),
        .I3(select_ln50_reg_5599[1]),
        .I4(\select_ln60_6_reg_5930[0]_i_3_n_3 ),
        .I5(select_ln50_reg_5599[0]),
        .O(\select_ln60_7_reg_5946[8]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'hA2A202A2020202A2)) 
    \select_ln60_7_reg_5946[8]_i_17 
       (.I0(select_ln55_1_reg_5649[8]),
        .I1(select_ln50_reg_5599[8]),
        .I2(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I3(sub_ln1351_reg_5475[8]),
        .I4(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I5(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(\select_ln60_7_reg_5946[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_7_reg_5946[8]_i_18 
       (.I0(select_ln55_1_reg_5649[7]),
        .I1(\select_ln60_7_reg_5946[7]_i_2_n_3 ),
        .I2(\select_ln60_7_reg_5946[6]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[6]),
        .O(\select_ln60_7_reg_5946[8]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_7_reg_5946[8]_i_19 
       (.I0(select_ln55_1_reg_5649[5]),
        .I1(\select_ln60_7_reg_5946[5]_i_2_n_3 ),
        .I2(\select_ln60_7_reg_5946[4]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[4]),
        .O(\select_ln60_7_reg_5946[8]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h2EFF2E00)) 
    \select_ln60_7_reg_5946[8]_i_2 
       (.I0(select_ln50_reg_5599[8]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I2(\select_ln60_7_reg_5946[8]_i_4_n_3 ),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ),
        .I4(select_ln55_1_reg_5649[8]),
        .O(select_ln60_7_fu_3725_p3[8]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_7_reg_5946[8]_i_20 
       (.I0(select_ln55_1_reg_5649[3]),
        .I1(\select_ln60_7_reg_5946[3]_i_2_n_3 ),
        .I2(\select_ln60_7_reg_5946[2]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[2]),
        .O(\select_ln60_7_reg_5946[8]_i_20_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln60_7_reg_5946[8]_i_21 
       (.I0(select_ln55_1_reg_5649[1]),
        .I1(\select_ln60_7_reg_5946[1]_i_2_n_3 ),
        .I2(\select_ln60_7_reg_5946[0]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[0]),
        .O(\select_ln60_7_reg_5946[8]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h22E2EEE2DD1D111D)) 
    \select_ln60_7_reg_5946[8]_i_22 
       (.I0(select_ln50_reg_5599[8]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_reg_5475[8]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I4(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I5(select_ln55_1_reg_5649[8]),
        .O(\select_ln60_7_reg_5946[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_7_reg_5946[8]_i_23 
       (.I0(\select_ln60_7_reg_5946[7]_i_2_n_3 ),
        .I1(select_ln55_1_reg_5649[7]),
        .I2(\select_ln60_7_reg_5946[6]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[6]),
        .O(\select_ln60_7_reg_5946[8]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_7_reg_5946[8]_i_24 
       (.I0(\select_ln60_7_reg_5946[5]_i_2_n_3 ),
        .I1(select_ln55_1_reg_5649[5]),
        .I2(\select_ln60_7_reg_5946[4]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[4]),
        .O(\select_ln60_7_reg_5946[8]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_7_reg_5946[8]_i_25 
       (.I0(\select_ln60_7_reg_5946[3]_i_2_n_3 ),
        .I1(select_ln55_1_reg_5649[3]),
        .I2(\select_ln60_7_reg_5946[2]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[2]),
        .O(\select_ln60_7_reg_5946[8]_i_25_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_7_reg_5946[8]_i_26 
       (.I0(\select_ln60_7_reg_5946[1]_i_2_n_3 ),
        .I1(select_ln55_1_reg_5649[1]),
        .I2(\select_ln60_7_reg_5946[0]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[0]),
        .O(\select_ln60_7_reg_5946[8]_i_26_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln60_7_reg_5946[8]_i_27 
       (.I0(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I1(sub_ln1351_reg_5475[8]),
        .O(\select_ln60_7_reg_5946[8]_i_27_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_7_reg_5946[8]_i_28 
       (.I0(sub_ln1351_15_fu_2479_p2[6]),
        .I1(sub_ln1351_reg_5475[6]),
        .I2(sub_ln1351_reg_5475[7]),
        .I3(sub_ln1351_15_fu_2479_p2[7]),
        .O(\select_ln60_7_reg_5946[8]_i_28_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_7_reg_5946[8]_i_29 
       (.I0(sub_ln1351_15_fu_2479_p2[4]),
        .I1(sub_ln1351_reg_5475[4]),
        .I2(sub_ln1351_reg_5475[5]),
        .I3(sub_ln1351_15_fu_2479_p2[5]),
        .O(\select_ln60_7_reg_5946[8]_i_29_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_7_reg_5946[8]_i_30 
       (.I0(sub_ln1351_15_fu_2479_p2[2]),
        .I1(sub_ln1351_reg_5475[2]),
        .I2(sub_ln1351_reg_5475[3]),
        .I3(sub_ln1351_15_fu_2479_p2[3]),
        .O(\select_ln60_7_reg_5946[8]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln60_7_reg_5946[8]_i_31 
       (.I0(sub_ln1351_15_fu_2479_p2[0]),
        .I1(sub_ln1351_reg_5475[0]),
        .I2(sub_ln1351_reg_5475[1]),
        .I3(sub_ln1351_15_fu_2479_p2[1]),
        .O(\select_ln60_7_reg_5946[8]_i_31_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln60_7_reg_5946[8]_i_32 
       (.I0(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I1(sub_ln1351_reg_5475[8]),
        .O(\select_ln60_7_reg_5946[8]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_7_reg_5946[8]_i_33 
       (.I0(sub_ln1351_reg_5475[6]),
        .I1(sub_ln1351_15_fu_2479_p2[6]),
        .I2(sub_ln1351_15_fu_2479_p2[7]),
        .I3(sub_ln1351_reg_5475[7]),
        .O(\select_ln60_7_reg_5946[8]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_7_reg_5946[8]_i_34 
       (.I0(sub_ln1351_reg_5475[4]),
        .I1(sub_ln1351_15_fu_2479_p2[4]),
        .I2(sub_ln1351_15_fu_2479_p2[5]),
        .I3(sub_ln1351_reg_5475[5]),
        .O(\select_ln60_7_reg_5946[8]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_7_reg_5946[8]_i_35 
       (.I0(sub_ln1351_reg_5475[2]),
        .I1(sub_ln1351_15_fu_2479_p2[2]),
        .I2(sub_ln1351_15_fu_2479_p2[3]),
        .I3(sub_ln1351_reg_5475[3]),
        .O(\select_ln60_7_reg_5946[8]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln60_7_reg_5946[8]_i_36 
       (.I0(sub_ln1351_reg_5475[0]),
        .I1(sub_ln1351_15_fu_2479_p2[0]),
        .I2(sub_ln1351_15_fu_2479_p2[1]),
        .I3(sub_ln1351_reg_5475[1]),
        .O(\select_ln60_7_reg_5946[8]_i_36_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \select_ln60_7_reg_5946[8]_i_4 
       (.I0(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(sub_ln1351_reg_5475[8]),
        .O(\select_ln60_7_reg_5946[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hD100)) 
    \select_ln60_7_reg_5946[8]_i_6 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I2(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .I3(select_ln50_reg_5599[8]),
        .O(\select_ln60_7_reg_5946[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_7_reg_5946[8]_i_7 
       (.I0(select_ln50_reg_5599[7]),
        .I1(\select_ln60_6_reg_5930[7]_i_3_n_3 ),
        .I2(sub_ln1351_reg_5475[6]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I4(sub_ln1351_15_fu_2479_p2[6]),
        .I5(select_ln50_reg_5599[6]),
        .O(\select_ln60_7_reg_5946[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_7_reg_5946[8]_i_8 
       (.I0(select_ln50_reg_5599[5]),
        .I1(\select_ln60_6_reg_5930[5]_i_3_n_3 ),
        .I2(sub_ln1351_reg_5475[4]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I4(sub_ln1351_15_fu_2479_p2[4]),
        .I5(select_ln50_reg_5599[4]),
        .O(\select_ln60_7_reg_5946[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln60_7_reg_5946[8]_i_9 
       (.I0(select_ln50_reg_5599[3]),
        .I1(\select_ln60_6_reg_5930[3]_i_3_n_3 ),
        .I2(sub_ln1351_reg_5475[2]),
        .I3(\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ),
        .I4(sub_ln1351_15_fu_2479_p2[2]),
        .I5(select_ln50_reg_5599[2]),
        .O(\select_ln60_7_reg_5946[8]_i_9_n_3 ));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[0]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[1]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[2]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[3]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[4]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[5]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[6]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[7]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946[8]),
        .Q(select_ln60_7_reg_5946_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[0]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[0]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[1]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[1]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[2]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[2]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[3]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[3]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[4]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[4]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[5]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[5]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[6]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[6]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[7]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[7]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_pp3_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(select_ln60_7_reg_5946_pp3_iter5_reg[8]),
        .Q(select_ln60_7_reg_5946_pp3_iter6_reg[8]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[0]),
        .Q(select_ln60_7_reg_5946[0]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[1]),
        .Q(select_ln60_7_reg_5946[1]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[2]),
        .Q(select_ln60_7_reg_5946[2]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[3]),
        .Q(select_ln60_7_reg_5946[3]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[4]),
        .Q(select_ln60_7_reg_5946[4]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[5]),
        .Q(select_ln60_7_reg_5946[5]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[6]),
        .Q(select_ln60_7_reg_5946[6]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[7]),
        .Q(select_ln60_7_reg_5946[7]),
        .R(1'b0));
  FDRE \select_ln60_7_reg_5946_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln60_7_fu_3725_p3[8]),
        .Q(select_ln60_7_reg_5946[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_7_reg_5946_reg[8]_i_16 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_7_reg_5946_reg[8]_i_16_CO_UNCONNECTED [7:5],\select_ln60_7_reg_5946_reg[8]_i_16_n_6 ,\select_ln60_7_reg_5946_reg[8]_i_16_n_7 ,\select_ln60_7_reg_5946_reg[8]_i_16_n_8 ,\select_ln60_7_reg_5946_reg[8]_i_16_n_9 ,\select_ln60_7_reg_5946_reg[8]_i_16_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_7_reg_5946[8]_i_27_n_3 ,\select_ln60_7_reg_5946[8]_i_28_n_3 ,\select_ln60_7_reg_5946[8]_i_29_n_3 ,\select_ln60_7_reg_5946[8]_i_30_n_3 ,\select_ln60_7_reg_5946[8]_i_31_n_3 }),
        .O(\NLW_select_ln60_7_reg_5946_reg[8]_i_16_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_7_reg_5946[8]_i_32_n_3 ,\select_ln60_7_reg_5946[8]_i_33_n_3 ,\select_ln60_7_reg_5946[8]_i_34_n_3 ,\select_ln60_7_reg_5946[8]_i_35_n_3 ,\select_ln60_7_reg_5946[8]_i_36_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_7_reg_5946_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_7_reg_5946_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln60_7_reg_5946_reg[8]_i_3_n_6 ,\select_ln60_7_reg_5946_reg[8]_i_3_n_7 ,\select_ln60_7_reg_5946_reg[8]_i_3_n_8 ,\select_ln60_7_reg_5946_reg[8]_i_3_n_9 ,\select_ln60_7_reg_5946_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_7_reg_5946[8]_i_6_n_3 ,\select_ln60_7_reg_5946[8]_i_7_n_3 ,\select_ln60_7_reg_5946[8]_i_8_n_3 ,\select_ln60_7_reg_5946[8]_i_9_n_3 ,\select_ln60_7_reg_5946[8]_i_10_n_3 }),
        .O(\NLW_select_ln60_7_reg_5946_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_7_reg_5946[8]_i_11_n_3 ,\select_ln60_7_reg_5946[8]_i_12_n_3 ,\select_ln60_7_reg_5946[8]_i_13_n_3 ,\select_ln60_7_reg_5946[8]_i_14_n_3 ,\select_ln60_7_reg_5946[8]_i_15_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln60_7_reg_5946_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln60_7_reg_5946_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln60_7_reg_5946_reg[8]_i_5_n_6 ,\select_ln60_7_reg_5946_reg[8]_i_5_n_7 ,\select_ln60_7_reg_5946_reg[8]_i_5_n_8 ,\select_ln60_7_reg_5946_reg[8]_i_5_n_9 ,\select_ln60_7_reg_5946_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln60_7_reg_5946[8]_i_17_n_3 ,\select_ln60_7_reg_5946[8]_i_18_n_3 ,\select_ln60_7_reg_5946[8]_i_19_n_3 ,\select_ln60_7_reg_5946[8]_i_20_n_3 ,\select_ln60_7_reg_5946[8]_i_21_n_3 }),
        .O(\NLW_select_ln60_7_reg_5946_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln60_7_reg_5946[8]_i_22_n_3 ,\select_ln60_7_reg_5946[8]_i_23_n_3 ,\select_ln60_7_reg_5946[8]_i_24_n_3 ,\select_ln60_7_reg_5946[8]_i_25_n_3 ,\select_ln60_7_reg_5946[8]_i_26_n_3 }));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[0]_i_1 
       (.I0(\select_ln76_12_reg_6002[0]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[0]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ),
        .O(select_ln76_12_fu_4350_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[0]_i_2 
       (.I0(\select_ln76_12_reg_6002[0]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[0]),
        .I2(sub_ln1351_15_reg_5745[0]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ),
        .O(\select_ln76_12_reg_6002[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[0]_i_3 
       (.I0(\select_ln76_12_reg_6002[0]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[0]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ),
        .O(\select_ln76_12_reg_6002[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[0]_i_4 
       (.I0(\select_ln76_12_reg_6002[0]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[0]),
        .I2(sub_ln1351_13_reg_5729[0]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ),
        .O(\select_ln76_12_reg_6002[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[0]_i_5 
       (.I0(select_ln77_9_reg_5954[0]),
        .I1(select_ln59_2_reg_5860[0]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[0]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .O(\select_ln76_12_reg_6002[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[1]_i_1 
       (.I0(\select_ln76_12_reg_6002[1]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[1]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ),
        .O(select_ln76_12_fu_4350_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[1]_i_2 
       (.I0(\select_ln76_12_reg_6002[1]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[1]),
        .I2(sub_ln1351_15_reg_5745[1]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ),
        .O(\select_ln76_12_reg_6002[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[1]_i_3 
       (.I0(\select_ln76_12_reg_6002[1]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[1]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ),
        .O(\select_ln76_12_reg_6002[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[1]_i_4 
       (.I0(\select_ln76_12_reg_6002[1]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[1]),
        .I2(sub_ln1351_13_reg_5729[1]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ),
        .O(\select_ln76_12_reg_6002[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[1]_i_5 
       (.I0(select_ln77_9_reg_5954[1]),
        .I1(select_ln59_2_reg_5860[1]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[1]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .O(\select_ln76_12_reg_6002[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[2]_i_1 
       (.I0(\select_ln76_12_reg_6002[2]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[2]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ),
        .O(select_ln76_12_fu_4350_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[2]_i_2 
       (.I0(\select_ln76_12_reg_6002[2]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[2]),
        .I2(sub_ln1351_15_reg_5745[2]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ),
        .O(\select_ln76_12_reg_6002[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[2]_i_3 
       (.I0(\select_ln76_12_reg_6002[2]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[2]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ),
        .O(\select_ln76_12_reg_6002[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[2]_i_4 
       (.I0(\select_ln76_12_reg_6002[2]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[2]),
        .I2(sub_ln1351_13_reg_5729[2]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ),
        .O(\select_ln76_12_reg_6002[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[2]_i_5 
       (.I0(select_ln77_9_reg_5954[2]),
        .I1(select_ln59_2_reg_5860[2]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[2]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .O(\select_ln76_12_reg_6002[2]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[3]_i_1 
       (.I0(\select_ln76_12_reg_6002[3]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[3]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ),
        .O(select_ln76_12_fu_4350_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[3]_i_2 
       (.I0(\select_ln76_12_reg_6002[3]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[3]),
        .I2(sub_ln1351_15_reg_5745[3]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ),
        .O(\select_ln76_12_reg_6002[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[3]_i_3 
       (.I0(\select_ln76_12_reg_6002[3]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[3]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ),
        .O(\select_ln76_12_reg_6002[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[3]_i_4 
       (.I0(\select_ln76_12_reg_6002[3]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[3]),
        .I2(sub_ln1351_13_reg_5729[3]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ),
        .O(\select_ln76_12_reg_6002[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[3]_i_5 
       (.I0(select_ln77_9_reg_5954[3]),
        .I1(select_ln59_2_reg_5860[3]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[3]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .O(\select_ln76_12_reg_6002[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[4]_i_1 
       (.I0(\select_ln76_12_reg_6002[4]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[4]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ),
        .O(select_ln76_12_fu_4350_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[4]_i_2 
       (.I0(\select_ln76_12_reg_6002[4]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[4]),
        .I2(sub_ln1351_15_reg_5745[4]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ),
        .O(\select_ln76_12_reg_6002[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[4]_i_3 
       (.I0(\select_ln76_12_reg_6002[4]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[4]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ),
        .O(\select_ln76_12_reg_6002[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[4]_i_4 
       (.I0(\select_ln76_12_reg_6002[4]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[4]),
        .I2(sub_ln1351_13_reg_5729[4]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ),
        .O(\select_ln76_12_reg_6002[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[4]_i_5 
       (.I0(select_ln77_9_reg_5954[4]),
        .I1(select_ln59_2_reg_5860[4]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[4]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .O(\select_ln76_12_reg_6002[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[5]_i_1 
       (.I0(\select_ln76_12_reg_6002[5]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[5]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ),
        .O(select_ln76_12_fu_4350_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[5]_i_2 
       (.I0(\select_ln76_12_reg_6002[5]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[5]),
        .I2(sub_ln1351_15_reg_5745[5]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ),
        .O(\select_ln76_12_reg_6002[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[5]_i_3 
       (.I0(\select_ln76_12_reg_6002[5]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[5]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ),
        .O(\select_ln76_12_reg_6002[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[5]_i_4 
       (.I0(\select_ln76_12_reg_6002[5]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[5]),
        .I2(sub_ln1351_13_reg_5729[5]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ),
        .O(\select_ln76_12_reg_6002[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[5]_i_5 
       (.I0(select_ln77_9_reg_5954[5]),
        .I1(select_ln59_2_reg_5860[5]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[5]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .O(\select_ln76_12_reg_6002[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[6]_i_1 
       (.I0(\select_ln76_12_reg_6002[6]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[6]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ),
        .O(select_ln76_12_fu_4350_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[6]_i_2 
       (.I0(\select_ln76_12_reg_6002[6]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[6]),
        .I2(sub_ln1351_15_reg_5745[6]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ),
        .O(\select_ln76_12_reg_6002[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[6]_i_3 
       (.I0(\select_ln76_12_reg_6002[6]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[6]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ),
        .O(\select_ln76_12_reg_6002[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[6]_i_4 
       (.I0(\select_ln76_12_reg_6002[6]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[6]),
        .I2(sub_ln1351_13_reg_5729[6]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ),
        .O(\select_ln76_12_reg_6002[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[6]_i_5 
       (.I0(select_ln77_9_reg_5954[6]),
        .I1(select_ln59_2_reg_5860[6]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[6]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .O(\select_ln76_12_reg_6002[6]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[7]_i_1 
       (.I0(\select_ln76_12_reg_6002[7]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[7]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ),
        .O(select_ln76_12_fu_4350_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_10 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I1(select_ln59_4_reg_5890[4]),
        .I2(select_ln59_4_reg_5890[5]),
        .I3(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .O(\select_ln76_12_reg_6002[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_100 
       (.I0(\select_ln76_12_reg_6002[2]_i_5_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I2(sub_ln1351_13_reg_5729[2]),
        .I3(select_ln59_2_reg_5860[2]),
        .I4(\select_ln76_12_reg_6002[7]_i_126_n_3 ),
        .I5(\select_ln76_12_reg_6002[3]_i_5_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_101 
       (.I0(\select_ln76_12_reg_6002[0]_i_5_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I2(sub_ln1351_13_reg_5729[0]),
        .I3(select_ln59_2_reg_5860[0]),
        .I4(\select_ln76_12_reg_6002[7]_i_127_n_3 ),
        .I5(\select_ln76_12_reg_6002[1]_i_5_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_101_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln76_12_reg_6002[7]_i_102 
       (.I0(select_ln59_2_reg_5860[8]),
        .I1(sub_ln1351_13_reg_5729[8]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_102_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_103 
       (.I0(\select_ln76_12_reg_6002[6]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[6]),
        .I2(sub_ln1351_13_reg_5729[6]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_128_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_103_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_104 
       (.I0(\select_ln76_12_reg_6002[4]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[4]),
        .I2(sub_ln1351_13_reg_5729[4]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_129_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_104_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_105 
       (.I0(\select_ln76_12_reg_6002[2]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[2]),
        .I2(sub_ln1351_13_reg_5729[2]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_130_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_105_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_106 
       (.I0(\select_ln76_12_reg_6002[0]_i_5_n_3 ),
        .I1(select_ln59_2_reg_5860[0]),
        .I2(sub_ln1351_13_reg_5729[0]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_131_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_106_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_107 
       (.I0(select_ln59_3_reg_5874[7]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_107_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_108 
       (.I0(select_ln59_3_reg_5874[5]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_108_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_109 
       (.I0(select_ln59_3_reg_5874[3]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_109_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_11 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I1(select_ln59_4_reg_5890[2]),
        .I2(select_ln59_4_reg_5890[3]),
        .I3(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .O(\select_ln76_12_reg_6002[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_110 
       (.I0(select_ln59_3_reg_5874[1]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_110_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_111 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .I2(select_ln59_3_reg_5874[7]),
        .I3(\select_ln76_12_reg_6002[7]_i_27_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_111_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_112 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .I2(select_ln59_3_reg_5874[5]),
        .I3(\select_ln76_12_reg_6002[5]_i_4_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_112_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_113 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .I2(select_ln59_3_reg_5874[3]),
        .I3(\select_ln76_12_reg_6002[3]_i_4_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_113_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_114 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .I2(select_ln59_3_reg_5874[1]),
        .I3(\select_ln76_12_reg_6002[1]_i_4_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_115 
       (.I0(select_ln77_9_reg_5954[6]),
        .I1(icmp_ln76_2_reg_5960),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[6]),
        .I3(select_ln59_2_reg_5860[6]),
        .I4(\select_ln76_12_reg_6002[7]_i_132_n_3 ),
        .I5(select_ln77_9_reg_5954[7]),
        .O(\select_ln76_12_reg_6002[7]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_116 
       (.I0(select_ln77_9_reg_5954[4]),
        .I1(icmp_ln76_2_reg_5960),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[4]),
        .I3(select_ln59_2_reg_5860[4]),
        .I4(\select_ln76_12_reg_6002[7]_i_133_n_3 ),
        .I5(select_ln77_9_reg_5954[5]),
        .O(\select_ln76_12_reg_6002[7]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_117 
       (.I0(select_ln77_9_reg_5954[2]),
        .I1(icmp_ln76_2_reg_5960),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[2]),
        .I3(select_ln59_2_reg_5860[2]),
        .I4(\select_ln76_12_reg_6002[7]_i_134_n_3 ),
        .I5(select_ln77_9_reg_5954[3]),
        .O(\select_ln76_12_reg_6002[7]_i_117_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_118 
       (.I0(select_ln77_9_reg_5954[0]),
        .I1(icmp_ln76_2_reg_5960),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[0]),
        .I3(select_ln59_2_reg_5860[0]),
        .I4(\select_ln76_12_reg_6002[7]_i_135_n_3 ),
        .I5(select_ln77_9_reg_5954[1]),
        .O(\select_ln76_12_reg_6002[7]_i_118_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln76_12_reg_6002[7]_i_119 
       (.I0(select_ln59_2_reg_5860[8]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[8]),
        .I2(icmp_ln76_2_reg_5960),
        .O(\select_ln76_12_reg_6002[7]_i_119_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_12 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I1(select_ln59_4_reg_5890[0]),
        .I2(select_ln59_4_reg_5890[1]),
        .I3(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .O(\select_ln76_12_reg_6002[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \select_ln76_12_reg_6002[7]_i_120 
       (.I0(select_ln77_9_reg_5954[6]),
        .I1(select_ln59_2_reg_5860[6]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[6]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(select_ln77_9_reg_5954[7]),
        .I5(\select_ln76_12_reg_6002[7]_i_132_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \select_ln76_12_reg_6002[7]_i_121 
       (.I0(select_ln77_9_reg_5954[4]),
        .I1(select_ln59_2_reg_5860[4]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[4]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(select_ln77_9_reg_5954[5]),
        .I5(\select_ln76_12_reg_6002[7]_i_133_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \select_ln76_12_reg_6002[7]_i_122 
       (.I0(select_ln77_9_reg_5954[2]),
        .I1(select_ln59_2_reg_5860[2]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[2]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(select_ln77_9_reg_5954[3]),
        .I5(\select_ln76_12_reg_6002[7]_i_134_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h99A50000000099A5)) 
    \select_ln76_12_reg_6002[7]_i_123 
       (.I0(select_ln77_9_reg_5954[0]),
        .I1(select_ln59_2_reg_5860[0]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[0]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(select_ln77_9_reg_5954[1]),
        .I5(\select_ln76_12_reg_6002[7]_i_135_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_123_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_124 
       (.I0(select_ln59_2_reg_5860[7]),
        .I1(sub_ln1351_13_reg_5729[7]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_124_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_125 
       (.I0(select_ln59_2_reg_5860[5]),
        .I1(sub_ln1351_13_reg_5729[5]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_125_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_126 
       (.I0(select_ln59_2_reg_5860[3]),
        .I1(sub_ln1351_13_reg_5729[3]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_126_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_127 
       (.I0(select_ln59_2_reg_5860[1]),
        .I1(sub_ln1351_13_reg_5729[1]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln76_12_reg_6002[7]_i_128 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I1(sub_ln1351_13_reg_5729[7]),
        .I2(select_ln59_2_reg_5860[7]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_132_n_3 ),
        .I5(select_ln77_9_reg_5954[7]),
        .O(\select_ln76_12_reg_6002[7]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln76_12_reg_6002[7]_i_129 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I1(sub_ln1351_13_reg_5729[5]),
        .I2(select_ln59_2_reg_5860[5]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_133_n_3 ),
        .I5(select_ln77_9_reg_5954[5]),
        .O(\select_ln76_12_reg_6002[7]_i_129_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln76_12_reg_6002[7]_i_13 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .I1(select_ln59_4_reg_5890[8]),
        .O(\select_ln76_12_reg_6002[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln76_12_reg_6002[7]_i_130 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I1(sub_ln1351_13_reg_5729[3]),
        .I2(select_ln59_2_reg_5860[3]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_134_n_3 ),
        .I5(select_ln77_9_reg_5954[3]),
        .O(\select_ln76_12_reg_6002[7]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln76_12_reg_6002[7]_i_131 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I1(sub_ln1351_13_reg_5729[1]),
        .I2(select_ln59_2_reg_5860[1]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_135_n_3 ),
        .I5(select_ln77_9_reg_5954[1]),
        .O(\select_ln76_12_reg_6002[7]_i_131_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_132 
       (.I0(select_ln59_2_reg_5860[7]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[7]),
        .I2(icmp_ln76_2_reg_5960),
        .O(\select_ln76_12_reg_6002[7]_i_132_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_133 
       (.I0(select_ln59_2_reg_5860[5]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[5]),
        .I2(icmp_ln76_2_reg_5960),
        .O(\select_ln76_12_reg_6002[7]_i_133_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_134 
       (.I0(select_ln59_2_reg_5860[3]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[3]),
        .I2(icmp_ln76_2_reg_5960),
        .O(\select_ln76_12_reg_6002[7]_i_134_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_135 
       (.I0(select_ln59_2_reg_5860[1]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[1]),
        .I2(icmp_ln76_2_reg_5960),
        .O(\select_ln76_12_reg_6002[7]_i_135_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_14 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I1(select_ln59_4_reg_5890[6]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .I3(select_ln59_4_reg_5890[7]),
        .O(\select_ln76_12_reg_6002[7]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_15 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I1(select_ln59_4_reg_5890[4]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .I3(select_ln59_4_reg_5890[5]),
        .O(\select_ln76_12_reg_6002[7]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_16 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I1(select_ln59_4_reg_5890[2]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .I3(select_ln59_4_reg_5890[3]),
        .O(\select_ln76_12_reg_6002[7]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_17 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I1(select_ln59_4_reg_5890[0]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .I3(select_ln59_4_reg_5890[1]),
        .O(\select_ln76_12_reg_6002[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_18 
       (.I0(\select_ln76_12_reg_6002[6]_i_2_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I3(select_ln59_4_reg_5890[6]),
        .I4(\select_ln76_12_reg_6002[7]_i_49_n_3 ),
        .I5(\select_ln76_12_reg_6002[7]_i_2_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_19 
       (.I0(\select_ln76_12_reg_6002[4]_i_2_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I3(select_ln59_4_reg_5890[4]),
        .I4(\select_ln76_12_reg_6002[7]_i_50_n_3 ),
        .I5(\select_ln76_12_reg_6002[5]_i_2_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[7]_i_2 
       (.I0(\select_ln76_12_reg_6002[7]_i_5_n_3 ),
        .I1(select_ln59_3_reg_5874[7]),
        .I2(sub_ln1351_15_reg_5745[7]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_20 
       (.I0(\select_ln76_12_reg_6002[2]_i_2_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I3(select_ln59_4_reg_5890[2]),
        .I4(\select_ln76_12_reg_6002[7]_i_51_n_3 ),
        .I5(\select_ln76_12_reg_6002[3]_i_2_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_21 
       (.I0(\select_ln76_12_reg_6002[0]_i_2_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I3(select_ln59_4_reg_5890[0]),
        .I4(\select_ln76_12_reg_6002[7]_i_52_n_3 ),
        .I5(\select_ln76_12_reg_6002[1]_i_2_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln76_12_reg_6002[7]_i_22 
       (.I0(select_ln59_4_reg_5890[8]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_23 
       (.I0(\select_ln76_12_reg_6002[6]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[6]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_53_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_24 
       (.I0(\select_ln76_12_reg_6002[4]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[4]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_54_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_25 
       (.I0(\select_ln76_12_reg_6002[2]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[2]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_55_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_26 
       (.I0(\select_ln76_12_reg_6002[0]_i_2_n_3 ),
        .I1(select_ln59_4_reg_5890[0]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_56_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[7]_i_27 
       (.I0(\select_ln76_12_reg_6002[7]_i_57_n_3 ),
        .I1(select_ln59_2_reg_5860[7]),
        .I2(sub_ln1351_13_reg_5729[7]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln76_12_reg_6002[7]_i_30 
       (.I0(select_ln59_3_reg_5874[8]),
        .I1(sub_ln1351_15_reg_5745[8]),
        .O(\select_ln76_12_reg_6002[7]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_31 
       (.I0(sub_ln1351_15_reg_5745[6]),
        .I1(select_ln59_3_reg_5874[6]),
        .I2(select_ln59_3_reg_5874[7]),
        .I3(sub_ln1351_15_reg_5745[7]),
        .O(\select_ln76_12_reg_6002[7]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_32 
       (.I0(sub_ln1351_15_reg_5745[4]),
        .I1(select_ln59_3_reg_5874[4]),
        .I2(select_ln59_3_reg_5874[5]),
        .I3(sub_ln1351_15_reg_5745[5]),
        .O(\select_ln76_12_reg_6002[7]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_33 
       (.I0(sub_ln1351_15_reg_5745[2]),
        .I1(select_ln59_3_reg_5874[2]),
        .I2(select_ln59_3_reg_5874[3]),
        .I3(sub_ln1351_15_reg_5745[3]),
        .O(\select_ln76_12_reg_6002[7]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_34 
       (.I0(sub_ln1351_15_reg_5745[0]),
        .I1(select_ln59_3_reg_5874[0]),
        .I2(select_ln59_3_reg_5874[1]),
        .I3(sub_ln1351_15_reg_5745[1]),
        .O(\select_ln76_12_reg_6002[7]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln76_12_reg_6002[7]_i_35 
       (.I0(sub_ln1351_15_reg_5745[8]),
        .I1(select_ln59_3_reg_5874[8]),
        .O(\select_ln76_12_reg_6002[7]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_36 
       (.I0(sub_ln1351_15_reg_5745[6]),
        .I1(select_ln59_3_reg_5874[6]),
        .I2(sub_ln1351_15_reg_5745[7]),
        .I3(select_ln59_3_reg_5874[7]),
        .O(\select_ln76_12_reg_6002[7]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_37 
       (.I0(sub_ln1351_15_reg_5745[4]),
        .I1(select_ln59_3_reg_5874[4]),
        .I2(sub_ln1351_15_reg_5745[5]),
        .I3(select_ln59_3_reg_5874[5]),
        .O(\select_ln76_12_reg_6002[7]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_38 
       (.I0(sub_ln1351_15_reg_5745[2]),
        .I1(select_ln59_3_reg_5874[2]),
        .I2(sub_ln1351_15_reg_5745[3]),
        .I3(select_ln59_3_reg_5874[3]),
        .O(\select_ln76_12_reg_6002[7]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_39 
       (.I0(sub_ln1351_15_reg_5745[0]),
        .I1(select_ln59_3_reg_5874[0]),
        .I2(sub_ln1351_15_reg_5745[1]),
        .I3(select_ln59_3_reg_5874[1]),
        .O(\select_ln76_12_reg_6002[7]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_40 
       (.I0(\select_ln76_12_reg_6002[6]_i_3_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[6]),
        .I3(select_ln59_3_reg_5874[6]),
        .I4(\select_ln76_12_reg_6002[7]_i_79_n_3 ),
        .I5(\select_ln76_12_reg_6002[7]_i_5_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_41 
       (.I0(\select_ln76_12_reg_6002[4]_i_3_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[4]),
        .I3(select_ln59_3_reg_5874[4]),
        .I4(\select_ln76_12_reg_6002[7]_i_80_n_3 ),
        .I5(\select_ln76_12_reg_6002[5]_i_3_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_42 
       (.I0(\select_ln76_12_reg_6002[2]_i_3_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[2]),
        .I3(select_ln59_3_reg_5874[2]),
        .I4(\select_ln76_12_reg_6002[7]_i_81_n_3 ),
        .I5(\select_ln76_12_reg_6002[3]_i_3_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_43 
       (.I0(\select_ln76_12_reg_6002[0]_i_3_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[0]),
        .I3(select_ln59_3_reg_5874[0]),
        .I4(\select_ln76_12_reg_6002[7]_i_82_n_3 ),
        .I5(\select_ln76_12_reg_6002[1]_i_3_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_43_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln76_12_reg_6002[7]_i_44 
       (.I0(select_ln59_3_reg_5874[8]),
        .I1(sub_ln1351_15_reg_5745[8]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_45 
       (.I0(\select_ln76_12_reg_6002[6]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[6]),
        .I2(sub_ln1351_15_reg_5745[6]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_83_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_45_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_46 
       (.I0(\select_ln76_12_reg_6002[4]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[4]),
        .I2(sub_ln1351_15_reg_5745[4]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_84_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_47 
       (.I0(\select_ln76_12_reg_6002[2]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[2]),
        .I2(sub_ln1351_15_reg_5745[2]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_85_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_47_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_48 
       (.I0(\select_ln76_12_reg_6002[0]_i_3_n_3 ),
        .I1(select_ln59_3_reg_5874[0]),
        .I2(sub_ln1351_15_reg_5745[0]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_86_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_48_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_49 
       (.I0(select_ln59_4_reg_5890[7]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_49_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[7]_i_5 
       (.I0(\select_ln76_12_reg_6002[7]_i_27_n_3 ),
        .I1(select_ln59_3_reg_5874[7]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_50 
       (.I0(select_ln59_4_reg_5890[5]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_50_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_51 
       (.I0(select_ln59_4_reg_5890[3]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_51_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_52 
       (.I0(select_ln59_4_reg_5890[1]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_52_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_53 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .I2(select_ln59_4_reg_5890[7]),
        .I3(\select_ln76_12_reg_6002[7]_i_2_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_53_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_54 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .I2(select_ln59_4_reg_5890[5]),
        .I3(\select_ln76_12_reg_6002[5]_i_2_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_55 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .I2(select_ln59_4_reg_5890[3]),
        .I3(\select_ln76_12_reg_6002[3]_i_2_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_55_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_56 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .I2(select_ln59_4_reg_5890[1]),
        .I3(\select_ln76_12_reg_6002[1]_i_2_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_56_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln76_12_reg_6002[7]_i_57 
       (.I0(select_ln77_9_reg_5954[7]),
        .I1(select_ln59_2_reg_5860[7]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[7]),
        .I3(icmp_ln76_2_reg_5960),
        .I4(\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_57_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln76_12_reg_6002[7]_i_60 
       (.I0(select_ln59_3_reg_5874[8]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .O(\select_ln76_12_reg_6002[7]_i_60_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_61 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I1(select_ln59_3_reg_5874[6]),
        .I2(select_ln59_3_reg_5874[7]),
        .I3(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .O(\select_ln76_12_reg_6002[7]_i_61_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_62 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I1(select_ln59_3_reg_5874[4]),
        .I2(select_ln59_3_reg_5874[5]),
        .I3(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .O(\select_ln76_12_reg_6002[7]_i_62_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_63 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I1(select_ln59_3_reg_5874[2]),
        .I2(select_ln59_3_reg_5874[3]),
        .I3(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .O(\select_ln76_12_reg_6002[7]_i_63_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_64 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I1(select_ln59_3_reg_5874[0]),
        .I2(select_ln59_3_reg_5874[1]),
        .I3(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .O(\select_ln76_12_reg_6002[7]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln76_12_reg_6002[7]_i_65 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .I1(select_ln59_3_reg_5874[8]),
        .O(\select_ln76_12_reg_6002[7]_i_65_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_66 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I1(select_ln59_3_reg_5874[6]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .I3(select_ln59_3_reg_5874[7]),
        .O(\select_ln76_12_reg_6002[7]_i_66_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_67 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I1(select_ln59_3_reg_5874[4]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .I3(select_ln59_3_reg_5874[5]),
        .O(\select_ln76_12_reg_6002[7]_i_67_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_68 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I1(select_ln59_3_reg_5874[2]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .I3(select_ln59_3_reg_5874[3]),
        .O(\select_ln76_12_reg_6002[7]_i_68_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_69 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I1(select_ln59_3_reg_5874[0]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .I3(select_ln59_3_reg_5874[1]),
        .O(\select_ln76_12_reg_6002[7]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_70 
       (.I0(\select_ln76_12_reg_6002[6]_i_4_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I3(select_ln59_3_reg_5874[6]),
        .I4(\select_ln76_12_reg_6002[7]_i_107_n_3 ),
        .I5(\select_ln76_12_reg_6002[7]_i_27_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_71 
       (.I0(\select_ln76_12_reg_6002[4]_i_4_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I3(select_ln59_3_reg_5874[4]),
        .I4(\select_ln76_12_reg_6002[7]_i_108_n_3 ),
        .I5(\select_ln76_12_reg_6002[5]_i_4_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_72 
       (.I0(\select_ln76_12_reg_6002[2]_i_4_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I3(select_ln59_3_reg_5874[2]),
        .I4(\select_ln76_12_reg_6002[7]_i_109_n_3 ),
        .I5(\select_ln76_12_reg_6002[3]_i_4_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_73 
       (.I0(\select_ln76_12_reg_6002[0]_i_4_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I3(select_ln59_3_reg_5874[0]),
        .I4(\select_ln76_12_reg_6002[7]_i_110_n_3 ),
        .I5(\select_ln76_12_reg_6002[1]_i_4_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_73_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln76_12_reg_6002[7]_i_74 
       (.I0(select_ln59_3_reg_5874[8]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_74_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_75 
       (.I0(\select_ln76_12_reg_6002[6]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[6]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_111_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_75_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_76 
       (.I0(\select_ln76_12_reg_6002[4]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[4]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_112_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_76_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_77 
       (.I0(\select_ln76_12_reg_6002[2]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[2]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_113_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_77_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln76_12_reg_6002[7]_i_78 
       (.I0(\select_ln76_12_reg_6002[0]_i_4_n_3 ),
        .I1(select_ln59_3_reg_5874[0]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I3(\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ),
        .I4(\select_ln76_12_reg_6002[7]_i_114_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_78_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_79 
       (.I0(select_ln59_3_reg_5874[7]),
        .I1(sub_ln1351_15_reg_5745[7]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_79_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln76_12_reg_6002[7]_i_8 
       (.I0(select_ln59_4_reg_5890[8]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .O(\select_ln76_12_reg_6002[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_80 
       (.I0(select_ln59_3_reg_5874[5]),
        .I1(sub_ln1351_15_reg_5745[5]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_80_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_81 
       (.I0(select_ln59_3_reg_5874[3]),
        .I1(sub_ln1351_15_reg_5745[3]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_81_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln76_12_reg_6002[7]_i_82 
       (.I0(select_ln59_3_reg_5874[1]),
        .I1(sub_ln1351_15_reg_5745[1]),
        .I2(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .O(\select_ln76_12_reg_6002[7]_i_82_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_83 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[7]),
        .I2(select_ln59_3_reg_5874[7]),
        .I3(\select_ln76_12_reg_6002[7]_i_5_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_83_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_84 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[5]),
        .I2(select_ln59_3_reg_5874[5]),
        .I3(\select_ln76_12_reg_6002[5]_i_3_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_84_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_85 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[3]),
        .I2(select_ln59_3_reg_5874[3]),
        .I3(\select_ln76_12_reg_6002[3]_i_3_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_85_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln76_12_reg_6002[7]_i_86 
       (.I0(\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[1]),
        .I2(select_ln59_3_reg_5874[1]),
        .I3(\select_ln76_12_reg_6002[1]_i_3_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_86_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln76_12_reg_6002[7]_i_88 
       (.I0(select_ln59_2_reg_5860[8]),
        .I1(sub_ln1351_13_reg_5729[8]),
        .O(\select_ln76_12_reg_6002[7]_i_88_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_89 
       (.I0(sub_ln1351_13_reg_5729[6]),
        .I1(select_ln59_2_reg_5860[6]),
        .I2(select_ln59_2_reg_5860[7]),
        .I3(sub_ln1351_13_reg_5729[7]),
        .O(\select_ln76_12_reg_6002[7]_i_89_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_9 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I1(select_ln59_4_reg_5890[6]),
        .I2(select_ln59_4_reg_5890[7]),
        .I3(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .O(\select_ln76_12_reg_6002[7]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_90 
       (.I0(sub_ln1351_13_reg_5729[4]),
        .I1(select_ln59_2_reg_5860[4]),
        .I2(select_ln59_2_reg_5860[5]),
        .I3(sub_ln1351_13_reg_5729[5]),
        .O(\select_ln76_12_reg_6002[7]_i_90_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_91 
       (.I0(sub_ln1351_13_reg_5729[2]),
        .I1(select_ln59_2_reg_5860[2]),
        .I2(select_ln59_2_reg_5860[3]),
        .I3(sub_ln1351_13_reg_5729[3]),
        .O(\select_ln76_12_reg_6002[7]_i_91_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln76_12_reg_6002[7]_i_92 
       (.I0(sub_ln1351_13_reg_5729[0]),
        .I1(select_ln59_2_reg_5860[0]),
        .I2(select_ln59_2_reg_5860[1]),
        .I3(sub_ln1351_13_reg_5729[1]),
        .O(\select_ln76_12_reg_6002[7]_i_92_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln76_12_reg_6002[7]_i_93 
       (.I0(sub_ln1351_13_reg_5729[8]),
        .I1(select_ln59_2_reg_5860[8]),
        .O(\select_ln76_12_reg_6002[7]_i_93_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_94 
       (.I0(sub_ln1351_13_reg_5729[6]),
        .I1(select_ln59_2_reg_5860[6]),
        .I2(sub_ln1351_13_reg_5729[7]),
        .I3(select_ln59_2_reg_5860[7]),
        .O(\select_ln76_12_reg_6002[7]_i_94_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_95 
       (.I0(sub_ln1351_13_reg_5729[4]),
        .I1(select_ln59_2_reg_5860[4]),
        .I2(sub_ln1351_13_reg_5729[5]),
        .I3(select_ln59_2_reg_5860[5]),
        .O(\select_ln76_12_reg_6002[7]_i_95_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_96 
       (.I0(sub_ln1351_13_reg_5729[2]),
        .I1(select_ln59_2_reg_5860[2]),
        .I2(sub_ln1351_13_reg_5729[3]),
        .I3(select_ln59_2_reg_5860[3]),
        .O(\select_ln76_12_reg_6002[7]_i_96_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln76_12_reg_6002[7]_i_97 
       (.I0(sub_ln1351_13_reg_5729[0]),
        .I1(select_ln59_2_reg_5860[0]),
        .I2(sub_ln1351_13_reg_5729[1]),
        .I3(select_ln59_2_reg_5860[1]),
        .O(\select_ln76_12_reg_6002[7]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_98 
       (.I0(\select_ln76_12_reg_6002[6]_i_5_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I2(sub_ln1351_13_reg_5729[6]),
        .I3(select_ln59_2_reg_5860[6]),
        .I4(\select_ln76_12_reg_6002[7]_i_124_n_3 ),
        .I5(\select_ln76_12_reg_6002[7]_i_57_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln76_12_reg_6002[7]_i_99 
       (.I0(\select_ln76_12_reg_6002[4]_i_5_n_3 ),
        .I1(\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ),
        .I2(sub_ln1351_13_reg_5729[4]),
        .I3(select_ln59_2_reg_5860[4]),
        .I4(\select_ln76_12_reg_6002[7]_i_125_n_3 ),
        .I5(\select_ln76_12_reg_6002[5]_i_5_n_3 ),
        .O(\select_ln76_12_reg_6002[7]_i_99_n_3 ));
  FDRE \select_ln76_12_reg_6002_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln76_12_fu_4350_p3[0]),
        .Q(select_ln76_12_reg_6002[0]),
        .R(1'b0));
  FDRE \select_ln76_12_reg_6002_reg[1] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln76_12_fu_4350_p3[1]),
        .Q(select_ln76_12_reg_6002[1]),
        .R(1'b0));
  FDRE \select_ln76_12_reg_6002_reg[2] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln76_12_fu_4350_p3[2]),
        .Q(select_ln76_12_reg_6002[2]),
        .R(1'b0));
  FDRE \select_ln76_12_reg_6002_reg[3] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln76_12_fu_4350_p3[3]),
        .Q(select_ln76_12_reg_6002[3]),
        .R(1'b0));
  FDRE \select_ln76_12_reg_6002_reg[4] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln76_12_fu_4350_p3[4]),
        .Q(select_ln76_12_reg_6002[4]),
        .R(1'b0));
  FDRE \select_ln76_12_reg_6002_reg[5] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln76_12_fu_4350_p3[5]),
        .Q(select_ln76_12_reg_6002[5]),
        .R(1'b0));
  FDRE \select_ln76_12_reg_6002_reg[6] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln76_12_fu_4350_p3[6]),
        .Q(select_ln76_12_reg_6002[6]),
        .R(1'b0));
  FDRE \select_ln76_12_reg_6002_reg[7] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln76_12_fu_4350_p3[7]),
        .Q(select_ln76_12_reg_6002[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_28 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_28_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_28_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_28_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_28_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_28_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_28_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_60_n_3 ,\select_ln76_12_reg_6002[7]_i_61_n_3 ,\select_ln76_12_reg_6002[7]_i_62_n_3 ,\select_ln76_12_reg_6002[7]_i_63_n_3 ,\select_ln76_12_reg_6002[7]_i_64_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_28_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_65_n_3 ,\select_ln76_12_reg_6002[7]_i_66_n_3 ,\select_ln76_12_reg_6002[7]_i_67_n_3 ,\select_ln76_12_reg_6002[7]_i_68_n_3 ,\select_ln76_12_reg_6002[7]_i_69_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_29 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_29_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_29_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_29_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_29_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_29_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_29_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln76_12_reg_6002[7]_i_70_n_3 ,\select_ln76_12_reg_6002[7]_i_71_n_3 ,\select_ln76_12_reg_6002[7]_i_72_n_3 ,\select_ln76_12_reg_6002[7]_i_73_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_29_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_74_n_3 ,\select_ln76_12_reg_6002[7]_i_75_n_3 ,\select_ln76_12_reg_6002[7]_i_76_n_3 ,\select_ln76_12_reg_6002[7]_i_77_n_3 ,\select_ln76_12_reg_6002[7]_i_78_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_3_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_3_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_3_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_3_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_3_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_8_n_3 ,\select_ln76_12_reg_6002[7]_i_9_n_3 ,\select_ln76_12_reg_6002[7]_i_10_n_3 ,\select_ln76_12_reg_6002[7]_i_11_n_3 ,\select_ln76_12_reg_6002[7]_i_12_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_13_n_3 ,\select_ln76_12_reg_6002[7]_i_14_n_3 ,\select_ln76_12_reg_6002[7]_i_15_n_3 ,\select_ln76_12_reg_6002[7]_i_16_n_3 ,\select_ln76_12_reg_6002[7]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_4_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_4_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_4_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_4_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_4_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln76_12_reg_6002[7]_i_18_n_3 ,\select_ln76_12_reg_6002[7]_i_19_n_3 ,\select_ln76_12_reg_6002[7]_i_20_n_3 ,\select_ln76_12_reg_6002[7]_i_21_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_22_n_3 ,\select_ln76_12_reg_6002[7]_i_23_n_3 ,\select_ln76_12_reg_6002[7]_i_24_n_3 ,\select_ln76_12_reg_6002[7]_i_25_n_3 ,\select_ln76_12_reg_6002[7]_i_26_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_58 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_58_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_58_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_58_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_58_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_58_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_58_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_88_n_3 ,\select_ln76_12_reg_6002[7]_i_89_n_3 ,\select_ln76_12_reg_6002[7]_i_90_n_3 ,\select_ln76_12_reg_6002[7]_i_91_n_3 ,\select_ln76_12_reg_6002[7]_i_92_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_58_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_93_n_3 ,\select_ln76_12_reg_6002[7]_i_94_n_3 ,\select_ln76_12_reg_6002[7]_i_95_n_3 ,\select_ln76_12_reg_6002[7]_i_96_n_3 ,\select_ln76_12_reg_6002[7]_i_97_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_59 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_59_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_59_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_59_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_59_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_59_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_59_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln76_12_reg_6002[7]_i_98_n_3 ,\select_ln76_12_reg_6002[7]_i_99_n_3 ,\select_ln76_12_reg_6002[7]_i_100_n_3 ,\select_ln76_12_reg_6002[7]_i_101_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_59_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_102_n_3 ,\select_ln76_12_reg_6002[7]_i_103_n_3 ,\select_ln76_12_reg_6002[7]_i_104_n_3 ,\select_ln76_12_reg_6002[7]_i_105_n_3 ,\select_ln76_12_reg_6002[7]_i_106_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_6_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_6_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_6_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_6_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_6_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_6_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_30_n_3 ,\select_ln76_12_reg_6002[7]_i_31_n_3 ,\select_ln76_12_reg_6002[7]_i_32_n_3 ,\select_ln76_12_reg_6002[7]_i_33_n_3 ,\select_ln76_12_reg_6002[7]_i_34_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_35_n_3 ,\select_ln76_12_reg_6002[7]_i_36_n_3 ,\select_ln76_12_reg_6002[7]_i_37_n_3 ,\select_ln76_12_reg_6002[7]_i_38_n_3 ,\select_ln76_12_reg_6002[7]_i_39_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_7_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_7_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_7_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_7_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_7_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_7_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln76_12_reg_6002[7]_i_40_n_3 ,\select_ln76_12_reg_6002[7]_i_41_n_3 ,\select_ln76_12_reg_6002[7]_i_42_n_3 ,\select_ln76_12_reg_6002[7]_i_43_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_44_n_3 ,\select_ln76_12_reg_6002[7]_i_45_n_3 ,\select_ln76_12_reg_6002[7]_i_46_n_3 ,\select_ln76_12_reg_6002[7]_i_47_n_3 ,\select_ln76_12_reg_6002[7]_i_48_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln76_12_reg_6002_reg[7]_i_87 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln76_12_reg_6002_reg[7]_i_87_CO_UNCONNECTED [7:5],\select_ln76_12_reg_6002_reg[7]_i_87_n_6 ,\select_ln76_12_reg_6002_reg[7]_i_87_n_7 ,\select_ln76_12_reg_6002_reg[7]_i_87_n_8 ,\select_ln76_12_reg_6002_reg[7]_i_87_n_9 ,\select_ln76_12_reg_6002_reg[7]_i_87_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln76_12_reg_6002[7]_i_115_n_3 ,\select_ln76_12_reg_6002[7]_i_116_n_3 ,\select_ln76_12_reg_6002[7]_i_117_n_3 ,\select_ln76_12_reg_6002[7]_i_118_n_3 }),
        .O(\NLW_select_ln76_12_reg_6002_reg[7]_i_87_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln76_12_reg_6002[7]_i_119_n_3 ,\select_ln76_12_reg_6002[7]_i_120_n_3 ,\select_ln76_12_reg_6002[7]_i_121_n_3 ,\select_ln76_12_reg_6002[7]_i_122_n_3 ,\select_ln76_12_reg_6002[7]_i_123_n_3 }));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[0]_i_1 
       (.I0(\select_ln77_14_reg_6030[0]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ),
        .O(select_ln77_14_fu_4787_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[0]_i_2 
       (.I0(\select_ln77_14_reg_6030[0]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ),
        .O(\select_ln77_14_reg_6030[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[0]_i_3 
       (.I0(\select_ln77_14_reg_6030[0]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ),
        .O(\select_ln77_14_reg_6030[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln77_14_reg_6030[0]_i_4 
       (.I0(select_ln76_12_reg_6002[0]),
        .I1(select_ln77_4_reg_6008[0]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I3(\select_ln77_14_reg_6030[0]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ),
        .O(\select_ln77_14_reg_6030[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[0]_i_5 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[1]_i_1 
       (.I0(\select_ln77_14_reg_6030[1]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ),
        .O(select_ln77_14_fu_4787_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[1]_i_2 
       (.I0(\select_ln77_14_reg_6030[1]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ),
        .O(\select_ln77_14_reg_6030[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[1]_i_3 
       (.I0(\select_ln77_14_reg_6030[1]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ),
        .O(\select_ln77_14_reg_6030[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln77_14_reg_6030[1]_i_4 
       (.I0(select_ln76_12_reg_6002[1]),
        .I1(select_ln77_4_reg_6008[1]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I3(\select_ln77_14_reg_6030[1]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ),
        .O(\select_ln77_14_reg_6030[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[1]_i_5 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[1]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[2]_i_1 
       (.I0(\select_ln77_14_reg_6030[2]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ),
        .O(select_ln77_14_fu_4787_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[2]_i_2 
       (.I0(\select_ln77_14_reg_6030[2]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ),
        .O(\select_ln77_14_reg_6030[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[2]_i_3 
       (.I0(\select_ln77_14_reg_6030[2]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ),
        .O(\select_ln77_14_reg_6030[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln77_14_reg_6030[2]_i_4 
       (.I0(select_ln76_12_reg_6002[2]),
        .I1(select_ln77_4_reg_6008[2]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I3(\select_ln77_14_reg_6030[2]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ),
        .O(\select_ln77_14_reg_6030[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[2]_i_5 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[2]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[3]_i_1 
       (.I0(\select_ln77_14_reg_6030[3]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ),
        .O(select_ln77_14_fu_4787_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[3]_i_2 
       (.I0(\select_ln77_14_reg_6030[3]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ),
        .O(\select_ln77_14_reg_6030[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[3]_i_3 
       (.I0(\select_ln77_14_reg_6030[3]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ),
        .O(\select_ln77_14_reg_6030[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln77_14_reg_6030[3]_i_4 
       (.I0(select_ln76_12_reg_6002[3]),
        .I1(select_ln77_4_reg_6008[3]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I3(\select_ln77_14_reg_6030[3]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ),
        .O(\select_ln77_14_reg_6030[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[3]_i_5 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[4]_i_1 
       (.I0(\select_ln77_14_reg_6030[4]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ),
        .O(select_ln77_14_fu_4787_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[4]_i_2 
       (.I0(\select_ln77_14_reg_6030[4]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ),
        .O(\select_ln77_14_reg_6030[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[4]_i_3 
       (.I0(\select_ln77_14_reg_6030[4]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ),
        .O(\select_ln77_14_reg_6030[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln77_14_reg_6030[4]_i_4 
       (.I0(select_ln76_12_reg_6002[4]),
        .I1(select_ln77_4_reg_6008[4]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I3(\select_ln77_14_reg_6030[4]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ),
        .O(\select_ln77_14_reg_6030[4]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[4]_i_5 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[5]_i_1 
       (.I0(\select_ln77_14_reg_6030[5]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ),
        .O(select_ln77_14_fu_4787_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[5]_i_2 
       (.I0(\select_ln77_14_reg_6030[5]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ),
        .O(\select_ln77_14_reg_6030[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[5]_i_3 
       (.I0(\select_ln77_14_reg_6030[5]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ),
        .O(\select_ln77_14_reg_6030[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln77_14_reg_6030[5]_i_4 
       (.I0(select_ln76_12_reg_6002[5]),
        .I1(select_ln77_4_reg_6008[5]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I3(\select_ln77_14_reg_6030[5]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ),
        .O(\select_ln77_14_reg_6030[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[5]_i_5 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[6]_i_1 
       (.I0(\select_ln77_14_reg_6030[6]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ),
        .O(select_ln77_14_fu_4787_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[6]_i_2 
       (.I0(\select_ln77_14_reg_6030[6]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ),
        .O(\select_ln77_14_reg_6030[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[6]_i_3 
       (.I0(\select_ln77_14_reg_6030[6]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ),
        .O(\select_ln77_14_reg_6030[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln77_14_reg_6030[6]_i_4 
       (.I0(select_ln76_12_reg_6002[6]),
        .I1(select_ln77_4_reg_6008[6]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I3(\select_ln77_14_reg_6030[6]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ),
        .O(\select_ln77_14_reg_6030[6]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[6]_i_5 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[6]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[7]_i_1 
       (.I0(\select_ln77_14_reg_6030[7]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ),
        .O(select_ln77_14_fu_4787_p3[7]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_10 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .I3(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .O(\select_ln77_14_reg_6030[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln77_14_reg_6030[7]_i_100 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I1(select_ln77_4_reg_6008[0]),
        .I2(select_ln76_12_reg_6002[0]),
        .I3(\select_ln77_14_reg_6030[0]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030[1]_i_5_n_3 ),
        .I5(\select_ln77_14_reg_6030[7]_i_127_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_100_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln77_14_reg_6030[7]_i_101 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[8]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_101_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_102 
       (.I0(\select_ln77_14_reg_6030[7]_i_128_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_129_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_102_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_103 
       (.I0(\select_ln77_14_reg_6030[7]_i_130_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_131_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_103_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_104 
       (.I0(\select_ln77_14_reg_6030[7]_i_132_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_133_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_104_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_105 
       (.I0(\select_ln77_14_reg_6030[7]_i_134_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_135_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_105_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_106 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_106_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_107 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_107_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_108 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_108_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_109 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_109_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_11 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .I3(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .O(\select_ln77_14_reg_6030[7]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_110 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .I3(\select_ln77_14_reg_6030[7]_i_27_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_110_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_111 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .I3(\select_ln77_14_reg_6030[5]_i_4_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_111_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_112 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .I3(\select_ln77_14_reg_6030[3]_i_4_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_112_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_113 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .I3(\select_ln77_14_reg_6030[1]_i_4_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_113_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln77_14_reg_6030[7]_i_114 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[8]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .O(\select_ln77_14_reg_6030[7]_i_114_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_115 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .I3(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .O(\select_ln77_14_reg_6030[7]_i_115_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_116 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .I3(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .O(\select_ln77_14_reg_6030[7]_i_116_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_117 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .I3(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .O(\select_ln77_14_reg_6030[7]_i_117_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_118 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .I3(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .O(\select_ln77_14_reg_6030[7]_i_118_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln77_14_reg_6030[7]_i_119 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[8]),
        .O(\select_ln77_14_reg_6030[7]_i_119_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_12 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .I3(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .O(\select_ln77_14_reg_6030[7]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_120 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .O(\select_ln77_14_reg_6030[7]_i_120_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_121 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .O(\select_ln77_14_reg_6030[7]_i_121_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_122 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .O(\select_ln77_14_reg_6030[7]_i_122_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_123 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .O(\select_ln77_14_reg_6030[7]_i_123_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_124 
       (.I0(select_ln76_12_reg_6002[7]),
        .I1(trunc_ln77_4_reg_6013),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_124_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_125 
       (.I0(select_ln76_12_reg_6002[5]),
        .I1(select_ln77_4_reg_6008[5]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_125_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_126 
       (.I0(select_ln76_12_reg_6002[3]),
        .I1(select_ln77_4_reg_6008[3]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_126_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_127 
       (.I0(select_ln76_12_reg_6002[1]),
        .I1(select_ln77_4_reg_6008[1]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_127_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_128 
       (.I0(select_ln76_12_reg_6002[6]),
        .I1(select_ln77_4_reg_6008[6]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln77_14_reg_6030[7]_i_129 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I4(trunc_ln77_4_reg_6013),
        .I5(select_ln76_12_reg_6002[7]),
        .O(\select_ln77_14_reg_6030[7]_i_129_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln77_14_reg_6030[7]_i_13 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[8]),
        .O(\select_ln77_14_reg_6030[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_130 
       (.I0(select_ln76_12_reg_6002[4]),
        .I1(select_ln77_4_reg_6008[4]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_130_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln77_14_reg_6030[7]_i_131 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I4(select_ln77_4_reg_6008[5]),
        .I5(select_ln76_12_reg_6002[5]),
        .O(\select_ln77_14_reg_6030[7]_i_131_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_132 
       (.I0(select_ln76_12_reg_6002[2]),
        .I1(select_ln77_4_reg_6008[2]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_132_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln77_14_reg_6030[7]_i_133 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I4(select_ln77_4_reg_6008[3]),
        .I5(select_ln76_12_reg_6002[3]),
        .O(\select_ln77_14_reg_6030[7]_i_133_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_134 
       (.I0(select_ln76_12_reg_6002[0]),
        .I1(select_ln77_4_reg_6008[0]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln77_14_reg_6030[7]_i_135 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I4(select_ln77_4_reg_6008[1]),
        .I5(select_ln76_12_reg_6002[1]),
        .O(\select_ln77_14_reg_6030[7]_i_135_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_14 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .O(\select_ln77_14_reg_6030[7]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_15 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .O(\select_ln77_14_reg_6030[7]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_16 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .O(\select_ln77_14_reg_6030[7]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_17 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .O(\select_ln77_14_reg_6030[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_18 
       (.I0(\select_ln77_14_reg_6030[6]_i_2_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I4(\select_ln77_14_reg_6030[7]_i_49_n_3 ),
        .I5(\select_ln77_14_reg_6030[7]_i_2_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_19 
       (.I0(\select_ln77_14_reg_6030[4]_i_2_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I4(\select_ln77_14_reg_6030[7]_i_50_n_3 ),
        .I5(\select_ln77_14_reg_6030[5]_i_2_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[7]_i_2 
       (.I0(\select_ln77_14_reg_6030[7]_i_5_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_20 
       (.I0(\select_ln77_14_reg_6030[2]_i_2_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I4(\select_ln77_14_reg_6030[7]_i_51_n_3 ),
        .I5(\select_ln77_14_reg_6030[3]_i_2_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_21 
       (.I0(\select_ln77_14_reg_6030[0]_i_2_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I4(\select_ln77_14_reg_6030[7]_i_52_n_3 ),
        .I5(\select_ln77_14_reg_6030[1]_i_2_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_21_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln77_14_reg_6030[7]_i_22 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[8]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_22_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_23 
       (.I0(\select_ln77_14_reg_6030[6]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_53_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_24 
       (.I0(\select_ln77_14_reg_6030[4]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_54_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_25 
       (.I0(\select_ln77_14_reg_6030[2]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_55_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_26 
       (.I0(\select_ln77_14_reg_6030[0]_i_2_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_56_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_26_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln77_14_reg_6030[7]_i_27 
       (.I0(select_ln76_12_reg_6002[7]),
        .I1(trunc_ln77_4_reg_6013),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I3(\select_ln77_14_reg_6030[7]_i_58_n_3 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_27_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln77_14_reg_6030[7]_i_30 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[8]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .O(\select_ln77_14_reg_6030[7]_i_30_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_31 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .I3(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .O(\select_ln77_14_reg_6030[7]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_32 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .I3(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .O(\select_ln77_14_reg_6030[7]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_33 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .I3(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .O(\select_ln77_14_reg_6030[7]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_34 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .I3(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .O(\select_ln77_14_reg_6030[7]_i_34_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln77_14_reg_6030[7]_i_35 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[8]),
        .O(\select_ln77_14_reg_6030[7]_i_35_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_36 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .O(\select_ln77_14_reg_6030[7]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_37 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .O(\select_ln77_14_reg_6030[7]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_38 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .O(\select_ln77_14_reg_6030[7]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_39 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .O(\select_ln77_14_reg_6030[7]_i_39_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_40 
       (.I0(\select_ln77_14_reg_6030[6]_i_3_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I4(\select_ln77_14_reg_6030[7]_i_79_n_3 ),
        .I5(\select_ln77_14_reg_6030[7]_i_5_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_40_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_41 
       (.I0(\select_ln77_14_reg_6030[4]_i_3_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I4(\select_ln77_14_reg_6030[7]_i_80_n_3 ),
        .I5(\select_ln77_14_reg_6030[5]_i_3_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_42 
       (.I0(\select_ln77_14_reg_6030[2]_i_3_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I4(\select_ln77_14_reg_6030[7]_i_81_n_3 ),
        .I5(\select_ln77_14_reg_6030[3]_i_3_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_43 
       (.I0(\select_ln77_14_reg_6030[0]_i_3_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I3(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I4(\select_ln77_14_reg_6030[7]_i_82_n_3 ),
        .I5(\select_ln77_14_reg_6030[1]_i_3_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_43_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln77_14_reg_6030[7]_i_44 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[8]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_44_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_45 
       (.I0(\select_ln77_14_reg_6030[6]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_83_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_45_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_46 
       (.I0(\select_ln77_14_reg_6030[4]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[4]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_84_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_47 
       (.I0(\select_ln77_14_reg_6030[2]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[2]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_85_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_47_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_48 
       (.I0(\select_ln77_14_reg_6030[0]_i_3_n_3 ),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[0]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_86_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_48_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_49 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_49_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln77_14_reg_6030[7]_i_5 
       (.I0(\select_ln77_14_reg_6030[7]_i_27_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_50 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_50_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_51 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_51_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_52 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_52_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_53 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .I3(\select_ln77_14_reg_6030[7]_i_2_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_53_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_54 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .I3(\select_ln77_14_reg_6030[5]_i_2_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_54_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_55 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .I3(\select_ln77_14_reg_6030[3]_i_2_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_55_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_56 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .I3(\select_ln77_14_reg_6030[1]_i_2_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_56_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_58 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_58_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln77_14_reg_6030[7]_i_60 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[8]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .O(\select_ln77_14_reg_6030[7]_i_60_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_61 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .I3(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .O(\select_ln77_14_reg_6030[7]_i_61_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_62 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .I3(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .O(\select_ln77_14_reg_6030[7]_i_62_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_63 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .I3(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .O(\select_ln77_14_reg_6030[7]_i_63_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_64 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I2(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .I3(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .O(\select_ln77_14_reg_6030[7]_i_64_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln77_14_reg_6030[7]_i_65 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[8]),
        .O(\select_ln77_14_reg_6030[7]_i_65_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_66 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[7]),
        .O(\select_ln77_14_reg_6030[7]_i_66_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_67 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[5]),
        .O(\select_ln77_14_reg_6030[7]_i_67_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_68 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[3]),
        .O(\select_ln77_14_reg_6030[7]_i_68_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_69 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[1]),
        .O(\select_ln77_14_reg_6030[7]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_70 
       (.I0(\select_ln77_14_reg_6030[6]_i_4_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I4(\select_ln77_14_reg_6030[7]_i_106_n_3 ),
        .I5(\select_ln77_14_reg_6030[7]_i_27_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_70_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_71 
       (.I0(\select_ln77_14_reg_6030[4]_i_4_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I4(\select_ln77_14_reg_6030[7]_i_107_n_3 ),
        .I5(\select_ln77_14_reg_6030[5]_i_4_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_71_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_72 
       (.I0(\select_ln77_14_reg_6030[2]_i_4_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I4(\select_ln77_14_reg_6030[7]_i_108_n_3 ),
        .I5(\select_ln77_14_reg_6030[3]_i_4_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h028AFFFF0000028A)) 
    \select_ln77_14_reg_6030[7]_i_73 
       (.I0(\select_ln77_14_reg_6030[0]_i_4_n_3 ),
        .I1(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I3(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I4(\select_ln77_14_reg_6030[7]_i_109_n_3 ),
        .I5(\select_ln77_14_reg_6030[1]_i_4_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_73_n_3 ));
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln77_14_reg_6030[7]_i_74 
       (.I0(select_ln59_5_reg_5906_pp3_iter5_reg[8]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_74_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_75 
       (.I0(\select_ln77_14_reg_6030[6]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[6]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_110_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_75_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_76 
       (.I0(\select_ln77_14_reg_6030[4]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[4]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_111_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_76_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_77 
       (.I0(\select_ln77_14_reg_6030[2]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[2]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_112_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_77_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln77_14_reg_6030[7]_i_78 
       (.I0(\select_ln77_14_reg_6030[0]_i_4_n_3 ),
        .I1(select_ln59_5_reg_5906_pp3_iter5_reg[0]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I3(\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ),
        .I4(\select_ln77_14_reg_6030[7]_i_113_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_78_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_79 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_79_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln77_14_reg_6030[7]_i_8 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[8]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .O(\select_ln77_14_reg_6030[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_80 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_80_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_81 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_81_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_14_reg_6030[7]_i_82 
       (.I0(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .I2(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .O(\select_ln77_14_reg_6030[7]_i_82_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_83 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .I3(\select_ln77_14_reg_6030[7]_i_5_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_83_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_84 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[5]),
        .I3(\select_ln77_14_reg_6030[5]_i_3_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_84_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_85 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[3]),
        .I3(\select_ln77_14_reg_6030[3]_i_3_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_85_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln77_14_reg_6030[7]_i_86 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[1]),
        .I3(\select_ln77_14_reg_6030[1]_i_3_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_86_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_87 
       (.I0(select_ln76_12_reg_6002[6]),
        .I1(select_ln77_4_reg_6008[6]),
        .I2(trunc_ln77_4_reg_6013),
        .I3(select_ln76_12_reg_6002[7]),
        .O(\select_ln77_14_reg_6030[7]_i_87_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_88 
       (.I0(select_ln76_12_reg_6002[4]),
        .I1(select_ln77_4_reg_6008[4]),
        .I2(select_ln77_4_reg_6008[5]),
        .I3(select_ln76_12_reg_6002[5]),
        .O(\select_ln77_14_reg_6030[7]_i_88_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_89 
       (.I0(select_ln76_12_reg_6002[2]),
        .I1(select_ln77_4_reg_6008[2]),
        .I2(select_ln77_4_reg_6008[3]),
        .I3(select_ln76_12_reg_6002[3]),
        .O(\select_ln77_14_reg_6030[7]_i_89_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_9 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I1(select_ln59_6_reg_5922_pp3_iter5_reg[6]),
        .I2(select_ln59_6_reg_5922_pp3_iter5_reg[7]),
        .I3(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .O(\select_ln77_14_reg_6030[7]_i_9_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_14_reg_6030[7]_i_90 
       (.I0(select_ln76_12_reg_6002[0]),
        .I1(select_ln77_4_reg_6008[0]),
        .I2(select_ln77_4_reg_6008[1]),
        .I3(select_ln76_12_reg_6002[1]),
        .O(\select_ln77_14_reg_6030[7]_i_90_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln77_14_reg_6030[7]_i_91 
       (.I0(select_ln77_4_reg_6008[8]),
        .O(\select_ln77_14_reg_6030[7]_i_91_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_92 
       (.I0(select_ln76_12_reg_6002[6]),
        .I1(select_ln77_4_reg_6008[6]),
        .I2(select_ln76_12_reg_6002[7]),
        .I3(trunc_ln77_4_reg_6013),
        .O(\select_ln77_14_reg_6030[7]_i_92_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_93 
       (.I0(select_ln76_12_reg_6002[4]),
        .I1(select_ln77_4_reg_6008[4]),
        .I2(select_ln76_12_reg_6002[5]),
        .I3(select_ln77_4_reg_6008[5]),
        .O(\select_ln77_14_reg_6030[7]_i_93_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_94 
       (.I0(select_ln76_12_reg_6002[2]),
        .I1(select_ln77_4_reg_6008[2]),
        .I2(select_ln76_12_reg_6002[3]),
        .I3(select_ln77_4_reg_6008[3]),
        .O(\select_ln77_14_reg_6030[7]_i_94_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_14_reg_6030[7]_i_95 
       (.I0(select_ln76_12_reg_6002[0]),
        .I1(select_ln77_4_reg_6008[0]),
        .I2(select_ln76_12_reg_6002[1]),
        .I3(select_ln77_4_reg_6008[1]),
        .O(\select_ln77_14_reg_6030[7]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln77_14_reg_6030[7]_i_97 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I1(select_ln77_4_reg_6008[6]),
        .I2(select_ln76_12_reg_6002[6]),
        .I3(\select_ln77_14_reg_6030[6]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030[7]_i_58_n_3 ),
        .I5(\select_ln77_14_reg_6030[7]_i_124_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln77_14_reg_6030[7]_i_98 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I1(select_ln77_4_reg_6008[4]),
        .I2(select_ln76_12_reg_6002[4]),
        .I3(\select_ln77_14_reg_6030[4]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030[5]_i_5_n_3 ),
        .I5(\select_ln77_14_reg_6030[7]_i_125_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln77_14_reg_6030[7]_i_99 
       (.I0(\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ),
        .I1(select_ln77_4_reg_6008[2]),
        .I2(select_ln76_12_reg_6002[2]),
        .I3(\select_ln77_14_reg_6030[2]_i_5_n_3 ),
        .I4(\select_ln77_14_reg_6030[3]_i_5_n_3 ),
        .I5(\select_ln77_14_reg_6030[7]_i_126_n_3 ),
        .O(\select_ln77_14_reg_6030[7]_i_99_n_3 ));
  FDRE \select_ln77_14_reg_6030_reg[0] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln77_14_fu_4787_p3[0]),
        .Q(select_ln77_14_reg_6030[0]),
        .R(1'b0));
  FDRE \select_ln77_14_reg_6030_reg[1] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln77_14_fu_4787_p3[1]),
        .Q(select_ln77_14_reg_6030[1]),
        .R(1'b0));
  FDRE \select_ln77_14_reg_6030_reg[2] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln77_14_fu_4787_p3[2]),
        .Q(select_ln77_14_reg_6030[2]),
        .R(1'b0));
  FDRE \select_ln77_14_reg_6030_reg[3] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln77_14_fu_4787_p3[3]),
        .Q(select_ln77_14_reg_6030[3]),
        .R(1'b0));
  FDRE \select_ln77_14_reg_6030_reg[4] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln77_14_fu_4787_p3[4]),
        .Q(select_ln77_14_reg_6030[4]),
        .R(1'b0));
  FDRE \select_ln77_14_reg_6030_reg[5] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln77_14_fu_4787_p3[5]),
        .Q(select_ln77_14_reg_6030[5]),
        .R(1'b0));
  FDRE \select_ln77_14_reg_6030_reg[6] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln77_14_fu_4787_p3[6]),
        .Q(select_ln77_14_reg_6030[6]),
        .R(1'b0));
  FDRE \select_ln77_14_reg_6030_reg[7] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln77_14_fu_4787_p3[7]),
        .Q(select_ln77_14_reg_6030[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_28 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_28_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_28_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_28_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_28_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_28_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_28_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_60_n_3 ,\select_ln77_14_reg_6030[7]_i_61_n_3 ,\select_ln77_14_reg_6030[7]_i_62_n_3 ,\select_ln77_14_reg_6030[7]_i_63_n_3 ,\select_ln77_14_reg_6030[7]_i_64_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_28_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_65_n_3 ,\select_ln77_14_reg_6030[7]_i_66_n_3 ,\select_ln77_14_reg_6030[7]_i_67_n_3 ,\select_ln77_14_reg_6030[7]_i_68_n_3 ,\select_ln77_14_reg_6030[7]_i_69_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_29 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_29_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_29_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_29_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_29_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_29_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_29_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln77_14_reg_6030[7]_i_70_n_3 ,\select_ln77_14_reg_6030[7]_i_71_n_3 ,\select_ln77_14_reg_6030[7]_i_72_n_3 ,\select_ln77_14_reg_6030[7]_i_73_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_29_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_74_n_3 ,\select_ln77_14_reg_6030[7]_i_75_n_3 ,\select_ln77_14_reg_6030[7]_i_76_n_3 ,\select_ln77_14_reg_6030[7]_i_77_n_3 ,\select_ln77_14_reg_6030[7]_i_78_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_3_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_3_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_3_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_3_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_3_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_8_n_3 ,\select_ln77_14_reg_6030[7]_i_9_n_3 ,\select_ln77_14_reg_6030[7]_i_10_n_3 ,\select_ln77_14_reg_6030[7]_i_11_n_3 ,\select_ln77_14_reg_6030[7]_i_12_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_13_n_3 ,\select_ln77_14_reg_6030[7]_i_14_n_3 ,\select_ln77_14_reg_6030[7]_i_15_n_3 ,\select_ln77_14_reg_6030[7]_i_16_n_3 ,\select_ln77_14_reg_6030[7]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_4_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_4_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_4_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_4_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_4_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln77_14_reg_6030[7]_i_18_n_3 ,\select_ln77_14_reg_6030[7]_i_19_n_3 ,\select_ln77_14_reg_6030[7]_i_20_n_3 ,\select_ln77_14_reg_6030[7]_i_21_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_22_n_3 ,\select_ln77_14_reg_6030[7]_i_23_n_3 ,\select_ln77_14_reg_6030[7]_i_24_n_3 ,\select_ln77_14_reg_6030[7]_i_25_n_3 ,\select_ln77_14_reg_6030[7]_i_26_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_57 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_57_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_57_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_57_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_57_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_57_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_57_n_10 }),
        .DI({1'b0,1'b0,1'b0,select_ln77_4_reg_6008[8],\select_ln77_14_reg_6030[7]_i_87_n_3 ,\select_ln77_14_reg_6030[7]_i_88_n_3 ,\select_ln77_14_reg_6030[7]_i_89_n_3 ,\select_ln77_14_reg_6030[7]_i_90_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_57_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_91_n_3 ,\select_ln77_14_reg_6030[7]_i_92_n_3 ,\select_ln77_14_reg_6030[7]_i_93_n_3 ,\select_ln77_14_reg_6030[7]_i_94_n_3 ,\select_ln77_14_reg_6030[7]_i_95_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_59 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_59_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_59_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_59_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_59_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_59_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_59_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln77_14_reg_6030[7]_i_97_n_3 ,\select_ln77_14_reg_6030[7]_i_98_n_3 ,\select_ln77_14_reg_6030[7]_i_99_n_3 ,\select_ln77_14_reg_6030[7]_i_100_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_59_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_101_n_3 ,\select_ln77_14_reg_6030[7]_i_102_n_3 ,\select_ln77_14_reg_6030[7]_i_103_n_3 ,\select_ln77_14_reg_6030[7]_i_104_n_3 ,\select_ln77_14_reg_6030[7]_i_105_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_6_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_6_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_6_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_6_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_6_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_6_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_30_n_3 ,\select_ln77_14_reg_6030[7]_i_31_n_3 ,\select_ln77_14_reg_6030[7]_i_32_n_3 ,\select_ln77_14_reg_6030[7]_i_33_n_3 ,\select_ln77_14_reg_6030[7]_i_34_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_35_n_3 ,\select_ln77_14_reg_6030[7]_i_36_n_3 ,\select_ln77_14_reg_6030[7]_i_37_n_3 ,\select_ln77_14_reg_6030[7]_i_38_n_3 ,\select_ln77_14_reg_6030[7]_i_39_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_7_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_7_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_7_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_7_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_7_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_7_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln77_14_reg_6030[7]_i_40_n_3 ,\select_ln77_14_reg_6030[7]_i_41_n_3 ,\select_ln77_14_reg_6030[7]_i_42_n_3 ,\select_ln77_14_reg_6030[7]_i_43_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_44_n_3 ,\select_ln77_14_reg_6030[7]_i_45_n_3 ,\select_ln77_14_reg_6030[7]_i_46_n_3 ,\select_ln77_14_reg_6030[7]_i_47_n_3 ,\select_ln77_14_reg_6030[7]_i_48_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_14_reg_6030_reg[7]_i_96 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_14_reg_6030_reg[7]_i_96_CO_UNCONNECTED [7:5],\select_ln77_14_reg_6030_reg[7]_i_96_n_6 ,\select_ln77_14_reg_6030_reg[7]_i_96_n_7 ,\select_ln77_14_reg_6030_reg[7]_i_96_n_8 ,\select_ln77_14_reg_6030_reg[7]_i_96_n_9 ,\select_ln77_14_reg_6030_reg[7]_i_96_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_114_n_3 ,\select_ln77_14_reg_6030[7]_i_115_n_3 ,\select_ln77_14_reg_6030[7]_i_116_n_3 ,\select_ln77_14_reg_6030[7]_i_117_n_3 ,\select_ln77_14_reg_6030[7]_i_118_n_3 }),
        .O(\NLW_select_ln77_14_reg_6030_reg[7]_i_96_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_14_reg_6030[7]_i_119_n_3 ,\select_ln77_14_reg_6030[7]_i_120_n_3 ,\select_ln77_14_reg_6030[7]_i_121_n_3 ,\select_ln77_14_reg_6030[7]_i_122_n_3 ,\select_ln77_14_reg_6030[7]_i_123_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_4_reg_6008[0]_i_1 
       (.I0(select_ln59_4_reg_5890[0]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[0]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\select_ln77_4_reg_6008[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_4_reg_6008[1]_i_1 
       (.I0(select_ln59_4_reg_5890[1]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[1]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\select_ln77_4_reg_6008[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_4_reg_6008[2]_i_1 
       (.I0(select_ln59_4_reg_5890[2]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[2]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\select_ln77_4_reg_6008[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_4_reg_6008[3]_i_1 
       (.I0(select_ln59_4_reg_5890[3]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[3]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\select_ln77_4_reg_6008[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_4_reg_6008[4]_i_1 
       (.I0(select_ln59_4_reg_5890[4]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[4]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\select_ln77_4_reg_6008[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_4_reg_6008[5]_i_1 
       (.I0(select_ln59_4_reg_5890[5]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[5]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\select_ln77_4_reg_6008[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_4_reg_6008[6]_i_1 
       (.I0(select_ln59_4_reg_5890[6]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[6]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\select_ln77_4_reg_6008[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln77_4_reg_6008[8]_i_1 
       (.I0(select_ln59_4_reg_5890[8]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[8]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\select_ln77_4_reg_6008[8]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_4_reg_6008[8]_i_10 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[4]),
        .I1(select_ln59_4_reg_5890[4]),
        .I2(sub_ln1351_1_reg_5489_pp3_iter4_reg[5]),
        .I3(select_ln59_4_reg_5890[5]),
        .O(\select_ln77_4_reg_6008[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_4_reg_6008[8]_i_11 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[2]),
        .I1(select_ln59_4_reg_5890[2]),
        .I2(sub_ln1351_1_reg_5489_pp3_iter4_reg[3]),
        .I3(select_ln59_4_reg_5890[3]),
        .O(\select_ln77_4_reg_6008[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_4_reg_6008[8]_i_12 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[0]),
        .I1(select_ln59_4_reg_5890[0]),
        .I2(sub_ln1351_1_reg_5489_pp3_iter4_reg[1]),
        .I3(select_ln59_4_reg_5890[1]),
        .O(\select_ln77_4_reg_6008[8]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln77_4_reg_6008[8]_i_3 
       (.I0(select_ln59_4_reg_5890[8]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[8]),
        .O(\select_ln77_4_reg_6008[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_4_reg_6008[8]_i_4 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[6]),
        .I1(select_ln59_4_reg_5890[6]),
        .I2(select_ln59_4_reg_5890[7]),
        .I3(sub_ln1351_1_reg_5489_pp3_iter4_reg[7]),
        .O(\select_ln77_4_reg_6008[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_4_reg_6008[8]_i_5 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[4]),
        .I1(select_ln59_4_reg_5890[4]),
        .I2(select_ln59_4_reg_5890[5]),
        .I3(sub_ln1351_1_reg_5489_pp3_iter4_reg[5]),
        .O(\select_ln77_4_reg_6008[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_4_reg_6008[8]_i_6 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[2]),
        .I1(select_ln59_4_reg_5890[2]),
        .I2(select_ln59_4_reg_5890[3]),
        .I3(sub_ln1351_1_reg_5489_pp3_iter4_reg[3]),
        .O(\select_ln77_4_reg_6008[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln77_4_reg_6008[8]_i_7 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[0]),
        .I1(select_ln59_4_reg_5890[0]),
        .I2(select_ln59_4_reg_5890[1]),
        .I3(sub_ln1351_1_reg_5489_pp3_iter4_reg[1]),
        .O(\select_ln77_4_reg_6008[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln77_4_reg_6008[8]_i_8 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[8]),
        .I1(select_ln59_4_reg_5890[8]),
        .O(\select_ln77_4_reg_6008[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln77_4_reg_6008[8]_i_9 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[6]),
        .I1(select_ln59_4_reg_5890[6]),
        .I2(sub_ln1351_1_reg_5489_pp3_iter4_reg[7]),
        .I3(select_ln59_4_reg_5890[7]),
        .O(\select_ln77_4_reg_6008[8]_i_9_n_3 ));
  FDRE \select_ln77_4_reg_6008_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\select_ln77_4_reg_6008[0]_i_1_n_3 ),
        .Q(select_ln77_4_reg_6008[0]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_6008_reg[1] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\select_ln77_4_reg_6008[1]_i_1_n_3 ),
        .Q(select_ln77_4_reg_6008[1]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_6008_reg[2] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\select_ln77_4_reg_6008[2]_i_1_n_3 ),
        .Q(select_ln77_4_reg_6008[2]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_6008_reg[3] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\select_ln77_4_reg_6008[3]_i_1_n_3 ),
        .Q(select_ln77_4_reg_6008[3]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_6008_reg[4] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\select_ln77_4_reg_6008[4]_i_1_n_3 ),
        .Q(select_ln77_4_reg_6008[4]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_6008_reg[5] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\select_ln77_4_reg_6008[5]_i_1_n_3 ),
        .Q(select_ln77_4_reg_6008[5]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_6008_reg[6] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\select_ln77_4_reg_6008[6]_i_1_n_3 ),
        .Q(select_ln77_4_reg_6008[6]),
        .R(1'b0));
  FDRE \select_ln77_4_reg_6008_reg[8] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\select_ln77_4_reg_6008[8]_i_1_n_3 ),
        .Q(select_ln77_4_reg_6008[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_4_reg_6008_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_4_reg_6008_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ,\select_ln77_4_reg_6008_reg[8]_i_2_n_7 ,\select_ln77_4_reg_6008_reg[8]_i_2_n_8 ,\select_ln77_4_reg_6008_reg[8]_i_2_n_9 ,\select_ln77_4_reg_6008_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_4_reg_6008[8]_i_3_n_3 ,\select_ln77_4_reg_6008[8]_i_4_n_3 ,\select_ln77_4_reg_6008[8]_i_5_n_3 ,\select_ln77_4_reg_6008[8]_i_6_n_3 ,\select_ln77_4_reg_6008[8]_i_7_n_3 }),
        .O(\NLW_select_ln77_4_reg_6008_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_4_reg_6008[8]_i_8_n_3 ,\select_ln77_4_reg_6008[8]_i_9_n_3 ,\select_ln77_4_reg_6008[8]_i_10_n_3 ,\select_ln77_4_reg_6008[8]_i_11_n_3 ,\select_ln77_4_reg_6008[8]_i_12_n_3 }));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[0]_i_1 
       (.I0(\select_ln77_9_reg_5954[0]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ),
        .I2(\select_ln77_9_reg_5954[0]_i_3_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(O[0]),
        .O(select_ln77_9_fu_3856_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[0]_i_2 
       (.I0(\select_ln77_9_reg_5954[0]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ),
        .I2(\select_ln77_9_reg_5954[0]_i_3_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I4(sub_ln1351_2_reg_5499[0]),
        .O(\select_ln77_9_reg_5954[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[0]_i_3 
       (.I0(select_ln54_1_reg_5641[0]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(select_ln49_3_reg_5605[0]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(\select_ln59_4_reg_5890[0]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[0]_i_4 
       (.I0(\select_ln77_9_reg_5954[0]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ),
        .I2(\select_ln77_9_reg_5954[0]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[0]),
        .O(\select_ln77_9_reg_5954[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[0]_i_5 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [0]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ),
        .I2(\select_ln77_9_reg_5954[0]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[0]),
        .O(\select_ln77_9_reg_5954[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_9_reg_5954[0]_i_6 
       (.I0(select_ln54_reg_5627[0]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[0]),
        .O(\select_ln77_9_reg_5954[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \select_ln77_9_reg_5954[1]_i_1 
       (.I0(\select_ln77_9_reg_5954[1]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ),
        .I2(O[1]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(\select_ln77_9_reg_5954[1]_i_3_n_3 ),
        .O(select_ln77_9_fu_3856_p3[1]));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    \select_ln77_9_reg_5954[1]_i_2 
       (.I0(\select_ln77_9_reg_5954[1]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ),
        .I2(sub_ln1351_2_reg_5499[1]),
        .I3(\select_ln77_9_reg_5954[1]_i_3_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .O(\select_ln77_9_reg_5954[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \select_ln77_9_reg_5954[1]_i_3 
       (.I0(select_ln54_1_reg_5641[1]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(select_ln49_3_reg_5605[1]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(\select_ln59_4_reg_5890[1]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[1]_i_4 
       (.I0(\select_ln77_9_reg_5954[1]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ),
        .I2(\select_ln77_9_reg_5954[1]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[1]),
        .O(\select_ln77_9_reg_5954[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[1]_i_5 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [1]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ),
        .I2(\select_ln77_9_reg_5954[1]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[1]),
        .O(\select_ln77_9_reg_5954[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_9_reg_5954[1]_i_6 
       (.I0(select_ln54_reg_5627[1]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[1]),
        .O(\select_ln77_9_reg_5954[1]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[2]_i_1 
       (.I0(\select_ln77_9_reg_5954[2]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ),
        .I2(\select_ln77_9_reg_5954[2]_i_3_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(O[2]),
        .O(select_ln77_9_fu_3856_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[2]_i_2 
       (.I0(\select_ln77_9_reg_5954[2]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ),
        .I2(\select_ln77_9_reg_5954[2]_i_3_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I4(sub_ln1351_2_reg_5499[2]),
        .O(\select_ln77_9_reg_5954[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[2]_i_3 
       (.I0(select_ln54_1_reg_5641[2]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(select_ln49_3_reg_5605[2]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(\select_ln59_4_reg_5890[2]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[2]_i_4 
       (.I0(\select_ln77_9_reg_5954[2]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ),
        .I2(\select_ln77_9_reg_5954[2]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln77_9_reg_5954[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[2]_i_5 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [2]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ),
        .I2(\select_ln77_9_reg_5954[2]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[2]),
        .O(\select_ln77_9_reg_5954[2]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_9_reg_5954[2]_i_6 
       (.I0(select_ln54_reg_5627[2]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[2]),
        .O(\select_ln77_9_reg_5954[2]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \select_ln77_9_reg_5954[3]_i_1 
       (.I0(\select_ln77_9_reg_5954[3]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ),
        .I2(O[3]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(\select_ln77_9_reg_5954[3]_i_3_n_3 ),
        .O(select_ln77_9_fu_3856_p3[3]));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    \select_ln77_9_reg_5954[3]_i_2 
       (.I0(\select_ln77_9_reg_5954[3]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ),
        .I2(sub_ln1351_2_reg_5499[3]),
        .I3(\select_ln77_9_reg_5954[3]_i_3_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .O(\select_ln77_9_reg_5954[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \select_ln77_9_reg_5954[3]_i_3 
       (.I0(select_ln54_1_reg_5641[3]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(select_ln49_3_reg_5605[3]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(\select_ln59_4_reg_5890[3]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[3]_i_4 
       (.I0(\select_ln77_9_reg_5954[3]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ),
        .I2(\select_ln77_9_reg_5954[3]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[3]),
        .O(\select_ln77_9_reg_5954[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[3]_i_5 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [3]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ),
        .I2(\select_ln77_9_reg_5954[3]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[3]),
        .O(\select_ln77_9_reg_5954[3]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_9_reg_5954[3]_i_6 
       (.I0(select_ln54_reg_5627[3]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[3]),
        .O(\select_ln77_9_reg_5954[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[4]_i_1 
       (.I0(\select_ln77_9_reg_5954[4]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ),
        .I2(\select_ln77_9_reg_5954[4]_i_3_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(O[4]),
        .O(select_ln77_9_fu_3856_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[4]_i_2 
       (.I0(\select_ln77_9_reg_5954[4]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ),
        .I2(\select_ln77_9_reg_5954[4]_i_3_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I4(sub_ln1351_2_reg_5499[4]),
        .O(\select_ln77_9_reg_5954[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[4]_i_3 
       (.I0(select_ln54_1_reg_5641[4]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(select_ln49_3_reg_5605[4]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(\select_ln59_4_reg_5890[4]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[4]_i_4 
       (.I0(\select_ln77_9_reg_5954[4]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ),
        .I2(\select_ln77_9_reg_5954[4]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln77_9_reg_5954[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[4]_i_5 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [4]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ),
        .I2(\select_ln77_9_reg_5954[4]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[4]),
        .O(\select_ln77_9_reg_5954[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_9_reg_5954[4]_i_6 
       (.I0(select_ln54_reg_5627[4]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[4]),
        .O(\select_ln77_9_reg_5954[4]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \select_ln77_9_reg_5954[5]_i_1 
       (.I0(\select_ln77_9_reg_5954[5]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ),
        .I2(O[5]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(\select_ln77_9_reg_5954[5]_i_3_n_3 ),
        .O(select_ln77_9_fu_3856_p3[5]));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    \select_ln77_9_reg_5954[5]_i_2 
       (.I0(\select_ln77_9_reg_5954[5]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ),
        .I2(sub_ln1351_2_reg_5499[5]),
        .I3(\select_ln77_9_reg_5954[5]_i_3_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .O(\select_ln77_9_reg_5954[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \select_ln77_9_reg_5954[5]_i_3 
       (.I0(select_ln54_1_reg_5641[5]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(select_ln49_3_reg_5605[5]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(\select_ln59_4_reg_5890[5]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[5]_i_4 
       (.I0(\select_ln77_9_reg_5954[5]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ),
        .I2(\select_ln77_9_reg_5954[5]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[5]),
        .O(\select_ln77_9_reg_5954[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[5]_i_5 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [5]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ),
        .I2(\select_ln77_9_reg_5954[5]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[5]),
        .O(\select_ln77_9_reg_5954[5]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_9_reg_5954[5]_i_6 
       (.I0(select_ln54_reg_5627[5]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[5]),
        .O(\select_ln77_9_reg_5954[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[6]_i_1 
       (.I0(\select_ln77_9_reg_5954[6]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ),
        .I2(\select_ln77_9_reg_5954[6]_i_3_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(O[6]),
        .O(select_ln77_9_fu_3856_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[6]_i_2 
       (.I0(\select_ln77_9_reg_5954[6]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ),
        .I2(\select_ln77_9_reg_5954[6]_i_3_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I4(sub_ln1351_2_reg_5499[6]),
        .O(\select_ln77_9_reg_5954[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[6]_i_3 
       (.I0(select_ln54_1_reg_5641[6]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(select_ln49_3_reg_5605[6]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(\select_ln59_4_reg_5890[6]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[6]_i_4 
       (.I0(\select_ln77_9_reg_5954[6]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ),
        .I2(\select_ln77_9_reg_5954[6]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln77_9_reg_5954[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[6]_i_5 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [6]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ),
        .I2(\select_ln77_9_reg_5954[6]_i_6_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[6]),
        .O(\select_ln77_9_reg_5954[6]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_9_reg_5954[6]_i_6 
       (.I0(select_ln54_reg_5627[6]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[6]),
        .O(\select_ln77_9_reg_5954[6]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \select_ln77_9_reg_5954[7]_i_1 
       (.I0(\select_ln77_9_reg_5954[7]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ),
        .I2(O[7]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(\select_ln77_9_reg_5954[7]_i_5_n_3 ),
        .O(select_ln77_9_fu_3856_p3[7]));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_10 
       (.I0(\select_ln77_9_reg_5954[5]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_53_n_3 ),
        .I2(\select_ln77_9_reg_5954[4]_i_2_n_3 ),
        .I3(O[4]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I5(\select_ln77_9_reg_5954[4]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_100 
       (.I0(zext_ln37_reg_5253[5]),
        .I1(\select_ln77_9_reg_5954[7]_i_127_n_3 ),
        .I2(zext_ln37_reg_5253[4]),
        .I3(sub_ln1351_reg_5475[4]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I5(\select_ln77_9_reg_5954[4]_i_6_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_101 
       (.I0(zext_ln37_reg_5253[3]),
        .I1(\select_ln77_9_reg_5954[7]_i_128_n_3 ),
        .I2(zext_ln37_reg_5253[2]),
        .I3(sub_ln1351_reg_5475[2]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I5(\select_ln77_9_reg_5954[2]_i_6_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_102 
       (.I0(zext_ln37_reg_5253[1]),
        .I1(\select_ln77_9_reg_5954[7]_i_129_n_3 ),
        .I2(b0_reg_5274[0]),
        .I3(sub_ln1351_reg_5475[0]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I5(\select_ln77_9_reg_5954[0]_i_6_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_102_n_3 ));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \select_ln77_9_reg_5954[7]_i_103 
       (.I0(select_ln54_reg_5627[8]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[8]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[8]),
        .O(\select_ln77_9_reg_5954[7]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_104 
       (.I0(\select_ln77_9_reg_5954[7]_i_31_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I2(sub_ln1351_reg_5475[7]),
        .I3(zext_ln37_reg_5253[7]),
        .I4(\select_ln77_9_reg_5954[7]_i_130_n_3 ),
        .I5(zext_ln37_reg_5253[6]),
        .O(\select_ln77_9_reg_5954[7]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_105 
       (.I0(\select_ln77_9_reg_5954[5]_i_6_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I2(sub_ln1351_reg_5475[5]),
        .I3(zext_ln37_reg_5253[5]),
        .I4(\select_ln77_9_reg_5954[7]_i_131_n_3 ),
        .I5(zext_ln37_reg_5253[4]),
        .O(\select_ln77_9_reg_5954[7]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_106 
       (.I0(\select_ln77_9_reg_5954[3]_i_6_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I2(sub_ln1351_reg_5475[3]),
        .I3(zext_ln37_reg_5253[3]),
        .I4(\select_ln77_9_reg_5954[7]_i_132_n_3 ),
        .I5(zext_ln37_reg_5253[2]),
        .O(\select_ln77_9_reg_5954[7]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_107 
       (.I0(\select_ln77_9_reg_5954[1]_i_6_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I2(sub_ln1351_reg_5475[1]),
        .I3(zext_ln37_reg_5253[1]),
        .I4(\select_ln77_9_reg_5954[7]_i_133_n_3 ),
        .I5(b0_reg_5274[0]),
        .O(\select_ln77_9_reg_5954[7]_i_107_n_3 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \select_ln77_9_reg_5954[7]_i_108 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(select_ln54_2_reg_5657[8]),
        .I2(icmp_ln59_reg_5671),
        .I3(select_ln54_reg_5627[8]),
        .O(\select_ln77_9_reg_5954[7]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_109 
       (.I0(sub_ln1351_reg_5475[7]),
        .I1(\select_ln77_9_reg_5954[7]_i_31_n_3 ),
        .I2(sub_ln1351_reg_5475[6]),
        .I3(select_ln54_2_reg_5657[6]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[6]),
        .O(\select_ln77_9_reg_5954[7]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_11 
       (.I0(\select_ln77_9_reg_5954[3]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_54_n_3 ),
        .I2(\select_ln77_9_reg_5954[2]_i_2_n_3 ),
        .I3(O[2]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I5(\select_ln77_9_reg_5954[2]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_110 
       (.I0(sub_ln1351_reg_5475[5]),
        .I1(\select_ln77_9_reg_5954[5]_i_6_n_3 ),
        .I2(sub_ln1351_reg_5475[4]),
        .I3(select_ln54_2_reg_5657[4]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[4]),
        .O(\select_ln77_9_reg_5954[7]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_111 
       (.I0(sub_ln1351_reg_5475[3]),
        .I1(\select_ln77_9_reg_5954[3]_i_6_n_3 ),
        .I2(sub_ln1351_reg_5475[2]),
        .I3(select_ln54_2_reg_5657[2]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[2]),
        .O(\select_ln77_9_reg_5954[7]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_112 
       (.I0(sub_ln1351_reg_5475[1]),
        .I1(\select_ln77_9_reg_5954[1]_i_6_n_3 ),
        .I2(sub_ln1351_reg_5475[0]),
        .I3(select_ln54_2_reg_5657[0]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[0]),
        .O(\select_ln77_9_reg_5954[7]_i_112_n_3 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \select_ln77_9_reg_5954[7]_i_113 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(select_ln54_2_reg_5657[8]),
        .I2(icmp_ln59_reg_5671),
        .I3(select_ln54_reg_5627[8]),
        .O(\select_ln77_9_reg_5954[7]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_114 
       (.I0(select_ln54_reg_5627[7]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[7]),
        .I3(sub_ln1351_reg_5475[7]),
        .I4(\select_ln77_9_reg_5954[6]_i_6_n_3 ),
        .I5(sub_ln1351_reg_5475[6]),
        .O(\select_ln77_9_reg_5954[7]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_115 
       (.I0(select_ln54_reg_5627[5]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[5]),
        .I3(sub_ln1351_reg_5475[5]),
        .I4(\select_ln77_9_reg_5954[4]_i_6_n_3 ),
        .I5(sub_ln1351_reg_5475[4]),
        .O(\select_ln77_9_reg_5954[7]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_116 
       (.I0(select_ln54_reg_5627[3]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[3]),
        .I3(sub_ln1351_reg_5475[3]),
        .I4(\select_ln77_9_reg_5954[2]_i_6_n_3 ),
        .I5(sub_ln1351_reg_5475[2]),
        .O(\select_ln77_9_reg_5954[7]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_117 
       (.I0(select_ln54_reg_5627[1]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[1]),
        .I3(sub_ln1351_reg_5475[1]),
        .I4(\select_ln77_9_reg_5954[0]_i_6_n_3 ),
        .I5(sub_ln1351_reg_5475[0]),
        .O(\select_ln77_9_reg_5954[7]_i_117_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_118 
       (.I0(select_ln54_reg_5627[7]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[7]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[7]),
        .O(\select_ln77_9_reg_5954[7]_i_118_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_119 
       (.I0(select_ln54_reg_5627[5]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[5]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[5]),
        .O(\select_ln77_9_reg_5954[7]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_12 
       (.I0(\select_ln77_9_reg_5954[1]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_55_n_3 ),
        .I2(\select_ln77_9_reg_5954[0]_i_2_n_3 ),
        .I3(O[0]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I5(\select_ln77_9_reg_5954[0]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_120 
       (.I0(select_ln54_reg_5627[3]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[3]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[3]),
        .O(\select_ln77_9_reg_5954[7]_i_120_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_121 
       (.I0(select_ln54_reg_5627[1]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[1]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[1]),
        .O(\select_ln77_9_reg_5954[7]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \select_ln77_9_reg_5954[7]_i_122 
       (.I0(\select_ln77_9_reg_5954[7]_i_29_n_3 ),
        .I1(sub_ln1351_9_reg_5569[7]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I3(select_ln54_2_reg_5657[7]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[7]),
        .O(\select_ln77_9_reg_5954[7]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \select_ln77_9_reg_5954[7]_i_123 
       (.I0(\select_ln77_9_reg_5954[5]_i_5_n_3 ),
        .I1(sub_ln1351_9_reg_5569[5]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I3(select_ln54_2_reg_5657[5]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[5]),
        .O(\select_ln77_9_reg_5954[7]_i_123_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \select_ln77_9_reg_5954[7]_i_124 
       (.I0(\select_ln77_9_reg_5954[3]_i_5_n_3 ),
        .I1(sub_ln1351_9_reg_5569[3]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I3(select_ln54_2_reg_5657[3]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[3]),
        .O(\select_ln77_9_reg_5954[7]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \select_ln77_9_reg_5954[7]_i_125 
       (.I0(\select_ln77_9_reg_5954[1]_i_5_n_3 ),
        .I1(sub_ln1351_9_reg_5569[1]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I3(select_ln54_2_reg_5657[1]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[1]),
        .O(\select_ln77_9_reg_5954[7]_i_125_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_126 
       (.I0(select_ln54_reg_5627[7]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[7]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[7]),
        .O(\select_ln77_9_reg_5954[7]_i_126_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_127 
       (.I0(select_ln54_reg_5627[5]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[5]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[5]),
        .O(\select_ln77_9_reg_5954[7]_i_127_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_128 
       (.I0(select_ln54_reg_5627[3]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[3]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[3]),
        .O(\select_ln77_9_reg_5954[7]_i_128_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_129 
       (.I0(select_ln54_reg_5627[1]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[1]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[1]),
        .O(\select_ln77_9_reg_5954[7]_i_129_n_3 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \select_ln77_9_reg_5954[7]_i_13 
       (.I0(select_ln54_1_reg_5641[8]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[8]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_4 ),
        .O(\select_ln77_9_reg_5954[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_130 
       (.I0(select_ln54_reg_5627[6]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[6]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[6]),
        .O(\select_ln77_9_reg_5954[7]_i_130_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_131 
       (.I0(select_ln54_reg_5627[4]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[4]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[4]),
        .O(\select_ln77_9_reg_5954[7]_i_131_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_132 
       (.I0(select_ln54_reg_5627[2]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[2]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[2]),
        .O(\select_ln77_9_reg_5954[7]_i_132_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln77_9_reg_5954[7]_i_133 
       (.I0(select_ln54_reg_5627[0]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[0]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[0]),
        .O(\select_ln77_9_reg_5954[7]_i_133_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \select_ln77_9_reg_5954[7]_i_14 
       (.I0(\select_ln77_9_reg_5954[7]_i_56_n_3 ),
        .I1(\select_ln77_9_reg_5954[6]_i_3_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I3(O[6]),
        .I4(\select_ln77_9_reg_5954[6]_i_2_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \select_ln77_9_reg_5954[7]_i_15 
       (.I0(\select_ln77_9_reg_5954[7]_i_57_n_3 ),
        .I1(\select_ln77_9_reg_5954[4]_i_3_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I3(O[4]),
        .I4(\select_ln77_9_reg_5954[4]_i_2_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \select_ln77_9_reg_5954[7]_i_16 
       (.I0(\select_ln77_9_reg_5954[7]_i_58_n_3 ),
        .I1(\select_ln77_9_reg_5954[2]_i_3_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I3(O[2]),
        .I4(\select_ln77_9_reg_5954[2]_i_2_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \select_ln77_9_reg_5954[7]_i_17 
       (.I0(\select_ln77_9_reg_5954[7]_i_59_n_3 ),
        .I1(\select_ln77_9_reg_5954[0]_i_3_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I3(O[0]),
        .I4(\select_ln77_9_reg_5954[0]_i_2_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_17_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAA2020000A202)) 
    \select_ln77_9_reg_5954[7]_i_18 
       (.I0(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I1(\select_ln59_4_reg_5890[8]_i_4_n_3 ),
        .I2(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I3(select_ln49_3_reg_5605[8]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[8]),
        .O(\select_ln77_9_reg_5954[7]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_19 
       (.I0(O[7]),
        .I1(\select_ln77_9_reg_5954[7]_i_5_n_3 ),
        .I2(O[6]),
        .I3(\select_ln59_3_reg_5874[6]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[6]),
        .O(\select_ln77_9_reg_5954[7]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    \select_ln77_9_reg_5954[7]_i_2 
       (.I0(\select_ln77_9_reg_5954[7]_i_6_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ),
        .I2(sub_ln1351_2_reg_5499[7]),
        .I3(\select_ln77_9_reg_5954[7]_i_5_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .O(\select_ln77_9_reg_5954[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_20 
       (.I0(O[5]),
        .I1(\select_ln77_9_reg_5954[5]_i_3_n_3 ),
        .I2(O[4]),
        .I3(\select_ln59_3_reg_5874[4]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[4]),
        .O(\select_ln77_9_reg_5954[7]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_21 
       (.I0(O[3]),
        .I1(\select_ln77_9_reg_5954[3]_i_3_n_3 ),
        .I2(O[2]),
        .I3(\select_ln59_3_reg_5874[2]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[2]),
        .O(\select_ln77_9_reg_5954[7]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_22 
       (.I0(O[1]),
        .I1(\select_ln77_9_reg_5954[1]_i_3_n_3 ),
        .I2(O[0]),
        .I3(\select_ln59_3_reg_5874[0]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[0]),
        .O(\select_ln77_9_reg_5954[7]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h555559A9AAAA59A9)) 
    \select_ln77_9_reg_5954[7]_i_23 
       (.I0(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I1(\select_ln59_4_reg_5890[8]_i_4_n_3 ),
        .I2(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I3(select_ln49_3_reg_5605[8]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[8]),
        .O(\select_ln77_9_reg_5954[7]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln77_9_reg_5954[7]_i_24 
       (.I0(select_ln54_1_reg_5641[7]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I3(O[7]),
        .I4(\select_ln77_9_reg_5954[6]_i_3_n_3 ),
        .I5(O[6]),
        .O(\select_ln77_9_reg_5954[7]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln77_9_reg_5954[7]_i_25 
       (.I0(select_ln54_1_reg_5641[5]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I3(O[5]),
        .I4(\select_ln77_9_reg_5954[4]_i_3_n_3 ),
        .I5(O[4]),
        .O(\select_ln77_9_reg_5954[7]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln77_9_reg_5954[7]_i_26 
       (.I0(select_ln54_1_reg_5641[3]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I3(O[3]),
        .I4(\select_ln77_9_reg_5954[2]_i_3_n_3 ),
        .I5(O[2]),
        .O(\select_ln77_9_reg_5954[7]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln77_9_reg_5954[7]_i_27 
       (.I0(select_ln54_1_reg_5641[1]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I3(O[1]),
        .I4(\select_ln77_9_reg_5954[0]_i_3_n_3 ),
        .I5(O[0]),
        .O(\select_ln77_9_reg_5954[7]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[7]_i_29 
       (.I0(\zext_ln37_reg_5253_reg[7]_0 [7]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ),
        .I2(\select_ln77_9_reg_5954[7]_i_31_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I4(sub_ln1351_reg_5475[7]),
        .O(\select_ln77_9_reg_5954[7]_i_29_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln77_9_reg_5954[7]_i_31 
       (.I0(select_ln54_reg_5627[7]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[7]),
        .O(\select_ln77_9_reg_5954[7]_i_31_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_33 
       (.I0(\select_ln77_9_reg_5954[7]_i_6_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_91_n_3 ),
        .I2(\select_ln77_9_reg_5954[6]_i_4_n_3 ),
        .I3(sub_ln1351_2_reg_5499[6]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I5(\select_ln77_9_reg_5954[6]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_33_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_34 
       (.I0(\select_ln77_9_reg_5954[5]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_92_n_3 ),
        .I2(\select_ln77_9_reg_5954[4]_i_4_n_3 ),
        .I3(sub_ln1351_2_reg_5499[4]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I5(\select_ln77_9_reg_5954[4]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_34_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_35 
       (.I0(\select_ln77_9_reg_5954[3]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_93_n_3 ),
        .I2(\select_ln77_9_reg_5954[2]_i_4_n_3 ),
        .I3(sub_ln1351_2_reg_5499[2]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I5(\select_ln77_9_reg_5954[2]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_36 
       (.I0(\select_ln77_9_reg_5954[1]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_94_n_3 ),
        .I2(\select_ln77_9_reg_5954[0]_i_4_n_3 ),
        .I3(sub_ln1351_2_reg_5499[0]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I5(\select_ln77_9_reg_5954[0]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_36_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln77_9_reg_5954[7]_i_37 
       (.I0(select_ln54_1_reg_5641[8]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[8]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I4(sub_ln1351_2_reg_5499[8]),
        .O(\select_ln77_9_reg_5954[7]_i_37_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_9_reg_5954[7]_i_38 
       (.I0(\select_ln77_9_reg_5954[7]_i_95_n_3 ),
        .I1(\select_ln77_9_reg_5954[6]_i_3_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I3(sub_ln1351_2_reg_5499[6]),
        .I4(\select_ln77_9_reg_5954[6]_i_4_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_38_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_9_reg_5954[7]_i_39 
       (.I0(\select_ln77_9_reg_5954[7]_i_96_n_3 ),
        .I1(\select_ln77_9_reg_5954[4]_i_3_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I3(sub_ln1351_2_reg_5499[4]),
        .I4(\select_ln77_9_reg_5954[4]_i_4_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_9_reg_5954[7]_i_40 
       (.I0(\select_ln77_9_reg_5954[7]_i_97_n_3 ),
        .I1(\select_ln77_9_reg_5954[2]_i_3_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I3(sub_ln1351_2_reg_5499[2]),
        .I4(\select_ln77_9_reg_5954[2]_i_4_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_9_reg_5954[7]_i_41 
       (.I0(\select_ln77_9_reg_5954[7]_i_98_n_3 ),
        .I1(\select_ln77_9_reg_5954[0]_i_3_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I3(sub_ln1351_2_reg_5499[0]),
        .I4(\select_ln77_9_reg_5954[0]_i_4_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h5555510100005101)) 
    \select_ln77_9_reg_5954[7]_i_42 
       (.I0(sub_ln1351_2_reg_5499[8]),
        .I1(\select_ln59_4_reg_5890[8]_i_4_n_3 ),
        .I2(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I3(select_ln49_3_reg_5605[8]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[8]),
        .O(\select_ln77_9_reg_5954[7]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_43 
       (.I0(sub_ln1351_2_reg_5499[7]),
        .I1(\select_ln77_9_reg_5954[7]_i_5_n_3 ),
        .I2(sub_ln1351_2_reg_5499[6]),
        .I3(\select_ln59_3_reg_5874[6]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[6]),
        .O(\select_ln77_9_reg_5954[7]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_44 
       (.I0(sub_ln1351_2_reg_5499[5]),
        .I1(\select_ln77_9_reg_5954[5]_i_3_n_3 ),
        .I2(sub_ln1351_2_reg_5499[4]),
        .I3(\select_ln59_3_reg_5874[4]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[4]),
        .O(\select_ln77_9_reg_5954[7]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_45 
       (.I0(sub_ln1351_2_reg_5499[3]),
        .I1(\select_ln77_9_reg_5954[3]_i_3_n_3 ),
        .I2(sub_ln1351_2_reg_5499[2]),
        .I3(\select_ln59_3_reg_5874[2]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[2]),
        .O(\select_ln77_9_reg_5954[7]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_46 
       (.I0(sub_ln1351_2_reg_5499[1]),
        .I1(\select_ln77_9_reg_5954[1]_i_3_n_3 ),
        .I2(sub_ln1351_2_reg_5499[0]),
        .I3(\select_ln59_3_reg_5874[0]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[0]),
        .O(\select_ln77_9_reg_5954[7]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAA6565555A656)) 
    \select_ln77_9_reg_5954[7]_i_47 
       (.I0(sub_ln1351_2_reg_5499[8]),
        .I1(\select_ln59_4_reg_5890[8]_i_4_n_3 ),
        .I2(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I3(select_ln49_3_reg_5605[8]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[8]),
        .O(\select_ln77_9_reg_5954[7]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln77_9_reg_5954[7]_i_48 
       (.I0(select_ln54_1_reg_5641[7]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I3(sub_ln1351_2_reg_5499[7]),
        .I4(\select_ln77_9_reg_5954[6]_i_3_n_3 ),
        .I5(sub_ln1351_2_reg_5499[6]),
        .O(\select_ln77_9_reg_5954[7]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln77_9_reg_5954[7]_i_49 
       (.I0(select_ln54_1_reg_5641[5]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I3(sub_ln1351_2_reg_5499[5]),
        .I4(\select_ln77_9_reg_5954[4]_i_3_n_3 ),
        .I5(sub_ln1351_2_reg_5499[4]),
        .O(\select_ln77_9_reg_5954[7]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \select_ln77_9_reg_5954[7]_i_5 
       (.I0(select_ln54_1_reg_5641[7]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(select_ln49_3_reg_5605[7]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(\select_ln59_4_reg_5890[7]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln77_9_reg_5954[7]_i_50 
       (.I0(select_ln54_1_reg_5641[3]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I3(sub_ln1351_2_reg_5499[3]),
        .I4(\select_ln77_9_reg_5954[2]_i_3_n_3 ),
        .I5(sub_ln1351_2_reg_5499[2]),
        .O(\select_ln77_9_reg_5954[7]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln77_9_reg_5954[7]_i_51 
       (.I0(select_ln54_1_reg_5641[1]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I3(sub_ln1351_2_reg_5499[1]),
        .I4(\select_ln77_9_reg_5954[0]_i_3_n_3 ),
        .I5(sub_ln1351_2_reg_5499[0]),
        .O(\select_ln77_9_reg_5954[7]_i_51_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln77_9_reg_5954[7]_i_52 
       (.I0(select_ln54_1_reg_5641[7]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(O[7]),
        .O(\select_ln77_9_reg_5954[7]_i_52_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln77_9_reg_5954[7]_i_53 
       (.I0(select_ln54_1_reg_5641[5]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(O[5]),
        .O(\select_ln77_9_reg_5954[7]_i_53_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln77_9_reg_5954[7]_i_54 
       (.I0(select_ln54_1_reg_5641[3]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(O[3]),
        .O(\select_ln77_9_reg_5954[7]_i_54_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln77_9_reg_5954[7]_i_55 
       (.I0(select_ln54_1_reg_5641[1]),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I2(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I4(O[1]),
        .O(\select_ln77_9_reg_5954[7]_i_55_n_3 ));
  LUT6 #(
    .INIT(64'hA9A959A9595959A9)) 
    \select_ln77_9_reg_5954[7]_i_56 
       (.I0(\select_ln77_9_reg_5954[7]_i_2_n_3 ),
        .I1(O[7]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I3(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[7]),
        .O(\select_ln77_9_reg_5954[7]_i_56_n_3 ));
  LUT6 #(
    .INIT(64'hA9A959A9595959A9)) 
    \select_ln77_9_reg_5954[7]_i_57 
       (.I0(\select_ln77_9_reg_5954[5]_i_2_n_3 ),
        .I1(O[5]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I3(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[5]),
        .O(\select_ln77_9_reg_5954[7]_i_57_n_3 ));
  LUT6 #(
    .INIT(64'hA9A959A9595959A9)) 
    \select_ln77_9_reg_5954[7]_i_58 
       (.I0(\select_ln77_9_reg_5954[3]_i_2_n_3 ),
        .I1(O[3]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I3(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[3]),
        .O(\select_ln77_9_reg_5954[7]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hA9A959A9595959A9)) 
    \select_ln77_9_reg_5954[7]_i_59 
       (.I0(\select_ln77_9_reg_5954[1]_i_2_n_3 ),
        .I1(O[1]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I3(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I5(select_ln54_1_reg_5641[1]),
        .O(\select_ln77_9_reg_5954[7]_i_59_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln77_9_reg_5954[7]_i_6 
       (.I0(\select_ln77_9_reg_5954[7]_i_29_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ),
        .I2(\select_ln77_9_reg_5954[7]_i_31_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[7]),
        .O(\select_ln77_9_reg_5954[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h001DFF1D00000000)) 
    \select_ln77_9_reg_5954[7]_i_60 
       (.I0(sub_ln1351_10_reg_5581[8]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_9_reg_5569[8]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(select_ln49_3_reg_5605[8]),
        .I5(select_ln54_1_reg_5641[8]),
        .O(\select_ln77_9_reg_5954[7]_i_60_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln77_9_reg_5954[7]_i_61 
       (.I0(select_ln54_1_reg_5641[7]),
        .I1(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I2(\select_ln59_3_reg_5874[6]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[6]),
        .O(\select_ln77_9_reg_5954[7]_i_61_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln77_9_reg_5954[7]_i_62 
       (.I0(select_ln54_1_reg_5641[5]),
        .I1(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I2(\select_ln59_3_reg_5874[4]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[4]),
        .O(\select_ln77_9_reg_5954[7]_i_62_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln77_9_reg_5954[7]_i_63 
       (.I0(select_ln54_1_reg_5641[3]),
        .I1(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I2(\select_ln59_3_reg_5874[2]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[2]),
        .O(\select_ln77_9_reg_5954[7]_i_63_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln77_9_reg_5954[7]_i_64 
       (.I0(select_ln54_1_reg_5641[1]),
        .I1(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I2(\select_ln59_3_reg_5874[0]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[0]),
        .O(\select_ln77_9_reg_5954[7]_i_64_n_3 ));
  LUT6 #(
    .INIT(64'hFFE200E2001DFF1D)) 
    \select_ln77_9_reg_5954[7]_i_65 
       (.I0(sub_ln1351_10_reg_5581[8]),
        .I1(icmp_ln49_4_reg_5617),
        .I2(sub_ln1351_9_reg_5569[8]),
        .I3(\select_ln59_3_reg_5874_reg[8]_i_4_n_6 ),
        .I4(select_ln49_3_reg_5605[8]),
        .I5(select_ln54_1_reg_5641[8]),
        .O(\select_ln77_9_reg_5954[7]_i_65_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln77_9_reg_5954[7]_i_66 
       (.I0(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I1(select_ln54_1_reg_5641[7]),
        .I2(\select_ln59_3_reg_5874[6]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[6]),
        .O(\select_ln77_9_reg_5954[7]_i_66_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln77_9_reg_5954[7]_i_67 
       (.I0(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I1(select_ln54_1_reg_5641[5]),
        .I2(\select_ln59_3_reg_5874[4]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[4]),
        .O(\select_ln77_9_reg_5954[7]_i_67_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln77_9_reg_5954[7]_i_68 
       (.I0(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I1(select_ln54_1_reg_5641[3]),
        .I2(\select_ln59_3_reg_5874[2]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[2]),
        .O(\select_ln77_9_reg_5954[7]_i_68_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln77_9_reg_5954[7]_i_69 
       (.I0(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I1(select_ln54_1_reg_5641[1]),
        .I2(\select_ln59_3_reg_5874[0]_i_2_n_3 ),
        .I3(select_ln54_1_reg_5641[0]),
        .O(\select_ln77_9_reg_5954[7]_i_69_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_72 
       (.I0(\select_ln77_9_reg_5954[7]_i_29_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_118_n_3 ),
        .I2(\select_ln77_9_reg_5954[6]_i_5_n_3 ),
        .I3(sub_ln1351_9_reg_5569[6]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I5(\select_ln77_9_reg_5954[6]_i_6_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_73 
       (.I0(\select_ln77_9_reg_5954[5]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_119_n_3 ),
        .I2(\select_ln77_9_reg_5954[4]_i_5_n_3 ),
        .I3(sub_ln1351_9_reg_5569[4]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I5(\select_ln77_9_reg_5954[4]_i_6_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_74 
       (.I0(\select_ln77_9_reg_5954[3]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_120_n_3 ),
        .I2(\select_ln77_9_reg_5954[2]_i_5_n_3 ),
        .I3(sub_ln1351_9_reg_5569[2]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I5(\select_ln77_9_reg_5954[2]_i_6_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_75 
       (.I0(\select_ln77_9_reg_5954[1]_i_5_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_121_n_3 ),
        .I2(\select_ln77_9_reg_5954[0]_i_5_n_3 ),
        .I3(sub_ln1351_9_reg_5569[0]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I5(\select_ln77_9_reg_5954[0]_i_6_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_75_n_3 ));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \select_ln77_9_reg_5954[7]_i_76 
       (.I0(select_ln54_reg_5627[8]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[8]),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I4(sub_ln1351_9_reg_5569[8]),
        .O(\select_ln77_9_reg_5954[7]_i_76_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_9_reg_5954[7]_i_77 
       (.I0(\select_ln77_9_reg_5954[7]_i_122_n_3 ),
        .I1(\select_ln77_9_reg_5954[6]_i_6_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I3(sub_ln1351_9_reg_5569[6]),
        .I4(\select_ln77_9_reg_5954[6]_i_5_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_77_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_9_reg_5954[7]_i_78 
       (.I0(\select_ln77_9_reg_5954[7]_i_123_n_3 ),
        .I1(\select_ln77_9_reg_5954[4]_i_6_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I3(sub_ln1351_9_reg_5569[4]),
        .I4(\select_ln77_9_reg_5954[4]_i_5_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_78_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_9_reg_5954[7]_i_79 
       (.I0(\select_ln77_9_reg_5954[7]_i_124_n_3 ),
        .I1(\select_ln77_9_reg_5954[2]_i_6_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I3(sub_ln1351_9_reg_5569[2]),
        .I4(\select_ln77_9_reg_5954[2]_i_5_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_79_n_3 ));
  LUT5 #(
    .INIT(32'h45401015)) 
    \select_ln77_9_reg_5954[7]_i_80 
       (.I0(\select_ln77_9_reg_5954[7]_i_125_n_3 ),
        .I1(\select_ln77_9_reg_5954[0]_i_6_n_3 ),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ),
        .I3(sub_ln1351_9_reg_5569[0]),
        .I4(\select_ln77_9_reg_5954[0]_i_5_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_80_n_3 ));
  LUT4 #(
    .INIT(16'h5404)) 
    \select_ln77_9_reg_5954[7]_i_81 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(select_ln54_2_reg_5657[8]),
        .I2(icmp_ln59_reg_5671),
        .I3(select_ln54_reg_5627[8]),
        .O(\select_ln77_9_reg_5954[7]_i_81_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_82 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(\select_ln77_9_reg_5954[7]_i_31_n_3 ),
        .I2(sub_ln1351_9_reg_5569[6]),
        .I3(select_ln54_2_reg_5657[6]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[6]),
        .O(\select_ln77_9_reg_5954[7]_i_82_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_83 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(\select_ln77_9_reg_5954[5]_i_6_n_3 ),
        .I2(sub_ln1351_9_reg_5569[4]),
        .I3(select_ln54_2_reg_5657[4]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[4]),
        .O(\select_ln77_9_reg_5954[7]_i_83_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_84 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(\select_ln77_9_reg_5954[3]_i_6_n_3 ),
        .I2(sub_ln1351_9_reg_5569[2]),
        .I3(select_ln54_2_reg_5657[2]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[2]),
        .O(\select_ln77_9_reg_5954[7]_i_84_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_85 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(\select_ln77_9_reg_5954[1]_i_6_n_3 ),
        .I2(sub_ln1351_9_reg_5569[0]),
        .I3(select_ln54_2_reg_5657[0]),
        .I4(icmp_ln59_reg_5671),
        .I5(select_ln54_reg_5627[0]),
        .O(\select_ln77_9_reg_5954[7]_i_85_n_3 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \select_ln77_9_reg_5954[7]_i_86 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(select_ln54_2_reg_5657[8]),
        .I2(icmp_ln59_reg_5671),
        .I3(select_ln54_reg_5627[8]),
        .O(\select_ln77_9_reg_5954[7]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_87 
       (.I0(select_ln54_reg_5627[7]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[7]),
        .I3(sub_ln1351_9_reg_5569[7]),
        .I4(\select_ln77_9_reg_5954[6]_i_6_n_3 ),
        .I5(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln77_9_reg_5954[7]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_88 
       (.I0(select_ln54_reg_5627[5]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[5]),
        .I3(sub_ln1351_9_reg_5569[5]),
        .I4(\select_ln77_9_reg_5954[4]_i_6_n_3 ),
        .I5(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln77_9_reg_5954[7]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_89 
       (.I0(select_ln54_reg_5627[3]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[3]),
        .I3(sub_ln1351_9_reg_5569[3]),
        .I4(\select_ln77_9_reg_5954[2]_i_6_n_3 ),
        .I5(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln77_9_reg_5954[7]_i_89_n_3 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \select_ln77_9_reg_5954[7]_i_9 
       (.I0(\select_ln77_9_reg_5954[7]_i_2_n_3 ),
        .I1(\select_ln77_9_reg_5954[7]_i_52_n_3 ),
        .I2(\select_ln77_9_reg_5954[6]_i_2_n_3 ),
        .I3(O[6]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ),
        .I5(\select_ln77_9_reg_5954[6]_i_3_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln77_9_reg_5954[7]_i_90 
       (.I0(select_ln54_reg_5627[1]),
        .I1(icmp_ln59_reg_5671),
        .I2(select_ln54_2_reg_5657[1]),
        .I3(sub_ln1351_9_reg_5569[1]),
        .I4(\select_ln77_9_reg_5954[0]_i_6_n_3 ),
        .I5(sub_ln1351_9_reg_5569[0]),
        .O(\select_ln77_9_reg_5954[7]_i_90_n_3 ));
  LUT5 #(
    .INIT(32'hC0CFAAAA)) 
    \select_ln77_9_reg_5954[7]_i_91 
       (.I0(sub_ln1351_2_reg_5499[7]),
        .I1(select_ln54_1_reg_5641[7]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I3(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .O(\select_ln77_9_reg_5954[7]_i_91_n_3 ));
  LUT5 #(
    .INIT(32'hC0CFAAAA)) 
    \select_ln77_9_reg_5954[7]_i_92 
       (.I0(sub_ln1351_2_reg_5499[5]),
        .I1(select_ln54_1_reg_5641[5]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I3(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .O(\select_ln77_9_reg_5954[7]_i_92_n_3 ));
  LUT5 #(
    .INIT(32'hC0CFAAAA)) 
    \select_ln77_9_reg_5954[7]_i_93 
       (.I0(sub_ln1351_2_reg_5499[3]),
        .I1(select_ln54_1_reg_5641[3]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I3(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .O(\select_ln77_9_reg_5954[7]_i_93_n_3 ));
  LUT5 #(
    .INIT(32'hC0CFAAAA)) 
    \select_ln77_9_reg_5954[7]_i_94 
       (.I0(sub_ln1351_2_reg_5499[1]),
        .I1(select_ln54_1_reg_5641[1]),
        .I2(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I3(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .O(\select_ln77_9_reg_5954[7]_i_94_n_3 ));
  LUT6 #(
    .INIT(64'h5595999566A6AAA6)) 
    \select_ln77_9_reg_5954[7]_i_95 
       (.I0(\select_ln77_9_reg_5954[7]_i_6_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I2(\select_ln59_3_reg_5874[7]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I4(select_ln54_1_reg_5641[7]),
        .I5(sub_ln1351_2_reg_5499[7]),
        .O(\select_ln77_9_reg_5954[7]_i_95_n_3 ));
  LUT6 #(
    .INIT(64'h5595999566A6AAA6)) 
    \select_ln77_9_reg_5954[7]_i_96 
       (.I0(\select_ln77_9_reg_5954[5]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I2(\select_ln59_3_reg_5874[5]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I4(select_ln54_1_reg_5641[5]),
        .I5(sub_ln1351_2_reg_5499[5]),
        .O(\select_ln77_9_reg_5954[7]_i_96_n_3 ));
  LUT6 #(
    .INIT(64'h5595999566A6AAA6)) 
    \select_ln77_9_reg_5954[7]_i_97 
       (.I0(\select_ln77_9_reg_5954[3]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I2(\select_ln59_3_reg_5874[3]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I4(select_ln54_1_reg_5641[3]),
        .I5(sub_ln1351_2_reg_5499[3]),
        .O(\select_ln77_9_reg_5954[7]_i_97_n_3 ));
  LUT6 #(
    .INIT(64'h5595999566A6AAA6)) 
    \select_ln77_9_reg_5954[7]_i_98 
       (.I0(\select_ln77_9_reg_5954[1]_i_4_n_3 ),
        .I1(\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ),
        .I2(\select_ln59_3_reg_5874[1]_i_2_n_3 ),
        .I3(\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ),
        .I4(select_ln54_1_reg_5641[1]),
        .I5(sub_ln1351_2_reg_5499[1]),
        .O(\select_ln77_9_reg_5954[7]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \select_ln77_9_reg_5954[7]_i_99 
       (.I0(zext_ln37_reg_5253[7]),
        .I1(\select_ln77_9_reg_5954[7]_i_126_n_3 ),
        .I2(zext_ln37_reg_5253[6]),
        .I3(sub_ln1351_reg_5475[6]),
        .I4(\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ),
        .I5(\select_ln77_9_reg_5954[6]_i_6_n_3 ),
        .O(\select_ln77_9_reg_5954[7]_i_99_n_3 ));
  FDRE \select_ln77_9_reg_5954_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln77_9_fu_3856_p3[0]),
        .Q(select_ln77_9_reg_5954[0]),
        .R(1'b0));
  FDRE \select_ln77_9_reg_5954_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln77_9_fu_3856_p3[1]),
        .Q(select_ln77_9_reg_5954[1]),
        .R(1'b0));
  FDRE \select_ln77_9_reg_5954_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln77_9_fu_3856_p3[2]),
        .Q(select_ln77_9_reg_5954[2]),
        .R(1'b0));
  FDRE \select_ln77_9_reg_5954_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln77_9_fu_3856_p3[3]),
        .Q(select_ln77_9_reg_5954[3]),
        .R(1'b0));
  FDRE \select_ln77_9_reg_5954_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln77_9_fu_3856_p3[4]),
        .Q(select_ln77_9_reg_5954[4]),
        .R(1'b0));
  FDRE \select_ln77_9_reg_5954_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln77_9_fu_3856_p3[5]),
        .Q(select_ln77_9_reg_5954[5]),
        .R(1'b0));
  FDRE \select_ln77_9_reg_5954_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln77_9_fu_3856_p3[6]),
        .Q(select_ln77_9_reg_5954[6]),
        .R(1'b0));
  FDRE \select_ln77_9_reg_5954_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln77_9_fu_3856_p3[7]),
        .Q(select_ln77_9_reg_5954[7]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_28 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_28_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_28_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_28_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_28_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_28_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_28_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_60_n_3 ,\select_ln77_9_reg_5954[7]_i_61_n_3 ,\select_ln77_9_reg_5954[7]_i_62_n_3 ,\select_ln77_9_reg_5954[7]_i_63_n_3 ,\select_ln77_9_reg_5954[7]_i_64_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_28_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_65_n_3 ,\select_ln77_9_reg_5954[7]_i_66_n_3 ,\select_ln77_9_reg_5954[7]_i_67_n_3 ,\select_ln77_9_reg_5954[7]_i_68_n_3 ,\select_ln77_9_reg_5954[7]_i_69_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_3_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_3_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_3_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_3_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_3_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln77_9_reg_5954[7]_i_9_n_3 ,\select_ln77_9_reg_5954[7]_i_10_n_3 ,\select_ln77_9_reg_5954[7]_i_11_n_3 ,\select_ln77_9_reg_5954[7]_i_12_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_13_n_3 ,\select_ln77_9_reg_5954[7]_i_14_n_3 ,\select_ln77_9_reg_5954[7]_i_15_n_3 ,\select_ln77_9_reg_5954[7]_i_16_n_3 ,\select_ln77_9_reg_5954[7]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_30 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_30_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_30_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_30_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_30_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_30_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_30_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln77_9_reg_5954[7]_i_72_n_3 ,\select_ln77_9_reg_5954[7]_i_73_n_3 ,\select_ln77_9_reg_5954[7]_i_74_n_3 ,\select_ln77_9_reg_5954[7]_i_75_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_30_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_76_n_3 ,\select_ln77_9_reg_5954[7]_i_77_n_3 ,\select_ln77_9_reg_5954[7]_i_78_n_3 ,\select_ln77_9_reg_5954[7]_i_79_n_3 ,\select_ln77_9_reg_5954[7]_i_80_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_32 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_32_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_32_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_32_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_32_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_32_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_32_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_81_n_3 ,\select_ln77_9_reg_5954[7]_i_82_n_3 ,\select_ln77_9_reg_5954[7]_i_83_n_3 ,\select_ln77_9_reg_5954[7]_i_84_n_3 ,\select_ln77_9_reg_5954[7]_i_85_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_32_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_86_n_3 ,\select_ln77_9_reg_5954[7]_i_87_n_3 ,\select_ln77_9_reg_5954[7]_i_88_n_3 ,\select_ln77_9_reg_5954[7]_i_89_n_3 ,\select_ln77_9_reg_5954[7]_i_90_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_4_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_4_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_4_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_4_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_4_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_18_n_3 ,\select_ln77_9_reg_5954[7]_i_19_n_3 ,\select_ln77_9_reg_5954[7]_i_20_n_3 ,\select_ln77_9_reg_5954[7]_i_21_n_3 ,\select_ln77_9_reg_5954[7]_i_22_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_23_n_3 ,\select_ln77_9_reg_5954[7]_i_24_n_3 ,\select_ln77_9_reg_5954[7]_i_25_n_3 ,\select_ln77_9_reg_5954[7]_i_26_n_3 ,\select_ln77_9_reg_5954[7]_i_27_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_7_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_7_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_7_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_7_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_7_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_7_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln77_9_reg_5954[7]_i_33_n_3 ,\select_ln77_9_reg_5954[7]_i_34_n_3 ,\select_ln77_9_reg_5954[7]_i_35_n_3 ,\select_ln77_9_reg_5954[7]_i_36_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_37_n_3 ,\select_ln77_9_reg_5954[7]_i_38_n_3 ,\select_ln77_9_reg_5954[7]_i_39_n_3 ,\select_ln77_9_reg_5954[7]_i_40_n_3 ,\select_ln77_9_reg_5954[7]_i_41_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_70 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_70_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_70_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_70_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_70_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_70_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_70_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b1,\select_ln77_9_reg_5954[7]_i_99_n_3 ,\select_ln77_9_reg_5954[7]_i_100_n_3 ,\select_ln77_9_reg_5954[7]_i_101_n_3 ,\select_ln77_9_reg_5954[7]_i_102_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_70_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_103_n_3 ,\select_ln77_9_reg_5954[7]_i_104_n_3 ,\select_ln77_9_reg_5954[7]_i_105_n_3 ,\select_ln77_9_reg_5954[7]_i_106_n_3 ,\select_ln77_9_reg_5954[7]_i_107_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_71 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_71_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_71_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_71_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_71_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_71_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_71_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_108_n_3 ,\select_ln77_9_reg_5954[7]_i_109_n_3 ,\select_ln77_9_reg_5954[7]_i_110_n_3 ,\select_ln77_9_reg_5954[7]_i_111_n_3 ,\select_ln77_9_reg_5954[7]_i_112_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_71_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_113_n_3 ,\select_ln77_9_reg_5954[7]_i_114_n_3 ,\select_ln77_9_reg_5954[7]_i_115_n_3 ,\select_ln77_9_reg_5954[7]_i_116_n_3 ,\select_ln77_9_reg_5954[7]_i_117_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln77_9_reg_5954_reg[7]_i_8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln77_9_reg_5954_reg[7]_i_8_CO_UNCONNECTED [7:5],\select_ln77_9_reg_5954_reg[7]_i_8_n_6 ,\select_ln77_9_reg_5954_reg[7]_i_8_n_7 ,\select_ln77_9_reg_5954_reg[7]_i_8_n_8 ,\select_ln77_9_reg_5954_reg[7]_i_8_n_9 ,\select_ln77_9_reg_5954_reg[7]_i_8_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_42_n_3 ,\select_ln77_9_reg_5954[7]_i_43_n_3 ,\select_ln77_9_reg_5954[7]_i_44_n_3 ,\select_ln77_9_reg_5954[7]_i_45_n_3 ,\select_ln77_9_reg_5954[7]_i_46_n_3 }),
        .O(\NLW_select_ln77_9_reg_5954_reg[7]_i_8_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln77_9_reg_5954[7]_i_47_n_3 ,\select_ln77_9_reg_5954[7]_i_48_n_3 ,\select_ln77_9_reg_5954[7]_i_49_n_3 ,\select_ln77_9_reg_5954[7]_i_50_n_3 ,\select_ln77_9_reg_5954[7]_i_51_n_3 }));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[0]_i_1 
       (.I0(select_ln93_11_fu_4453_p3__0[0]),
        .I1(select_ln60_4_reg_5898[0]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[0]_i_2 
       (.I0(select_ln92_11_fu_4429_p3__0[0]),
        .I1(select_ln60_3_reg_5882[0]),
        .I2(sub_ln1351_15_reg_5745[0]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3__0[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[0]_i_3 
       (.I0(select_ln93_10_fu_4405_p3__0[0]),
        .I1(select_ln60_3_reg_5882[0]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3__0[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[0]_i_4 
       (.I0(select_ln92_10_fu_4382_p3[0]),
        .I1(select_ln60_2_reg_5867[0]),
        .I2(sub_ln1351_13_reg_5729[0]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3__0[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[0]_i_5 
       (.I0(select_ln93_9_reg_5965[0]),
        .I1(select_ln60_2_reg_5867[0]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[0]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[1]_i_1 
       (.I0(select_ln93_11_fu_4453_p3__0[1]),
        .I1(select_ln60_4_reg_5898[1]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[1]_i_2 
       (.I0(select_ln92_11_fu_4429_p3__0[1]),
        .I1(select_ln60_3_reg_5882[1]),
        .I2(sub_ln1351_15_reg_5745[1]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[1]_i_3 
       (.I0(select_ln93_10_fu_4405_p3__0[1]),
        .I1(select_ln60_3_reg_5882[1]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[1]_i_4 
       (.I0(select_ln92_10_fu_4382_p3[1]),
        .I1(select_ln60_2_reg_5867[1]),
        .I2(sub_ln1351_13_reg_5729[1]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[1]_i_5 
       (.I0(select_ln93_9_reg_5965[1]),
        .I1(select_ln60_2_reg_5867[1]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[1]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[2]_i_1 
       (.I0(select_ln93_11_fu_4453_p3__0[2]),
        .I1(select_ln60_4_reg_5898[2]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[2]_i_2 
       (.I0(select_ln92_11_fu_4429_p3__0[2]),
        .I1(select_ln60_3_reg_5882[2]),
        .I2(sub_ln1351_15_reg_5745[2]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3__0[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[2]_i_3 
       (.I0(select_ln93_10_fu_4405_p3__0[2]),
        .I1(select_ln60_3_reg_5882[2]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3__0[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[2]_i_4 
       (.I0(select_ln92_10_fu_4382_p3[2]),
        .I1(select_ln60_2_reg_5867[2]),
        .I2(sub_ln1351_13_reg_5729[2]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3__0[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[2]_i_5 
       (.I0(select_ln93_9_reg_5965[2]),
        .I1(select_ln60_2_reg_5867[2]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[2]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[3]_i_1 
       (.I0(select_ln93_11_fu_4453_p3__0[3]),
        .I1(select_ln60_4_reg_5898[3]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[3]_i_2 
       (.I0(select_ln92_11_fu_4429_p3__0[3]),
        .I1(select_ln60_3_reg_5882[3]),
        .I2(sub_ln1351_15_reg_5745[3]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[3]_i_3 
       (.I0(select_ln93_10_fu_4405_p3__0[3]),
        .I1(select_ln60_3_reg_5882[3]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[3]_i_4 
       (.I0(select_ln92_10_fu_4382_p3[3]),
        .I1(select_ln60_2_reg_5867[3]),
        .I2(sub_ln1351_13_reg_5729[3]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[3]_i_5 
       (.I0(select_ln93_9_reg_5965[3]),
        .I1(select_ln60_2_reg_5867[3]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[3]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[4]_i_1 
       (.I0(select_ln93_11_fu_4453_p3__0[4]),
        .I1(select_ln60_4_reg_5898[4]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[4]_i_2 
       (.I0(select_ln92_11_fu_4429_p3__0[4]),
        .I1(select_ln60_3_reg_5882[4]),
        .I2(sub_ln1351_15_reg_5745[4]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3__0[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[4]_i_3 
       (.I0(select_ln93_10_fu_4405_p3__0[4]),
        .I1(select_ln60_3_reg_5882[4]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3__0[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[4]_i_4 
       (.I0(select_ln92_10_fu_4382_p3[4]),
        .I1(select_ln60_2_reg_5867[4]),
        .I2(sub_ln1351_13_reg_5729[4]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3__0[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[4]_i_5 
       (.I0(select_ln93_9_reg_5965[4]),
        .I1(select_ln60_2_reg_5867[4]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[4]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[5]_i_1 
       (.I0(select_ln93_11_fu_4453_p3__0[5]),
        .I1(select_ln60_4_reg_5898[5]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[5]_i_2 
       (.I0(select_ln92_11_fu_4429_p3__0[5]),
        .I1(select_ln60_3_reg_5882[5]),
        .I2(sub_ln1351_15_reg_5745[5]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[5]_i_3 
       (.I0(select_ln93_10_fu_4405_p3__0[5]),
        .I1(select_ln60_3_reg_5882[5]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[5]_i_4 
       (.I0(select_ln92_10_fu_4382_p3[5]),
        .I1(select_ln60_2_reg_5867[5]),
        .I2(sub_ln1351_13_reg_5729[5]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[5]_i_5 
       (.I0(select_ln93_9_reg_5965[5]),
        .I1(select_ln60_2_reg_5867[5]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[5]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[6]_i_1 
       (.I0(select_ln93_11_fu_4453_p3__0[6]),
        .I1(select_ln60_4_reg_5898[6]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[6]_i_2 
       (.I0(select_ln92_11_fu_4429_p3__0[6]),
        .I1(select_ln60_3_reg_5882[6]),
        .I2(sub_ln1351_15_reg_5745[6]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3__0[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[6]_i_3 
       (.I0(select_ln93_10_fu_4405_p3__0[6]),
        .I1(select_ln60_3_reg_5882[6]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3__0[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[6]_i_4 
       (.I0(select_ln92_10_fu_4382_p3[6]),
        .I1(select_ln60_2_reg_5867[6]),
        .I2(sub_ln1351_13_reg_5729[6]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3__0[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[6]_i_5 
       (.I0(select_ln93_9_reg_5965[6]),
        .I1(select_ln60_2_reg_5867[6]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[6]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[7]_i_1 
       (.I0(select_ln93_11_fu_4453_p3__0[7]),
        .I1(select_ln60_4_reg_5898[7]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[7]_i_2 
       (.I0(select_ln92_11_fu_4429_p3__0[7]),
        .I1(select_ln60_3_reg_5882[7]),
        .I2(sub_ln1351_15_reg_5745[7]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[7]_i_3 
       (.I0(select_ln93_10_fu_4405_p3__0[7]),
        .I1(select_ln60_3_reg_5882[7]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[7]_i_4 
       (.I0(select_ln92_10_fu_4382_p3[7]),
        .I1(select_ln60_2_reg_5867[7]),
        .I2(sub_ln1351_13_reg_5729[7]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[7]_i_5 
       (.I0(select_ln93_9_reg_5965[7]),
        .I1(select_ln60_2_reg_5867[7]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[7]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[8]_i_1 
       (.I0(select_ln93_11_fu_4453_p3),
        .I1(select_ln60_4_reg_5898[8]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ),
        .O(select_ln92_12_fu_4477_p3[8]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_10 
       (.I0(select_ln60_4_reg_5898[4]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .I3(select_ln60_4_reg_5898[5]),
        .O(\select_ln92_12_reg_6018[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_100 
       (.I0(select_ln60_2_reg_5867[0]),
        .I1(sub_ln1351_13_reg_5729[0]),
        .I2(select_ln60_2_reg_5867[1]),
        .I3(sub_ln1351_13_reg_5729[1]),
        .O(\select_ln92_12_reg_6018[8]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \select_ln92_12_reg_6018[8]_i_101 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .I1(select_ln92_2_fu_4372_p3),
        .I2(select_ln93_9_reg_5965[8]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(sub_ln1351_13_reg_5729[8]),
        .I5(select_ln60_2_reg_5867[8]),
        .O(\select_ln92_12_reg_6018[8]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_102 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I1(sub_ln1351_13_reg_5729[6]),
        .I2(select_ln60_2_reg_5867[6]),
        .I3(select_ln92_10_fu_4382_p3[6]),
        .I4(select_ln92_10_fu_4382_p3[7]),
        .I5(select_ln93_2_fu_4393_p3[7]),
        .O(\select_ln92_12_reg_6018[8]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_103 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I1(sub_ln1351_13_reg_5729[4]),
        .I2(select_ln60_2_reg_5867[4]),
        .I3(select_ln92_10_fu_4382_p3[4]),
        .I4(select_ln92_10_fu_4382_p3[5]),
        .I5(select_ln93_2_fu_4393_p3[5]),
        .O(\select_ln92_12_reg_6018[8]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_104 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I1(sub_ln1351_13_reg_5729[2]),
        .I2(select_ln60_2_reg_5867[2]),
        .I3(select_ln92_10_fu_4382_p3[2]),
        .I4(select_ln92_10_fu_4382_p3[3]),
        .I5(select_ln93_2_fu_4393_p3[3]),
        .O(\select_ln92_12_reg_6018[8]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_105 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I1(sub_ln1351_13_reg_5729[0]),
        .I2(select_ln60_2_reg_5867[0]),
        .I3(select_ln92_10_fu_4382_p3[0]),
        .I4(select_ln92_10_fu_4382_p3[1]),
        .I5(select_ln93_2_fu_4393_p3[1]),
        .O(\select_ln92_12_reg_6018[8]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln92_12_reg_6018[8]_i_106 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I1(sub_ln1351_13_reg_5729[8]),
        .I2(select_ln60_2_reg_5867[8]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .I4(select_ln92_2_fu_4372_p3),
        .I5(select_ln93_9_reg_5965[8]),
        .O(\select_ln92_12_reg_6018[8]_i_106_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_107 
       (.I0(select_ln60_2_reg_5867[6]),
        .I1(sub_ln1351_13_reg_5729[6]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I3(select_ln92_10_fu_4382_p3[6]),
        .I4(\select_ln92_12_reg_6018[8]_i_134_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_107_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_108 
       (.I0(select_ln60_2_reg_5867[4]),
        .I1(sub_ln1351_13_reg_5729[4]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I3(select_ln92_10_fu_4382_p3[4]),
        .I4(\select_ln92_12_reg_6018[8]_i_135_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_108_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_109 
       (.I0(select_ln60_2_reg_5867[2]),
        .I1(sub_ln1351_13_reg_5729[2]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I3(select_ln92_10_fu_4382_p3[2]),
        .I4(\select_ln92_12_reg_6018[8]_i_136_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_109_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_11 
       (.I0(select_ln60_4_reg_5898[2]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .I3(select_ln60_4_reg_5898[3]),
        .O(\select_ln92_12_reg_6018[8]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_110 
       (.I0(select_ln60_2_reg_5867[0]),
        .I1(sub_ln1351_13_reg_5729[0]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I3(select_ln92_10_fu_4382_p3[0]),
        .I4(\select_ln92_12_reg_6018[8]_i_137_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_110_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_111 
       (.I0(select_ln60_3_reg_5882[7]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .O(select_ln92_3_fu_4417_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_112 
       (.I0(select_ln60_3_reg_5882[5]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .O(select_ln92_3_fu_4417_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_113 
       (.I0(select_ln60_3_reg_5882[3]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .O(select_ln92_3_fu_4417_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_114 
       (.I0(select_ln60_3_reg_5882[1]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .O(select_ln92_3_fu_4417_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_115 
       (.I0(select_ln93_10_fu_4405_p3__0[7]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .I3(select_ln60_3_reg_5882[7]),
        .O(\select_ln92_12_reg_6018[8]_i_115_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_116 
       (.I0(select_ln93_10_fu_4405_p3__0[5]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .I3(select_ln60_3_reg_5882[5]),
        .O(\select_ln92_12_reg_6018[8]_i_116_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_117 
       (.I0(select_ln93_10_fu_4405_p3__0[3]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .I3(select_ln60_3_reg_5882[3]),
        .O(\select_ln92_12_reg_6018[8]_i_117_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_118 
       (.I0(select_ln93_10_fu_4405_p3__0[1]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .I3(select_ln60_3_reg_5882[1]),
        .O(\select_ln92_12_reg_6018[8]_i_118_n_3 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \select_ln92_12_reg_6018[8]_i_119 
       (.I0(select_ln93_9_reg_5965[8]),
        .I1(icmp_ln92_2_reg_5971),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[8]),
        .I3(select_ln60_2_reg_5867[8]),
        .O(\select_ln92_12_reg_6018[8]_i_119_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_12 
       (.I0(select_ln60_4_reg_5898[0]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .I3(select_ln60_4_reg_5898[1]),
        .O(\select_ln92_12_reg_6018[8]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_120 
       (.I0(icmp_ln92_2_reg_5971),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[6]),
        .I2(select_ln60_2_reg_5867[6]),
        .I3(select_ln93_9_reg_5965[6]),
        .I4(select_ln93_9_reg_5965[7]),
        .I5(select_ln92_2_fu_4372_p3__0[7]),
        .O(\select_ln92_12_reg_6018[8]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_121 
       (.I0(icmp_ln92_2_reg_5971),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[4]),
        .I2(select_ln60_2_reg_5867[4]),
        .I3(select_ln93_9_reg_5965[4]),
        .I4(select_ln93_9_reg_5965[5]),
        .I5(select_ln92_2_fu_4372_p3__0[5]),
        .O(\select_ln92_12_reg_6018[8]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_122 
       (.I0(icmp_ln92_2_reg_5971),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[2]),
        .I2(select_ln60_2_reg_5867[2]),
        .I3(select_ln93_9_reg_5965[2]),
        .I4(select_ln93_9_reg_5965[3]),
        .I5(select_ln92_2_fu_4372_p3__0[3]),
        .O(\select_ln92_12_reg_6018[8]_i_122_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_123 
       (.I0(icmp_ln92_2_reg_5971),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[0]),
        .I2(select_ln60_2_reg_5867[0]),
        .I3(select_ln93_9_reg_5965[0]),
        .I4(select_ln93_9_reg_5965[1]),
        .I5(select_ln92_2_fu_4372_p3__0[1]),
        .O(\select_ln92_12_reg_6018[8]_i_123_n_3 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln92_12_reg_6018[8]_i_124 
       (.I0(icmp_ln92_2_reg_5971),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[8]),
        .I2(select_ln60_2_reg_5867[8]),
        .I3(select_ln93_9_reg_5965[8]),
        .O(\select_ln92_12_reg_6018[8]_i_124_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \select_ln92_12_reg_6018[8]_i_125 
       (.I0(select_ln60_2_reg_5867[6]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[6]),
        .I2(icmp_ln92_2_reg_5971),
        .I3(select_ln93_9_reg_5965[6]),
        .I4(select_ln92_2_fu_4372_p3__0[7]),
        .I5(select_ln93_9_reg_5965[7]),
        .O(\select_ln92_12_reg_6018[8]_i_125_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \select_ln92_12_reg_6018[8]_i_126 
       (.I0(select_ln60_2_reg_5867[4]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[4]),
        .I2(icmp_ln92_2_reg_5971),
        .I3(select_ln93_9_reg_5965[4]),
        .I4(select_ln92_2_fu_4372_p3__0[5]),
        .I5(select_ln93_9_reg_5965[5]),
        .O(\select_ln92_12_reg_6018[8]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \select_ln92_12_reg_6018[8]_i_127 
       (.I0(select_ln60_2_reg_5867[2]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[2]),
        .I2(icmp_ln92_2_reg_5971),
        .I3(select_ln93_9_reg_5965[2]),
        .I4(select_ln92_2_fu_4372_p3__0[3]),
        .I5(select_ln93_9_reg_5965[3]),
        .O(\select_ln92_12_reg_6018[8]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \select_ln92_12_reg_6018[8]_i_128 
       (.I0(select_ln60_2_reg_5867[0]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[0]),
        .I2(icmp_ln92_2_reg_5971),
        .I3(select_ln93_9_reg_5965[0]),
        .I4(select_ln92_2_fu_4372_p3__0[1]),
        .I5(select_ln93_9_reg_5965[1]),
        .O(\select_ln92_12_reg_6018[8]_i_128_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_129 
       (.I0(select_ln60_2_reg_5867[8]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[8]),
        .I2(icmp_ln92_2_reg_5971),
        .O(select_ln92_2_fu_4372_p3));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln92_12_reg_6018[8]_i_13 
       (.I0(select_ln60_4_reg_5898[8]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .O(\select_ln92_12_reg_6018[8]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_130 
       (.I0(select_ln60_2_reg_5867[7]),
        .I1(sub_ln1351_13_reg_5729[7]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .O(select_ln93_2_fu_4393_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_131 
       (.I0(select_ln60_2_reg_5867[5]),
        .I1(sub_ln1351_13_reg_5729[5]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .O(select_ln93_2_fu_4393_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_132 
       (.I0(select_ln60_2_reg_5867[3]),
        .I1(sub_ln1351_13_reg_5729[3]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .O(select_ln93_2_fu_4393_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_133 
       (.I0(select_ln60_2_reg_5867[1]),
        .I1(sub_ln1351_13_reg_5729[1]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .O(select_ln93_2_fu_4393_p3[1]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln92_12_reg_6018[8]_i_134 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .I1(select_ln92_2_fu_4372_p3__0[7]),
        .I2(select_ln93_9_reg_5965[7]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(sub_ln1351_13_reg_5729[7]),
        .I5(select_ln60_2_reg_5867[7]),
        .O(\select_ln92_12_reg_6018[8]_i_134_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln92_12_reg_6018[8]_i_135 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .I1(select_ln92_2_fu_4372_p3__0[5]),
        .I2(select_ln93_9_reg_5965[5]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(sub_ln1351_13_reg_5729[5]),
        .I5(select_ln60_2_reg_5867[5]),
        .O(\select_ln92_12_reg_6018[8]_i_135_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln92_12_reg_6018[8]_i_136 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .I1(select_ln92_2_fu_4372_p3__0[3]),
        .I2(select_ln93_9_reg_5965[3]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(sub_ln1351_13_reg_5729[3]),
        .I5(select_ln60_2_reg_5867[3]),
        .O(\select_ln92_12_reg_6018[8]_i_136_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln92_12_reg_6018[8]_i_137 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .I1(select_ln92_2_fu_4372_p3__0[1]),
        .I2(select_ln93_9_reg_5965[1]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(sub_ln1351_13_reg_5729[1]),
        .I5(select_ln60_2_reg_5867[1]),
        .O(\select_ln92_12_reg_6018[8]_i_137_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_138 
       (.I0(select_ln60_2_reg_5867[7]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[7]),
        .I2(icmp_ln92_2_reg_5971),
        .O(select_ln92_2_fu_4372_p3__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_139 
       (.I0(select_ln60_2_reg_5867[5]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[5]),
        .I2(icmp_ln92_2_reg_5971),
        .O(select_ln92_2_fu_4372_p3__0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_14 
       (.I0(select_ln60_4_reg_5898[6]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I2(select_ln60_4_reg_5898[7]),
        .I3(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .O(\select_ln92_12_reg_6018[8]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_140 
       (.I0(select_ln60_2_reg_5867[3]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[3]),
        .I2(icmp_ln92_2_reg_5971),
        .O(select_ln92_2_fu_4372_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_141 
       (.I0(select_ln60_2_reg_5867[1]),
        .I1(sub_ln1351_4_reg_5519_pp3_iter4_reg[1]),
        .I2(icmp_ln92_2_reg_5971),
        .O(select_ln92_2_fu_4372_p3__0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_15 
       (.I0(select_ln60_4_reg_5898[4]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I2(select_ln60_4_reg_5898[5]),
        .I3(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .O(\select_ln92_12_reg_6018[8]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_16 
       (.I0(select_ln60_4_reg_5898[2]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I2(select_ln60_4_reg_5898[3]),
        .I3(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .O(\select_ln92_12_reg_6018[8]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_17 
       (.I0(select_ln60_4_reg_5898[0]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I2(select_ln60_4_reg_5898[1]),
        .I3(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .O(\select_ln92_12_reg_6018[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \select_ln92_12_reg_6018[8]_i_18 
       (.I0(select_ln93_11_fu_4453_p3),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .I3(select_ln60_4_reg_5898[8]),
        .O(\select_ln92_12_reg_6018[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_19 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I2(select_ln60_4_reg_5898[6]),
        .I3(select_ln93_11_fu_4453_p3__0[6]),
        .I4(select_ln93_11_fu_4453_p3__0[7]),
        .I5(select_ln92_4_fu_4465_p3[7]),
        .O(\select_ln92_12_reg_6018[8]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[8]_i_2 
       (.I0(select_ln92_11_fu_4429_p3),
        .I1(select_ln60_3_reg_5882[8]),
        .I2(sub_ln1351_15_reg_5745[8]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ),
        .O(select_ln93_11_fu_4453_p3));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_20 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I2(select_ln60_4_reg_5898[4]),
        .I3(select_ln93_11_fu_4453_p3__0[4]),
        .I4(select_ln93_11_fu_4453_p3__0[5]),
        .I5(select_ln92_4_fu_4465_p3[5]),
        .O(\select_ln92_12_reg_6018[8]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_21 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I2(select_ln60_4_reg_5898[2]),
        .I3(select_ln93_11_fu_4453_p3__0[2]),
        .I4(select_ln93_11_fu_4453_p3__0[3]),
        .I5(select_ln92_4_fu_4465_p3[3]),
        .O(\select_ln92_12_reg_6018[8]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_22 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I2(select_ln60_4_reg_5898[0]),
        .I3(select_ln93_11_fu_4453_p3__0[0]),
        .I4(select_ln93_11_fu_4453_p3__0[1]),
        .I5(select_ln92_4_fu_4465_p3[1]),
        .O(\select_ln92_12_reg_6018[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln92_12_reg_6018[8]_i_23 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .I2(select_ln60_4_reg_5898[8]),
        .I3(select_ln93_11_fu_4453_p3),
        .O(\select_ln92_12_reg_6018[8]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_24 
       (.I0(select_ln60_4_reg_5898[6]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I3(select_ln93_11_fu_4453_p3__0[6]),
        .I4(\select_ln92_12_reg_6018[8]_i_55_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_25 
       (.I0(select_ln60_4_reg_5898[4]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I3(select_ln93_11_fu_4453_p3__0[4]),
        .I4(\select_ln92_12_reg_6018[8]_i_56_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_26 
       (.I0(select_ln60_4_reg_5898[2]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I3(select_ln93_11_fu_4453_p3__0[2]),
        .I4(\select_ln92_12_reg_6018[8]_i_57_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_27 
       (.I0(select_ln60_4_reg_5898[0]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I3(select_ln93_11_fu_4453_p3__0[0]),
        .I4(\select_ln92_12_reg_6018[8]_i_58_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[8]_i_28 
       (.I0(select_ln92_10_fu_4382_p3__0),
        .I1(select_ln60_2_reg_5867[8]),
        .I2(sub_ln1351_13_reg_5729[8]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ),
        .O(select_ln93_10_fu_4405_p3));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln92_12_reg_6018[8]_i_31 
       (.I0(sub_ln1351_15_reg_5745[8]),
        .I1(select_ln60_3_reg_5882[8]),
        .O(\select_ln92_12_reg_6018[8]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_32 
       (.I0(select_ln60_3_reg_5882[6]),
        .I1(sub_ln1351_15_reg_5745[6]),
        .I2(sub_ln1351_15_reg_5745[7]),
        .I3(select_ln60_3_reg_5882[7]),
        .O(\select_ln92_12_reg_6018[8]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_33 
       (.I0(select_ln60_3_reg_5882[4]),
        .I1(sub_ln1351_15_reg_5745[4]),
        .I2(sub_ln1351_15_reg_5745[5]),
        .I3(select_ln60_3_reg_5882[5]),
        .O(\select_ln92_12_reg_6018[8]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_34 
       (.I0(select_ln60_3_reg_5882[2]),
        .I1(sub_ln1351_15_reg_5745[2]),
        .I2(sub_ln1351_15_reg_5745[3]),
        .I3(select_ln60_3_reg_5882[3]),
        .O(\select_ln92_12_reg_6018[8]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_35 
       (.I0(select_ln60_3_reg_5882[0]),
        .I1(sub_ln1351_15_reg_5745[0]),
        .I2(sub_ln1351_15_reg_5745[1]),
        .I3(select_ln60_3_reg_5882[1]),
        .O(\select_ln92_12_reg_6018[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln92_12_reg_6018[8]_i_36 
       (.I0(select_ln60_3_reg_5882[8]),
        .I1(sub_ln1351_15_reg_5745[8]),
        .O(\select_ln92_12_reg_6018[8]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_37 
       (.I0(select_ln60_3_reg_5882[6]),
        .I1(sub_ln1351_15_reg_5745[6]),
        .I2(select_ln60_3_reg_5882[7]),
        .I3(sub_ln1351_15_reg_5745[7]),
        .O(\select_ln92_12_reg_6018[8]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_38 
       (.I0(select_ln60_3_reg_5882[4]),
        .I1(sub_ln1351_15_reg_5745[4]),
        .I2(select_ln60_3_reg_5882[5]),
        .I3(sub_ln1351_15_reg_5745[5]),
        .O(\select_ln92_12_reg_6018[8]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_39 
       (.I0(select_ln60_3_reg_5882[2]),
        .I1(sub_ln1351_15_reg_5745[2]),
        .I2(select_ln60_3_reg_5882[3]),
        .I3(sub_ln1351_15_reg_5745[3]),
        .O(\select_ln92_12_reg_6018[8]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_40 
       (.I0(select_ln60_3_reg_5882[0]),
        .I1(sub_ln1351_15_reg_5745[0]),
        .I2(select_ln60_3_reg_5882[1]),
        .I3(sub_ln1351_15_reg_5745[1]),
        .O(\select_ln92_12_reg_6018[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \select_ln92_12_reg_6018[8]_i_41 
       (.I0(select_ln92_11_fu_4429_p3),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[8]),
        .I3(select_ln60_3_reg_5882[8]),
        .O(\select_ln92_12_reg_6018[8]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_42 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[6]),
        .I2(select_ln60_3_reg_5882[6]),
        .I3(select_ln92_11_fu_4429_p3__0[6]),
        .I4(select_ln92_11_fu_4429_p3__0[7]),
        .I5(select_ln93_3_fu_4441_p3[7]),
        .O(\select_ln92_12_reg_6018[8]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_43 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[4]),
        .I2(select_ln60_3_reg_5882[4]),
        .I3(select_ln92_11_fu_4429_p3__0[4]),
        .I4(select_ln92_11_fu_4429_p3__0[5]),
        .I5(select_ln93_3_fu_4441_p3[5]),
        .O(\select_ln92_12_reg_6018[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_44 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[2]),
        .I2(select_ln60_3_reg_5882[2]),
        .I3(select_ln92_11_fu_4429_p3__0[2]),
        .I4(select_ln92_11_fu_4429_p3__0[3]),
        .I5(select_ln93_3_fu_4441_p3[3]),
        .O(\select_ln92_12_reg_6018[8]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_45 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[0]),
        .I2(select_ln60_3_reg_5882[0]),
        .I3(select_ln92_11_fu_4429_p3__0[0]),
        .I4(select_ln92_11_fu_4429_p3__0[1]),
        .I5(select_ln93_3_fu_4441_p3[1]),
        .O(\select_ln92_12_reg_6018[8]_i_45_n_3 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln92_12_reg_6018[8]_i_46 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_15_reg_5745[8]),
        .I2(select_ln60_3_reg_5882[8]),
        .I3(select_ln92_11_fu_4429_p3),
        .O(\select_ln92_12_reg_6018[8]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_47 
       (.I0(select_ln60_3_reg_5882[6]),
        .I1(sub_ln1351_15_reg_5745[6]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I3(select_ln92_11_fu_4429_p3__0[6]),
        .I4(\select_ln92_12_reg_6018[8]_i_86_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_47_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_48 
       (.I0(select_ln60_3_reg_5882[4]),
        .I1(sub_ln1351_15_reg_5745[4]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I3(select_ln92_11_fu_4429_p3__0[4]),
        .I4(\select_ln92_12_reg_6018[8]_i_87_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_48_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_49 
       (.I0(select_ln60_3_reg_5882[2]),
        .I1(sub_ln1351_15_reg_5745[2]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I3(select_ln92_11_fu_4429_p3__0[2]),
        .I4(\select_ln92_12_reg_6018[8]_i_88_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[8]_i_5 
       (.I0(select_ln93_10_fu_4405_p3),
        .I1(select_ln60_3_reg_5882[8]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .I3(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ),
        .O(select_ln92_11_fu_4429_p3));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_50 
       (.I0(select_ln60_3_reg_5882[0]),
        .I1(sub_ln1351_15_reg_5745[0]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I3(select_ln92_11_fu_4429_p3__0[0]),
        .I4(\select_ln92_12_reg_6018[8]_i_89_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_50_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_51 
       (.I0(select_ln60_4_reg_5898[7]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .O(select_ln92_4_fu_4465_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_52 
       (.I0(select_ln60_4_reg_5898[5]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .O(select_ln92_4_fu_4465_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_53 
       (.I0(select_ln60_4_reg_5898[3]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .O(select_ln92_4_fu_4465_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_54 
       (.I0(select_ln60_4_reg_5898[1]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .O(select_ln92_4_fu_4465_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_55 
       (.I0(select_ln93_11_fu_4453_p3__0[7]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .I3(select_ln60_4_reg_5898[7]),
        .O(\select_ln92_12_reg_6018[8]_i_55_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_56 
       (.I0(select_ln93_11_fu_4453_p3__0[5]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .I3(select_ln60_4_reg_5898[5]),
        .O(\select_ln92_12_reg_6018[8]_i_56_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_57 
       (.I0(select_ln93_11_fu_4453_p3__0[3]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .I3(select_ln60_4_reg_5898[3]),
        .O(\select_ln92_12_reg_6018[8]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_58 
       (.I0(select_ln93_11_fu_4453_p3__0[1]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .I3(select_ln60_4_reg_5898[1]),
        .O(\select_ln92_12_reg_6018[8]_i_58_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln92_12_reg_6018[8]_i_59 
       (.I0(select_ln93_9_reg_5965[8]),
        .I1(select_ln60_2_reg_5867[8]),
        .I2(sub_ln1351_4_reg_5519_pp3_iter4_reg[8]),
        .I3(icmp_ln92_2_reg_5971),
        .I4(\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ),
        .O(select_ln92_10_fu_4382_p3__0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln92_12_reg_6018[8]_i_62 
       (.I0(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .I1(select_ln60_3_reg_5882[8]),
        .O(\select_ln92_12_reg_6018[8]_i_62_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_63 
       (.I0(select_ln60_3_reg_5882[6]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .I3(select_ln60_3_reg_5882[7]),
        .O(\select_ln92_12_reg_6018[8]_i_63_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_64 
       (.I0(select_ln60_3_reg_5882[4]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .I3(select_ln60_3_reg_5882[5]),
        .O(\select_ln92_12_reg_6018[8]_i_64_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_65 
       (.I0(select_ln60_3_reg_5882[2]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .I3(select_ln60_3_reg_5882[3]),
        .O(\select_ln92_12_reg_6018[8]_i_65_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_66 
       (.I0(select_ln60_3_reg_5882[0]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .I3(select_ln60_3_reg_5882[1]),
        .O(\select_ln92_12_reg_6018[8]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln92_12_reg_6018[8]_i_67 
       (.I0(select_ln60_3_reg_5882[8]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .O(\select_ln92_12_reg_6018[8]_i_67_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_68 
       (.I0(select_ln60_3_reg_5882[6]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I2(select_ln60_3_reg_5882[7]),
        .I3(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .O(\select_ln92_12_reg_6018[8]_i_68_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_69 
       (.I0(select_ln60_3_reg_5882[4]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I2(select_ln60_3_reg_5882[5]),
        .I3(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .O(\select_ln92_12_reg_6018[8]_i_69_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_70 
       (.I0(select_ln60_3_reg_5882[2]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I2(select_ln60_3_reg_5882[3]),
        .I3(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .O(\select_ln92_12_reg_6018[8]_i_70_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_71 
       (.I0(select_ln60_3_reg_5882[0]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I2(select_ln60_3_reg_5882[1]),
        .I3(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .O(\select_ln92_12_reg_6018[8]_i_71_n_3 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \select_ln92_12_reg_6018[8]_i_72 
       (.I0(select_ln93_10_fu_4405_p3),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .I3(select_ln60_3_reg_5882[8]),
        .O(\select_ln92_12_reg_6018[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_73 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I2(select_ln60_3_reg_5882[6]),
        .I3(select_ln93_10_fu_4405_p3__0[6]),
        .I4(select_ln93_10_fu_4405_p3__0[7]),
        .I5(select_ln92_3_fu_4417_p3[7]),
        .O(\select_ln92_12_reg_6018[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_74 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I2(select_ln60_3_reg_5882[4]),
        .I3(select_ln93_10_fu_4405_p3__0[4]),
        .I4(select_ln93_10_fu_4405_p3__0[5]),
        .I5(select_ln92_3_fu_4417_p3[5]),
        .O(\select_ln92_12_reg_6018[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_75 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I2(select_ln60_3_reg_5882[2]),
        .I3(select_ln93_10_fu_4405_p3__0[2]),
        .I4(select_ln93_10_fu_4405_p3__0[3]),
        .I5(select_ln92_3_fu_4417_p3[3]),
        .O(\select_ln92_12_reg_6018[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln92_12_reg_6018[8]_i_76 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I2(select_ln60_3_reg_5882[0]),
        .I3(select_ln93_10_fu_4405_p3__0[0]),
        .I4(select_ln93_10_fu_4405_p3__0[1]),
        .I5(select_ln92_3_fu_4417_p3[1]),
        .O(\select_ln92_12_reg_6018[8]_i_76_n_3 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln92_12_reg_6018[8]_i_77 
       (.I0(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .I2(select_ln60_3_reg_5882[8]),
        .I3(select_ln93_10_fu_4405_p3),
        .O(\select_ln92_12_reg_6018[8]_i_77_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_78 
       (.I0(select_ln60_3_reg_5882[6]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I3(select_ln93_10_fu_4405_p3__0[6]),
        .I4(\select_ln92_12_reg_6018[8]_i_115_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_78_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_79 
       (.I0(select_ln60_3_reg_5882[4]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I3(select_ln93_10_fu_4405_p3__0[4]),
        .I4(\select_ln92_12_reg_6018[8]_i_116_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_79_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln92_12_reg_6018[8]_i_8 
       (.I0(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .I1(select_ln60_4_reg_5898[8]),
        .O(\select_ln92_12_reg_6018[8]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_80 
       (.I0(select_ln60_3_reg_5882[2]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I3(select_ln93_10_fu_4405_p3__0[2]),
        .I4(\select_ln92_12_reg_6018[8]_i_117_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_80_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln92_12_reg_6018[8]_i_81 
       (.I0(select_ln60_3_reg_5882[0]),
        .I1(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ),
        .I3(select_ln93_10_fu_4405_p3__0[0]),
        .I4(\select_ln92_12_reg_6018[8]_i_118_n_3 ),
        .O(\select_ln92_12_reg_6018[8]_i_81_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_82 
       (.I0(select_ln60_3_reg_5882[7]),
        .I1(sub_ln1351_15_reg_5745[7]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .O(select_ln93_3_fu_4441_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_83 
       (.I0(select_ln60_3_reg_5882[5]),
        .I1(sub_ln1351_15_reg_5745[5]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .O(select_ln93_3_fu_4441_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_84 
       (.I0(select_ln60_3_reg_5882[3]),
        .I1(sub_ln1351_15_reg_5745[3]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .O(select_ln93_3_fu_4441_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_12_reg_6018[8]_i_85 
       (.I0(select_ln60_3_reg_5882[1]),
        .I1(sub_ln1351_15_reg_5745[1]),
        .I2(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .O(select_ln93_3_fu_4441_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_86 
       (.I0(select_ln92_11_fu_4429_p3__0[7]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[7]),
        .I3(select_ln60_3_reg_5882[7]),
        .O(\select_ln92_12_reg_6018[8]_i_86_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_87 
       (.I0(select_ln92_11_fu_4429_p3__0[5]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[5]),
        .I3(select_ln60_3_reg_5882[5]),
        .O(\select_ln92_12_reg_6018[8]_i_87_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_88 
       (.I0(select_ln92_11_fu_4429_p3__0[3]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[3]),
        .I3(select_ln60_3_reg_5882[3]),
        .O(\select_ln92_12_reg_6018[8]_i_88_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln92_12_reg_6018[8]_i_89 
       (.I0(select_ln92_11_fu_4429_p3__0[1]),
        .I1(\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_15_reg_5745[1]),
        .I3(select_ln60_3_reg_5882[1]),
        .O(\select_ln92_12_reg_6018[8]_i_89_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_9 
       (.I0(select_ln60_4_reg_5898[6]),
        .I1(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .I2(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .I3(select_ln60_4_reg_5898[7]),
        .O(\select_ln92_12_reg_6018[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln92_12_reg_6018[8]_i_91 
       (.I0(sub_ln1351_13_reg_5729[8]),
        .I1(select_ln60_2_reg_5867[8]),
        .O(\select_ln92_12_reg_6018[8]_i_91_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_92 
       (.I0(select_ln60_2_reg_5867[6]),
        .I1(sub_ln1351_13_reg_5729[6]),
        .I2(sub_ln1351_13_reg_5729[7]),
        .I3(select_ln60_2_reg_5867[7]),
        .O(\select_ln92_12_reg_6018[8]_i_92_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_93 
       (.I0(select_ln60_2_reg_5867[4]),
        .I1(sub_ln1351_13_reg_5729[4]),
        .I2(sub_ln1351_13_reg_5729[5]),
        .I3(select_ln60_2_reg_5867[5]),
        .O(\select_ln92_12_reg_6018[8]_i_93_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_94 
       (.I0(select_ln60_2_reg_5867[2]),
        .I1(sub_ln1351_13_reg_5729[2]),
        .I2(sub_ln1351_13_reg_5729[3]),
        .I3(select_ln60_2_reg_5867[3]),
        .O(\select_ln92_12_reg_6018[8]_i_94_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_12_reg_6018[8]_i_95 
       (.I0(select_ln60_2_reg_5867[0]),
        .I1(sub_ln1351_13_reg_5729[0]),
        .I2(sub_ln1351_13_reg_5729[1]),
        .I3(select_ln60_2_reg_5867[1]),
        .O(\select_ln92_12_reg_6018[8]_i_95_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln92_12_reg_6018[8]_i_96 
       (.I0(select_ln60_2_reg_5867[8]),
        .I1(sub_ln1351_13_reg_5729[8]),
        .O(\select_ln92_12_reg_6018[8]_i_96_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_97 
       (.I0(select_ln60_2_reg_5867[6]),
        .I1(sub_ln1351_13_reg_5729[6]),
        .I2(select_ln60_2_reg_5867[7]),
        .I3(sub_ln1351_13_reg_5729[7]),
        .O(\select_ln92_12_reg_6018[8]_i_97_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_98 
       (.I0(select_ln60_2_reg_5867[4]),
        .I1(sub_ln1351_13_reg_5729[4]),
        .I2(select_ln60_2_reg_5867[5]),
        .I3(sub_ln1351_13_reg_5729[5]),
        .O(\select_ln92_12_reg_6018[8]_i_98_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_12_reg_6018[8]_i_99 
       (.I0(select_ln60_2_reg_5867[2]),
        .I1(sub_ln1351_13_reg_5729[2]),
        .I2(select_ln60_2_reg_5867[3]),
        .I3(sub_ln1351_13_reg_5729[3]),
        .O(\select_ln92_12_reg_6018[8]_i_99_n_3 ));
  FDRE \select_ln92_12_reg_6018_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[0]),
        .Q(select_ln92_12_reg_6018[0]),
        .R(1'b0));
  FDRE \select_ln92_12_reg_6018_reg[1] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[1]),
        .Q(select_ln92_12_reg_6018[1]),
        .R(1'b0));
  FDRE \select_ln92_12_reg_6018_reg[2] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[2]),
        .Q(select_ln92_12_reg_6018[2]),
        .R(1'b0));
  FDRE \select_ln92_12_reg_6018_reg[3] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[3]),
        .Q(select_ln92_12_reg_6018[3]),
        .R(1'b0));
  FDRE \select_ln92_12_reg_6018_reg[4] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[4]),
        .Q(select_ln92_12_reg_6018[4]),
        .R(1'b0));
  FDRE \select_ln92_12_reg_6018_reg[5] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[5]),
        .Q(select_ln92_12_reg_6018[5]),
        .R(1'b0));
  FDRE \select_ln92_12_reg_6018_reg[6] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[6]),
        .Q(select_ln92_12_reg_6018[6]),
        .R(1'b0));
  FDRE \select_ln92_12_reg_6018_reg[7] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[7]),
        .Q(select_ln92_12_reg_6018[7]),
        .R(1'b0));
  FDRE \select_ln92_12_reg_6018_reg[8] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln92_12_fu_4477_p3[8]),
        .Q(select_ln92_12_reg_6018[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_29 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_29_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_29_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_29_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_29_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_29_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_29_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_62_n_3 ,\select_ln92_12_reg_6018[8]_i_63_n_3 ,\select_ln92_12_reg_6018[8]_i_64_n_3 ,\select_ln92_12_reg_6018[8]_i_65_n_3 ,\select_ln92_12_reg_6018[8]_i_66_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_29_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_67_n_3 ,\select_ln92_12_reg_6018[8]_i_68_n_3 ,\select_ln92_12_reg_6018[8]_i_69_n_3 ,\select_ln92_12_reg_6018[8]_i_70_n_3 ,\select_ln92_12_reg_6018[8]_i_71_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_3_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_3_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_3_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_3_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_8_n_3 ,\select_ln92_12_reg_6018[8]_i_9_n_3 ,\select_ln92_12_reg_6018[8]_i_10_n_3 ,\select_ln92_12_reg_6018[8]_i_11_n_3 ,\select_ln92_12_reg_6018[8]_i_12_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_13_n_3 ,\select_ln92_12_reg_6018[8]_i_14_n_3 ,\select_ln92_12_reg_6018[8]_i_15_n_3 ,\select_ln92_12_reg_6018[8]_i_16_n_3 ,\select_ln92_12_reg_6018[8]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_30 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_30_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_30_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_30_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_30_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_30_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_30_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_72_n_3 ,\select_ln92_12_reg_6018[8]_i_73_n_3 ,\select_ln92_12_reg_6018[8]_i_74_n_3 ,\select_ln92_12_reg_6018[8]_i_75_n_3 ,\select_ln92_12_reg_6018[8]_i_76_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_30_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_77_n_3 ,\select_ln92_12_reg_6018[8]_i_78_n_3 ,\select_ln92_12_reg_6018[8]_i_79_n_3 ,\select_ln92_12_reg_6018[8]_i_80_n_3 ,\select_ln92_12_reg_6018[8]_i_81_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_4_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_4_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_4_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_4_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_18_n_3 ,\select_ln92_12_reg_6018[8]_i_19_n_3 ,\select_ln92_12_reg_6018[8]_i_20_n_3 ,\select_ln92_12_reg_6018[8]_i_21_n_3 ,\select_ln92_12_reg_6018[8]_i_22_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_23_n_3 ,\select_ln92_12_reg_6018[8]_i_24_n_3 ,\select_ln92_12_reg_6018[8]_i_25_n_3 ,\select_ln92_12_reg_6018[8]_i_26_n_3 ,\select_ln92_12_reg_6018[8]_i_27_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_6_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_6_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_6_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_6_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_6_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_6_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_31_n_3 ,\select_ln92_12_reg_6018[8]_i_32_n_3 ,\select_ln92_12_reg_6018[8]_i_33_n_3 ,\select_ln92_12_reg_6018[8]_i_34_n_3 ,\select_ln92_12_reg_6018[8]_i_35_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_36_n_3 ,\select_ln92_12_reg_6018[8]_i_37_n_3 ,\select_ln92_12_reg_6018[8]_i_38_n_3 ,\select_ln92_12_reg_6018[8]_i_39_n_3 ,\select_ln92_12_reg_6018[8]_i_40_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_60 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_60_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_60_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_60_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_60_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_60_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_60_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_91_n_3 ,\select_ln92_12_reg_6018[8]_i_92_n_3 ,\select_ln92_12_reg_6018[8]_i_93_n_3 ,\select_ln92_12_reg_6018[8]_i_94_n_3 ,\select_ln92_12_reg_6018[8]_i_95_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_60_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_96_n_3 ,\select_ln92_12_reg_6018[8]_i_97_n_3 ,\select_ln92_12_reg_6018[8]_i_98_n_3 ,\select_ln92_12_reg_6018[8]_i_99_n_3 ,\select_ln92_12_reg_6018[8]_i_100_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_61 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_61_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_61_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_61_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_61_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_61_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_61_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_101_n_3 ,\select_ln92_12_reg_6018[8]_i_102_n_3 ,\select_ln92_12_reg_6018[8]_i_103_n_3 ,\select_ln92_12_reg_6018[8]_i_104_n_3 ,\select_ln92_12_reg_6018[8]_i_105_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_61_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_106_n_3 ,\select_ln92_12_reg_6018[8]_i_107_n_3 ,\select_ln92_12_reg_6018[8]_i_108_n_3 ,\select_ln92_12_reg_6018[8]_i_109_n_3 ,\select_ln92_12_reg_6018[8]_i_110_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_7_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_7_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_7_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_7_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_7_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_7_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_41_n_3 ,\select_ln92_12_reg_6018[8]_i_42_n_3 ,\select_ln92_12_reg_6018[8]_i_43_n_3 ,\select_ln92_12_reg_6018[8]_i_44_n_3 ,\select_ln92_12_reg_6018[8]_i_45_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_46_n_3 ,\select_ln92_12_reg_6018[8]_i_47_n_3 ,\select_ln92_12_reg_6018[8]_i_48_n_3 ,\select_ln92_12_reg_6018[8]_i_49_n_3 ,\select_ln92_12_reg_6018[8]_i_50_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_12_reg_6018_reg[8]_i_90 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_12_reg_6018_reg[8]_i_90_CO_UNCONNECTED [7:5],\select_ln92_12_reg_6018_reg[8]_i_90_n_6 ,\select_ln92_12_reg_6018_reg[8]_i_90_n_7 ,\select_ln92_12_reg_6018_reg[8]_i_90_n_8 ,\select_ln92_12_reg_6018_reg[8]_i_90_n_9 ,\select_ln92_12_reg_6018_reg[8]_i_90_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_119_n_3 ,\select_ln92_12_reg_6018[8]_i_120_n_3 ,\select_ln92_12_reg_6018[8]_i_121_n_3 ,\select_ln92_12_reg_6018[8]_i_122_n_3 ,\select_ln92_12_reg_6018[8]_i_123_n_3 }),
        .O(\NLW_select_ln92_12_reg_6018_reg[8]_i_90_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_12_reg_6018[8]_i_124_n_3 ,\select_ln92_12_reg_6018[8]_i_125_n_3 ,\select_ln92_12_reg_6018[8]_i_126_n_3 ,\select_ln92_12_reg_6018[8]_i_127_n_3 ,\select_ln92_12_reg_6018[8]_i_128_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[0]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[0]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[0]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[1]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[1]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[1]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[2]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[2]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[2]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[3]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[3]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[3]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[4]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[4]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[4]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[5]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[5]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[5]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[6]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[6]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[6]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[7]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[7]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[7]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln92_7_reg_6047[8]_i_1 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[8]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[8]),
        .I2(\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ),
        .O(select_ln92_7_fu_4909_p3[8]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_7_reg_6047[8]_i_10 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[4]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[4]),
        .I2(select_ln60_7_reg_5946_pp3_iter5_reg[5]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter5_reg[5]),
        .O(\select_ln92_7_reg_6047[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_7_reg_6047[8]_i_11 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[2]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[2]),
        .I2(select_ln60_7_reg_5946_pp3_iter5_reg[3]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter5_reg[3]),
        .O(\select_ln92_7_reg_6047[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_7_reg_6047[8]_i_12 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[0]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[0]),
        .I2(select_ln60_7_reg_5946_pp3_iter5_reg[1]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter5_reg[1]),
        .O(\select_ln92_7_reg_6047[8]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln92_7_reg_6047[8]_i_3 
       (.I0(sub_ln1351_14_reg_5737_pp3_iter5_reg[8]),
        .I1(select_ln60_7_reg_5946_pp3_iter5_reg[8]),
        .O(\select_ln92_7_reg_6047[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_7_reg_6047[8]_i_4 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[6]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[6]),
        .I2(sub_ln1351_14_reg_5737_pp3_iter5_reg[7]),
        .I3(select_ln60_7_reg_5946_pp3_iter5_reg[7]),
        .O(\select_ln92_7_reg_6047[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_7_reg_6047[8]_i_5 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[4]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[4]),
        .I2(sub_ln1351_14_reg_5737_pp3_iter5_reg[5]),
        .I3(select_ln60_7_reg_5946_pp3_iter5_reg[5]),
        .O(\select_ln92_7_reg_6047[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_7_reg_6047[8]_i_6 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[2]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[2]),
        .I2(sub_ln1351_14_reg_5737_pp3_iter5_reg[3]),
        .I3(select_ln60_7_reg_5946_pp3_iter5_reg[3]),
        .O(\select_ln92_7_reg_6047[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln92_7_reg_6047[8]_i_7 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[0]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[0]),
        .I2(sub_ln1351_14_reg_5737_pp3_iter5_reg[1]),
        .I3(select_ln60_7_reg_5946_pp3_iter5_reg[1]),
        .O(\select_ln92_7_reg_6047[8]_i_7_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln92_7_reg_6047[8]_i_8 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[8]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[8]),
        .O(\select_ln92_7_reg_6047[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln92_7_reg_6047[8]_i_9 
       (.I0(select_ln60_7_reg_5946_pp3_iter5_reg[6]),
        .I1(sub_ln1351_14_reg_5737_pp3_iter5_reg[6]),
        .I2(select_ln60_7_reg_5946_pp3_iter5_reg[7]),
        .I3(sub_ln1351_14_reg_5737_pp3_iter5_reg[7]),
        .O(\select_ln92_7_reg_6047[8]_i_9_n_3 ));
  FDRE \select_ln92_7_reg_6047_reg[0] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[0]),
        .Q(select_ln92_7_reg_6047[0]),
        .R(1'b0));
  FDRE \select_ln92_7_reg_6047_reg[1] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[1]),
        .Q(select_ln92_7_reg_6047[1]),
        .R(1'b0));
  FDRE \select_ln92_7_reg_6047_reg[2] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[2]),
        .Q(select_ln92_7_reg_6047[2]),
        .R(1'b0));
  FDRE \select_ln92_7_reg_6047_reg[3] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[3]),
        .Q(select_ln92_7_reg_6047[3]),
        .R(1'b0));
  FDRE \select_ln92_7_reg_6047_reg[4] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[4]),
        .Q(select_ln92_7_reg_6047[4]),
        .R(1'b0));
  FDRE \select_ln92_7_reg_6047_reg[5] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[5]),
        .Q(select_ln92_7_reg_6047[5]),
        .R(1'b0));
  FDRE \select_ln92_7_reg_6047_reg[6] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[6]),
        .Q(select_ln92_7_reg_6047[6]),
        .R(1'b0));
  FDRE \select_ln92_7_reg_6047_reg[7] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[7]),
        .Q(select_ln92_7_reg_6047[7]),
        .R(1'b0));
  FDRE \select_ln92_7_reg_6047_reg[8] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln92_7_fu_4909_p3[8]),
        .Q(select_ln92_7_reg_6047[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln92_7_reg_6047_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln92_7_reg_6047_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln92_7_reg_6047_reg[8]_i_2_n_6 ,\select_ln92_7_reg_6047_reg[8]_i_2_n_7 ,\select_ln92_7_reg_6047_reg[8]_i_2_n_8 ,\select_ln92_7_reg_6047_reg[8]_i_2_n_9 ,\select_ln92_7_reg_6047_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln92_7_reg_6047[8]_i_3_n_3 ,\select_ln92_7_reg_6047[8]_i_4_n_3 ,\select_ln92_7_reg_6047[8]_i_5_n_3 ,\select_ln92_7_reg_6047[8]_i_6_n_3 ,\select_ln92_7_reg_6047[8]_i_7_n_3 }),
        .O(\NLW_select_ln92_7_reg_6047_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln92_7_reg_6047[8]_i_8_n_3 ,\select_ln92_7_reg_6047[8]_i_9_n_3 ,\select_ln92_7_reg_6047[8]_i_10_n_3 ,\select_ln92_7_reg_6047[8]_i_11_n_3 ,\select_ln92_7_reg_6047[8]_i_12_n_3 }));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[0]_i_1 
       (.I0(select_ln92_14_fu_4873_p3__0[0]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[0]_i_2 
       (.I0(select_ln93_13_fu_4849_p3__0[0]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3__0[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[0]_i_3 
       (.I0(select_ln92_13_fu_4825_p3__0[0]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[0]_i_4 
       (.I0(select_ln92_12_reg_6018[0]),
        .I1(select_ln93_4_reg_6024[0]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3[0]),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[0]_i_5 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[1]_i_1 
       (.I0(select_ln92_14_fu_4873_p3__0[1]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[1]_i_2 
       (.I0(select_ln93_13_fu_4849_p3__0[1]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[1]_i_3 
       (.I0(select_ln92_13_fu_4825_p3__0[1]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[1]_i_4 
       (.I0(select_ln92_12_reg_6018[1]),
        .I1(select_ln93_4_reg_6024[1]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3[1]),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[1]_i_5 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[2]_i_1 
       (.I0(select_ln92_14_fu_4873_p3__0[2]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[2]_i_2 
       (.I0(select_ln93_13_fu_4849_p3__0[2]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3__0[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[2]_i_3 
       (.I0(select_ln92_13_fu_4825_p3__0[2]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[2]_i_4 
       (.I0(select_ln92_12_reg_6018[2]),
        .I1(select_ln93_4_reg_6024[2]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3[2]),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[2]_i_5 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[3]_i_1 
       (.I0(select_ln92_14_fu_4873_p3__0[3]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[3]_i_2 
       (.I0(select_ln93_13_fu_4849_p3__0[3]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[3]_i_3 
       (.I0(select_ln92_13_fu_4825_p3__0[3]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[3]_i_4 
       (.I0(select_ln92_12_reg_6018[3]),
        .I1(select_ln93_4_reg_6024[3]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3[3]),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[3]_i_5 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[4]_i_1 
       (.I0(select_ln92_14_fu_4873_p3__0[4]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[4]_i_2 
       (.I0(select_ln93_13_fu_4849_p3__0[4]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3__0[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[4]_i_3 
       (.I0(select_ln92_13_fu_4825_p3__0[4]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[4]_i_4 
       (.I0(select_ln92_12_reg_6018[4]),
        .I1(select_ln93_4_reg_6024[4]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3[4]),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[4]_i_5 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[5]_i_1 
       (.I0(select_ln92_14_fu_4873_p3__0[5]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[5]_i_2 
       (.I0(select_ln93_13_fu_4849_p3__0[5]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[5]_i_3 
       (.I0(select_ln92_13_fu_4825_p3__0[5]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[5]_i_4 
       (.I0(select_ln92_12_reg_6018[5]),
        .I1(select_ln93_4_reg_6024[5]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3[5]),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[5]_i_5 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[6]_i_1 
       (.I0(select_ln92_14_fu_4873_p3__0[6]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[6]_i_2 
       (.I0(select_ln93_13_fu_4849_p3__0[6]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3__0[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[6]_i_3 
       (.I0(select_ln92_13_fu_4825_p3__0[6]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[6]_i_4 
       (.I0(select_ln92_12_reg_6018[6]),
        .I1(select_ln93_4_reg_6024[6]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3[6]),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[6]_i_5 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[7]_i_1 
       (.I0(select_ln92_14_fu_4873_p3__0[7]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[7]_i_2 
       (.I0(select_ln93_13_fu_4849_p3__0[7]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[7]_i_3 
       (.I0(select_ln92_13_fu_4825_p3__0[7]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[7]_i_4 
       (.I0(select_ln92_12_reg_6018[7]),
        .I1(select_ln93_4_reg_6024[7]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3[7]),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[7]_i_5 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[8]_i_1 
       (.I0(select_ln92_14_fu_4873_p3),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ),
        .O(select_ln93_14_fu_4897_p3[8]));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_10 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \select_ln93_14_reg_6041[8]_i_101 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I1(select_ln93_4_reg_6024[8]),
        .I2(select_ln92_12_reg_6018[8]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I4(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .I5(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_102 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I3(select_ln93_12_fu_4803_p3[6]),
        .I4(select_ln93_12_fu_4803_p3[7]),
        .I5(select_ln92_5_fu_4813_p3[7]),
        .O(\select_ln93_14_reg_6041[8]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_103 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I3(select_ln93_12_fu_4803_p3[4]),
        .I4(select_ln93_12_fu_4803_p3[5]),
        .I5(select_ln92_5_fu_4813_p3[5]),
        .O(\select_ln93_14_reg_6041[8]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_104 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I3(select_ln93_12_fu_4803_p3[2]),
        .I4(select_ln93_12_fu_4803_p3[3]),
        .I5(select_ln92_5_fu_4813_p3[3]),
        .O(\select_ln93_14_reg_6041[8]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_105 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I3(select_ln93_12_fu_4803_p3[0]),
        .I4(select_ln93_12_fu_4803_p3[1]),
        .I5(select_ln92_5_fu_4813_p3[1]),
        .O(\select_ln93_14_reg_6041[8]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln93_14_reg_6041[8]_i_106 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I4(select_ln93_4_reg_6024[8]),
        .I5(select_ln92_12_reg_6018[8]),
        .O(\select_ln93_14_reg_6041[8]_i_106_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln93_14_reg_6041[8]_i_107 
       (.I0(select_ln92_5_fu_4813_p3[6]),
        .I1(select_ln92_12_reg_6018[6]),
        .I2(select_ln93_4_reg_6024[6]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I4(\select_ln93_14_reg_6041[8]_i_137_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_107_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln93_14_reg_6041[8]_i_108 
       (.I0(select_ln92_5_fu_4813_p3[4]),
        .I1(select_ln92_12_reg_6018[4]),
        .I2(select_ln93_4_reg_6024[4]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I4(\select_ln93_14_reg_6041[8]_i_138_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_108_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln93_14_reg_6041[8]_i_109 
       (.I0(select_ln92_5_fu_4813_p3[2]),
        .I1(select_ln92_12_reg_6018[2]),
        .I2(select_ln93_4_reg_6024[2]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I4(\select_ln93_14_reg_6041[8]_i_139_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_109_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_11 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h99A50000)) 
    \select_ln93_14_reg_6041[8]_i_110 
       (.I0(select_ln92_5_fu_4813_p3[0]),
        .I1(select_ln92_12_reg_6018[0]),
        .I2(select_ln93_4_reg_6024[0]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I4(\select_ln93_14_reg_6041[8]_i_140_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_110_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_111 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .O(select_ln93_5_fu_4837_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_112 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .O(select_ln93_5_fu_4837_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_113 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .O(select_ln93_5_fu_4837_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_114 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .O(select_ln93_5_fu_4837_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_115 
       (.I0(select_ln92_13_fu_4825_p3__0[7]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_115_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_116 
       (.I0(select_ln92_13_fu_4825_p3__0[5]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_116_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_117 
       (.I0(select_ln92_13_fu_4825_p3__0[3]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_117_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_118 
       (.I0(select_ln92_13_fu_4825_p3__0[1]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_118_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln93_14_reg_6041[8]_i_119 
       (.I0(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_119_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_12 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_120 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_120_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_121 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_121_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_122 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_122_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_123 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .I2(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_123_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln93_14_reg_6041[8]_i_124 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_124_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_125 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .I3(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_125_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_126 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .I3(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_126_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_127 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .I3(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_127_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_128 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .I3(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_128_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_129 
       (.I0(select_ln92_12_reg_6018[6]),
        .I1(select_ln93_4_reg_6024[6]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .O(select_ln93_12_fu_4803_p3[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln93_14_reg_6041[8]_i_13 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_130 
       (.I0(select_ln92_12_reg_6018[7]),
        .I1(select_ln93_4_reg_6024[7]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .O(select_ln93_12_fu_4803_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_131 
       (.I0(select_ln92_12_reg_6018[4]),
        .I1(select_ln93_4_reg_6024[4]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .O(select_ln93_12_fu_4803_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_132 
       (.I0(select_ln92_12_reg_6018[5]),
        .I1(select_ln93_4_reg_6024[5]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .O(select_ln93_12_fu_4803_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_133 
       (.I0(select_ln92_12_reg_6018[2]),
        .I1(select_ln93_4_reg_6024[2]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .O(select_ln93_12_fu_4803_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_134 
       (.I0(select_ln92_12_reg_6018[3]),
        .I1(select_ln93_4_reg_6024[3]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .O(select_ln93_12_fu_4803_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_135 
       (.I0(select_ln92_12_reg_6018[0]),
        .I1(select_ln93_4_reg_6024[0]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .O(select_ln93_12_fu_4803_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_136 
       (.I0(select_ln92_12_reg_6018[1]),
        .I1(select_ln93_4_reg_6024[1]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .O(select_ln93_12_fu_4803_p3[1]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln93_14_reg_6041[8]_i_137 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I1(select_ln93_4_reg_6024[7]),
        .I2(select_ln92_12_reg_6018[7]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I4(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .I5(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_137_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln93_14_reg_6041[8]_i_138 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I1(select_ln93_4_reg_6024[5]),
        .I2(select_ln92_12_reg_6018[5]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I4(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .I5(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln93_14_reg_6041[8]_i_139 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I1(select_ln93_4_reg_6024[3]),
        .I2(select_ln92_12_reg_6018[3]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I4(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .I5(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_139_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_14 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .I3(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \select_ln93_14_reg_6041[8]_i_140 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I1(select_ln93_4_reg_6024[1]),
        .I2(select_ln92_12_reg_6018[1]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .I4(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .I5(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_140_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_15 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .I3(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_16 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .I3(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_17 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .I3(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \select_ln93_14_reg_6041[8]_i_18 
       (.I0(select_ln92_14_fu_4873_p3),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_18_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_19 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I3(select_ln92_14_fu_4873_p3__0[6]),
        .I4(select_ln92_14_fu_4873_p3__0[7]),
        .I5(select_ln93_6_fu_4885_p3[7]),
        .O(\select_ln93_14_reg_6041[8]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[8]_i_2 
       (.I0(select_ln93_13_fu_4849_p3),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ),
        .O(select_ln92_14_fu_4873_p3));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_20 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I3(select_ln92_14_fu_4873_p3__0[4]),
        .I4(select_ln92_14_fu_4873_p3__0[5]),
        .I5(select_ln93_6_fu_4885_p3[5]),
        .O(\select_ln93_14_reg_6041[8]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_21 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I3(select_ln92_14_fu_4873_p3__0[2]),
        .I4(select_ln92_14_fu_4873_p3__0[3]),
        .I5(select_ln93_6_fu_4885_p3[3]),
        .O(\select_ln93_14_reg_6041[8]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_22 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I3(select_ln92_14_fu_4873_p3__0[0]),
        .I4(select_ln92_14_fu_4873_p3__0[1]),
        .I5(select_ln93_6_fu_4885_p3[1]),
        .O(\select_ln93_14_reg_6041[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln93_14_reg_6041[8]_i_23 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .I3(select_ln92_14_fu_4873_p3),
        .O(\select_ln93_14_reg_6041[8]_i_23_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_24 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I3(select_ln92_14_fu_4873_p3__0[6]),
        .I4(\select_ln93_14_reg_6041[8]_i_55_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_24_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_25 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I3(select_ln92_14_fu_4873_p3__0[4]),
        .I4(\select_ln93_14_reg_6041[8]_i_56_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_26 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I3(select_ln92_14_fu_4873_p3__0[2]),
        .I4(\select_ln93_14_reg_6041[8]_i_57_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_26_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_27 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I3(select_ln92_14_fu_4873_p3__0[0]),
        .I4(\select_ln93_14_reg_6041[8]_i_58_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_27_n_3 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \select_ln93_14_reg_6041[8]_i_28 
       (.I0(select_ln92_12_reg_6018[8]),
        .I1(select_ln93_4_reg_6024[8]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ),
        .I3(select_ln92_5_fu_4813_p3__0),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ),
        .O(select_ln92_13_fu_4825_p3));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln93_14_reg_6041[8]_i_31 
       (.I0(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_31_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_32 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_32_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_33 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_33_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_34 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_34_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_35 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_35_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln93_14_reg_6041[8]_i_36 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_36_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_37 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .I3(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_37_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_38 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .I3(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_38_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_39 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .I3(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_39_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_40 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .I3(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_40_n_3 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \select_ln93_14_reg_6041[8]_i_41 
       (.I0(select_ln93_13_fu_4849_p3),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_41_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_42 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I3(select_ln93_13_fu_4849_p3__0[6]),
        .I4(select_ln93_13_fu_4849_p3__0[7]),
        .I5(select_ln92_6_fu_4861_p3[7]),
        .O(\select_ln93_14_reg_6041[8]_i_42_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_43 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I3(select_ln93_13_fu_4849_p3__0[4]),
        .I4(select_ln93_13_fu_4849_p3__0[5]),
        .I5(select_ln92_6_fu_4861_p3[5]),
        .O(\select_ln93_14_reg_6041[8]_i_43_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_44 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I3(select_ln93_13_fu_4849_p3__0[2]),
        .I4(select_ln93_13_fu_4849_p3__0[3]),
        .I5(select_ln92_6_fu_4861_p3[3]),
        .O(\select_ln93_14_reg_6041[8]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_45 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I3(select_ln93_13_fu_4849_p3__0[0]),
        .I4(select_ln93_13_fu_4849_p3__0[1]),
        .I5(select_ln92_6_fu_4861_p3[1]),
        .O(\select_ln93_14_reg_6041[8]_i_45_n_3 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln93_14_reg_6041[8]_i_46 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .I2(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .I3(select_ln93_13_fu_4849_p3),
        .O(\select_ln93_14_reg_6041[8]_i_46_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_47 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I3(select_ln93_13_fu_4849_p3__0[6]),
        .I4(\select_ln93_14_reg_6041[8]_i_86_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_47_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_48 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[4]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I3(select_ln93_13_fu_4849_p3__0[4]),
        .I4(\select_ln93_14_reg_6041[8]_i_87_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_48_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_49 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[2]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I3(select_ln93_13_fu_4849_p3__0[2]),
        .I4(\select_ln93_14_reg_6041[8]_i_88_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_49_n_3 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \select_ln93_14_reg_6041[8]_i_5 
       (.I0(select_ln92_13_fu_4825_p3),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .I3(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I4(\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ),
        .O(select_ln93_13_fu_4849_p3));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_50 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[0]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I3(select_ln93_13_fu_4849_p3__0[0]),
        .I4(\select_ln93_14_reg_6041[8]_i_89_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_50_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_51 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .O(select_ln93_6_fu_4885_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_52 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .O(select_ln93_6_fu_4885_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_53 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .O(select_ln93_6_fu_4885_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_54 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .O(select_ln93_6_fu_4885_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_55 
       (.I0(select_ln92_14_fu_4873_p3__0[7]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_55_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_56 
       (.I0(select_ln92_14_fu_4873_p3__0[5]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_56_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_57 
       (.I0(select_ln92_14_fu_4873_p3__0[3]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_57_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_58 
       (.I0(select_ln92_14_fu_4873_p3__0[1]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_58_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_60 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .I1(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ),
        .O(select_ln92_5_fu_4813_p3__0));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln93_14_reg_6041[8]_i_62 
       (.I0(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .I1(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_62_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_63 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_63_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_64 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_64_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_65 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_65_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_66 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_66_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln93_14_reg_6041[8]_i_67 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_67_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_68 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[7]),
        .I3(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_68_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_69 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[5]),
        .I3(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_69_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_70 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[3]),
        .I3(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_70_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_71 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[1]),
        .I3(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_71_n_3 ));
  LUT4 #(
    .INIT(16'h028A)) 
    \select_ln93_14_reg_6041[8]_i_72 
       (.I0(select_ln92_13_fu_4825_p3),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I2(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .I3(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_73 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I3(select_ln92_13_fu_4825_p3__0[6]),
        .I4(select_ln92_13_fu_4825_p3__0[7]),
        .I5(select_ln93_5_fu_4837_p3[7]),
        .O(\select_ln93_14_reg_6041[8]_i_73_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_74 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I3(select_ln92_13_fu_4825_p3__0[4]),
        .I4(select_ln92_13_fu_4825_p3__0[5]),
        .I5(select_ln93_5_fu_4837_p3[5]),
        .O(\select_ln93_14_reg_6041[8]_i_74_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_75 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I3(select_ln92_13_fu_4825_p3__0[2]),
        .I4(select_ln92_13_fu_4825_p3__0[3]),
        .I5(select_ln93_5_fu_4837_p3[3]),
        .O(\select_ln93_14_reg_6041[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \select_ln93_14_reg_6041[8]_i_76 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I3(select_ln92_13_fu_4825_p3__0[0]),
        .I4(select_ln92_13_fu_4825_p3__0[1]),
        .I5(select_ln93_5_fu_4837_p3[1]),
        .O(\select_ln93_14_reg_6041[8]_i_76_n_3 ));
  LUT4 #(
    .INIT(16'hE41B)) 
    \select_ln93_14_reg_6041[8]_i_77 
       (.I0(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .I2(select_ln60_5_reg_5914_pp3_iter5_reg[8]),
        .I3(select_ln92_13_fu_4825_p3),
        .O(\select_ln93_14_reg_6041[8]_i_77_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_78 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[6]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I3(select_ln92_13_fu_4825_p3__0[6]),
        .I4(\select_ln93_14_reg_6041[8]_i_115_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_78_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_79 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[4]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I3(select_ln92_13_fu_4825_p3__0[4]),
        .I4(\select_ln93_14_reg_6041[8]_i_116_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_79_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln93_14_reg_6041[8]_i_8 
       (.I0(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .I1(select_ln60_6_reg_5930_pp3_iter5_reg[8]),
        .O(\select_ln93_14_reg_6041[8]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_80 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[2]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I3(select_ln92_13_fu_4825_p3__0[2]),
        .I4(\select_ln93_14_reg_6041[8]_i_117_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_80_n_3 ));
  LUT5 #(
    .INIT(32'hAC530000)) 
    \select_ln93_14_reg_6041[8]_i_81 
       (.I0(select_ln60_5_reg_5914_pp3_iter5_reg[0]),
        .I1(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ),
        .I3(select_ln92_13_fu_4825_p3__0[0]),
        .I4(\select_ln93_14_reg_6041[8]_i_118_n_3 ),
        .O(\select_ln93_14_reg_6041[8]_i_81_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_82 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .O(select_ln92_6_fu_4861_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_83 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .O(select_ln92_6_fu_4861_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_84 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .O(select_ln92_6_fu_4861_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_14_reg_6041[8]_i_85 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .I1(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .I2(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .O(select_ln92_6_fu_4861_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_86 
       (.I0(select_ln93_13_fu_4849_p3__0[7]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_86_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_87 
       (.I0(select_ln93_13_fu_4849_p3__0[5]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[5]),
        .O(\select_ln93_14_reg_6041[8]_i_87_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_88 
       (.I0(select_ln93_13_fu_4849_p3__0[3]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[3]),
        .O(\select_ln93_14_reg_6041[8]_i_88_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hA965)) 
    \select_ln93_14_reg_6041[8]_i_89 
       (.I0(select_ln93_13_fu_4849_p3__0[1]),
        .I1(\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ),
        .I2(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[1]),
        .O(\select_ln93_14_reg_6041[8]_i_89_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_9 
       (.I0(select_ln60_6_reg_5930_pp3_iter5_reg[6]),
        .I1(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .I2(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .I3(select_ln60_6_reg_5930_pp3_iter5_reg[7]),
        .O(\select_ln93_14_reg_6041[8]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln93_14_reg_6041[8]_i_90 
       (.I0(select_ln92_12_reg_6018[8]),
        .I1(select_ln93_4_reg_6024[8]),
        .O(\select_ln93_14_reg_6041[8]_i_90_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_91 
       (.I0(select_ln93_4_reg_6024[6]),
        .I1(select_ln92_12_reg_6018[6]),
        .I2(select_ln92_12_reg_6018[7]),
        .I3(select_ln93_4_reg_6024[7]),
        .O(\select_ln93_14_reg_6041[8]_i_91_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_92 
       (.I0(select_ln93_4_reg_6024[4]),
        .I1(select_ln92_12_reg_6018[4]),
        .I2(select_ln92_12_reg_6018[5]),
        .I3(select_ln93_4_reg_6024[5]),
        .O(\select_ln93_14_reg_6041[8]_i_92_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_93 
       (.I0(select_ln93_4_reg_6024[2]),
        .I1(select_ln92_12_reg_6018[2]),
        .I2(select_ln92_12_reg_6018[3]),
        .I3(select_ln93_4_reg_6024[3]),
        .O(\select_ln93_14_reg_6041[8]_i_93_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_14_reg_6041[8]_i_94 
       (.I0(select_ln93_4_reg_6024[0]),
        .I1(select_ln92_12_reg_6018[0]),
        .I2(select_ln92_12_reg_6018[1]),
        .I3(select_ln93_4_reg_6024[1]),
        .O(\select_ln93_14_reg_6041[8]_i_94_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln93_14_reg_6041[8]_i_95 
       (.I0(select_ln93_4_reg_6024[8]),
        .I1(select_ln92_12_reg_6018[8]),
        .O(\select_ln93_14_reg_6041[8]_i_95_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_96 
       (.I0(select_ln93_4_reg_6024[6]),
        .I1(select_ln92_12_reg_6018[6]),
        .I2(select_ln93_4_reg_6024[7]),
        .I3(select_ln92_12_reg_6018[7]),
        .O(\select_ln93_14_reg_6041[8]_i_96_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_97 
       (.I0(select_ln93_4_reg_6024[4]),
        .I1(select_ln92_12_reg_6018[4]),
        .I2(select_ln93_4_reg_6024[5]),
        .I3(select_ln92_12_reg_6018[5]),
        .O(\select_ln93_14_reg_6041[8]_i_97_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_98 
       (.I0(select_ln93_4_reg_6024[2]),
        .I1(select_ln92_12_reg_6018[2]),
        .I2(select_ln93_4_reg_6024[3]),
        .I3(select_ln92_12_reg_6018[3]),
        .O(\select_ln93_14_reg_6041[8]_i_98_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_14_reg_6041[8]_i_99 
       (.I0(select_ln93_4_reg_6024[0]),
        .I1(select_ln92_12_reg_6018[0]),
        .I2(select_ln93_4_reg_6024[1]),
        .I3(select_ln92_12_reg_6018[1]),
        .O(\select_ln93_14_reg_6041[8]_i_99_n_3 ));
  FDRE \select_ln93_14_reg_6041_reg[0] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[0]),
        .Q(select_ln93_14_reg_6041[0]),
        .R(1'b0));
  FDRE \select_ln93_14_reg_6041_reg[1] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[1]),
        .Q(select_ln93_14_reg_6041[1]),
        .R(1'b0));
  FDRE \select_ln93_14_reg_6041_reg[2] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[2]),
        .Q(select_ln93_14_reg_6041[2]),
        .R(1'b0));
  FDRE \select_ln93_14_reg_6041_reg[3] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[3]),
        .Q(select_ln93_14_reg_6041[3]),
        .R(1'b0));
  FDRE \select_ln93_14_reg_6041_reg[4] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[4]),
        .Q(select_ln93_14_reg_6041[4]),
        .R(1'b0));
  FDRE \select_ln93_14_reg_6041_reg[5] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[5]),
        .Q(select_ln93_14_reg_6041[5]),
        .R(1'b0));
  FDRE \select_ln93_14_reg_6041_reg[6] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[6]),
        .Q(select_ln93_14_reg_6041[6]),
        .R(1'b0));
  FDRE \select_ln93_14_reg_6041_reg[7] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[7]),
        .Q(select_ln93_14_reg_6041[7]),
        .R(1'b0));
  FDRE \select_ln93_14_reg_6041_reg[8] 
       (.C(ap_clk),
        .CE(and_ln203_3_reg_60530),
        .D(select_ln93_14_fu_4897_p3[8]),
        .Q(select_ln93_14_reg_6041[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_100 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_100_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_100_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_100_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_100_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_100_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_100_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_119_n_3 ,\select_ln93_14_reg_6041[8]_i_120_n_3 ,\select_ln93_14_reg_6041[8]_i_121_n_3 ,\select_ln93_14_reg_6041[8]_i_122_n_3 ,\select_ln93_14_reg_6041[8]_i_123_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_100_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_124_n_3 ,\select_ln93_14_reg_6041[8]_i_125_n_3 ,\select_ln93_14_reg_6041[8]_i_126_n_3 ,\select_ln93_14_reg_6041[8]_i_127_n_3 ,\select_ln93_14_reg_6041[8]_i_128_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_29 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_29_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_29_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_29_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_29_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_29_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_29_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_62_n_3 ,\select_ln93_14_reg_6041[8]_i_63_n_3 ,\select_ln93_14_reg_6041[8]_i_64_n_3 ,\select_ln93_14_reg_6041[8]_i_65_n_3 ,\select_ln93_14_reg_6041[8]_i_66_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_29_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_67_n_3 ,\select_ln93_14_reg_6041[8]_i_68_n_3 ,\select_ln93_14_reg_6041[8]_i_69_n_3 ,\select_ln93_14_reg_6041[8]_i_70_n_3 ,\select_ln93_14_reg_6041[8]_i_71_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_3_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_3_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_3_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_3_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_8_n_3 ,\select_ln93_14_reg_6041[8]_i_9_n_3 ,\select_ln93_14_reg_6041[8]_i_10_n_3 ,\select_ln93_14_reg_6041[8]_i_11_n_3 ,\select_ln93_14_reg_6041[8]_i_12_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_13_n_3 ,\select_ln93_14_reg_6041[8]_i_14_n_3 ,\select_ln93_14_reg_6041[8]_i_15_n_3 ,\select_ln93_14_reg_6041[8]_i_16_n_3 ,\select_ln93_14_reg_6041[8]_i_17_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_30 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_30_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_30_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_30_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_30_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_30_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_30_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_72_n_3 ,\select_ln93_14_reg_6041[8]_i_73_n_3 ,\select_ln93_14_reg_6041[8]_i_74_n_3 ,\select_ln93_14_reg_6041[8]_i_75_n_3 ,\select_ln93_14_reg_6041[8]_i_76_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_30_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_77_n_3 ,\select_ln93_14_reg_6041[8]_i_78_n_3 ,\select_ln93_14_reg_6041[8]_i_79_n_3 ,\select_ln93_14_reg_6041[8]_i_80_n_3 ,\select_ln93_14_reg_6041[8]_i_81_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_4_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_4_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_4_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_4_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_4_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_4_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_18_n_3 ,\select_ln93_14_reg_6041[8]_i_19_n_3 ,\select_ln93_14_reg_6041[8]_i_20_n_3 ,\select_ln93_14_reg_6041[8]_i_21_n_3 ,\select_ln93_14_reg_6041[8]_i_22_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_23_n_3 ,\select_ln93_14_reg_6041[8]_i_24_n_3 ,\select_ln93_14_reg_6041[8]_i_25_n_3 ,\select_ln93_14_reg_6041[8]_i_26_n_3 ,\select_ln93_14_reg_6041[8]_i_27_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_59 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_59_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_59_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_59_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_59_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_59_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_59_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_90_n_3 ,\select_ln93_14_reg_6041[8]_i_91_n_3 ,\select_ln93_14_reg_6041[8]_i_92_n_3 ,\select_ln93_14_reg_6041[8]_i_93_n_3 ,\select_ln93_14_reg_6041[8]_i_94_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_59_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_95_n_3 ,\select_ln93_14_reg_6041[8]_i_96_n_3 ,\select_ln93_14_reg_6041[8]_i_97_n_3 ,\select_ln93_14_reg_6041[8]_i_98_n_3 ,\select_ln93_14_reg_6041[8]_i_99_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_6_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_6_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_6_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_6_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_6_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_6_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_31_n_3 ,\select_ln93_14_reg_6041[8]_i_32_n_3 ,\select_ln93_14_reg_6041[8]_i_33_n_3 ,\select_ln93_14_reg_6041[8]_i_34_n_3 ,\select_ln93_14_reg_6041[8]_i_35_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_36_n_3 ,\select_ln93_14_reg_6041[8]_i_37_n_3 ,\select_ln93_14_reg_6041[8]_i_38_n_3 ,\select_ln93_14_reg_6041[8]_i_39_n_3 ,\select_ln93_14_reg_6041[8]_i_40_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_61 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_61_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_61_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_61_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_61_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_61_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_61_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_101_n_3 ,\select_ln93_14_reg_6041[8]_i_102_n_3 ,\select_ln93_14_reg_6041[8]_i_103_n_3 ,\select_ln93_14_reg_6041[8]_i_104_n_3 ,\select_ln93_14_reg_6041[8]_i_105_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_61_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_106_n_3 ,\select_ln93_14_reg_6041[8]_i_107_n_3 ,\select_ln93_14_reg_6041[8]_i_108_n_3 ,\select_ln93_14_reg_6041[8]_i_109_n_3 ,\select_ln93_14_reg_6041[8]_i_110_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_14_reg_6041_reg[8]_i_7 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_14_reg_6041_reg[8]_i_7_CO_UNCONNECTED [7:5],\select_ln93_14_reg_6041_reg[8]_i_7_n_6 ,\select_ln93_14_reg_6041_reg[8]_i_7_n_7 ,\select_ln93_14_reg_6041_reg[8]_i_7_n_8 ,\select_ln93_14_reg_6041_reg[8]_i_7_n_9 ,\select_ln93_14_reg_6041_reg[8]_i_7_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_41_n_3 ,\select_ln93_14_reg_6041[8]_i_42_n_3 ,\select_ln93_14_reg_6041[8]_i_43_n_3 ,\select_ln93_14_reg_6041[8]_i_44_n_3 ,\select_ln93_14_reg_6041[8]_i_45_n_3 }),
        .O(\NLW_select_ln93_14_reg_6041_reg[8]_i_7_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_14_reg_6041[8]_i_46_n_3 ,\select_ln93_14_reg_6041[8]_i_47_n_3 ,\select_ln93_14_reg_6041[8]_i_48_n_3 ,\select_ln93_14_reg_6041[8]_i_49_n_3 ,\select_ln93_14_reg_6041[8]_i_50_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[0]_i_1 
       (.I0(select_ln60_4_reg_5898[0]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[0]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[1]_i_1 
       (.I0(select_ln60_4_reg_5898[1]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[1]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[2]_i_1 
       (.I0(select_ln60_4_reg_5898[2]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[2]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[3]_i_1 
       (.I0(select_ln60_4_reg_5898[3]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[3]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[4]_i_1 
       (.I0(select_ln60_4_reg_5898[4]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[4]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[5]_i_1 
       (.I0(select_ln60_4_reg_5898[5]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[5]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[6]_i_1 
       (.I0(select_ln60_4_reg_5898[6]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[6]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[7]_i_1 
       (.I0(select_ln60_4_reg_5898[7]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[7]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln93_4_reg_6024[8]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .O(add_ln194_5_reg_59810));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_4_reg_6024[8]_i_10 
       (.I0(select_ln60_4_reg_5898[6]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[6]),
        .I2(select_ln60_4_reg_5898[7]),
        .I3(sub_ln1351_1_reg_5489_pp3_iter4_reg[7]),
        .O(\select_ln93_4_reg_6024[8]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_4_reg_6024[8]_i_11 
       (.I0(select_ln60_4_reg_5898[4]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[4]),
        .I2(select_ln60_4_reg_5898[5]),
        .I3(sub_ln1351_1_reg_5489_pp3_iter4_reg[5]),
        .O(\select_ln93_4_reg_6024[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_4_reg_6024[8]_i_12 
       (.I0(select_ln60_4_reg_5898[2]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[2]),
        .I2(select_ln60_4_reg_5898[3]),
        .I3(sub_ln1351_1_reg_5489_pp3_iter4_reg[3]),
        .O(\select_ln93_4_reg_6024[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln93_4_reg_6024[8]_i_13 
       (.I0(select_ln60_4_reg_5898[0]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[0]),
        .I2(select_ln60_4_reg_5898[1]),
        .I3(sub_ln1351_1_reg_5489_pp3_iter4_reg[1]),
        .O(\select_ln93_4_reg_6024[8]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \select_ln93_4_reg_6024[8]_i_2 
       (.I0(select_ln60_4_reg_5898[8]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[8]),
        .I2(\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ),
        .O(select_ln93_4_fu_4489_p3[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln93_4_reg_6024[8]_i_4 
       (.I0(sub_ln1351_1_reg_5489_pp3_iter4_reg[8]),
        .I1(select_ln60_4_reg_5898[8]),
        .O(\select_ln93_4_reg_6024[8]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_4_reg_6024[8]_i_5 
       (.I0(select_ln60_4_reg_5898[6]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[6]),
        .I2(sub_ln1351_1_reg_5489_pp3_iter4_reg[7]),
        .I3(select_ln60_4_reg_5898[7]),
        .O(\select_ln93_4_reg_6024[8]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_4_reg_6024[8]_i_6 
       (.I0(select_ln60_4_reg_5898[4]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[4]),
        .I2(sub_ln1351_1_reg_5489_pp3_iter4_reg[5]),
        .I3(select_ln60_4_reg_5898[5]),
        .O(\select_ln93_4_reg_6024[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_4_reg_6024[8]_i_7 
       (.I0(select_ln60_4_reg_5898[2]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[2]),
        .I2(sub_ln1351_1_reg_5489_pp3_iter4_reg[3]),
        .I3(select_ln60_4_reg_5898[3]),
        .O(\select_ln93_4_reg_6024[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln93_4_reg_6024[8]_i_8 
       (.I0(select_ln60_4_reg_5898[0]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[0]),
        .I2(sub_ln1351_1_reg_5489_pp3_iter4_reg[1]),
        .I3(select_ln60_4_reg_5898[1]),
        .O(\select_ln93_4_reg_6024[8]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln93_4_reg_6024[8]_i_9 
       (.I0(select_ln60_4_reg_5898[8]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[8]),
        .O(\select_ln93_4_reg_6024[8]_i_9_n_3 ));
  FDRE \select_ln93_4_reg_6024_reg[0] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[0]),
        .Q(select_ln93_4_reg_6024[0]),
        .R(1'b0));
  FDRE \select_ln93_4_reg_6024_reg[1] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[1]),
        .Q(select_ln93_4_reg_6024[1]),
        .R(1'b0));
  FDRE \select_ln93_4_reg_6024_reg[2] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[2]),
        .Q(select_ln93_4_reg_6024[2]),
        .R(1'b0));
  FDRE \select_ln93_4_reg_6024_reg[3] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[3]),
        .Q(select_ln93_4_reg_6024[3]),
        .R(1'b0));
  FDRE \select_ln93_4_reg_6024_reg[4] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[4]),
        .Q(select_ln93_4_reg_6024[4]),
        .R(1'b0));
  FDRE \select_ln93_4_reg_6024_reg[5] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[5]),
        .Q(select_ln93_4_reg_6024[5]),
        .R(1'b0));
  FDRE \select_ln93_4_reg_6024_reg[6] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[6]),
        .Q(select_ln93_4_reg_6024[6]),
        .R(1'b0));
  FDRE \select_ln93_4_reg_6024_reg[7] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[7]),
        .Q(select_ln93_4_reg_6024[7]),
        .R(1'b0));
  FDRE \select_ln93_4_reg_6024_reg[8] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(select_ln93_4_fu_4489_p3[8]),
        .Q(select_ln93_4_reg_6024[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_4_reg_6024_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_4_reg_6024_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln93_4_reg_6024_reg[8]_i_3_n_6 ,\select_ln93_4_reg_6024_reg[8]_i_3_n_7 ,\select_ln93_4_reg_6024_reg[8]_i_3_n_8 ,\select_ln93_4_reg_6024_reg[8]_i_3_n_9 ,\select_ln93_4_reg_6024_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_4_reg_6024[8]_i_4_n_3 ,\select_ln93_4_reg_6024[8]_i_5_n_3 ,\select_ln93_4_reg_6024[8]_i_6_n_3 ,\select_ln93_4_reg_6024[8]_i_7_n_3 ,\select_ln93_4_reg_6024[8]_i_8_n_3 }),
        .O(\NLW_select_ln93_4_reg_6024_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_4_reg_6024[8]_i_9_n_3 ,\select_ln93_4_reg_6024[8]_i_10_n_3 ,\select_ln93_4_reg_6024[8]_i_11_n_3 ,\select_ln93_4_reg_6024[8]_i_12_n_3 ,\select_ln93_4_reg_6024[8]_i_13_n_3 }));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[0]_i_1 
       (.I0(\select_ln93_9_reg_5965[0]_i_2_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(\select_ln93_9_reg_5965[0]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[0]),
        .O(select_ln93_9_fu_3965_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[0]_i_2 
       (.I0(\select_ln93_9_reg_5965[0]_i_4_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(\select_ln93_9_reg_5965[0]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[0]),
        .O(\select_ln93_9_reg_5965[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[0]_i_3 
       (.I0(select_ln55_1_reg_5649[0]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[0]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[0]_i_3_n_3 ),
        .O(\select_ln93_9_reg_5965[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[0]_i_4 
       (.I0(\select_ln93_9_reg_5965[0]_i_5_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(\select_ln93_9_reg_5965[0]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[0]),
        .O(\select_ln93_9_reg_5965[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[0]_i_5 
       (.I0(b0_reg_5274[0]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(\select_ln93_9_reg_5965[0]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[0]),
        .O(\select_ln93_9_reg_5965[0]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[0]_i_6 
       (.I0(select_ln55_reg_5634[0]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[0]),
        .O(\select_ln93_9_reg_5965[0]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \select_ln93_9_reg_5965[1]_i_1 
       (.I0(\select_ln93_9_reg_5965[1]_i_2_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(O[1]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\select_ln93_9_reg_5965[1]_i_3_n_3 ),
        .O(select_ln93_9_fu_3965_p3[1]));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    \select_ln93_9_reg_5965[1]_i_2 
       (.I0(\select_ln93_9_reg_5965[1]_i_4_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(sub_ln1351_2_reg_5499[1]),
        .I3(\select_ln93_9_reg_5965[1]_i_3_n_3 ),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .O(\select_ln93_9_reg_5965[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \select_ln93_9_reg_5965[1]_i_3 
       (.I0(select_ln55_1_reg_5649[1]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[1]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[1]_i_3_n_3 ),
        .O(\select_ln93_9_reg_5965[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[1]_i_4 
       (.I0(\select_ln93_9_reg_5965[1]_i_5_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(\select_ln93_9_reg_5965[1]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[1]),
        .O(\select_ln93_9_reg_5965[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[1]_i_5 
       (.I0(b0_reg_5274[1]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(\select_ln93_9_reg_5965[1]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[1]),
        .O(\select_ln93_9_reg_5965[1]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[1]_i_6 
       (.I0(select_ln55_reg_5634[1]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[1]),
        .O(\select_ln93_9_reg_5965[1]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[2]_i_1 
       (.I0(\select_ln93_9_reg_5965[2]_i_2_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(\select_ln93_9_reg_5965[2]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[2]),
        .O(select_ln93_9_fu_3965_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[2]_i_2 
       (.I0(\select_ln93_9_reg_5965[2]_i_4_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(\select_ln93_9_reg_5965[2]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[2]),
        .O(\select_ln93_9_reg_5965[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[2]_i_3 
       (.I0(select_ln55_1_reg_5649[2]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[2]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[2]_i_3_n_3 ),
        .O(\select_ln93_9_reg_5965[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[2]_i_4 
       (.I0(\select_ln93_9_reg_5965[2]_i_5_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(\select_ln93_9_reg_5965[2]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln93_9_reg_5965[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[2]_i_5 
       (.I0(b0_reg_5274[2]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(\select_ln93_9_reg_5965[2]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[2]),
        .O(\select_ln93_9_reg_5965[2]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[2]_i_6 
       (.I0(select_ln55_reg_5634[2]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[2]),
        .O(\select_ln93_9_reg_5965[2]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \select_ln93_9_reg_5965[3]_i_1 
       (.I0(\select_ln93_9_reg_5965[3]_i_2_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(O[3]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\select_ln93_9_reg_5965[3]_i_3_n_3 ),
        .O(select_ln93_9_fu_3965_p3[3]));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    \select_ln93_9_reg_5965[3]_i_2 
       (.I0(\select_ln93_9_reg_5965[3]_i_4_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(sub_ln1351_2_reg_5499[3]),
        .I3(\select_ln93_9_reg_5965[3]_i_3_n_3 ),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .O(\select_ln93_9_reg_5965[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \select_ln93_9_reg_5965[3]_i_3 
       (.I0(select_ln55_1_reg_5649[3]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[3]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[3]_i_3_n_3 ),
        .O(\select_ln93_9_reg_5965[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[3]_i_4 
       (.I0(\select_ln93_9_reg_5965[3]_i_5_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(\select_ln93_9_reg_5965[3]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[3]),
        .O(\select_ln93_9_reg_5965[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[3]_i_5 
       (.I0(b0_reg_5274[3]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(\select_ln93_9_reg_5965[3]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[3]),
        .O(\select_ln93_9_reg_5965[3]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[3]_i_6 
       (.I0(select_ln55_reg_5634[3]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[3]),
        .O(\select_ln93_9_reg_5965[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[4]_i_1 
       (.I0(\select_ln93_9_reg_5965[4]_i_2_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(\select_ln93_9_reg_5965[4]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[4]),
        .O(select_ln93_9_fu_3965_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[4]_i_2 
       (.I0(\select_ln93_9_reg_5965[4]_i_4_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(\select_ln93_9_reg_5965[4]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[4]),
        .O(\select_ln93_9_reg_5965[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[4]_i_3 
       (.I0(select_ln55_1_reg_5649[4]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[4]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[4]_i_3_n_3 ),
        .O(\select_ln93_9_reg_5965[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[4]_i_4 
       (.I0(\select_ln93_9_reg_5965[4]_i_5_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(\select_ln93_9_reg_5965[4]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln93_9_reg_5965[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[4]_i_5 
       (.I0(b0_reg_5274[4]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(\select_ln93_9_reg_5965[4]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[4]),
        .O(\select_ln93_9_reg_5965[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[4]_i_6 
       (.I0(select_ln55_reg_5634[4]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[4]),
        .O(\select_ln93_9_reg_5965[4]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \select_ln93_9_reg_5965[5]_i_1 
       (.I0(\select_ln93_9_reg_5965[5]_i_2_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(O[5]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\select_ln93_9_reg_5965[5]_i_3_n_3 ),
        .O(select_ln93_9_fu_3965_p3[5]));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    \select_ln93_9_reg_5965[5]_i_2 
       (.I0(\select_ln93_9_reg_5965[5]_i_4_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(sub_ln1351_2_reg_5499[5]),
        .I3(\select_ln93_9_reg_5965[5]_i_3_n_3 ),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .O(\select_ln93_9_reg_5965[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \select_ln93_9_reg_5965[5]_i_3 
       (.I0(select_ln55_1_reg_5649[5]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[5]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[5]_i_3_n_3 ),
        .O(\select_ln93_9_reg_5965[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[5]_i_4 
       (.I0(\select_ln93_9_reg_5965[5]_i_5_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(\select_ln93_9_reg_5965[5]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[5]),
        .O(\select_ln93_9_reg_5965[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[5]_i_5 
       (.I0(b0_reg_5274[5]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(\select_ln93_9_reg_5965[5]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[5]),
        .O(\select_ln93_9_reg_5965[5]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[5]_i_6 
       (.I0(select_ln55_reg_5634[5]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[5]),
        .O(\select_ln93_9_reg_5965[5]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[6]_i_1 
       (.I0(\select_ln93_9_reg_5965[6]_i_2_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(\select_ln93_9_reg_5965[6]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[6]),
        .O(select_ln93_9_fu_3965_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[6]_i_2 
       (.I0(\select_ln93_9_reg_5965[6]_i_4_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(\select_ln93_9_reg_5965[6]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[6]),
        .O(\select_ln93_9_reg_5965[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[6]_i_3 
       (.I0(select_ln55_1_reg_5649[6]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[6]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[6]_i_3_n_3 ),
        .O(\select_ln93_9_reg_5965[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[6]_i_4 
       (.I0(\select_ln93_9_reg_5965[6]_i_5_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(\select_ln93_9_reg_5965[6]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln93_9_reg_5965[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[6]_i_5 
       (.I0(b0_reg_5274[6]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(\select_ln93_9_reg_5965[6]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[6]),
        .O(\select_ln93_9_reg_5965[6]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[6]_i_6 
       (.I0(select_ln55_reg_5634[6]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[6]),
        .O(\select_ln93_9_reg_5965[6]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h88B8BBB8)) 
    \select_ln93_9_reg_5965[7]_i_1 
       (.I0(\select_ln93_9_reg_5965[7]_i_2_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(O[7]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\select_ln93_9_reg_5965[7]_i_4_n_3 ),
        .O(select_ln93_9_fu_3965_p3[7]));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \select_ln93_9_reg_5965[7]_i_10 
       (.I0(zext_ln1351_reg_5466_reg[3]),
        .I1(src_buf_V_4_0_0_reg_1330[3]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_reg_1385[3]),
        .O(\select_ln93_9_reg_5965[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \select_ln93_9_reg_5965[7]_i_11 
       (.I0(zext_ln1351_reg_5466_reg[2]),
        .I1(src_buf_V_4_0_0_reg_1330[2]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_reg_1385[2]),
        .O(\select_ln93_9_reg_5965[7]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \select_ln93_9_reg_5965[7]_i_12 
       (.I0(zext_ln1351_reg_5466_reg[1]),
        .I1(src_buf_V_4_0_0_reg_1330[1]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_reg_1385[1]),
        .O(\select_ln93_9_reg_5965[7]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \select_ln93_9_reg_5965[7]_i_13 
       (.I0(zext_ln1351_reg_5466_reg[0]),
        .I1(src_buf_V_4_0_0_reg_1330[0]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_reg_1385[0]),
        .O(\select_ln93_9_reg_5965[7]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[7]_i_14 
       (.I0(b0_reg_5274[7]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(\select_ln93_9_reg_5965[7]_i_15_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[7]),
        .O(\select_ln93_9_reg_5965[7]_i_14_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[7]_i_15 
       (.I0(select_ln55_reg_5634[7]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[7]),
        .O(\select_ln93_9_reg_5965[7]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h88BBB8B8)) 
    \select_ln93_9_reg_5965[7]_i_2 
       (.I0(\select_ln93_9_reg_5965[7]_i_5_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(sub_ln1351_2_reg_5499[7]),
        .I3(\select_ln93_9_reg_5965[7]_i_4_n_3 ),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .O(\select_ln93_9_reg_5965[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h47774744)) 
    \select_ln93_9_reg_5965[7]_i_4 
       (.I0(select_ln55_1_reg_5649[7]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[7]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[7]_i_3_n_3 ),
        .O(\select_ln93_9_reg_5965[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[7]_i_5 
       (.I0(\select_ln93_9_reg_5965[7]_i_14_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(\select_ln93_9_reg_5965[7]_i_15_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[7]),
        .O(\select_ln93_9_reg_5965[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \select_ln93_9_reg_5965[7]_i_6 
       (.I0(zext_ln1351_reg_5466_reg[7]),
        .I1(src_buf_V_4_0_0_reg_1330[7]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_reg_1385[7]),
        .O(\select_ln93_9_reg_5965[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \select_ln93_9_reg_5965[7]_i_7 
       (.I0(zext_ln1351_reg_5466_reg[6]),
        .I1(src_buf_V_4_0_0_reg_1330[6]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_reg_1385[6]),
        .O(\select_ln93_9_reg_5965[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \select_ln93_9_reg_5965[7]_i_8 
       (.I0(zext_ln1351_reg_5466_reg[5]),
        .I1(src_buf_V_4_0_0_reg_1330[5]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_reg_1385[5]),
        .O(\select_ln93_9_reg_5965[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \select_ln93_9_reg_5965[7]_i_9 
       (.I0(zext_ln1351_reg_5466_reg[4]),
        .I1(src_buf_V_4_0_0_reg_1330[4]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_4_0_1_reg_1385[4]),
        .O(\select_ln93_9_reg_5965[7]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \select_ln93_9_reg_5965[8]_i_1 
       (.I0(select_ln92_9_fu_3937_p3),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ),
        .I2(select_ln60_1_fu_3569_p3),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\zext_ln1351_reg_5466_reg[7]_4 ),
        .O(select_ln93_9_fu_3965_p3[8]));
  LUT6 #(
    .INIT(64'h080808A8A8A808A8)) 
    \select_ln93_9_reg_5965[8]_i_10 
       (.I0(select_ln92_9_fu_3937_p3),
        .I1(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I3(select_ln55_3_fu_3427_p3),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I5(select_ln55_1_reg_5649[8]),
        .O(\select_ln93_9_reg_5965[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h08A85DFDF757A202)) 
    \select_ln93_9_reg_5965[8]_i_100 
       (.I0(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I1(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I3(select_ln55_1_reg_5649[5]),
        .I4(sub_ln1351_2_reg_5499[5]),
        .I5(\select_ln93_9_reg_5965[5]_i_4_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_100_n_3 ));
  LUT6 #(
    .INIT(64'h08A85DFDF757A202)) 
    \select_ln93_9_reg_5965[8]_i_101 
       (.I0(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I1(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I3(select_ln55_1_reg_5649[3]),
        .I4(sub_ln1351_2_reg_5499[3]),
        .I5(\select_ln93_9_reg_5965[3]_i_4_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_101_n_3 ));
  LUT6 #(
    .INIT(64'h08A85DFDF757A202)) 
    \select_ln93_9_reg_5965[8]_i_102 
       (.I0(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I1(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I3(select_ln55_1_reg_5649[1]),
        .I4(sub_ln1351_2_reg_5499[1]),
        .I5(\select_ln93_9_reg_5965[1]_i_4_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_102_n_3 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \select_ln93_9_reg_5965[8]_i_103 
       (.I0(b0_reg_5274[8]),
        .I1(sub_ln1351_reg_5475[8]),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I3(select_ln55_2_reg_5664[8]),
        .I4(icmp_ln60_reg_5676),
        .I5(select_ln55_reg_5634[8]),
        .O(\select_ln93_9_reg_5965[8]_i_103_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_104 
       (.I0(b0_reg_5274[7]),
        .I1(\select_ln93_9_reg_5965[8]_i_131_n_3 ),
        .I2(sub_ln1351_reg_5475[6]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(\select_ln93_9_reg_5965[6]_i_6_n_3 ),
        .I5(b0_reg_5274[6]),
        .O(\select_ln93_9_reg_5965[8]_i_104_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_105 
       (.I0(b0_reg_5274[5]),
        .I1(\select_ln93_9_reg_5965[8]_i_132_n_3 ),
        .I2(sub_ln1351_reg_5475[4]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(\select_ln93_9_reg_5965[4]_i_6_n_3 ),
        .I5(b0_reg_5274[4]),
        .O(\select_ln93_9_reg_5965[8]_i_105_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_106 
       (.I0(b0_reg_5274[3]),
        .I1(\select_ln93_9_reg_5965[8]_i_133_n_3 ),
        .I2(sub_ln1351_reg_5475[2]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(\select_ln93_9_reg_5965[2]_i_6_n_3 ),
        .I5(b0_reg_5274[2]),
        .O(\select_ln93_9_reg_5965[8]_i_106_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_107 
       (.I0(b0_reg_5274[1]),
        .I1(\select_ln93_9_reg_5965[8]_i_134_n_3 ),
        .I2(sub_ln1351_reg_5475[0]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(\select_ln93_9_reg_5965[0]_i_6_n_3 ),
        .I5(b0_reg_5274[0]),
        .O(\select_ln93_9_reg_5965[8]_i_107_n_3 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \select_ln93_9_reg_5965[8]_i_108 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I2(select_ln55_2_reg_5664[8]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[8]),
        .I5(b0_reg_5274[8]),
        .O(\select_ln93_9_reg_5965[8]_i_108_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_109 
       (.I0(\select_ln93_9_reg_5965[7]_i_15_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I2(sub_ln1351_reg_5475[7]),
        .I3(b0_reg_5274[7]),
        .I4(\select_ln93_9_reg_5965[8]_i_135_n_3 ),
        .I5(b0_reg_5274[6]),
        .O(\select_ln93_9_reg_5965[8]_i_109_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_11 
       (.I0(\select_ln93_9_reg_5965[8]_i_55_n_3 ),
        .I1(\select_ln93_9_reg_5965[7]_i_2_n_3 ),
        .I2(O[6]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\select_ln93_9_reg_5965[6]_i_3_n_3 ),
        .I5(\select_ln93_9_reg_5965[6]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_110 
       (.I0(\select_ln93_9_reg_5965[5]_i_6_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I2(sub_ln1351_reg_5475[5]),
        .I3(b0_reg_5274[5]),
        .I4(\select_ln93_9_reg_5965[8]_i_136_n_3 ),
        .I5(b0_reg_5274[4]),
        .O(\select_ln93_9_reg_5965[8]_i_110_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_111 
       (.I0(\select_ln93_9_reg_5965[3]_i_6_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I2(sub_ln1351_reg_5475[3]),
        .I3(b0_reg_5274[3]),
        .I4(\select_ln93_9_reg_5965[8]_i_137_n_3 ),
        .I5(b0_reg_5274[2]),
        .O(\select_ln93_9_reg_5965[8]_i_111_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_112 
       (.I0(\select_ln93_9_reg_5965[1]_i_6_n_3 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I2(sub_ln1351_reg_5475[1]),
        .I3(b0_reg_5274[1]),
        .I4(\select_ln93_9_reg_5965[8]_i_138_n_3 ),
        .I5(b0_reg_5274[0]),
        .O(\select_ln93_9_reg_5965[8]_i_112_n_3 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \select_ln93_9_reg_5965[8]_i_113 
       (.I0(sub_ln1351_reg_5475[8]),
        .I1(select_ln55_2_reg_5664[8]),
        .I2(icmp_ln60_reg_5676),
        .I3(select_ln55_reg_5634[8]),
        .O(\select_ln93_9_reg_5965[8]_i_113_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_114 
       (.I0(sub_ln1351_reg_5475[7]),
        .I1(\select_ln93_9_reg_5965[7]_i_15_n_3 ),
        .I2(select_ln55_2_reg_5664[6]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[6]),
        .I5(sub_ln1351_reg_5475[6]),
        .O(\select_ln93_9_reg_5965[8]_i_114_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_115 
       (.I0(sub_ln1351_reg_5475[5]),
        .I1(\select_ln93_9_reg_5965[5]_i_6_n_3 ),
        .I2(select_ln55_2_reg_5664[4]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[4]),
        .I5(sub_ln1351_reg_5475[4]),
        .O(\select_ln93_9_reg_5965[8]_i_115_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_116 
       (.I0(sub_ln1351_reg_5475[3]),
        .I1(\select_ln93_9_reg_5965[3]_i_6_n_3 ),
        .I2(select_ln55_2_reg_5664[2]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[2]),
        .I5(sub_ln1351_reg_5475[2]),
        .O(\select_ln93_9_reg_5965[8]_i_116_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_117 
       (.I0(sub_ln1351_reg_5475[1]),
        .I1(\select_ln93_9_reg_5965[1]_i_6_n_3 ),
        .I2(select_ln55_2_reg_5664[0]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[0]),
        .I5(sub_ln1351_reg_5475[0]),
        .O(\select_ln93_9_reg_5965[8]_i_117_n_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \select_ln93_9_reg_5965[8]_i_118 
       (.I0(select_ln55_2_reg_5664[8]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_reg_5634[8]),
        .I3(sub_ln1351_reg_5475[8]),
        .O(\select_ln93_9_reg_5965[8]_i_118_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_119 
       (.I0(select_ln55_reg_5634[7]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[7]),
        .I3(sub_ln1351_reg_5475[7]),
        .I4(\select_ln93_9_reg_5965[6]_i_6_n_3 ),
        .I5(sub_ln1351_reg_5475[6]),
        .O(\select_ln93_9_reg_5965[8]_i_119_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_12 
       (.I0(\select_ln93_9_reg_5965[8]_i_56_n_3 ),
        .I1(\select_ln93_9_reg_5965[5]_i_2_n_3 ),
        .I2(O[4]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\select_ln93_9_reg_5965[4]_i_3_n_3 ),
        .I5(\select_ln93_9_reg_5965[4]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_120 
       (.I0(select_ln55_reg_5634[5]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[5]),
        .I3(sub_ln1351_reg_5475[5]),
        .I4(\select_ln93_9_reg_5965[4]_i_6_n_3 ),
        .I5(sub_ln1351_reg_5475[4]),
        .O(\select_ln93_9_reg_5965[8]_i_120_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_121 
       (.I0(select_ln55_reg_5634[3]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[3]),
        .I3(sub_ln1351_reg_5475[3]),
        .I4(\select_ln93_9_reg_5965[2]_i_6_n_3 ),
        .I5(sub_ln1351_reg_5475[2]),
        .O(\select_ln93_9_reg_5965[8]_i_121_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_122 
       (.I0(select_ln55_reg_5634[1]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[1]),
        .I3(sub_ln1351_reg_5475[1]),
        .I4(\select_ln93_9_reg_5965[0]_i_6_n_3 ),
        .I5(sub_ln1351_reg_5475[0]),
        .O(\select_ln93_9_reg_5965[8]_i_122_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_123 
       (.I0(select_ln55_reg_5634[7]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[7]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[7]),
        .O(\select_ln93_9_reg_5965[8]_i_123_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_124 
       (.I0(select_ln55_reg_5634[5]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[5]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[5]),
        .O(\select_ln93_9_reg_5965[8]_i_124_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_125 
       (.I0(select_ln55_reg_5634[3]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[3]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[3]),
        .O(\select_ln93_9_reg_5965[8]_i_125_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_126 
       (.I0(select_ln55_reg_5634[1]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[1]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[1]),
        .O(\select_ln93_9_reg_5965[8]_i_126_n_3 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \select_ln93_9_reg_5965[8]_i_127 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I2(select_ln55_2_reg_5664[7]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[7]),
        .I5(\select_ln93_9_reg_5965[7]_i_14_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_127_n_3 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \select_ln93_9_reg_5965[8]_i_128 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I2(select_ln55_2_reg_5664[5]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[5]),
        .I5(\select_ln93_9_reg_5965[5]_i_5_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_128_n_3 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \select_ln93_9_reg_5965[8]_i_129 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I2(select_ln55_2_reg_5664[3]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[3]),
        .I5(\select_ln93_9_reg_5965[3]_i_5_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_129_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_13 
       (.I0(\select_ln93_9_reg_5965[8]_i_57_n_3 ),
        .I1(\select_ln93_9_reg_5965[3]_i_2_n_3 ),
        .I2(O[2]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\select_ln93_9_reg_5965[2]_i_3_n_3 ),
        .I5(\select_ln93_9_reg_5965[2]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \select_ln93_9_reg_5965[8]_i_130 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I2(select_ln55_2_reg_5664[1]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[1]),
        .I5(\select_ln93_9_reg_5965[1]_i_5_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_130_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_131 
       (.I0(select_ln55_reg_5634[7]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[7]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[7]),
        .O(\select_ln93_9_reg_5965[8]_i_131_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_132 
       (.I0(select_ln55_reg_5634[5]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[5]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[5]),
        .O(\select_ln93_9_reg_5965[8]_i_132_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_133 
       (.I0(select_ln55_reg_5634[3]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[3]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[3]),
        .O(\select_ln93_9_reg_5965[8]_i_133_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_134 
       (.I0(select_ln55_reg_5634[1]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[1]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[1]),
        .O(\select_ln93_9_reg_5965[8]_i_134_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_135 
       (.I0(select_ln55_reg_5634[6]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[6]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[6]),
        .O(\select_ln93_9_reg_5965[8]_i_135_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_136 
       (.I0(select_ln55_reg_5634[4]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[4]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[4]),
        .O(\select_ln93_9_reg_5965[8]_i_136_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_137 
       (.I0(select_ln55_reg_5634[2]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[2]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[2]),
        .O(\select_ln93_9_reg_5965[8]_i_137_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln93_9_reg_5965[8]_i_138 
       (.I0(select_ln55_reg_5634[0]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[0]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[0]),
        .O(\select_ln93_9_reg_5965[8]_i_138_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_14 
       (.I0(\select_ln93_9_reg_5965[8]_i_58_n_3 ),
        .I1(\select_ln93_9_reg_5965[1]_i_2_n_3 ),
        .I2(O[0]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(\select_ln93_9_reg_5965[0]_i_3_n_3 ),
        .I5(\select_ln93_9_reg_5965[0]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'hDDD111D1222EEE2E)) 
    \select_ln93_9_reg_5965[8]_i_15 
       (.I0(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I2(select_ln55_3_fu_3427_p3),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[8]),
        .I5(select_ln92_9_fu_3937_p3),
        .O(\select_ln93_9_reg_5965[8]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \select_ln93_9_reg_5965[8]_i_16 
       (.I0(\select_ln93_9_reg_5965[8]_i_59_n_3 ),
        .I1(\select_ln93_9_reg_5965[6]_i_2_n_3 ),
        .I2(\select_ln93_9_reg_5965[6]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[6]),
        .O(\select_ln93_9_reg_5965[8]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \select_ln93_9_reg_5965[8]_i_17 
       (.I0(\select_ln93_9_reg_5965[8]_i_60_n_3 ),
        .I1(\select_ln93_9_reg_5965[4]_i_2_n_3 ),
        .I2(\select_ln93_9_reg_5965[4]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[4]),
        .O(\select_ln93_9_reg_5965[8]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \select_ln93_9_reg_5965[8]_i_18 
       (.I0(\select_ln93_9_reg_5965[8]_i_61_n_3 ),
        .I1(\select_ln93_9_reg_5965[2]_i_2_n_3 ),
        .I2(\select_ln93_9_reg_5965[2]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[2]),
        .O(\select_ln93_9_reg_5965[8]_i_18_n_3 ));
  LUT5 #(
    .INIT(32'h82888222)) 
    \select_ln93_9_reg_5965[8]_i_19 
       (.I0(\select_ln93_9_reg_5965[8]_i_62_n_3 ),
        .I1(\select_ln93_9_reg_5965[0]_i_2_n_3 ),
        .I2(\select_ln93_9_reg_5965[0]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[0]),
        .O(\select_ln93_9_reg_5965[8]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[8]_i_2 
       (.I0(select_ln93_1_fu_3911_p3),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ),
        .I2(select_ln60_1_fu_3569_p3),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[8]),
        .O(select_ln92_9_fu_3937_p3));
  LUT6 #(
    .INIT(64'h0000045455550454)) 
    \select_ln93_9_reg_5965[8]_i_21 
       (.I0(\zext_ln1351_reg_5466_reg[7]_4 ),
        .I1(\select_ln60_4_reg_5898[8]_i_4_n_3 ),
        .I2(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I3(select_ln50_3_reg_5611[8]),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I5(select_ln55_1_reg_5649[8]),
        .O(\select_ln93_9_reg_5965[8]_i_21_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_22 
       (.I0(O[7]),
        .I1(\select_ln93_9_reg_5965[7]_i_4_n_3 ),
        .I2(\select_ln60_3_reg_5882[6]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[6]),
        .I5(O[6]),
        .O(\select_ln93_9_reg_5965[8]_i_22_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_23 
       (.I0(O[5]),
        .I1(\select_ln93_9_reg_5965[5]_i_3_n_3 ),
        .I2(\select_ln60_3_reg_5882[4]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[4]),
        .I5(O[4]),
        .O(\select_ln93_9_reg_5965[8]_i_23_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_24 
       (.I0(O[3]),
        .I1(\select_ln93_9_reg_5965[3]_i_3_n_3 ),
        .I2(\select_ln60_3_reg_5882[2]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[2]),
        .I5(O[2]),
        .O(\select_ln93_9_reg_5965[8]_i_24_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_25 
       (.I0(O[1]),
        .I1(\select_ln93_9_reg_5965[1]_i_3_n_3 ),
        .I2(\select_ln60_3_reg_5882[0]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[0]),
        .I5(O[0]),
        .O(\select_ln93_9_reg_5965[8]_i_25_n_3 ));
  LUT6 #(
    .INIT(64'h002EFF2EFFD100D1)) 
    \select_ln93_9_reg_5965[8]_i_26 
       (.I0(\select_ln60_4_reg_5898[8]_i_4_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(select_ln50_3_reg_5611[8]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[8]),
        .I5(\zext_ln1351_reg_5466_reg[7]_4 ),
        .O(\select_ln93_9_reg_5965[8]_i_26_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln93_9_reg_5965[8]_i_27 
       (.I0(select_ln55_1_reg_5649[7]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I3(O[7]),
        .I4(\select_ln93_9_reg_5965[6]_i_3_n_3 ),
        .I5(O[6]),
        .O(\select_ln93_9_reg_5965[8]_i_27_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln93_9_reg_5965[8]_i_28 
       (.I0(select_ln55_1_reg_5649[5]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I3(O[5]),
        .I4(\select_ln93_9_reg_5965[4]_i_3_n_3 ),
        .I5(O[4]),
        .O(\select_ln93_9_reg_5965[8]_i_28_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln93_9_reg_5965[8]_i_29 
       (.I0(select_ln55_1_reg_5649[3]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I3(O[3]),
        .I4(\select_ln93_9_reg_5965[2]_i_3_n_3 ),
        .I5(O[2]),
        .O(\select_ln93_9_reg_5965[8]_i_29_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln93_9_reg_5965[8]_i_30 
       (.I0(select_ln55_1_reg_5649[1]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I3(O[1]),
        .I4(\select_ln93_9_reg_5965[0]_i_3_n_3 ),
        .I5(O[0]),
        .O(\select_ln93_9_reg_5965[8]_i_30_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[8]_i_31 
       (.I0(b0_reg_5274[8]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ),
        .I2(select_ln60_fu_3547_p3),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ),
        .I4(sub_ln1351_reg_5475[8]),
        .O(select_ln92_1_fu_3886_p3));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln93_9_reg_5965[8]_i_33 
       (.I0(select_ln55_reg_5634[8]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[8]),
        .O(select_ln60_fu_3547_p3));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \select_ln93_9_reg_5965[8]_i_35 
       (.I0(select_ln93_1_fu_3911_p3),
        .I1(sub_ln1351_2_reg_5499[8]),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I3(select_ln55_3_fu_3427_p3),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I5(select_ln55_1_reg_5649[8]),
        .O(\select_ln93_9_reg_5965[8]_i_35_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln93_9_reg_5965[8]_i_36 
       (.I0(\select_ln93_9_reg_5965[8]_i_95_n_3 ),
        .I1(\select_ln93_9_reg_5965[7]_i_5_n_3 ),
        .I2(sub_ln1351_2_reg_5499[6]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(\select_ln93_9_reg_5965[6]_i_3_n_3 ),
        .I5(\select_ln93_9_reg_5965[6]_i_4_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_36_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln93_9_reg_5965[8]_i_37 
       (.I0(\select_ln93_9_reg_5965[8]_i_96_n_3 ),
        .I1(\select_ln93_9_reg_5965[5]_i_4_n_3 ),
        .I2(sub_ln1351_2_reg_5499[4]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(\select_ln93_9_reg_5965[4]_i_3_n_3 ),
        .I5(\select_ln93_9_reg_5965[4]_i_4_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_37_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln93_9_reg_5965[8]_i_38 
       (.I0(\select_ln93_9_reg_5965[8]_i_97_n_3 ),
        .I1(\select_ln93_9_reg_5965[3]_i_4_n_3 ),
        .I2(sub_ln1351_2_reg_5499[2]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(\select_ln93_9_reg_5965[2]_i_3_n_3 ),
        .I5(\select_ln93_9_reg_5965[2]_i_4_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_38_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln93_9_reg_5965[8]_i_39 
       (.I0(\select_ln93_9_reg_5965[8]_i_98_n_3 ),
        .I1(\select_ln93_9_reg_5965[1]_i_4_n_3 ),
        .I2(sub_ln1351_2_reg_5499[0]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(\select_ln93_9_reg_5965[0]_i_3_n_3 ),
        .I5(\select_ln93_9_reg_5965[0]_i_4_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_39_n_3 ));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \select_ln93_9_reg_5965[8]_i_4 
       (.I0(select_ln55_1_reg_5649[8]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(select_ln50_3_reg_5611[8]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(\select_ln60_4_reg_5898[8]_i_4_n_3 ),
        .O(select_ln60_1_fu_3569_p3));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \select_ln93_9_reg_5965[8]_i_40 
       (.I0(sub_ln1351_2_reg_5499[8]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I2(select_ln55_3_fu_3427_p3),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[8]),
        .I5(select_ln93_1_fu_3911_p3),
        .O(\select_ln93_9_reg_5965[8]_i_40_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \select_ln93_9_reg_5965[8]_i_41 
       (.I0(\select_ln93_9_reg_5965[8]_i_99_n_3 ),
        .I1(\select_ln93_9_reg_5965[6]_i_4_n_3 ),
        .I2(\select_ln93_9_reg_5965[6]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[6]),
        .O(\select_ln93_9_reg_5965[8]_i_41_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \select_ln93_9_reg_5965[8]_i_42 
       (.I0(\select_ln93_9_reg_5965[8]_i_100_n_3 ),
        .I1(\select_ln93_9_reg_5965[4]_i_4_n_3 ),
        .I2(\select_ln93_9_reg_5965[4]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[4]),
        .O(\select_ln93_9_reg_5965[8]_i_42_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \select_ln93_9_reg_5965[8]_i_43 
       (.I0(\select_ln93_9_reg_5965[8]_i_101_n_3 ),
        .I1(\select_ln93_9_reg_5965[2]_i_4_n_3 ),
        .I2(\select_ln93_9_reg_5965[2]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[2]),
        .O(\select_ln93_9_reg_5965[8]_i_43_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \select_ln93_9_reg_5965[8]_i_44 
       (.I0(\select_ln93_9_reg_5965[8]_i_102_n_3 ),
        .I1(\select_ln93_9_reg_5965[0]_i_4_n_3 ),
        .I2(\select_ln93_9_reg_5965[0]_i_3_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I4(sub_ln1351_2_reg_5499[0]),
        .O(\select_ln93_9_reg_5965[8]_i_44_n_3 ));
  LUT6 #(
    .INIT(64'h000008A8AAAA08A8)) 
    \select_ln93_9_reg_5965[8]_i_45 
       (.I0(sub_ln1351_2_reg_5499[8]),
        .I1(\select_ln60_4_reg_5898[8]_i_4_n_3 ),
        .I2(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I3(select_ln50_3_reg_5611[8]),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I5(select_ln55_1_reg_5649[8]),
        .O(\select_ln93_9_reg_5965[8]_i_45_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_46 
       (.I0(sub_ln1351_2_reg_5499[7]),
        .I1(\select_ln93_9_reg_5965[7]_i_4_n_3 ),
        .I2(\select_ln60_3_reg_5882[6]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[6]),
        .I5(sub_ln1351_2_reg_5499[6]),
        .O(\select_ln93_9_reg_5965[8]_i_46_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_47 
       (.I0(sub_ln1351_2_reg_5499[5]),
        .I1(\select_ln93_9_reg_5965[5]_i_3_n_3 ),
        .I2(\select_ln60_3_reg_5882[4]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[4]),
        .I5(sub_ln1351_2_reg_5499[4]),
        .O(\select_ln93_9_reg_5965[8]_i_47_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_48 
       (.I0(sub_ln1351_2_reg_5499[3]),
        .I1(\select_ln93_9_reg_5965[3]_i_3_n_3 ),
        .I2(\select_ln60_3_reg_5882[2]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[2]),
        .I5(sub_ln1351_2_reg_5499[2]),
        .O(\select_ln93_9_reg_5965[8]_i_48_n_3 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \select_ln93_9_reg_5965[8]_i_49 
       (.I0(sub_ln1351_2_reg_5499[1]),
        .I1(\select_ln93_9_reg_5965[1]_i_3_n_3 ),
        .I2(\select_ln60_3_reg_5882[0]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[0]),
        .I5(sub_ln1351_2_reg_5499[0]),
        .O(\select_ln93_9_reg_5965[8]_i_49_n_3 ));
  LUT6 #(
    .INIT(64'hFFD100D1002EFF2E)) 
    \select_ln93_9_reg_5965[8]_i_50 
       (.I0(\select_ln60_4_reg_5898[8]_i_4_n_3 ),
        .I1(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I2(select_ln50_3_reg_5611[8]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[8]),
        .I5(sub_ln1351_2_reg_5499[8]),
        .O(\select_ln93_9_reg_5965[8]_i_50_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln93_9_reg_5965[8]_i_51 
       (.I0(select_ln55_1_reg_5649[7]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I3(sub_ln1351_2_reg_5499[7]),
        .I4(\select_ln93_9_reg_5965[6]_i_3_n_3 ),
        .I5(sub_ln1351_2_reg_5499[6]),
        .O(\select_ln93_9_reg_5965[8]_i_51_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln93_9_reg_5965[8]_i_52 
       (.I0(select_ln55_1_reg_5649[5]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I3(sub_ln1351_2_reg_5499[5]),
        .I4(\select_ln93_9_reg_5965[4]_i_3_n_3 ),
        .I5(sub_ln1351_2_reg_5499[4]),
        .O(\select_ln93_9_reg_5965[8]_i_52_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln93_9_reg_5965[8]_i_53 
       (.I0(select_ln55_1_reg_5649[3]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I3(sub_ln1351_2_reg_5499[3]),
        .I4(\select_ln93_9_reg_5965[2]_i_3_n_3 ),
        .I5(sub_ln1351_2_reg_5499[2]),
        .O(\select_ln93_9_reg_5965[8]_i_53_n_3 ));
  LUT6 #(
    .INIT(64'h8B74000000008B74)) 
    \select_ln93_9_reg_5965[8]_i_54 
       (.I0(select_ln55_1_reg_5649[1]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I3(sub_ln1351_2_reg_5499[1]),
        .I4(\select_ln93_9_reg_5965[0]_i_3_n_3 ),
        .I5(sub_ln1351_2_reg_5499[0]),
        .O(\select_ln93_9_reg_5965[8]_i_54_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln93_9_reg_5965[8]_i_55 
       (.I0(select_ln55_1_reg_5649[7]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[7]),
        .O(\select_ln93_9_reg_5965[8]_i_55_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln93_9_reg_5965[8]_i_56 
       (.I0(select_ln55_1_reg_5649[5]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[5]),
        .O(\select_ln93_9_reg_5965[8]_i_56_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln93_9_reg_5965[8]_i_57 
       (.I0(select_ln55_1_reg_5649[3]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[3]),
        .O(\select_ln93_9_reg_5965[8]_i_57_n_3 ));
  LUT5 #(
    .INIT(32'h740074FF)) 
    \select_ln93_9_reg_5965[8]_i_58 
       (.I0(select_ln55_1_reg_5649[1]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I2(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I4(O[1]),
        .O(\select_ln93_9_reg_5965[8]_i_58_n_3 ));
  LUT6 #(
    .INIT(64'hEE2E222E11D1DDD1)) 
    \select_ln93_9_reg_5965[8]_i_59 
       (.I0(O[7]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I2(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[7]),
        .I5(\select_ln93_9_reg_5965[7]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_59_n_3 ));
  LUT6 #(
    .INIT(64'hEE2E222E11D1DDD1)) 
    \select_ln93_9_reg_5965[8]_i_60 
       (.I0(O[5]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I2(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[5]),
        .I5(\select_ln93_9_reg_5965[5]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_60_n_3 ));
  LUT6 #(
    .INIT(64'hEE2E222E11D1DDD1)) 
    \select_ln93_9_reg_5965[8]_i_61 
       (.I0(O[3]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I2(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[3]),
        .I5(\select_ln93_9_reg_5965[3]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_61_n_3 ));
  LUT6 #(
    .INIT(64'hEE2E222E11D1DDD1)) 
    \select_ln93_9_reg_5965[8]_i_62 
       (.I0(O[1]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ),
        .I2(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I4(select_ln55_1_reg_5649[1]),
        .I5(\select_ln93_9_reg_5965[1]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_62_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \select_ln93_9_reg_5965[8]_i_63 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(icmp_ln50_4_reg_5622),
        .I2(sub_ln1351_10_reg_5581[8]),
        .I3(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I4(select_ln50_3_reg_5611[8]),
        .I5(select_ln55_1_reg_5649[8]),
        .O(\select_ln93_9_reg_5965[8]_i_63_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \select_ln93_9_reg_5965[8]_i_64 
       (.I0(select_ln55_1_reg_5649[7]),
        .I1(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I2(select_ln55_1_reg_5649[6]),
        .I3(\select_ln60_3_reg_5882[6]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_64_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \select_ln93_9_reg_5965[8]_i_65 
       (.I0(select_ln55_1_reg_5649[5]),
        .I1(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I2(select_ln55_1_reg_5649[4]),
        .I3(\select_ln60_3_reg_5882[4]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_65_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \select_ln93_9_reg_5965[8]_i_66 
       (.I0(select_ln55_1_reg_5649[3]),
        .I1(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I2(select_ln55_1_reg_5649[2]),
        .I3(\select_ln60_3_reg_5882[2]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_66_n_3 ));
  LUT4 #(
    .INIT(16'h88E8)) 
    \select_ln93_9_reg_5965[8]_i_67 
       (.I0(select_ln55_1_reg_5649[1]),
        .I1(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I2(select_ln55_1_reg_5649[0]),
        .I3(\select_ln60_3_reg_5882[0]_i_2_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_67_n_3 ));
  LUT6 #(
    .INIT(64'hAAAA9A9555559A95)) 
    \select_ln93_9_reg_5965[8]_i_68 
       (.I0(select_ln55_1_reg_5649[8]),
        .I1(sub_ln1351_9_reg_5569[8]),
        .I2(icmp_ln50_4_reg_5622),
        .I3(sub_ln1351_10_reg_5581[8]),
        .I4(\select_ln60_3_reg_5882_reg[8]_i_4_n_6 ),
        .I5(select_ln50_3_reg_5611[8]),
        .O(\select_ln93_9_reg_5965[8]_i_68_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln93_9_reg_5965[8]_i_69 
       (.I0(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I1(select_ln55_1_reg_5649[7]),
        .I2(\select_ln60_3_reg_5882[6]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[6]),
        .O(\select_ln93_9_reg_5965[8]_i_69_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln93_9_reg_5965[8]_i_7 
       (.I0(select_ln92_1_fu_3886_p3),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ),
        .I2(select_ln60_fu_3547_p3),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[8]),
        .O(select_ln93_1_fu_3911_p3));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln93_9_reg_5965[8]_i_70 
       (.I0(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I1(select_ln55_1_reg_5649[5]),
        .I2(\select_ln60_3_reg_5882[4]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[4]),
        .O(\select_ln93_9_reg_5965[8]_i_70_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln93_9_reg_5965[8]_i_71 
       (.I0(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I1(select_ln55_1_reg_5649[3]),
        .I2(\select_ln60_3_reg_5882[2]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[2]),
        .O(\select_ln93_9_reg_5965[8]_i_71_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln93_9_reg_5965[8]_i_72 
       (.I0(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I1(select_ln55_1_reg_5649[1]),
        .I2(\select_ln60_3_reg_5882[0]_i_2_n_3 ),
        .I3(select_ln55_1_reg_5649[0]),
        .O(\select_ln93_9_reg_5965[8]_i_72_n_3 ));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \select_ln93_9_reg_5965[8]_i_75 
       (.I0(select_ln92_1_fu_3886_p3),
        .I1(sub_ln1351_9_reg_5569[8]),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I3(select_ln55_2_reg_5664[8]),
        .I4(icmp_ln60_reg_5676),
        .I5(select_ln55_reg_5634[8]),
        .O(\select_ln93_9_reg_5965[8]_i_75_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln93_9_reg_5965[8]_i_76 
       (.I0(\select_ln93_9_reg_5965[8]_i_123_n_3 ),
        .I1(\select_ln93_9_reg_5965[7]_i_14_n_3 ),
        .I2(sub_ln1351_9_reg_5569[6]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(\select_ln93_9_reg_5965[6]_i_6_n_3 ),
        .I5(\select_ln93_9_reg_5965[6]_i_5_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_76_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln93_9_reg_5965[8]_i_77 
       (.I0(\select_ln93_9_reg_5965[8]_i_124_n_3 ),
        .I1(\select_ln93_9_reg_5965[5]_i_5_n_3 ),
        .I2(sub_ln1351_9_reg_5569[4]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(\select_ln93_9_reg_5965[4]_i_6_n_3 ),
        .I5(\select_ln93_9_reg_5965[4]_i_5_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_77_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln93_9_reg_5965[8]_i_78 
       (.I0(\select_ln93_9_reg_5965[8]_i_125_n_3 ),
        .I1(\select_ln93_9_reg_5965[3]_i_5_n_3 ),
        .I2(sub_ln1351_9_reg_5569[2]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(\select_ln93_9_reg_5965[2]_i_6_n_3 ),
        .I5(\select_ln93_9_reg_5965[2]_i_5_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_78_n_3 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \select_ln93_9_reg_5965[8]_i_79 
       (.I0(\select_ln93_9_reg_5965[8]_i_126_n_3 ),
        .I1(\select_ln93_9_reg_5965[1]_i_5_n_3 ),
        .I2(sub_ln1351_9_reg_5569[0]),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(\select_ln93_9_reg_5965[0]_i_6_n_3 ),
        .I5(\select_ln93_9_reg_5965[0]_i_5_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_79_n_3 ));
  LUT6 #(
    .INIT(64'hEEE222E2111DDD1D)) 
    \select_ln93_9_reg_5965[8]_i_80 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I2(select_ln55_2_reg_5664[8]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[8]),
        .I5(select_ln92_1_fu_3886_p3),
        .O(\select_ln93_9_reg_5965[8]_i_80_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \select_ln93_9_reg_5965[8]_i_81 
       (.I0(\select_ln93_9_reg_5965[8]_i_127_n_3 ),
        .I1(\select_ln93_9_reg_5965[6]_i_5_n_3 ),
        .I2(\select_ln93_9_reg_5965[6]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln93_9_reg_5965[8]_i_81_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \select_ln93_9_reg_5965[8]_i_82 
       (.I0(\select_ln93_9_reg_5965[8]_i_128_n_3 ),
        .I1(\select_ln93_9_reg_5965[4]_i_5_n_3 ),
        .I2(\select_ln93_9_reg_5965[4]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln93_9_reg_5965[8]_i_82_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \select_ln93_9_reg_5965[8]_i_83 
       (.I0(\select_ln93_9_reg_5965[8]_i_129_n_3 ),
        .I1(\select_ln93_9_reg_5965[2]_i_5_n_3 ),
        .I2(\select_ln93_9_reg_5965[2]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln93_9_reg_5965[8]_i_83_n_3 ));
  LUT5 #(
    .INIT(32'h41444111)) 
    \select_ln93_9_reg_5965[8]_i_84 
       (.I0(\select_ln93_9_reg_5965[8]_i_130_n_3 ),
        .I1(\select_ln93_9_reg_5965[0]_i_5_n_3 ),
        .I2(\select_ln93_9_reg_5965[0]_i_6_n_3 ),
        .I3(\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ),
        .I4(sub_ln1351_9_reg_5569[0]),
        .O(\select_ln93_9_reg_5965[8]_i_84_n_3 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \select_ln93_9_reg_5965[8]_i_85 
       (.I0(sub_ln1351_9_reg_5569[8]),
        .I1(select_ln55_2_reg_5664[8]),
        .I2(icmp_ln60_reg_5676),
        .I3(select_ln55_reg_5634[8]),
        .O(\select_ln93_9_reg_5965[8]_i_85_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_86 
       (.I0(sub_ln1351_9_reg_5569[7]),
        .I1(\select_ln93_9_reg_5965[7]_i_15_n_3 ),
        .I2(select_ln55_2_reg_5664[6]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[6]),
        .I5(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln93_9_reg_5965[8]_i_86_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_87 
       (.I0(sub_ln1351_9_reg_5569[5]),
        .I1(\select_ln93_9_reg_5965[5]_i_6_n_3 ),
        .I2(select_ln55_2_reg_5664[4]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[4]),
        .I5(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln93_9_reg_5965[8]_i_87_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_88 
       (.I0(sub_ln1351_9_reg_5569[3]),
        .I1(\select_ln93_9_reg_5965[3]_i_6_n_3 ),
        .I2(select_ln55_2_reg_5664[2]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[2]),
        .I5(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln93_9_reg_5965[8]_i_88_n_3 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \select_ln93_9_reg_5965[8]_i_89 
       (.I0(sub_ln1351_9_reg_5569[1]),
        .I1(\select_ln93_9_reg_5965[1]_i_6_n_3 ),
        .I2(select_ln55_2_reg_5664[0]),
        .I3(icmp_ln60_reg_5676),
        .I4(select_ln55_reg_5634[0]),
        .I5(sub_ln1351_9_reg_5569[0]),
        .O(\select_ln93_9_reg_5965[8]_i_89_n_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \select_ln93_9_reg_5965[8]_i_90 
       (.I0(select_ln55_2_reg_5664[8]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_reg_5634[8]),
        .I3(sub_ln1351_9_reg_5569[8]),
        .O(\select_ln93_9_reg_5965[8]_i_90_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_91 
       (.I0(select_ln55_reg_5634[7]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[7]),
        .I3(sub_ln1351_9_reg_5569[7]),
        .I4(\select_ln93_9_reg_5965[6]_i_6_n_3 ),
        .I5(sub_ln1351_9_reg_5569[6]),
        .O(\select_ln93_9_reg_5965[8]_i_91_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_92 
       (.I0(select_ln55_reg_5634[5]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[5]),
        .I3(sub_ln1351_9_reg_5569[5]),
        .I4(\select_ln93_9_reg_5965[4]_i_6_n_3 ),
        .I5(sub_ln1351_9_reg_5569[4]),
        .O(\select_ln93_9_reg_5965[8]_i_92_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_93 
       (.I0(select_ln55_reg_5634[3]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[3]),
        .I3(sub_ln1351_9_reg_5569[3]),
        .I4(\select_ln93_9_reg_5965[2]_i_6_n_3 ),
        .I5(sub_ln1351_9_reg_5569[2]),
        .O(\select_ln93_9_reg_5965[8]_i_93_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln93_9_reg_5965[8]_i_94 
       (.I0(select_ln55_reg_5634[1]),
        .I1(icmp_ln60_reg_5676),
        .I2(select_ln55_2_reg_5664[1]),
        .I3(sub_ln1351_9_reg_5569[1]),
        .I4(\select_ln93_9_reg_5965[0]_i_6_n_3 ),
        .I5(sub_ln1351_9_reg_5569[0]),
        .O(\select_ln93_9_reg_5965[8]_i_94_n_3 ));
  LUT5 #(
    .INIT(32'hC0CFAAAA)) 
    \select_ln93_9_reg_5965[8]_i_95 
       (.I0(sub_ln1351_2_reg_5499[7]),
        .I1(select_ln55_1_reg_5649[7]),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I3(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .O(\select_ln93_9_reg_5965[8]_i_95_n_3 ));
  LUT5 #(
    .INIT(32'hC0CFAAAA)) 
    \select_ln93_9_reg_5965[8]_i_96 
       (.I0(sub_ln1351_2_reg_5499[5]),
        .I1(select_ln55_1_reg_5649[5]),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I3(\select_ln60_3_reg_5882[5]_i_2_n_3 ),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .O(\select_ln93_9_reg_5965[8]_i_96_n_3 ));
  LUT5 #(
    .INIT(32'hC0CFAAAA)) 
    \select_ln93_9_reg_5965[8]_i_97 
       (.I0(sub_ln1351_2_reg_5499[3]),
        .I1(select_ln55_1_reg_5649[3]),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I3(\select_ln60_3_reg_5882[3]_i_2_n_3 ),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .O(\select_ln93_9_reg_5965[8]_i_97_n_3 ));
  LUT5 #(
    .INIT(32'hC0CFAAAA)) 
    \select_ln93_9_reg_5965[8]_i_98 
       (.I0(sub_ln1351_2_reg_5499[1]),
        .I1(select_ln55_1_reg_5649[1]),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I3(\select_ln60_3_reg_5882[1]_i_2_n_3 ),
        .I4(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .O(\select_ln93_9_reg_5965[8]_i_98_n_3 ));
  LUT6 #(
    .INIT(64'h08A85DFDF757A202)) 
    \select_ln93_9_reg_5965[8]_i_99 
       (.I0(\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ),
        .I1(\select_ln60_3_reg_5882[7]_i_2_n_3 ),
        .I2(\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ),
        .I3(select_ln55_1_reg_5649[7]),
        .I4(sub_ln1351_2_reg_5499[7]),
        .I5(\select_ln93_9_reg_5965[7]_i_5_n_3 ),
        .O(\select_ln93_9_reg_5965[8]_i_99_n_3 ));
  FDRE \select_ln93_9_reg_5965_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[0]),
        .Q(select_ln93_9_reg_5965[0]),
        .R(1'b0));
  FDRE \select_ln93_9_reg_5965_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[1]),
        .Q(select_ln93_9_reg_5965[1]),
        .R(1'b0));
  FDRE \select_ln93_9_reg_5965_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[2]),
        .Q(select_ln93_9_reg_5965[2]),
        .R(1'b0));
  FDRE \select_ln93_9_reg_5965_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[3]),
        .Q(select_ln93_9_reg_5965[3]),
        .R(1'b0));
  FDRE \select_ln93_9_reg_5965_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[4]),
        .Q(select_ln93_9_reg_5965[4]),
        .R(1'b0));
  FDRE \select_ln93_9_reg_5965_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[5]),
        .Q(select_ln93_9_reg_5965[5]),
        .R(1'b0));
  FDRE \select_ln93_9_reg_5965_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[6]),
        .Q(select_ln93_9_reg_5965[6]),
        .R(1'b0));
  FDRE \select_ln93_9_reg_5965_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[7]),
        .Q(select_ln93_9_reg_5965[7]),
        .R(1'b0));
  CARRY8 \select_ln93_9_reg_5965_reg[7]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\select_ln93_9_reg_5965_reg[7]_i_3_n_3 ,\select_ln93_9_reg_5965_reg[7]_i_3_n_4 ,\select_ln93_9_reg_5965_reg[7]_i_3_n_5 ,\select_ln93_9_reg_5965_reg[7]_i_3_n_6 ,\select_ln93_9_reg_5965_reg[7]_i_3_n_7 ,\select_ln93_9_reg_5965_reg[7]_i_3_n_8 ,\select_ln93_9_reg_5965_reg[7]_i_3_n_9 ,\select_ln93_9_reg_5965_reg[7]_i_3_n_10 }),
        .DI(zext_ln1351_reg_5466_reg),
        .O(O),
        .S({\select_ln93_9_reg_5965[7]_i_6_n_3 ,\select_ln93_9_reg_5965[7]_i_7_n_3 ,\select_ln93_9_reg_5965[7]_i_8_n_3 ,\select_ln93_9_reg_5965[7]_i_9_n_3 ,\select_ln93_9_reg_5965[7]_i_10_n_3 ,\select_ln93_9_reg_5965[7]_i_11_n_3 ,\select_ln93_9_reg_5965[7]_i_12_n_3 ,\select_ln93_9_reg_5965[7]_i_13_n_3 }));
  FDRE \select_ln93_9_reg_5965_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(select_ln93_9_fu_3965_p3[8]),
        .Q(select_ln93_9_reg_5965[8]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_20 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_20_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_20_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_20_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_20_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_20_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_20_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_63_n_3 ,\select_ln93_9_reg_5965[8]_i_64_n_3 ,\select_ln93_9_reg_5965[8]_i_65_n_3 ,\select_ln93_9_reg_5965[8]_i_66_n_3 ,\select_ln93_9_reg_5965[8]_i_67_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_20_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_68_n_3 ,\select_ln93_9_reg_5965[8]_i_69_n_3 ,\select_ln93_9_reg_5965[8]_i_70_n_3 ,\select_ln93_9_reg_5965[8]_i_71_n_3 ,\select_ln93_9_reg_5965[8]_i_72_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_3_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_3_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_3_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_3_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_10_n_3 ,\select_ln93_9_reg_5965[8]_i_11_n_3 ,\select_ln93_9_reg_5965[8]_i_12_n_3 ,\select_ln93_9_reg_5965[8]_i_13_n_3 ,\select_ln93_9_reg_5965[8]_i_14_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_15_n_3 ,\select_ln93_9_reg_5965[8]_i_16_n_3 ,\select_ln93_9_reg_5965[8]_i_17_n_3 ,\select_ln93_9_reg_5965[8]_i_18_n_3 ,\select_ln93_9_reg_5965[8]_i_19_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_32 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_32_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_32_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_32_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_32_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_32_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_32_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_75_n_3 ,\select_ln93_9_reg_5965[8]_i_76_n_3 ,\select_ln93_9_reg_5965[8]_i_77_n_3 ,\select_ln93_9_reg_5965[8]_i_78_n_3 ,\select_ln93_9_reg_5965[8]_i_79_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_32_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_80_n_3 ,\select_ln93_9_reg_5965[8]_i_81_n_3 ,\select_ln93_9_reg_5965[8]_i_82_n_3 ,\select_ln93_9_reg_5965[8]_i_83_n_3 ,\select_ln93_9_reg_5965[8]_i_84_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_34 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_34_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_34_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_34_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_34_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_34_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_34_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_85_n_3 ,\select_ln93_9_reg_5965[8]_i_86_n_3 ,\select_ln93_9_reg_5965[8]_i_87_n_3 ,\select_ln93_9_reg_5965[8]_i_88_n_3 ,\select_ln93_9_reg_5965[8]_i_89_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_34_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_90_n_3 ,\select_ln93_9_reg_5965[8]_i_91_n_3 ,\select_ln93_9_reg_5965[8]_i_92_n_3 ,\select_ln93_9_reg_5965[8]_i_93_n_3 ,\select_ln93_9_reg_5965[8]_i_94_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_5_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_5_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_5_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_5_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_21_n_3 ,\select_ln93_9_reg_5965[8]_i_22_n_3 ,\select_ln93_9_reg_5965[8]_i_23_n_3 ,\select_ln93_9_reg_5965[8]_i_24_n_3 ,\select_ln93_9_reg_5965[8]_i_25_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_26_n_3 ,\select_ln93_9_reg_5965[8]_i_27_n_3 ,\select_ln93_9_reg_5965[8]_i_28_n_3 ,\select_ln93_9_reg_5965[8]_i_29_n_3 ,\select_ln93_9_reg_5965[8]_i_30_n_3 }));
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_6 
       (.CI(\select_ln93_9_reg_5965_reg[7]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_6_CO_UNCONNECTED [7:1],\zext_ln1351_reg_5466_reg[7]_4 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_6_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_73 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_73_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_73_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_73_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_73_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_73_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_73_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_103_n_3 ,\select_ln93_9_reg_5965[8]_i_104_n_3 ,\select_ln93_9_reg_5965[8]_i_105_n_3 ,\select_ln93_9_reg_5965[8]_i_106_n_3 ,\select_ln93_9_reg_5965[8]_i_107_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_73_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_108_n_3 ,\select_ln93_9_reg_5965[8]_i_109_n_3 ,\select_ln93_9_reg_5965[8]_i_110_n_3 ,\select_ln93_9_reg_5965[8]_i_111_n_3 ,\select_ln93_9_reg_5965[8]_i_112_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_74 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_74_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_74_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_74_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_74_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_74_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_74_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_113_n_3 ,\select_ln93_9_reg_5965[8]_i_114_n_3 ,\select_ln93_9_reg_5965[8]_i_115_n_3 ,\select_ln93_9_reg_5965[8]_i_116_n_3 ,\select_ln93_9_reg_5965[8]_i_117_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_74_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_118_n_3 ,\select_ln93_9_reg_5965[8]_i_119_n_3 ,\select_ln93_9_reg_5965[8]_i_120_n_3 ,\select_ln93_9_reg_5965[8]_i_121_n_3 ,\select_ln93_9_reg_5965[8]_i_122_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_8 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_8_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_8_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_8_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_8_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_8_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_8_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_35_n_3 ,\select_ln93_9_reg_5965[8]_i_36_n_3 ,\select_ln93_9_reg_5965[8]_i_37_n_3 ,\select_ln93_9_reg_5965[8]_i_38_n_3 ,\select_ln93_9_reg_5965[8]_i_39_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_8_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_40_n_3 ,\select_ln93_9_reg_5965[8]_i_41_n_3 ,\select_ln93_9_reg_5965[8]_i_42_n_3 ,\select_ln93_9_reg_5965[8]_i_43_n_3 ,\select_ln93_9_reg_5965[8]_i_44_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln93_9_reg_5965_reg[8]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln93_9_reg_5965_reg[8]_i_9_CO_UNCONNECTED [7:5],\select_ln93_9_reg_5965_reg[8]_i_9_n_6 ,\select_ln93_9_reg_5965_reg[8]_i_9_n_7 ,\select_ln93_9_reg_5965_reg[8]_i_9_n_8 ,\select_ln93_9_reg_5965_reg[8]_i_9_n_9 ,\select_ln93_9_reg_5965_reg[8]_i_9_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_45_n_3 ,\select_ln93_9_reg_5965[8]_i_46_n_3 ,\select_ln93_9_reg_5965[8]_i_47_n_3 ,\select_ln93_9_reg_5965[8]_i_48_n_3 ,\select_ln93_9_reg_5965[8]_i_49_n_3 }),
        .O(\NLW_select_ln93_9_reg_5965_reg[8]_i_9_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln93_9_reg_5965[8]_i_50_n_3 ,\select_ln93_9_reg_5965[8]_i_51_n_3 ,\select_ln93_9_reg_5965[8]_i_52_n_3 ,\select_ln93_9_reg_5965[8]_i_53_n_3 ,\select_ln93_9_reg_5965[8]_i_54_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h28000000)) 
    \spec_select5220_reg_5319[0]_i_1 
       (.I0(\spec_select5236_reg_5324[0]_i_2_n_3 ),
        .I1(empty_32_reg_672_reg__0),
        .I2(empty_32_reg_672_reg[2]),
        .I3(empty_32_reg_672_reg[4]),
        .I4(empty_32_reg_672_reg[3]),
        .O(spec_select5220_fu_1650_p2));
  FDRE \spec_select5220_reg_5319_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(spec_select5220_fu_1650_p2),
        .Q(spec_select5220_reg_5319),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0AA8000000000000)) 
    \spec_select5236_reg_5324[0]_i_1 
       (.I0(\spec_select5236_reg_5324[0]_i_2_n_3 ),
        .I1(empty_32_reg_672_reg[0]),
        .I2(empty_32_reg_672_reg[2]),
        .I3(empty_32_reg_672_reg__0),
        .I4(empty_32_reg_672_reg[4]),
        .I5(empty_32_reg_672_reg[3]),
        .O(spec_select5236_fu_1662_p2));
  LUT6 #(
    .INIT(64'h0004000000000200)) 
    \spec_select5236_reg_5324[0]_i_2 
       (.I0(empty_32_reg_672_reg[10]),
        .I1(empty_32_reg_672_reg[9]),
        .I2(\spec_select5236_reg_5324[0]_i_3_n_3 ),
        .I3(\spec_select5236_reg_5324[0]_i_4_n_3 ),
        .I4(empty_32_reg_672_reg[7]),
        .I5(empty_32_reg_672_reg[8]),
        .O(\spec_select5236_reg_5324[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFEBBB)) 
    \spec_select5236_reg_5324[0]_i_3 
       (.I0(empty_32_reg_672_reg[6]),
        .I1(empty_32_reg_672_reg[5]),
        .I2(\spec_select5236_reg_5324[0]_i_5_n_3 ),
        .I3(empty_32_reg_672_reg[4]),
        .I4(cmp_i_i296_i_fu_1602_p2),
        .O(\spec_select5236_reg_5324[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h1555555555555555)) 
    \spec_select5236_reg_5324[0]_i_4 
       (.I0(empty_32_reg_672_reg[6]),
        .I1(empty_32_reg_672_reg[2]),
        .I2(empty_32_reg_672_reg__0),
        .I3(empty_32_reg_672_reg[3]),
        .I4(empty_32_reg_672_reg[4]),
        .I5(empty_32_reg_672_reg[5]),
        .O(\spec_select5236_reg_5324[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \spec_select5236_reg_5324[0]_i_5 
       (.I0(empty_32_reg_672_reg[2]),
        .I1(empty_32_reg_672_reg__0),
        .I2(empty_32_reg_672_reg[3]),
        .O(\spec_select5236_reg_5324[0]_i_5_n_3 ));
  FDRE \spec_select5236_reg_5324_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(spec_select5236_fu_1662_p2),
        .Q(spec_select5236_reg_5324),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \spec_select5252_reg_5329[0]_i_1 
       (.I0(cmp_i_i230_i_6_fu_1668_p2),
        .I1(cmp_i_i296_i_fu_1602_p2),
        .O(spec_select5252_fu_1674_p2));
  LUT3 #(
    .INIT(8'h06)) 
    \spec_select5252_reg_5329[0]_i_10 
       (.I0(\spec_select5252_reg_5329[0]_i_14_n_3 ),
        .I1(empty_32_reg_672_reg[6]),
        .I2(empty_32_reg_672_reg[7]),
        .O(\spec_select5252_reg_5329[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h8888888881111111)) 
    \spec_select5252_reg_5329[0]_i_11 
       (.I0(empty_32_reg_672_reg[5]),
        .I1(empty_32_reg_672_reg[4]),
        .I2(empty_32_reg_672_reg[2]),
        .I3(empty_32_reg_672_reg__0),
        .I4(empty_32_reg_672_reg[0]),
        .I5(empty_32_reg_672_reg[3]),
        .O(\spec_select5252_reg_5329[0]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h402A)) 
    \spec_select5252_reg_5329[0]_i_12 
       (.I0(empty_32_reg_672_reg[3]),
        .I1(empty_32_reg_672_reg[0]),
        .I2(empty_32_reg_672_reg__0),
        .I3(empty_32_reg_672_reg[2]),
        .O(\spec_select5252_reg_5329[0]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \spec_select5252_reg_5329[0]_i_13 
       (.I0(empty_32_reg_672_reg[0]),
        .I1(empty_32_reg_672_reg__0),
        .O(\spec_select5252_reg_5329[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h8888888880000000)) 
    \spec_select5252_reg_5329[0]_i_14 
       (.I0(empty_32_reg_672_reg[5]),
        .I1(empty_32_reg_672_reg[4]),
        .I2(empty_32_reg_672_reg[2]),
        .I3(empty_32_reg_672_reg__0),
        .I4(empty_32_reg_672_reg[0]),
        .I5(empty_32_reg_672_reg[3]),
        .O(\spec_select5252_reg_5329[0]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFAAA9)) 
    \spec_select5252_reg_5329[0]_i_3 
       (.I0(empty_32_reg_672_reg[8]),
        .I1(empty_32_reg_672_reg[6]),
        .I2(\spec_select5252_reg_5329[0]_i_14_n_3 ),
        .I3(empty_32_reg_672_reg[7]),
        .I4(empty_32_reg_672_reg[9]),
        .O(\spec_select5252_reg_5329[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \spec_select5252_reg_5329[0]_i_4 
       (.I0(empty_32_reg_672_reg[7]),
        .I1(empty_32_reg_672_reg[6]),
        .I2(\spec_select5252_reg_5329[0]_i_14_n_3 ),
        .O(\spec_select5252_reg_5329[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h1555FFFFFFFFEAAA)) 
    \spec_select5252_reg_5329[0]_i_5 
       (.I0(empty_32_reg_672_reg[3]),
        .I1(empty_32_reg_672_reg[0]),
        .I2(empty_32_reg_672_reg__0),
        .I3(empty_32_reg_672_reg[2]),
        .I4(empty_32_reg_672_reg[4]),
        .I5(empty_32_reg_672_reg[5]),
        .O(\spec_select5252_reg_5329[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hEA7F)) 
    \spec_select5252_reg_5329[0]_i_6 
       (.I0(empty_32_reg_672_reg[2]),
        .I1(empty_32_reg_672_reg__0),
        .I2(empty_32_reg_672_reg[0]),
        .I3(empty_32_reg_672_reg[3]),
        .O(\spec_select5252_reg_5329[0]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h7)) 
    \spec_select5252_reg_5329[0]_i_7 
       (.I0(empty_32_reg_672_reg__0),
        .I1(empty_32_reg_672_reg[0]),
        .O(\spec_select5252_reg_5329[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \spec_select5252_reg_5329[0]_i_8 
       (.I0(empty_32_reg_672_reg[10]),
        .I1(\spec_select5252_reg_5329[0]_i_14_n_3 ),
        .I2(empty_32_reg_672_reg[6]),
        .I3(empty_32_reg_672_reg[7]),
        .I4(empty_32_reg_672_reg[8]),
        .I5(empty_32_reg_672_reg[9]),
        .O(\spec_select5252_reg_5329[0]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h00015554)) 
    \spec_select5252_reg_5329[0]_i_9 
       (.I0(empty_32_reg_672_reg[9]),
        .I1(empty_32_reg_672_reg[7]),
        .I2(\spec_select5252_reg_5329[0]_i_14_n_3 ),
        .I3(empty_32_reg_672_reg[6]),
        .I4(empty_32_reg_672_reg[8]),
        .O(\spec_select5252_reg_5329[0]_i_9_n_3 ));
  FDRE \spec_select5252_reg_5329_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(spec_select5252_fu_1674_p2),
        .Q(spec_select5252_reg_5329),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \spec_select5252_reg_5329_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_spec_select5252_reg_5329_reg[0]_i_2_CO_UNCONNECTED [7:6],cmp_i_i230_i_6_fu_1668_p2,\spec_select5252_reg_5329_reg[0]_i_2_n_6 ,\spec_select5252_reg_5329_reg[0]_i_2_n_7 ,\spec_select5252_reg_5329_reg[0]_i_2_n_8 ,\spec_select5252_reg_5329_reg[0]_i_2_n_9 ,\spec_select5252_reg_5329_reg[0]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\spec_select5252_reg_5329[0]_i_3_n_3 ,\spec_select5252_reg_5329[0]_i_4_n_3 ,\spec_select5252_reg_5329[0]_i_5_n_3 ,\spec_select5252_reg_5329[0]_i_6_n_3 ,\spec_select5252_reg_5329[0]_i_7_n_3 }),
        .O(\NLW_spec_select5252_reg_5329_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\spec_select5252_reg_5329[0]_i_8_n_3 ,\spec_select5252_reg_5329[0]_i_9_n_3 ,\spec_select5252_reg_5329[0]_i_10_n_3 ,\spec_select5252_reg_5329[0]_i_11_n_3 ,\spec_select5252_reg_5329[0]_i_12_n_3 ,\spec_select5252_reg_5329[0]_i_13_n_3 }));
  LUT4 #(
    .INIT(16'hA2AA)) 
    \src_buf_V_0_2_0_reg_1374[7]_i_1 
       (.I0(p_0_in4_in),
        .I1(ap_enable_reg_pp3_iter5),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_block_pp3_stage0_subdone),
        .O(src_buf_V_0_2_0_reg_1374));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf_V_0_2_0_reg_1374[7]_i_2 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter5),
        .O(src_buf_V_0_2_0_reg_13740));
  FDRE \src_buf_V_0_2_0_reg_1374_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_0_2_1_reg_1433[0]),
        .Q(\src_buf_V_0_2_0_reg_1374_reg_n_3_[0] ),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_0_2_0_reg_1374_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_0_2_1_reg_1433[1]),
        .Q(\src_buf_V_0_2_0_reg_1374_reg_n_3_[1] ),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_0_2_0_reg_1374_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_0_2_1_reg_1433[2]),
        .Q(\src_buf_V_0_2_0_reg_1374_reg_n_3_[2] ),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_0_2_0_reg_1374_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_0_2_1_reg_1433[3]),
        .Q(\src_buf_V_0_2_0_reg_1374_reg_n_3_[3] ),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_0_2_0_reg_1374_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_0_2_1_reg_1433[4]),
        .Q(\src_buf_V_0_2_0_reg_1374_reg_n_3_[4] ),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_0_2_0_reg_1374_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_0_2_1_reg_1433[5]),
        .Q(\src_buf_V_0_2_0_reg_1374_reg_n_3_[5] ),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_0_2_0_reg_1374_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_0_2_1_reg_1433[6]),
        .Q(\src_buf_V_0_2_0_reg_1374_reg_n_3_[6] ),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_0_2_0_reg_1374_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_0_2_1_reg_1433[7]),
        .Q(\src_buf_V_0_2_0_reg_1374_reg_n_3_[7] ),
        .R(src_buf_V_0_2_0_reg_1374));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_V_0_2_1_reg_1433[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter4),
        .I1(ap_block_pp3_stage0_subdone),
        .O(p_24_in));
  FDRE \src_buf_V_0_2_1_reg_1433_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[0]),
        .Q(src_buf_V_0_2_1_reg_1433[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_reg_1433_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[1]),
        .Q(src_buf_V_0_2_1_reg_1433[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_reg_1433_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[2]),
        .Q(src_buf_V_0_2_1_reg_1433[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_reg_1433_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[3]),
        .Q(src_buf_V_0_2_1_reg_1433[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_reg_1433_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[4]),
        .Q(src_buf_V_0_2_1_reg_1433[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_reg_1433_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[5]),
        .Q(src_buf_V_0_2_1_reg_1433[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_reg_1433_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[6]),
        .Q(src_buf_V_0_2_1_reg_1433[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_1_reg_1433_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[7]),
        .Q(src_buf_V_0_2_1_reg_1433[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_2_reg_1030_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_3_1_reg_1318[0]),
        .Q(\src_buf_V_0_2_reg_1030_reg_n_3_[0] ),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_2_reg_1030_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_3_1_reg_1318[1]),
        .Q(\src_buf_V_0_2_reg_1030_reg_n_3_[1] ),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_2_reg_1030_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_3_1_reg_1318[2]),
        .Q(\src_buf_V_0_2_reg_1030_reg_n_3_[2] ),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_2_reg_1030_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_3_1_reg_1318[3]),
        .Q(\src_buf_V_0_2_reg_1030_reg_n_3_[3] ),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_2_reg_1030_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_3_1_reg_1318[4]),
        .Q(\src_buf_V_0_2_reg_1030_reg_n_3_[4] ),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_2_reg_1030_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_3_1_reg_1318[5]),
        .Q(\src_buf_V_0_2_reg_1030_reg_n_3_[5] ),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_2_reg_1030_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_3_1_reg_1318[6]),
        .Q(\src_buf_V_0_2_reg_1030_reg_n_3_[6] ),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_2_reg_1030_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_3_1_reg_1318[7]),
        .Q(\src_buf_V_0_2_reg_1030_reg_n_3_[7] ),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_3_1_reg_1318_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_298),
        .Q(src_buf_V_0_3_1_reg_1318[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1318_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_297),
        .Q(src_buf_V_0_3_1_reg_1318[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1318_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_296),
        .Q(src_buf_V_0_3_1_reg_1318[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1318_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_295),
        .Q(src_buf_V_0_3_1_reg_1318[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1318_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_294),
        .Q(src_buf_V_0_3_1_reg_1318[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1318_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_293),
        .Q(src_buf_V_0_3_1_reg_1318[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1318_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_292),
        .Q(src_buf_V_0_3_1_reg_1318[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_1_reg_1318_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_291),
        .Q(src_buf_V_0_3_1_reg_1318[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_3_reg_1019_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_4_1_reg_1306[0]),
        .Q(src_buf_V_0_3_reg_1019[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_3_reg_1019_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_4_1_reg_1306[1]),
        .Q(src_buf_V_0_3_reg_1019[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_3_reg_1019_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_4_1_reg_1306[2]),
        .Q(src_buf_V_0_3_reg_1019[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_3_reg_1019_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_4_1_reg_1306[3]),
        .Q(src_buf_V_0_3_reg_1019[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_3_reg_1019_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_4_1_reg_1306[4]),
        .Q(src_buf_V_0_3_reg_1019[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_3_reg_1019_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_4_1_reg_1306[5]),
        .Q(src_buf_V_0_3_reg_1019[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_3_reg_1019_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_4_1_reg_1306[6]),
        .Q(src_buf_V_0_3_reg_1019[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_3_reg_1019_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_4_1_reg_1306[7]),
        .Q(src_buf_V_0_3_reg_1019[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_4_1_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_306),
        .Q(src_buf_V_0_4_1_reg_1306[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1306_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_305),
        .Q(src_buf_V_0_4_1_reg_1306[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1306_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_304),
        .Q(src_buf_V_0_4_1_reg_1306[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1306_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_303),
        .Q(src_buf_V_0_4_1_reg_1306[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1306_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_302),
        .Q(src_buf_V_0_4_1_reg_1306[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1306_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_301),
        .Q(src_buf_V_0_4_1_reg_1306[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1306_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_300),
        .Q(src_buf_V_0_4_1_reg_1306[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_4_1_reg_1306_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_299),
        .Q(src_buf_V_0_4_1_reg_1306[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_5_reg_5715_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_0_5_fu_2430_p3[0]),
        .Q(src_buf_V_0_5_reg_5715[0]),
        .R(1'b0));
  FDRE \src_buf_V_0_5_reg_5715_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_0_5_fu_2430_p3[1]),
        .Q(src_buf_V_0_5_reg_5715[1]),
        .R(1'b0));
  FDRE \src_buf_V_0_5_reg_5715_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_0_5_fu_2430_p3[2]),
        .Q(src_buf_V_0_5_reg_5715[2]),
        .R(1'b0));
  FDRE \src_buf_V_0_5_reg_5715_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_0_5_fu_2430_p3[3]),
        .Q(src_buf_V_0_5_reg_5715[3]),
        .R(1'b0));
  FDRE \src_buf_V_0_5_reg_5715_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_0_5_fu_2430_p3[4]),
        .Q(src_buf_V_0_5_reg_5715[4]),
        .R(1'b0));
  FDRE \src_buf_V_0_5_reg_5715_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_0_5_fu_2430_p3[5]),
        .Q(src_buf_V_0_5_reg_5715[5]),
        .R(1'b0));
  FDRE \src_buf_V_0_5_reg_5715_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_0_5_fu_2430_p3[6]),
        .Q(src_buf_V_0_5_reg_5715[6]),
        .R(1'b0));
  FDRE \src_buf_V_0_5_reg_5715_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_0_5_fu_2430_p3[7]),
        .Q(src_buf_V_0_5_reg_5715[7]),
        .R(1'b0));
  FDRE \src_buf_V_0_6_3_reg_1008_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_5_reg_5715[0]),
        .Q(src_buf_V_0_6_3_reg_1008[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_6_3_reg_1008_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_5_reg_5715[1]),
        .Q(src_buf_V_0_6_3_reg_1008[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_6_3_reg_1008_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_5_reg_5715[2]),
        .Q(src_buf_V_0_6_3_reg_1008[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_6_3_reg_1008_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_5_reg_5715[3]),
        .Q(src_buf_V_0_6_3_reg_1008[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_6_3_reg_1008_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_5_reg_5715[4]),
        .Q(src_buf_V_0_6_3_reg_1008[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_6_3_reg_1008_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_5_reg_5715[5]),
        .Q(src_buf_V_0_6_3_reg_1008[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_6_3_reg_1008_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_5_reg_5715[6]),
        .Q(src_buf_V_0_6_3_reg_1008[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_0_6_3_reg_1008_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_0_5_reg_5715[7]),
        .Q(src_buf_V_0_6_3_reg_1008[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_1_0_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_1_1_1_reg_1421[0]),
        .Q(src_buf_V_1_1_0_reg_1363[0]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_1_1_0_reg_1363_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_1_1_1_reg_1421[1]),
        .Q(src_buf_V_1_1_0_reg_1363[1]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_1_1_0_reg_1363_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_1_1_1_reg_1421[2]),
        .Q(src_buf_V_1_1_0_reg_1363[2]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_1_1_0_reg_1363_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_1_1_1_reg_1421[3]),
        .Q(src_buf_V_1_1_0_reg_1363[3]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_1_1_0_reg_1363_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_1_1_1_reg_1421[4]),
        .Q(src_buf_V_1_1_0_reg_1363[4]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_1_1_0_reg_1363_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_1_1_1_reg_1421[5]),
        .Q(src_buf_V_1_1_0_reg_1363[5]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_1_1_0_reg_1363_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_1_1_1_reg_1421[6]),
        .Q(src_buf_V_1_1_0_reg_1363[6]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_1_1_0_reg_1363_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_1_1_1_reg_1421[7]),
        .Q(src_buf_V_1_1_0_reg_1363[7]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_1_1_1_reg_1421_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[0]),
        .Q(src_buf_V_1_1_1_reg_1421[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_reg_1421_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[1]),
        .Q(src_buf_V_1_1_1_reg_1421[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_reg_1421_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[2]),
        .Q(src_buf_V_1_1_1_reg_1421[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_reg_1421_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[3]),
        .Q(src_buf_V_1_1_1_reg_1421[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_reg_1421_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[4]),
        .Q(src_buf_V_1_1_1_reg_1421[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_reg_1421_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[5]),
        .Q(src_buf_V_1_1_1_reg_1421[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_reg_1421_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[6]),
        .Q(src_buf_V_1_1_1_reg_1421[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_1_reg_1421_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[7]),
        .Q(src_buf_V_1_1_1_reg_1421[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_1_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_2_1_reg_1294[0]),
        .Q(src_buf_V_1_1_reg_996[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_1_reg_996_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_2_1_reg_1294[1]),
        .Q(src_buf_V_1_1_reg_996[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_1_reg_996_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_2_1_reg_1294[2]),
        .Q(src_buf_V_1_1_reg_996[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_1_reg_996_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_2_1_reg_1294[3]),
        .Q(src_buf_V_1_1_reg_996[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_1_reg_996_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_2_1_reg_1294[4]),
        .Q(src_buf_V_1_1_reg_996[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_1_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_2_1_reg_1294[5]),
        .Q(src_buf_V_1_1_reg_996[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_1_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_2_1_reg_1294[6]),
        .Q(src_buf_V_1_1_reg_996[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_1_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_2_1_reg_1294[7]),
        .Q(src_buf_V_1_1_reg_996[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_2_1_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_242),
        .Q(src_buf_V_1_2_1_reg_1294[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1294_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_241),
        .Q(src_buf_V_1_2_1_reg_1294[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1294_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_240),
        .Q(src_buf_V_1_2_1_reg_1294[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1294_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_239),
        .Q(src_buf_V_1_2_1_reg_1294[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1294_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_238),
        .Q(src_buf_V_1_2_1_reg_1294[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1294_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_237),
        .Q(src_buf_V_1_2_1_reg_1294[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1294_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_236),
        .Q(src_buf_V_1_2_1_reg_1294[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_1_reg_1294_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_235),
        .Q(src_buf_V_1_2_1_reg_1294[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_2_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_3_1_reg_1282[0]),
        .Q(src_buf_V_1_2_reg_985[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_2_reg_985_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_3_1_reg_1282[1]),
        .Q(src_buf_V_1_2_reg_985[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_2_reg_985_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_3_1_reg_1282[2]),
        .Q(src_buf_V_1_2_reg_985[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_2_reg_985_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_3_1_reg_1282[3]),
        .Q(src_buf_V_1_2_reg_985[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_2_reg_985_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_3_1_reg_1282[4]),
        .Q(src_buf_V_1_2_reg_985[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_2_reg_985_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_3_1_reg_1282[5]),
        .Q(src_buf_V_1_2_reg_985[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_2_reg_985_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_3_1_reg_1282[6]),
        .Q(src_buf_V_1_2_reg_985[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_2_reg_985_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_3_1_reg_1282[7]),
        .Q(src_buf_V_1_2_reg_985[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_3_1_reg_1282_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_250),
        .Q(src_buf_V_1_3_1_reg_1282[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1282_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_249),
        .Q(src_buf_V_1_3_1_reg_1282[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1282_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_248),
        .Q(src_buf_V_1_3_1_reg_1282[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1282_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_247),
        .Q(src_buf_V_1_3_1_reg_1282[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1282_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_246),
        .Q(src_buf_V_1_3_1_reg_1282[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1282_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_245),
        .Q(src_buf_V_1_3_1_reg_1282[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1282_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_244),
        .Q(src_buf_V_1_3_1_reg_1282[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_1_reg_1282_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_243),
        .Q(src_buf_V_1_3_1_reg_1282[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_3_reg_974_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_4_1_reg_1270[0]),
        .Q(src_buf_V_1_3_reg_974[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_3_reg_974_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_4_1_reg_1270[1]),
        .Q(src_buf_V_1_3_reg_974[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_3_reg_974_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_4_1_reg_1270[2]),
        .Q(src_buf_V_1_3_reg_974[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_3_reg_974_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_4_1_reg_1270[3]),
        .Q(src_buf_V_1_3_reg_974[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_3_reg_974_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_4_1_reg_1270[4]),
        .Q(src_buf_V_1_3_reg_974[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_3_reg_974_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_4_1_reg_1270[5]),
        .Q(src_buf_V_1_3_reg_974[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_3_reg_974_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_4_1_reg_1270[6]),
        .Q(src_buf_V_1_3_reg_974[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_3_reg_974_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_4_1_reg_1270[7]),
        .Q(src_buf_V_1_3_reg_974[7]),
        .R(src_buf_V_0_2_reg_1030));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \src_buf_V_1_4_1_reg_1270[7]_i_2 
       (.I0(icmp_ln886_2_reg_5406_pp3_iter2_reg),
        .I1(\cmp_i_i_i_reg_5462_reg_n_3_[0] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter2_reg_reg_n_3_[0] ),
        .O(\src_buf_V_1_4_1_reg_1270[7]_i_2_n_3 ));
  FDRE \src_buf_V_1_4_1_reg_1270_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_314),
        .Q(src_buf_V_1_4_1_reg_1270[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1270_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_313),
        .Q(src_buf_V_1_4_1_reg_1270[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1270_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_312),
        .Q(src_buf_V_1_4_1_reg_1270[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1270_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_311),
        .Q(src_buf_V_1_4_1_reg_1270[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1270_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_310),
        .Q(src_buf_V_1_4_1_reg_1270[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1270_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_309),
        .Q(src_buf_V_1_4_1_reg_1270[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1270_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_308),
        .Q(src_buf_V_1_4_1_reg_1270[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_4_1_reg_1270_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_307),
        .Q(src_buf_V_1_4_1_reg_1270[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_5_reg_5709_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_1_5_fu_2420_p3[0]),
        .Q(src_buf_V_1_5_reg_5709[0]),
        .R(1'b0));
  FDRE \src_buf_V_1_5_reg_5709_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_1_5_fu_2420_p3[1]),
        .Q(src_buf_V_1_5_reg_5709[1]),
        .R(1'b0));
  FDRE \src_buf_V_1_5_reg_5709_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_1_5_fu_2420_p3[2]),
        .Q(src_buf_V_1_5_reg_5709[2]),
        .R(1'b0));
  FDRE \src_buf_V_1_5_reg_5709_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_1_5_fu_2420_p3[3]),
        .Q(src_buf_V_1_5_reg_5709[3]),
        .R(1'b0));
  FDRE \src_buf_V_1_5_reg_5709_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_1_5_fu_2420_p3[4]),
        .Q(src_buf_V_1_5_reg_5709[4]),
        .R(1'b0));
  FDRE \src_buf_V_1_5_reg_5709_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_1_5_fu_2420_p3[5]),
        .Q(src_buf_V_1_5_reg_5709[5]),
        .R(1'b0));
  FDRE \src_buf_V_1_5_reg_5709_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_1_5_fu_2420_p3[6]),
        .Q(src_buf_V_1_5_reg_5709[6]),
        .R(1'b0));
  FDRE \src_buf_V_1_5_reg_5709_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_1_5_fu_2420_p3[7]),
        .Q(src_buf_V_1_5_reg_5709[7]),
        .R(1'b0));
  FDRE \src_buf_V_1_6_3_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_5_reg_5709[0]),
        .Q(src_buf_V_1_6_3_reg_963[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_6_3_reg_963_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_5_reg_5709[1]),
        .Q(src_buf_V_1_6_3_reg_963[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_6_3_reg_963_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_5_reg_5709[2]),
        .Q(src_buf_V_1_6_3_reg_963[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_6_3_reg_963_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_5_reg_5709[3]),
        .Q(src_buf_V_1_6_3_reg_963[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_6_3_reg_963_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_5_reg_5709[4]),
        .Q(src_buf_V_1_6_3_reg_963[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_6_3_reg_963_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_5_reg_5709[5]),
        .Q(src_buf_V_1_6_3_reg_963[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_6_3_reg_963_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_5_reg_5709[6]),
        .Q(src_buf_V_1_6_3_reg_963[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_1_6_3_reg_963_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_1_5_reg_5709[7]),
        .Q(src_buf_V_1_6_3_reg_963[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_0_0_reg_1352_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_2_0_1_reg_1409[0]),
        .Q(src_buf_V_2_0_0_reg_1352[0]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_2_0_0_reg_1352_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_2_0_1_reg_1409[1]),
        .Q(src_buf_V_2_0_0_reg_1352[1]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_2_0_0_reg_1352_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_2_0_1_reg_1409[2]),
        .Q(src_buf_V_2_0_0_reg_1352[2]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_2_0_0_reg_1352_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_2_0_1_reg_1409[3]),
        .Q(src_buf_V_2_0_0_reg_1352[3]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_2_0_0_reg_1352_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_2_0_1_reg_1409[4]),
        .Q(src_buf_V_2_0_0_reg_1352[4]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_2_0_0_reg_1352_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_2_0_1_reg_1409[5]),
        .Q(src_buf_V_2_0_0_reg_1352[5]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_2_0_0_reg_1352_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_2_0_1_reg_1409[6]),
        .Q(src_buf_V_2_0_0_reg_1352[6]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_2_0_0_reg_1352_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_2_0_1_reg_1409[7]),
        .Q(src_buf_V_2_0_0_reg_1352[7]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_2_0_1_reg_1409_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[0]),
        .Q(src_buf_V_2_0_1_reg_1409[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_reg_1409_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[1]),
        .Q(src_buf_V_2_0_1_reg_1409[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_reg_1409_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[2]),
        .Q(src_buf_V_2_0_1_reg_1409[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_reg_1409_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[3]),
        .Q(src_buf_V_2_0_1_reg_1409[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_reg_1409_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[4]),
        .Q(src_buf_V_2_0_1_reg_1409[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_reg_1409_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[5]),
        .Q(src_buf_V_2_0_1_reg_1409[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_reg_1409_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[6]),
        .Q(src_buf_V_2_0_1_reg_1409[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_1_reg_1409_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[7]),
        .Q(src_buf_V_2_0_1_reg_1409[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_0_reg_951_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_1_1_reg_1258[0]),
        .Q(src_buf_V_2_0_reg_951[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_0_reg_951_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_1_1_reg_1258[1]),
        .Q(src_buf_V_2_0_reg_951[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_0_reg_951_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_1_1_reg_1258[2]),
        .Q(src_buf_V_2_0_reg_951[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_0_reg_951_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_1_1_reg_1258[3]),
        .Q(src_buf_V_2_0_reg_951[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_0_reg_951_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_1_1_reg_1258[4]),
        .Q(src_buf_V_2_0_reg_951[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_0_reg_951_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_1_1_reg_1258[5]),
        .Q(src_buf_V_2_0_reg_951[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_0_reg_951_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_1_1_reg_1258[6]),
        .Q(src_buf_V_2_0_reg_951[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_0_reg_951_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_1_1_reg_1258[7]),
        .Q(src_buf_V_2_0_reg_951[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_1_1_reg_1258_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_194),
        .Q(src_buf_V_2_1_1_reg_1258[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1258_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_193),
        .Q(src_buf_V_2_1_1_reg_1258[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1258_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_192),
        .Q(src_buf_V_2_1_1_reg_1258[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1258_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_191),
        .Q(src_buf_V_2_1_1_reg_1258[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1258_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_190),
        .Q(src_buf_V_2_1_1_reg_1258[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1258_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_189),
        .Q(src_buf_V_2_1_1_reg_1258[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1258_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_188),
        .Q(src_buf_V_2_1_1_reg_1258[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_1_reg_1258_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_187),
        .Q(src_buf_V_2_1_1_reg_1258[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_1_reg_940_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_2_1_reg_1246[0]),
        .Q(src_buf_V_2_1_reg_940[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_1_reg_940_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_2_1_reg_1246[1]),
        .Q(src_buf_V_2_1_reg_940[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_1_reg_940_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_2_1_reg_1246[2]),
        .Q(src_buf_V_2_1_reg_940[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_1_reg_940_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_2_1_reg_1246[3]),
        .Q(src_buf_V_2_1_reg_940[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_1_reg_940_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_2_1_reg_1246[4]),
        .Q(src_buf_V_2_1_reg_940[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_1_reg_940_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_2_1_reg_1246[5]),
        .Q(src_buf_V_2_1_reg_940[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_1_reg_940_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_2_1_reg_1246[6]),
        .Q(src_buf_V_2_1_reg_940[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_1_reg_940_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_2_1_reg_1246[7]),
        .Q(src_buf_V_2_1_reg_940[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_2_1_reg_1246_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_202),
        .Q(src_buf_V_2_2_1_reg_1246[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1246_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_201),
        .Q(src_buf_V_2_2_1_reg_1246[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1246_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_200),
        .Q(src_buf_V_2_2_1_reg_1246[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1246_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_199),
        .Q(src_buf_V_2_2_1_reg_1246[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1246_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_198),
        .Q(src_buf_V_2_2_1_reg_1246[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1246_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_197),
        .Q(src_buf_V_2_2_1_reg_1246[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1246_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_196),
        .Q(src_buf_V_2_2_1_reg_1246[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_1_reg_1246_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_195),
        .Q(src_buf_V_2_2_1_reg_1246[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_2_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_3_1_reg_1234[0]),
        .Q(src_buf_V_2_2_reg_929[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_2_reg_929_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_3_1_reg_1234[1]),
        .Q(src_buf_V_2_2_reg_929[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_2_reg_929_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_3_1_reg_1234[2]),
        .Q(src_buf_V_2_2_reg_929[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_2_reg_929_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_3_1_reg_1234[3]),
        .Q(src_buf_V_2_2_reg_929[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_2_reg_929_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_3_1_reg_1234[4]),
        .Q(src_buf_V_2_2_reg_929[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_2_reg_929_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_3_1_reg_1234[5]),
        .Q(src_buf_V_2_2_reg_929[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_2_reg_929_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_3_1_reg_1234[6]),
        .Q(src_buf_V_2_2_reg_929[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_2_reg_929_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_3_1_reg_1234[7]),
        .Q(src_buf_V_2_2_reg_929[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_3_1_reg_1234_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_210),
        .Q(src_buf_V_2_3_1_reg_1234[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1234_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_209),
        .Q(src_buf_V_2_3_1_reg_1234[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1234_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_208),
        .Q(src_buf_V_2_3_1_reg_1234[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1234_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_207),
        .Q(src_buf_V_2_3_1_reg_1234[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1234_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_206),
        .Q(src_buf_V_2_3_1_reg_1234[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1234_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_205),
        .Q(src_buf_V_2_3_1_reg_1234[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1234_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_204),
        .Q(src_buf_V_2_3_1_reg_1234[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_1_reg_1234_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_203),
        .Q(src_buf_V_2_3_1_reg_1234[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_3_reg_918_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_4_1_reg_1222[0]),
        .Q(src_buf_V_2_3_reg_918[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_3_reg_918_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_4_1_reg_1222[1]),
        .Q(src_buf_V_2_3_reg_918[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_3_reg_918_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_4_1_reg_1222[2]),
        .Q(src_buf_V_2_3_reg_918[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_3_reg_918_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_4_1_reg_1222[3]),
        .Q(src_buf_V_2_3_reg_918[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_3_reg_918_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_4_1_reg_1222[4]),
        .Q(src_buf_V_2_3_reg_918[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_3_reg_918_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_4_1_reg_1222[5]),
        .Q(src_buf_V_2_3_reg_918[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_3_reg_918_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_4_1_reg_1222[6]),
        .Q(src_buf_V_2_3_reg_918[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_3_reg_918_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_4_1_reg_1222[7]),
        .Q(src_buf_V_2_3_reg_918[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_4_1_reg_1222_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_218),
        .Q(src_buf_V_2_4_1_reg_1222[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1222_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_217),
        .Q(src_buf_V_2_4_1_reg_1222[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1222_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_216),
        .Q(src_buf_V_2_4_1_reg_1222[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1222_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_215),
        .Q(src_buf_V_2_4_1_reg_1222[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1222_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_214),
        .Q(src_buf_V_2_4_1_reg_1222[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1222_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_213),
        .Q(src_buf_V_2_4_1_reg_1222[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1222_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_212),
        .Q(src_buf_V_2_4_1_reg_1222[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_4_1_reg_1222_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_211),
        .Q(src_buf_V_2_4_1_reg_1222[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_5_reg_5703_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_2_5_fu_2409_p3[0]),
        .Q(src_buf_V_2_5_reg_5703[0]),
        .R(1'b0));
  FDRE \src_buf_V_2_5_reg_5703_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_2_5_fu_2409_p3[1]),
        .Q(src_buf_V_2_5_reg_5703[1]),
        .R(1'b0));
  FDRE \src_buf_V_2_5_reg_5703_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_2_5_fu_2409_p3[2]),
        .Q(src_buf_V_2_5_reg_5703[2]),
        .R(1'b0));
  FDRE \src_buf_V_2_5_reg_5703_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_2_5_fu_2409_p3[3]),
        .Q(src_buf_V_2_5_reg_5703[3]),
        .R(1'b0));
  FDRE \src_buf_V_2_5_reg_5703_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_2_5_fu_2409_p3[4]),
        .Q(src_buf_V_2_5_reg_5703[4]),
        .R(1'b0));
  FDRE \src_buf_V_2_5_reg_5703_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_2_5_fu_2409_p3[5]),
        .Q(src_buf_V_2_5_reg_5703[5]),
        .R(1'b0));
  FDRE \src_buf_V_2_5_reg_5703_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_2_5_fu_2409_p3[6]),
        .Q(src_buf_V_2_5_reg_5703[6]),
        .R(1'b0));
  FDRE \src_buf_V_2_5_reg_5703_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_2_5_fu_2409_p3[7]),
        .Q(src_buf_V_2_5_reg_5703[7]),
        .R(1'b0));
  FDRE \src_buf_V_2_6_3_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_5_reg_5703[0]),
        .Q(src_buf_V_2_6_3_reg_907[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_6_3_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_5_reg_5703[1]),
        .Q(src_buf_V_2_6_3_reg_907[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_6_3_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_5_reg_5703[2]),
        .Q(src_buf_V_2_6_3_reg_907[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_6_3_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_5_reg_5703[3]),
        .Q(src_buf_V_2_6_3_reg_907[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_6_3_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_5_reg_5703[4]),
        .Q(src_buf_V_2_6_3_reg_907[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_6_3_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_5_reg_5703[5]),
        .Q(src_buf_V_2_6_3_reg_907[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_6_3_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_5_reg_5703[6]),
        .Q(src_buf_V_2_6_3_reg_907[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_2_6_3_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_2_5_reg_5703[7]),
        .Q(src_buf_V_2_6_3_reg_907[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_0_0_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_3_0_1_reg_1397[0]),
        .Q(src_buf_V_3_0_0_reg_1341[0]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_3_0_0_reg_1341_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_3_0_1_reg_1397[1]),
        .Q(src_buf_V_3_0_0_reg_1341[1]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_3_0_0_reg_1341_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_3_0_1_reg_1397[2]),
        .Q(src_buf_V_3_0_0_reg_1341[2]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_3_0_0_reg_1341_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_3_0_1_reg_1397[3]),
        .Q(src_buf_V_3_0_0_reg_1341[3]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_3_0_0_reg_1341_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_3_0_1_reg_1397[4]),
        .Q(src_buf_V_3_0_0_reg_1341[4]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_3_0_0_reg_1341_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_3_0_1_reg_1397[5]),
        .Q(src_buf_V_3_0_0_reg_1341[5]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_3_0_0_reg_1341_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_3_0_1_reg_1397[6]),
        .Q(src_buf_V_3_0_0_reg_1341[6]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_3_0_0_reg_1341_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_3_0_1_reg_1397[7]),
        .Q(src_buf_V_3_0_0_reg_1341[7]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_3_0_1_reg_1397_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[0]),
        .Q(src_buf_V_3_0_1_reg_1397[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_reg_1397_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[1]),
        .Q(src_buf_V_3_0_1_reg_1397[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_reg_1397_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[2]),
        .Q(src_buf_V_3_0_1_reg_1397[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_reg_1397_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[3]),
        .Q(src_buf_V_3_0_1_reg_1397[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_reg_1397_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[4]),
        .Q(src_buf_V_3_0_1_reg_1397[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_reg_1397_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[5]),
        .Q(src_buf_V_3_0_1_reg_1397[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_reg_1397_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[6]),
        .Q(src_buf_V_3_0_1_reg_1397[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_1_reg_1397_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[7]),
        .Q(src_buf_V_3_0_1_reg_1397[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_0_reg_895_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_1_1_reg_1210[0]),
        .Q(src_buf_V_3_0_reg_895[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_0_reg_895_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_1_1_reg_1210[1]),
        .Q(src_buf_V_3_0_reg_895[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_0_reg_895_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_1_1_reg_1210[2]),
        .Q(src_buf_V_3_0_reg_895[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_0_reg_895_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_1_1_reg_1210[3]),
        .Q(src_buf_V_3_0_reg_895[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_0_reg_895_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_1_1_reg_1210[4]),
        .Q(src_buf_V_3_0_reg_895[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_0_reg_895_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_1_1_reg_1210[5]),
        .Q(src_buf_V_3_0_reg_895[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_0_reg_895_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_1_1_reg_1210[6]),
        .Q(src_buf_V_3_0_reg_895[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_0_reg_895_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_1_1_reg_1210[7]),
        .Q(src_buf_V_3_0_reg_895[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_1_1_reg_1210_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_170),
        .Q(src_buf_V_3_1_1_reg_1210[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1210_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_169),
        .Q(src_buf_V_3_1_1_reg_1210[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1210_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_168),
        .Q(src_buf_V_3_1_1_reg_1210[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1210_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_167),
        .Q(src_buf_V_3_1_1_reg_1210[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1210_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_166),
        .Q(src_buf_V_3_1_1_reg_1210[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1210_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_165),
        .Q(src_buf_V_3_1_1_reg_1210[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1210_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_164),
        .Q(src_buf_V_3_1_1_reg_1210[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_1_reg_1210_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_163),
        .Q(src_buf_V_3_1_1_reg_1210[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_1_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_2_1_reg_1198[0]),
        .Q(src_buf_V_3_1_reg_884[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_1_reg_884_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_2_1_reg_1198[1]),
        .Q(src_buf_V_3_1_reg_884[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_1_reg_884_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_2_1_reg_1198[2]),
        .Q(src_buf_V_3_1_reg_884[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_1_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_2_1_reg_1198[3]),
        .Q(src_buf_V_3_1_reg_884[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_1_reg_884_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_2_1_reg_1198[4]),
        .Q(src_buf_V_3_1_reg_884[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_1_reg_884_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_2_1_reg_1198[5]),
        .Q(src_buf_V_3_1_reg_884[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_1_reg_884_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_2_1_reg_1198[6]),
        .Q(src_buf_V_3_1_reg_884[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_1_reg_884_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_2_1_reg_1198[7]),
        .Q(src_buf_V_3_1_reg_884[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_2_1_reg_1198_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_290),
        .Q(src_buf_V_3_2_1_reg_1198[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1198_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_289),
        .Q(src_buf_V_3_2_1_reg_1198[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1198_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_288),
        .Q(src_buf_V_3_2_1_reg_1198[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1198_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_287),
        .Q(src_buf_V_3_2_1_reg_1198[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1198_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_286),
        .Q(src_buf_V_3_2_1_reg_1198[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1198_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_285),
        .Q(src_buf_V_3_2_1_reg_1198[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1198_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_284),
        .Q(src_buf_V_3_2_1_reg_1198[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_1_reg_1198_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_283),
        .Q(src_buf_V_3_2_1_reg_1198[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_2_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_3_1_reg_1186[0]),
        .Q(src_buf_V_3_2_reg_873[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_2_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_3_1_reg_1186[1]),
        .Q(src_buf_V_3_2_reg_873[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_2_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_3_1_reg_1186[2]),
        .Q(src_buf_V_3_2_reg_873[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_2_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_3_1_reg_1186[3]),
        .Q(src_buf_V_3_2_reg_873[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_2_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_3_1_reg_1186[4]),
        .Q(src_buf_V_3_2_reg_873[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_2_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_3_1_reg_1186[5]),
        .Q(src_buf_V_3_2_reg_873[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_2_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_3_1_reg_1186[6]),
        .Q(src_buf_V_3_2_reg_873[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_2_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_3_1_reg_1186[7]),
        .Q(src_buf_V_3_2_reg_873[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_3_1_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_274),
        .Q(src_buf_V_3_3_1_reg_1186[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1186_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_273),
        .Q(src_buf_V_3_3_1_reg_1186[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1186_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_272),
        .Q(src_buf_V_3_3_1_reg_1186[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1186_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_271),
        .Q(src_buf_V_3_3_1_reg_1186[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1186_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_270),
        .Q(src_buf_V_3_3_1_reg_1186[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1186_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_269),
        .Q(src_buf_V_3_3_1_reg_1186[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1186_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_268),
        .Q(src_buf_V_3_3_1_reg_1186[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_1_reg_1186_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_267),
        .Q(src_buf_V_3_3_1_reg_1186[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_3_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_4_1_reg_1174[0]),
        .Q(src_buf_V_3_3_reg_862[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_3_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_4_1_reg_1174[1]),
        .Q(src_buf_V_3_3_reg_862[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_3_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_4_1_reg_1174[2]),
        .Q(src_buf_V_3_3_reg_862[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_3_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_4_1_reg_1174[3]),
        .Q(src_buf_V_3_3_reg_862[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_3_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_4_1_reg_1174[4]),
        .Q(src_buf_V_3_3_reg_862[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_3_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_4_1_reg_1174[5]),
        .Q(src_buf_V_3_3_reg_862[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_3_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_4_1_reg_1174[6]),
        .Q(src_buf_V_3_3_reg_862[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_3_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_4_1_reg_1174[7]),
        .Q(src_buf_V_3_3_reg_862[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_4_1_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_282),
        .Q(src_buf_V_3_4_1_reg_1174[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_281),
        .Q(src_buf_V_3_4_1_reg_1174[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1174_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_280),
        .Q(src_buf_V_3_4_1_reg_1174[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1174_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_279),
        .Q(src_buf_V_3_4_1_reg_1174[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1174_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_278),
        .Q(src_buf_V_3_4_1_reg_1174[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1174_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_277),
        .Q(src_buf_V_3_4_1_reg_1174[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1174_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_276),
        .Q(src_buf_V_3_4_1_reg_1174[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_4_1_reg_1174_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_275),
        .Q(src_buf_V_3_4_1_reg_1174[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \src_buf_V_3_5_reg_5697[5]_i_3 
       (.I0(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp3_iter4),
        .O(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \src_buf_V_3_5_reg_5697[7]_i_3 
       (.I0(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp3_iter4),
        .O(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ));
  FDRE \src_buf_V_3_5_reg_5697_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_3_5_fu_2398_p3[0]),
        .Q(src_buf_V_3_5_reg_5697[0]),
        .R(1'b0));
  FDRE \src_buf_V_3_5_reg_5697_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_3_5_fu_2398_p3[1]),
        .Q(src_buf_V_3_5_reg_5697[1]),
        .R(1'b0));
  FDRE \src_buf_V_3_5_reg_5697_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_3_5_fu_2398_p3[2]),
        .Q(src_buf_V_3_5_reg_5697[2]),
        .R(1'b0));
  FDRE \src_buf_V_3_5_reg_5697_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_3_5_fu_2398_p3[3]),
        .Q(src_buf_V_3_5_reg_5697[3]),
        .R(1'b0));
  FDRE \src_buf_V_3_5_reg_5697_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_3_5_fu_2398_p3[4]),
        .Q(src_buf_V_3_5_reg_5697[4]),
        .R(1'b0));
  FDRE \src_buf_V_3_5_reg_5697_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_3_5_fu_2398_p3[5]),
        .Q(src_buf_V_3_5_reg_5697[5]),
        .R(1'b0));
  FDRE \src_buf_V_3_5_reg_5697_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_3_5_fu_2398_p3[6]),
        .Q(src_buf_V_3_5_reg_5697[6]),
        .R(1'b0));
  FDRE \src_buf_V_3_5_reg_5697_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_3_5_fu_2398_p3[7]),
        .Q(src_buf_V_3_5_reg_5697[7]),
        .R(1'b0));
  FDRE \src_buf_V_3_6_3_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_5_reg_5697[0]),
        .Q(src_buf_V_3_6_3_reg_851[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_6_3_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_5_reg_5697[1]),
        .Q(src_buf_V_3_6_3_reg_851[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_6_3_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_5_reg_5697[2]),
        .Q(src_buf_V_3_6_3_reg_851[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_6_3_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_5_reg_5697[3]),
        .Q(src_buf_V_3_6_3_reg_851[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_6_3_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_5_reg_5697[4]),
        .Q(src_buf_V_3_6_3_reg_851[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_6_3_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_5_reg_5697[5]),
        .Q(src_buf_V_3_6_3_reg_851[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_6_3_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_5_reg_5697[6]),
        .Q(src_buf_V_3_6_3_reg_851[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_3_6_3_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_3_5_reg_5697[7]),
        .Q(src_buf_V_3_6_3_reg_851[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_0_0_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_4_0_1_reg_1385[0]),
        .Q(src_buf_V_4_0_0_reg_1330[0]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_4_0_0_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_4_0_1_reg_1385[1]),
        .Q(src_buf_V_4_0_0_reg_1330[1]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_4_0_0_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_4_0_1_reg_1385[2]),
        .Q(src_buf_V_4_0_0_reg_1330[2]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_4_0_0_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_4_0_1_reg_1385[3]),
        .Q(src_buf_V_4_0_0_reg_1330[3]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_4_0_0_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_4_0_1_reg_1385[4]),
        .Q(src_buf_V_4_0_0_reg_1330[4]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_4_0_0_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_4_0_1_reg_1385[5]),
        .Q(src_buf_V_4_0_0_reg_1330[5]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_4_0_0_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_4_0_1_reg_1385[6]),
        .Q(src_buf_V_4_0_0_reg_1330[6]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_4_0_0_reg_1330_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_0_reg_13740),
        .D(src_buf_V_4_0_1_reg_1385[7]),
        .Q(src_buf_V_4_0_0_reg_1330[7]),
        .R(src_buf_V_0_2_0_reg_1374));
  FDRE \src_buf_V_4_0_1_reg_1385_reg[0] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[0]),
        .Q(src_buf_V_4_0_1_reg_1385[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_reg_1385_reg[1] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[1]),
        .Q(src_buf_V_4_0_1_reg_1385[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_reg_1385_reg[2] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[2]),
        .Q(src_buf_V_4_0_1_reg_1385[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_reg_1385_reg[3] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[3]),
        .Q(src_buf_V_4_0_1_reg_1385[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_reg_1385_reg[4] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[4]),
        .Q(src_buf_V_4_0_1_reg_1385[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_reg_1385_reg[5] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[5]),
        .Q(src_buf_V_4_0_1_reg_1385[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_reg_1385_reg[6] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[6]),
        .Q(src_buf_V_4_0_1_reg_1385[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_1_reg_1385_reg[7] 
       (.C(ap_clk),
        .CE(p_24_in),
        .D(ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[7]),
        .Q(src_buf_V_4_0_1_reg_1385[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_0_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_1_1_reg_1162[0]),
        .Q(src_buf_V_4_0_reg_839[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_0_reg_839_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_1_1_reg_1162[1]),
        .Q(src_buf_V_4_0_reg_839[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_0_reg_839_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_1_1_reg_1162[2]),
        .Q(src_buf_V_4_0_reg_839[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_0_reg_839_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_1_1_reg_1162[3]),
        .Q(src_buf_V_4_0_reg_839[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_0_reg_839_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_1_1_reg_1162[4]),
        .Q(src_buf_V_4_0_reg_839[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_0_reg_839_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_1_1_reg_1162[5]),
        .Q(src_buf_V_4_0_reg_839[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_0_reg_839_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_1_1_reg_1162[6]),
        .Q(src_buf_V_4_0_reg_839[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_0_reg_839_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_1_1_reg_1162[7]),
        .Q(src_buf_V_4_0_reg_839[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_1_1_reg_1162_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_110),
        .Q(src_buf_V_4_1_1_reg_1162[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1162_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_109),
        .Q(src_buf_V_4_1_1_reg_1162[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1162_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_108),
        .Q(src_buf_V_4_1_1_reg_1162[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1162_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_107),
        .Q(src_buf_V_4_1_1_reg_1162[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1162_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_106),
        .Q(src_buf_V_4_1_1_reg_1162[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1162_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_105),
        .Q(src_buf_V_4_1_1_reg_1162[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1162_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_104),
        .Q(src_buf_V_4_1_1_reg_1162[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_1_reg_1162_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_103),
        .Q(src_buf_V_4_1_1_reg_1162[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_1_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_2_1_reg_1150[0]),
        .Q(src_buf_V_4_1_reg_828[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_1_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_2_1_reg_1150[1]),
        .Q(src_buf_V_4_1_reg_828[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_1_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_2_1_reg_1150[2]),
        .Q(src_buf_V_4_1_reg_828[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_1_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_2_1_reg_1150[3]),
        .Q(src_buf_V_4_1_reg_828[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_1_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_2_1_reg_1150[4]),
        .Q(src_buf_V_4_1_reg_828[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_1_reg_828_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_2_1_reg_1150[5]),
        .Q(src_buf_V_4_1_reg_828[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_1_reg_828_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_2_1_reg_1150[6]),
        .Q(src_buf_V_4_1_reg_828[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_1_reg_828_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_2_1_reg_1150[7]),
        .Q(src_buf_V_4_1_reg_828[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_2_1_reg_1150_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_102),
        .Q(src_buf_V_4_2_1_reg_1150[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1150_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_101),
        .Q(src_buf_V_4_2_1_reg_1150[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1150_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_100),
        .Q(src_buf_V_4_2_1_reg_1150[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1150_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_99),
        .Q(src_buf_V_4_2_1_reg_1150[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1150_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_98),
        .Q(src_buf_V_4_2_1_reg_1150[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1150_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_97),
        .Q(src_buf_V_4_2_1_reg_1150[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1150_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_96),
        .Q(src_buf_V_4_2_1_reg_1150[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_1_reg_1150_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_95),
        .Q(src_buf_V_4_2_1_reg_1150[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_2_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_3_1_reg_1138[0]),
        .Q(src_buf_V_4_2_reg_817[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_2_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_3_1_reg_1138[1]),
        .Q(src_buf_V_4_2_reg_817[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_2_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_3_1_reg_1138[2]),
        .Q(src_buf_V_4_2_reg_817[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_2_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_3_1_reg_1138[3]),
        .Q(src_buf_V_4_2_reg_817[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_2_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_3_1_reg_1138[4]),
        .Q(src_buf_V_4_2_reg_817[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_2_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_3_1_reg_1138[5]),
        .Q(src_buf_V_4_2_reg_817[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_2_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_3_1_reg_1138[6]),
        .Q(src_buf_V_4_2_reg_817[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_2_reg_817_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_3_1_reg_1138[7]),
        .Q(src_buf_V_4_2_reg_817[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_3_1_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_94),
        .Q(src_buf_V_4_3_1_reg_1138[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1138_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_93),
        .Q(src_buf_V_4_3_1_reg_1138[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1138_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_92),
        .Q(src_buf_V_4_3_1_reg_1138[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1138_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_91),
        .Q(src_buf_V_4_3_1_reg_1138[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1138_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_90),
        .Q(src_buf_V_4_3_1_reg_1138[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1138_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_89),
        .Q(src_buf_V_4_3_1_reg_1138[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1138_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_88),
        .Q(src_buf_V_4_3_1_reg_1138[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_1_reg_1138_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_87),
        .Q(src_buf_V_4_3_1_reg_1138[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_3_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_4_1_reg_1126[0]),
        .Q(src_buf_V_4_3_reg_806[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_3_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_4_1_reg_1126[1]),
        .Q(src_buf_V_4_3_reg_806[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_3_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_4_1_reg_1126[2]),
        .Q(src_buf_V_4_3_reg_806[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_3_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_4_1_reg_1126[3]),
        .Q(src_buf_V_4_3_reg_806[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_3_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_4_1_reg_1126[4]),
        .Q(src_buf_V_4_3_reg_806[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_3_reg_806_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_4_1_reg_1126[5]),
        .Q(src_buf_V_4_3_reg_806[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_3_reg_806_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_4_1_reg_1126[6]),
        .Q(src_buf_V_4_3_reg_806[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_3_reg_806_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_4_1_reg_1126[7]),
        .Q(src_buf_V_4_3_reg_806[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_4_1_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_70),
        .Q(src_buf_V_4_4_1_reg_1126[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_69),
        .Q(src_buf_V_4_4_1_reg_1126[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1126_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_68),
        .Q(src_buf_V_4_4_1_reg_1126[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1126_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_67),
        .Q(src_buf_V_4_4_1_reg_1126[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1126_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_66),
        .Q(src_buf_V_4_4_1_reg_1126[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1126_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_65),
        .Q(src_buf_V_4_4_1_reg_1126[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1126_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_64),
        .Q(src_buf_V_4_4_1_reg_1126[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_4_1_reg_1126_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_63),
        .Q(src_buf_V_4_4_1_reg_1126[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_5_reg_5691_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_4_5_fu_2387_p3[0]),
        .Q(src_buf_V_4_5_reg_5691[0]),
        .R(1'b0));
  FDRE \src_buf_V_4_5_reg_5691_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_4_5_fu_2387_p3[1]),
        .Q(src_buf_V_4_5_reg_5691[1]),
        .R(1'b0));
  FDRE \src_buf_V_4_5_reg_5691_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_4_5_fu_2387_p3[2]),
        .Q(src_buf_V_4_5_reg_5691[2]),
        .R(1'b0));
  FDRE \src_buf_V_4_5_reg_5691_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_4_5_fu_2387_p3[3]),
        .Q(src_buf_V_4_5_reg_5691[3]),
        .R(1'b0));
  FDRE \src_buf_V_4_5_reg_5691_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_4_5_fu_2387_p3[4]),
        .Q(src_buf_V_4_5_reg_5691[4]),
        .R(1'b0));
  FDRE \src_buf_V_4_5_reg_5691_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_4_5_fu_2387_p3[5]),
        .Q(src_buf_V_4_5_reg_5691[5]),
        .R(1'b0));
  FDRE \src_buf_V_4_5_reg_5691_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_4_5_fu_2387_p3[6]),
        .Q(src_buf_V_4_5_reg_5691[6]),
        .R(1'b0));
  FDRE \src_buf_V_4_5_reg_5691_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_4_5_fu_2387_p3[7]),
        .Q(src_buf_V_4_5_reg_5691[7]),
        .R(1'b0));
  FDRE \src_buf_V_4_6_3_reg_795_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_5_reg_5691[0]),
        .Q(src_buf_V_4_6_3_reg_795[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_6_3_reg_795_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_5_reg_5691[1]),
        .Q(src_buf_V_4_6_3_reg_795[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_6_3_reg_795_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_5_reg_5691[2]),
        .Q(src_buf_V_4_6_3_reg_795[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_6_3_reg_795_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_5_reg_5691[3]),
        .Q(src_buf_V_4_6_3_reg_795[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_6_3_reg_795_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_5_reg_5691[4]),
        .Q(src_buf_V_4_6_3_reg_795[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_6_3_reg_795_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_5_reg_5691[5]),
        .Q(src_buf_V_4_6_3_reg_795[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_6_3_reg_795_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_5_reg_5691[6]),
        .Q(src_buf_V_4_6_3_reg_795[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_4_6_3_reg_795_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_4_5_reg_5691[7]),
        .Q(src_buf_V_4_6_3_reg_795[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_0_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_1_1_reg_1114[0]),
        .Q(src_buf_V_5_1_0_reg_784[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_0_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_1_1_reg_1114[1]),
        .Q(src_buf_V_5_1_0_reg_784[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_0_reg_784_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_1_1_reg_1114[2]),
        .Q(src_buf_V_5_1_0_reg_784[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_0_reg_784_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_1_1_reg_1114[3]),
        .Q(src_buf_V_5_1_0_reg_784[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_0_reg_784_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_1_1_reg_1114[4]),
        .Q(src_buf_V_5_1_0_reg_784[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_0_reg_784_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_1_1_reg_1114[5]),
        .Q(src_buf_V_5_1_0_reg_784[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_0_reg_784_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_1_1_reg_1114[6]),
        .Q(src_buf_V_5_1_0_reg_784[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_0_reg_784_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_1_1_reg_1114[7]),
        .Q(src_buf_V_5_1_0_reg_784[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_1_reg_1114_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_130),
        .Q(src_buf_V_5_1_1_reg_1114[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_reg_1114_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_129),
        .Q(src_buf_V_5_1_1_reg_1114[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_reg_1114_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_128),
        .Q(src_buf_V_5_1_1_reg_1114[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_reg_1114_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_42),
        .Q(src_buf_V_5_1_1_reg_1114[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_reg_1114_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_41),
        .Q(src_buf_V_5_1_1_reg_1114[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_reg_1114_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_40),
        .Q(src_buf_V_5_1_1_reg_1114[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_reg_1114_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_39),
        .Q(src_buf_V_5_1_1_reg_1114[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_1_reg_1114_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_127),
        .Q(src_buf_V_5_1_1_reg_1114[7]),
        .R(1'b0));
  FDRE \src_buf_V_5_1_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_2_1_reg_1102[0]),
        .Q(src_buf_V_5_1_reg_773[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_2_1_reg_1102[1]),
        .Q(src_buf_V_5_1_reg_773[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_2_1_reg_1102[2]),
        .Q(src_buf_V_5_1_reg_773[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_2_1_reg_1102[3]),
        .Q(src_buf_V_5_1_reg_773[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_2_1_reg_1102[4]),
        .Q(src_buf_V_5_1_reg_773[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_2_1_reg_1102[5]),
        .Q(src_buf_V_5_1_reg_773[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_2_1_reg_1102[6]),
        .Q(src_buf_V_5_1_reg_773[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_1_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_2_1_reg_1102[7]),
        .Q(src_buf_V_5_1_reg_773[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_2_1_reg_1102_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_126),
        .Q(src_buf_V_5_2_1_reg_1102[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1102_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_125),
        .Q(src_buf_V_5_2_1_reg_1102[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1102_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_124),
        .Q(src_buf_V_5_2_1_reg_1102[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1102_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_38),
        .Q(src_buf_V_5_2_1_reg_1102[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1102_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_37),
        .Q(src_buf_V_5_2_1_reg_1102[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1102_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_36),
        .Q(src_buf_V_5_2_1_reg_1102[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1102_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_35),
        .Q(src_buf_V_5_2_1_reg_1102[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_1_reg_1102_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_123),
        .Q(src_buf_V_5_2_1_reg_1102[7]),
        .R(1'b0));
  FDRE \src_buf_V_5_2_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_3_1_reg_1090[0]),
        .Q(src_buf_V_5_2_reg_762[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_2_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_3_1_reg_1090[1]),
        .Q(src_buf_V_5_2_reg_762[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_2_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_3_1_reg_1090[2]),
        .Q(src_buf_V_5_2_reg_762[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_2_reg_762_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_3_1_reg_1090[3]),
        .Q(src_buf_V_5_2_reg_762[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_2_reg_762_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_3_1_reg_1090[4]),
        .Q(src_buf_V_5_2_reg_762[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_2_reg_762_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_3_1_reg_1090[5]),
        .Q(src_buf_V_5_2_reg_762[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_2_reg_762_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_3_1_reg_1090[6]),
        .Q(src_buf_V_5_2_reg_762[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_2_reg_762_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_3_1_reg_1090[7]),
        .Q(src_buf_V_5_2_reg_762[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_3_1_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_122),
        .Q(src_buf_V_5_3_1_reg_1090[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_1090_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_121),
        .Q(src_buf_V_5_3_1_reg_1090[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_1090_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_120),
        .Q(src_buf_V_5_3_1_reg_1090[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_1090_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_34),
        .Q(src_buf_V_5_3_1_reg_1090[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_1090_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_33),
        .Q(src_buf_V_5_3_1_reg_1090[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_1090_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_32),
        .Q(src_buf_V_5_3_1_reg_1090[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_1090_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_31),
        .Q(src_buf_V_5_3_1_reg_1090[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_1_reg_1090_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_119),
        .Q(src_buf_V_5_3_1_reg_1090[7]),
        .R(1'b0));
  FDRE \src_buf_V_5_3_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_4_1_reg_1078[0]),
        .Q(src_buf_V_5_3_reg_751[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_3_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_4_1_reg_1078[1]),
        .Q(src_buf_V_5_3_reg_751[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_3_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_4_1_reg_1078[2]),
        .Q(src_buf_V_5_3_reg_751[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_3_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_4_1_reg_1078[3]),
        .Q(src_buf_V_5_3_reg_751[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_3_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_4_1_reg_1078[4]),
        .Q(src_buf_V_5_3_reg_751[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_3_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_4_1_reg_1078[5]),
        .Q(src_buf_V_5_3_reg_751[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_3_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_4_1_reg_1078[6]),
        .Q(src_buf_V_5_3_reg_751[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_3_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_4_1_reg_1078[7]),
        .Q(src_buf_V_5_3_reg_751[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_4_1_reg_1078_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_114),
        .Q(src_buf_V_5_4_1_reg_1078[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_1078_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_113),
        .Q(src_buf_V_5_4_1_reg_1078[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_1078_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_112),
        .Q(src_buf_V_5_4_1_reg_1078[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_1078_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_26),
        .Q(src_buf_V_5_4_1_reg_1078[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_1078_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_25),
        .Q(src_buf_V_5_4_1_reg_1078[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_1078_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_24),
        .Q(src_buf_V_5_4_1_reg_1078[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_1078_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_23),
        .Q(src_buf_V_5_4_1_reg_1078[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_4_1_reg_1078_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_111),
        .Q(src_buf_V_5_4_1_reg_1078[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \src_buf_V_5_5_reg_5686[0]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[0]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[0]),
        .O(\src_buf_V_5_5_reg_5686[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_5_reg_5686[1]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[1]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[1]),
        .O(\src_buf_V_5_5_reg_5686[1]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_5_reg_5686[2]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[2]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[2]),
        .O(\src_buf_V_5_5_reg_5686[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_5_reg_5686[3]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[3]),
        .O(\src_buf_V_5_5_reg_5686[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_5_reg_5686[4]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[4]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[4]),
        .O(\src_buf_V_5_5_reg_5686[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_5_reg_5686[5]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[5]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[5]),
        .O(\src_buf_V_5_5_reg_5686[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_5_reg_5686[6]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[6]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[6]),
        .O(\src_buf_V_5_5_reg_5686[6]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_5_5_reg_5686[7]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[7]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[7]),
        .O(\src_buf_V_5_5_reg_5686[7]_i_3_n_3 ));
  FDRE \src_buf_V_5_5_reg_5686_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_5_5_fu_2376_p3[0]),
        .Q(src_buf_V_5_5_reg_5686[0]),
        .R(1'b0));
  FDRE \src_buf_V_5_5_reg_5686_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_5_5_fu_2376_p3[1]),
        .Q(src_buf_V_5_5_reg_5686[1]),
        .R(1'b0));
  FDRE \src_buf_V_5_5_reg_5686_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_5_5_fu_2376_p3[2]),
        .Q(src_buf_V_5_5_reg_5686[2]),
        .R(1'b0));
  FDRE \src_buf_V_5_5_reg_5686_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_5_5_fu_2376_p3[3]),
        .Q(src_buf_V_5_5_reg_5686[3]),
        .R(1'b0));
  FDRE \src_buf_V_5_5_reg_5686_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_5_5_fu_2376_p3[4]),
        .Q(src_buf_V_5_5_reg_5686[4]),
        .R(1'b0));
  FDRE \src_buf_V_5_5_reg_5686_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_5_5_fu_2376_p3[5]),
        .Q(src_buf_V_5_5_reg_5686[5]),
        .R(1'b0));
  FDRE \src_buf_V_5_5_reg_5686_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_5_5_fu_2376_p3[6]),
        .Q(src_buf_V_5_5_reg_5686[6]),
        .R(1'b0));
  FDRE \src_buf_V_5_5_reg_5686_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_5_5_fu_2376_p3[7]),
        .Q(src_buf_V_5_5_reg_5686[7]),
        .R(1'b0));
  FDRE \src_buf_V_5_6_3_reg_740_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_5_reg_5686[0]),
        .Q(src_buf_V_5_6_3_reg_740[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_6_3_reg_740_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_5_reg_5686[1]),
        .Q(src_buf_V_5_6_3_reg_740[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_6_3_reg_740_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_5_reg_5686[2]),
        .Q(src_buf_V_5_6_3_reg_740[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_6_3_reg_740_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_5_reg_5686[3]),
        .Q(src_buf_V_5_6_3_reg_740[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_6_3_reg_740_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_5_reg_5686[4]),
        .Q(src_buf_V_5_6_3_reg_740[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_6_3_reg_740_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_5_reg_5686[5]),
        .Q(src_buf_V_5_6_3_reg_740[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_6_3_reg_740_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_5_reg_5686[6]),
        .Q(src_buf_V_5_6_3_reg_740[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_5_6_3_reg_740_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_5_5_reg_5686[7]),
        .Q(src_buf_V_5_6_3_reg_740[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_0_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_2_1_reg_1066[0]),
        .Q(src_buf_V_6_2_0_reg_729[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_0_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_2_1_reg_1066[1]),
        .Q(src_buf_V_6_2_0_reg_729[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_0_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_2_1_reg_1066[2]),
        .Q(src_buf_V_6_2_0_reg_729[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_0_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_2_1_reg_1066[3]),
        .Q(src_buf_V_6_2_0_reg_729[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_0_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_2_1_reg_1066[4]),
        .Q(src_buf_V_6_2_0_reg_729[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_0_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_2_1_reg_1066[5]),
        .Q(src_buf_V_6_2_0_reg_729[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_0_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_2_1_reg_1066[6]),
        .Q(src_buf_V_6_2_0_reg_729[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_0_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_2_1_reg_1066[7]),
        .Q(src_buf_V_6_2_0_reg_729[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_1_reg_1066_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_146),
        .Q(src_buf_V_6_2_1_reg_1066[0]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_reg_1066_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_145),
        .Q(src_buf_V_6_2_1_reg_1066[1]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_reg_1066_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_144),
        .Q(src_buf_V_6_2_1_reg_1066[2]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_reg_1066_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_59),
        .Q(src_buf_V_6_2_1_reg_1066[3]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_reg_1066_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_58),
        .Q(src_buf_V_6_2_1_reg_1066[4]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_reg_1066_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_57),
        .Q(src_buf_V_6_2_1_reg_1066[5]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_reg_1066_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_56),
        .Q(src_buf_V_6_2_1_reg_1066[6]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_1_reg_1066_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_143),
        .Q(src_buf_V_6_2_1_reg_1066[7]),
        .R(1'b0));
  FDRE \src_buf_V_6_2_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_3_1_reg_1054[0]),
        .Q(src_buf_V_6_2_reg_718[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_3_1_reg_1054[1]),
        .Q(src_buf_V_6_2_reg_718[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_reg_718_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_3_1_reg_1054[2]),
        .Q(src_buf_V_6_2_reg_718[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_reg_718_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_3_1_reg_1054[3]),
        .Q(src_buf_V_6_2_reg_718[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_reg_718_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_3_1_reg_1054[4]),
        .Q(src_buf_V_6_2_reg_718[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_reg_718_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_3_1_reg_1054[5]),
        .Q(src_buf_V_6_2_reg_718[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_reg_718_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_3_1_reg_1054[6]),
        .Q(src_buf_V_6_2_reg_718[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_2_reg_718_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_3_1_reg_1054[7]),
        .Q(src_buf_V_6_2_reg_718[7]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_3_1_reg_1054_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_142),
        .Q(src_buf_V_6_3_1_reg_1054[0]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_1054_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_141),
        .Q(src_buf_V_6_3_1_reg_1054[1]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_1054_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_140),
        .Q(src_buf_V_6_3_1_reg_1054[2]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_1054_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_55),
        .Q(src_buf_V_6_3_1_reg_1054[3]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_1054_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_54),
        .Q(src_buf_V_6_3_1_reg_1054[4]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_1054_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_53),
        .Q(src_buf_V_6_3_1_reg_1054[5]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_1054_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_52),
        .Q(src_buf_V_6_3_1_reg_1054[6]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_1_reg_1054_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_139),
        .Q(src_buf_V_6_3_1_reg_1054[7]),
        .R(1'b0));
  FDRE \src_buf_V_6_3_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_1_reg_1042[0]),
        .Q(src_buf_V_6_3_reg_707[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_3_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_1_reg_1042[1]),
        .Q(src_buf_V_6_3_reg_707[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_3_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_1_reg_1042[2]),
        .Q(src_buf_V_6_3_reg_707[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_3_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_1_reg_1042[3]),
        .Q(src_buf_V_6_3_reg_707[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_3_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_1_reg_1042[4]),
        .Q(src_buf_V_6_3_reg_707[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_3_reg_707_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_1_reg_1042[5]),
        .Q(src_buf_V_6_3_reg_707[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_3_reg_707_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_1_reg_1042[6]),
        .Q(src_buf_V_6_3_reg_707[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_3_reg_707_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_1_reg_1042[7]),
        .Q(src_buf_V_6_3_reg_707[7]),
        .R(src_buf_V_0_2_reg_1030));
  LUT2 #(
    .INIT(4'h8)) 
    \src_buf_V_6_4_1_reg_1042[7]_i_1 
       (.I0(ap_enable_reg_pp3_iter3),
        .I1(ap_block_pp3_stage0_subdone),
        .O(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330));
  LUT3 #(
    .INIT(8'h04)) 
    \src_buf_V_6_4_1_reg_1042[7]_i_3 
       (.I0(icmp_ln886_2_reg_5406_pp3_iter2_reg),
        .I1(\cmp_i_i_i_reg_5462_reg_n_3_[0] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter2_reg_reg_n_3_[0] ),
        .O(\src_buf_V_6_4_1_reg_1042[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \src_buf_V_6_4_1_reg_1042[7]_i_4 
       (.I0(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp3_iter4),
        .O(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ));
  FDRE \src_buf_V_6_4_1_reg_1042_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_134),
        .Q(src_buf_V_6_4_1_reg_1042[0]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_1042_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_133),
        .Q(src_buf_V_6_4_1_reg_1042[1]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_1042_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_132),
        .Q(src_buf_V_6_4_1_reg_1042[2]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_1042_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_47),
        .Q(src_buf_V_6_4_1_reg_1042[3]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_1042_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_46),
        .Q(src_buf_V_6_4_1_reg_1042[4]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_1042_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_45),
        .Q(src_buf_V_6_4_1_reg_1042[5]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_1042_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_6_V_U_n_44),
        .Q(src_buf_V_6_4_1_reg_1042[6]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_1_reg_1042_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_14330),
        .D(buf_3_V_U_n_131),
        .Q(src_buf_V_6_4_1_reg_1042[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_4_reg_5681[0]_i_4 
       (.I0(src_buf_V_6_6_3_reg_696[0]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_reg_5681[0]),
        .O(\src_buf_V_6_4_reg_5681[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_4_reg_5681[1]_i_4 
       (.I0(src_buf_V_6_6_3_reg_696[1]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_6_4_reg_5681[1]),
        .O(\src_buf_V_6_4_reg_5681[1]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_4_reg_5681[2]_i_4 
       (.I0(src_buf_V_6_6_3_reg_696[2]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_6_4_reg_5681[2]),
        .O(\src_buf_V_6_4_reg_5681[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_4_reg_5681[3]_i_4 
       (.I0(src_buf_V_6_6_3_reg_696[3]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_6_4_reg_5681[3]),
        .O(\src_buf_V_6_4_reg_5681[3]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_4_reg_5681[4]_i_4 
       (.I0(src_buf_V_6_6_3_reg_696[4]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_6_4_reg_5681[4]),
        .O(\src_buf_V_6_4_reg_5681[4]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_4_reg_5681[5]_i_4 
       (.I0(src_buf_V_6_6_3_reg_696[5]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_6_4_reg_5681[5]),
        .O(\src_buf_V_6_4_reg_5681[5]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_4_reg_5681[6]_i_4 
       (.I0(src_buf_V_6_6_3_reg_696[6]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_6_4_reg_5681[6]),
        .O(\src_buf_V_6_4_reg_5681[6]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h20)) 
    \src_buf_V_6_4_reg_5681[7]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\icmp_ln271_reg_5379_pp3_iter2_reg_reg_n_3_[0] ),
        .I2(ap_enable_reg_pp3_iter3),
        .O(src_buf_V_0_5_reg_57150));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \src_buf_V_6_4_reg_5681[7]_i_5 
       (.I0(src_buf_V_6_6_3_reg_696[7]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_6_4_reg_5681[7]),
        .O(\src_buf_V_6_4_reg_5681[7]_i_5_n_3 ));
  FDRE \src_buf_V_6_4_reg_5681_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_6_4_fu_2366_p3[0]),
        .Q(src_buf_V_6_4_reg_5681[0]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_reg_5681_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_6_4_fu_2366_p3[1]),
        .Q(src_buf_V_6_4_reg_5681[1]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_reg_5681_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_6_4_fu_2366_p3[2]),
        .Q(src_buf_V_6_4_reg_5681[2]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_reg_5681_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_6_4_fu_2366_p3[3]),
        .Q(src_buf_V_6_4_reg_5681[3]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_reg_5681_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_6_4_fu_2366_p3[4]),
        .Q(src_buf_V_6_4_reg_5681[4]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_reg_5681_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_6_4_fu_2366_p3[5]),
        .Q(src_buf_V_6_4_reg_5681[5]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_reg_5681_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_6_4_fu_2366_p3[6]),
        .Q(src_buf_V_6_4_reg_5681[6]),
        .R(1'b0));
  FDRE \src_buf_V_6_4_reg_5681_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_5_reg_57150),
        .D(src_buf_V_6_4_fu_2366_p3[7]),
        .Q(src_buf_V_6_4_reg_5681[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \src_buf_V_6_6_3_reg_696[7]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(p_0_in4_in),
        .O(src_buf_V_0_2_reg_1030));
  LUT2 #(
    .INIT(4'h2)) 
    \src_buf_V_6_6_3_reg_696[7]_i_2 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .O(src_buf_V_0_2_reg_10300));
  LUT2 #(
    .INIT(4'hB)) 
    \src_buf_V_6_6_3_reg_696[7]_i_3 
       (.I0(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp3_iter4),
        .O(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ));
  FDRE \src_buf_V_6_6_3_reg_696_reg[0] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_reg_5681[0]),
        .Q(src_buf_V_6_6_3_reg_696[0]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_6_3_reg_696_reg[1] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_reg_5681[1]),
        .Q(src_buf_V_6_6_3_reg_696[1]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_6_3_reg_696_reg[2] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_reg_5681[2]),
        .Q(src_buf_V_6_6_3_reg_696[2]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_6_3_reg_696_reg[3] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_reg_5681[3]),
        .Q(src_buf_V_6_6_3_reg_696[3]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_6_3_reg_696_reg[4] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_reg_5681[4]),
        .Q(src_buf_V_6_6_3_reg_696[4]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_6_3_reg_696_reg[5] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_reg_5681[5]),
        .Q(src_buf_V_6_6_3_reg_696[5]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_6_3_reg_696_reg[6] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_reg_5681[6]),
        .Q(src_buf_V_6_6_3_reg_696[6]),
        .R(src_buf_V_0_2_reg_1030));
  FDRE \src_buf_V_6_6_3_reg_696_reg[7] 
       (.C(ap_clk),
        .CE(src_buf_V_0_2_reg_10300),
        .D(src_buf_V_6_4_reg_5681[7]),
        .Q(src_buf_V_6_6_3_reg_696[7]),
        .R(src_buf_V_0_2_reg_1030));
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \sub_ln1351_10_reg_5581[0]_i_1 
       (.I0(src_buf_V_5_1_0_reg_784[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[0]),
        .I3(src_buf_V_3_2_reg_873[0]),
        .I4(src_buf_V_3_3_1_reg_1186[0]),
        .O(sub_ln1351_10_fu_2140_p2[0]));
  LUT6 #(
    .INIT(64'h9696966666669666)) 
    \sub_ln1351_10_reg_5581[1]_i_1 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\sub_ln1351_10_reg_5581[1]_i_2_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_5_1_1_reg_1114[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_5_1_0_reg_784[0]),
        .O(sub_ln1351_10_fu_2140_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_10_reg_5581[1]_i_2 
       (.I0(src_buf_V_5_1_0_reg_784[1]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[1]),
        .O(\sub_ln1351_10_reg_5581[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h335ACC5ACCA533A5)) 
    \sub_ln1351_10_reg_5581[2]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1186[2]),
        .I1(src_buf_V_3_2_reg_873[2]),
        .I2(src_buf_V_5_1_1_reg_1114[2]),
        .I3(\sub_ln1351_7_reg_5549[0]_i_2_n_3 ),
        .I4(src_buf_V_5_1_0_reg_784[2]),
        .I5(\sub_ln1351_10_reg_5581[2]_i_2_n_3 ),
        .O(sub_ln1351_10_fu_2140_p2[2]));
  LUT6 #(
    .INIT(64'h2B2B2BBBBBBB2BBB)) 
    \sub_ln1351_10_reg_5581[2]_i_2 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\sub_ln1351_10_reg_5581[1]_i_2_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_5_1_1_reg_1114[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_5_1_0_reg_784[0]),
        .O(\sub_ln1351_10_reg_5581[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_10_reg_5581[3]_i_1 
       (.I0(\sub_ln1351_10_reg_5581[3]_i_2_n_3 ),
        .I1(src_buf_V_5_1_0_reg_784[3]),
        .I2(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I3(src_buf_V_5_1_1_reg_1114[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(src_buf_V_3_3_1_reg_1186[3]),
        .O(sub_ln1351_10_fu_2140_p2[3]));
  LUT6 #(
    .INIT(64'h003088B8B8BBFCFF)) 
    \sub_ln1351_10_reg_5581[3]_i_2 
       (.I0(src_buf_V_5_1_0_reg_784[2]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[2]),
        .I3(src_buf_V_3_3_1_reg_1186[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(\sub_ln1351_10_reg_5581[2]_i_2_n_3 ),
        .O(\sub_ln1351_10_reg_5581[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_10_reg_5581[4]_i_1 
       (.I0(\sub_ln1351_10_reg_5581[4]_i_2_n_3 ),
        .I1(src_buf_V_5_1_0_reg_784[4]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_5_1_1_reg_1114[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(src_buf_V_3_3_1_reg_1186[4]),
        .O(sub_ln1351_10_fu_2140_p2[4]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_10_reg_5581[4]_i_2 
       (.I0(src_buf_V_5_1_0_reg_784[3]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[3]),
        .I3(src_buf_V_3_3_1_reg_1186[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(\sub_ln1351_10_reg_5581[3]_i_2_n_3 ),
        .O(\sub_ln1351_10_reg_5581[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_10_reg_5581[5]_i_1 
       (.I0(\sub_ln1351_10_reg_5581[5]_i_2_n_3 ),
        .I1(src_buf_V_5_1_0_reg_784[5]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_5_1_1_reg_1114[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(src_buf_V_3_3_1_reg_1186[5]),
        .O(sub_ln1351_10_fu_2140_p2[5]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_10_reg_5581[5]_i_2 
       (.I0(src_buf_V_5_1_0_reg_784[4]),
        .I1(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[4]),
        .I3(src_buf_V_3_3_1_reg_1186[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(\sub_ln1351_10_reg_5581[4]_i_2_n_3 ),
        .O(\sub_ln1351_10_reg_5581[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_10_reg_5581[6]_i_1 
       (.I0(\sub_ln1351_10_reg_5581[7]_i_2_n_3 ),
        .I1(src_buf_V_5_1_0_reg_784[6]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_5_1_1_reg_1114[6]),
        .I4(src_buf_V_3_2_reg_873[6]),
        .I5(src_buf_V_3_3_1_reg_1186[6]),
        .O(sub_ln1351_10_fu_2140_p2[6]));
  LUT6 #(
    .INIT(64'h444DDD4DBBB222B2)) 
    \sub_ln1351_10_reg_5581[7]_i_1 
       (.I0(\sub_ln1351_10_reg_5581[7]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I2(src_buf_V_5_1_1_reg_1114[6]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_5_1_0_reg_784[6]),
        .I5(\sub_ln1351_10_reg_5581[7]_i_3_n_3 ),
        .O(sub_ln1351_10_fu_2140_p2[7]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_10_reg_5581[7]_i_2 
       (.I0(src_buf_V_5_1_0_reg_784[5]),
        .I1(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[5]),
        .I3(src_buf_V_3_3_1_reg_1186[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(\sub_ln1351_10_reg_5581[5]_i_2_n_3 ),
        .O(\sub_ln1351_10_reg_5581[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \sub_ln1351_10_reg_5581[7]_i_3 
       (.I0(src_buf_V_3_3_1_reg_1186[7]),
        .I1(src_buf_V_3_2_reg_873[7]),
        .I2(src_buf_V_5_1_1_reg_1114[7]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_5_1_0_reg_784[7]),
        .O(\sub_ln1351_10_reg_5581[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_10_reg_5581[8]_i_1 
       (.I0(src_buf_V_5_1_0_reg_784[7]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[7]),
        .I3(src_buf_V_3_3_1_reg_1186[7]),
        .I4(src_buf_V_3_2_reg_873[7]),
        .I5(\sub_ln1351_10_reg_5581[8]_i_2_n_3 ),
        .O(sub_ln1351_10_fu_2140_p2[8]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_10_reg_5581[8]_i_2 
       (.I0(src_buf_V_5_1_0_reg_784[6]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_5_1_1_reg_1114[6]),
        .I3(src_buf_V_3_3_1_reg_1186[6]),
        .I4(src_buf_V_3_2_reg_873[6]),
        .I5(\sub_ln1351_10_reg_5581[7]_i_2_n_3 ),
        .O(\sub_ln1351_10_reg_5581[8]_i_2_n_3 ));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[0]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[1]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[2]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[3]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[4]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[5]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[6]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[7]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581[8]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter4_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[0]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[1]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[2]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[3]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[4]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[5]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[6]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[7]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_10_reg_5581_pp3_iter4_reg[8]),
        .Q(sub_ln1351_10_reg_5581_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[0]),
        .Q(sub_ln1351_10_reg_5581[0]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[1]),
        .Q(sub_ln1351_10_reg_5581[1]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[2]),
        .Q(sub_ln1351_10_reg_5581[2]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[3]),
        .Q(sub_ln1351_10_reg_5581[3]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[4]),
        .Q(sub_ln1351_10_reg_5581[4]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[5]),
        .Q(sub_ln1351_10_reg_5581[5]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[6]),
        .Q(sub_ln1351_10_reg_5581[6]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[7]),
        .Q(sub_ln1351_10_reg_5581[7]),
        .R(1'b0));
  FDRE \sub_ln1351_10_reg_5581_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_10_fu_2140_p2[8]),
        .Q(sub_ln1351_10_reg_5581[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_12_reg_5721[7]_i_2 
       (.I0(zext_ln1351_reg_5466_reg[7]),
        .I1(src_buf_V_3_0_0_reg_1341[7]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_reg_1397[7]),
        .O(\sub_ln1351_12_reg_5721[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_12_reg_5721[7]_i_3 
       (.I0(zext_ln1351_reg_5466_reg[6]),
        .I1(src_buf_V_3_0_0_reg_1341[6]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_reg_1397[6]),
        .O(\sub_ln1351_12_reg_5721[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_12_reg_5721[7]_i_4 
       (.I0(zext_ln1351_reg_5466_reg[5]),
        .I1(src_buf_V_3_0_0_reg_1341[5]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_reg_1397[5]),
        .O(\sub_ln1351_12_reg_5721[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_12_reg_5721[7]_i_5 
       (.I0(zext_ln1351_reg_5466_reg[4]),
        .I1(src_buf_V_3_0_0_reg_1341[4]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_reg_1397[4]),
        .O(\sub_ln1351_12_reg_5721[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_12_reg_5721[7]_i_6 
       (.I0(zext_ln1351_reg_5466_reg[3]),
        .I1(src_buf_V_3_0_0_reg_1341[3]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_reg_1397[3]),
        .O(\sub_ln1351_12_reg_5721[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_12_reg_5721[7]_i_7 
       (.I0(zext_ln1351_reg_5466_reg[2]),
        .I1(src_buf_V_3_0_0_reg_1341[2]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_reg_1397[2]),
        .O(\sub_ln1351_12_reg_5721[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_12_reg_5721[7]_i_8 
       (.I0(zext_ln1351_reg_5466_reg[1]),
        .I1(src_buf_V_3_0_0_reg_1341[1]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_reg_1397[1]),
        .O(\sub_ln1351_12_reg_5721[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_12_reg_5721[7]_i_9 
       (.I0(zext_ln1351_reg_5466_reg[0]),
        .I1(src_buf_V_3_0_0_reg_1341[0]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_3_0_1_reg_1397[0]),
        .O(\sub_ln1351_12_reg_5721[7]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_12_reg_5721[8]_i_1 
       (.I0(\zext_ln1351_reg_5466_reg[7]_3 ),
        .O(sub_ln1351_12_fu_2452_p2));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[0]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[1]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[2]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[3]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[4]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[5]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[6]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[7]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_12_reg_5721[8]),
        .Q(sub_ln1351_12_reg_5721_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_2 [0]),
        .Q(sub_ln1351_12_reg_5721[0]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_2 [1]),
        .Q(sub_ln1351_12_reg_5721[1]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_2 [2]),
        .Q(sub_ln1351_12_reg_5721[2]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_2 [3]),
        .Q(sub_ln1351_12_reg_5721[3]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_2 [4]),
        .Q(sub_ln1351_12_reg_5721[4]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_2 [5]),
        .Q(sub_ln1351_12_reg_5721[5]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_2 [6]),
        .Q(sub_ln1351_12_reg_5721[6]),
        .R(1'b0));
  FDRE \sub_ln1351_12_reg_5721_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_2 [7]),
        .Q(sub_ln1351_12_reg_5721[7]),
        .R(1'b0));
  CARRY8 \sub_ln1351_12_reg_5721_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln1351_12_reg_5721_reg[7]_i_1_n_3 ,\sub_ln1351_12_reg_5721_reg[7]_i_1_n_4 ,\sub_ln1351_12_reg_5721_reg[7]_i_1_n_5 ,\sub_ln1351_12_reg_5721_reg[7]_i_1_n_6 ,\sub_ln1351_12_reg_5721_reg[7]_i_1_n_7 ,\sub_ln1351_12_reg_5721_reg[7]_i_1_n_8 ,\sub_ln1351_12_reg_5721_reg[7]_i_1_n_9 ,\sub_ln1351_12_reg_5721_reg[7]_i_1_n_10 }),
        .DI(zext_ln1351_reg_5466_reg),
        .O(\zext_ln1351_reg_5466_reg[7]_2 ),
        .S({\sub_ln1351_12_reg_5721[7]_i_2_n_3 ,\sub_ln1351_12_reg_5721[7]_i_3_n_3 ,\sub_ln1351_12_reg_5721[7]_i_4_n_3 ,\sub_ln1351_12_reg_5721[7]_i_5_n_3 ,\sub_ln1351_12_reg_5721[7]_i_6_n_3 ,\sub_ln1351_12_reg_5721[7]_i_7_n_3 ,\sub_ln1351_12_reg_5721[7]_i_8_n_3 ,\sub_ln1351_12_reg_5721[7]_i_9_n_3 }));
  FDRE \sub_ln1351_12_reg_5721_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_12_fu_2452_p2),
        .Q(sub_ln1351_12_reg_5721[8]),
        .R(1'b0));
  CARRY8 \sub_ln1351_12_reg_5721_reg[8]_i_2 
       (.CI(\sub_ln1351_12_reg_5721_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln1351_12_reg_5721_reg[8]_i_2_CO_UNCONNECTED [7:1],\zext_ln1351_reg_5466_reg[7]_3 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln1351_12_reg_5721_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_13_reg_5729[7]_i_2 
       (.I0(zext_ln1351_reg_5466_reg[7]),
        .I1(src_buf_V_2_0_0_reg_1352[7]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_reg_1409[7]),
        .O(\sub_ln1351_13_reg_5729[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_13_reg_5729[7]_i_3 
       (.I0(zext_ln1351_reg_5466_reg[6]),
        .I1(src_buf_V_2_0_0_reg_1352[6]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_reg_1409[6]),
        .O(\sub_ln1351_13_reg_5729[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_13_reg_5729[7]_i_4 
       (.I0(zext_ln1351_reg_5466_reg[5]),
        .I1(src_buf_V_2_0_0_reg_1352[5]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_reg_1409[5]),
        .O(\sub_ln1351_13_reg_5729[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_13_reg_5729[7]_i_5 
       (.I0(zext_ln1351_reg_5466_reg[4]),
        .I1(src_buf_V_2_0_0_reg_1352[4]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_reg_1409[4]),
        .O(\sub_ln1351_13_reg_5729[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_13_reg_5729[7]_i_6 
       (.I0(zext_ln1351_reg_5466_reg[3]),
        .I1(src_buf_V_2_0_0_reg_1352[3]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_reg_1409[3]),
        .O(\sub_ln1351_13_reg_5729[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_13_reg_5729[7]_i_7 
       (.I0(zext_ln1351_reg_5466_reg[2]),
        .I1(src_buf_V_2_0_0_reg_1352[2]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_reg_1409[2]),
        .O(\sub_ln1351_13_reg_5729[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_13_reg_5729[7]_i_8 
       (.I0(zext_ln1351_reg_5466_reg[1]),
        .I1(src_buf_V_2_0_0_reg_1352[1]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_reg_1409[1]),
        .O(\sub_ln1351_13_reg_5729[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_13_reg_5729[7]_i_9 
       (.I0(zext_ln1351_reg_5466_reg[0]),
        .I1(src_buf_V_2_0_0_reg_1352[0]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_2_0_1_reg_1409[0]),
        .O(\sub_ln1351_13_reg_5729[7]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_13_reg_5729[8]_i_1 
       (.I0(\zext_ln1351_reg_5466_reg[7]_1 ),
        .O(sub_ln1351_13_fu_2461_p2));
  FDRE \sub_ln1351_13_reg_5729_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_0 [0]),
        .Q(sub_ln1351_13_reg_5729[0]),
        .R(1'b0));
  FDRE \sub_ln1351_13_reg_5729_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_0 [1]),
        .Q(sub_ln1351_13_reg_5729[1]),
        .R(1'b0));
  FDRE \sub_ln1351_13_reg_5729_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_0 [2]),
        .Q(sub_ln1351_13_reg_5729[2]),
        .R(1'b0));
  FDRE \sub_ln1351_13_reg_5729_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_0 [3]),
        .Q(sub_ln1351_13_reg_5729[3]),
        .R(1'b0));
  FDRE \sub_ln1351_13_reg_5729_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_0 [4]),
        .Q(sub_ln1351_13_reg_5729[4]),
        .R(1'b0));
  FDRE \sub_ln1351_13_reg_5729_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_0 [5]),
        .Q(sub_ln1351_13_reg_5729[5]),
        .R(1'b0));
  FDRE \sub_ln1351_13_reg_5729_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_0 [6]),
        .Q(sub_ln1351_13_reg_5729[6]),
        .R(1'b0));
  FDRE \sub_ln1351_13_reg_5729_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(\zext_ln1351_reg_5466_reg[7]_0 [7]),
        .Q(sub_ln1351_13_reg_5729[7]),
        .R(1'b0));
  CARRY8 \sub_ln1351_13_reg_5729_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln1351_13_reg_5729_reg[7]_i_1_n_3 ,\sub_ln1351_13_reg_5729_reg[7]_i_1_n_4 ,\sub_ln1351_13_reg_5729_reg[7]_i_1_n_5 ,\sub_ln1351_13_reg_5729_reg[7]_i_1_n_6 ,\sub_ln1351_13_reg_5729_reg[7]_i_1_n_7 ,\sub_ln1351_13_reg_5729_reg[7]_i_1_n_8 ,\sub_ln1351_13_reg_5729_reg[7]_i_1_n_9 ,\sub_ln1351_13_reg_5729_reg[7]_i_1_n_10 }),
        .DI(zext_ln1351_reg_5466_reg),
        .O(\zext_ln1351_reg_5466_reg[7]_0 ),
        .S({\sub_ln1351_13_reg_5729[7]_i_2_n_3 ,\sub_ln1351_13_reg_5729[7]_i_3_n_3 ,\sub_ln1351_13_reg_5729[7]_i_4_n_3 ,\sub_ln1351_13_reg_5729[7]_i_5_n_3 ,\sub_ln1351_13_reg_5729[7]_i_6_n_3 ,\sub_ln1351_13_reg_5729[7]_i_7_n_3 ,\sub_ln1351_13_reg_5729[7]_i_8_n_3 ,\sub_ln1351_13_reg_5729[7]_i_9_n_3 }));
  FDRE \sub_ln1351_13_reg_5729_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_13_fu_2461_p2),
        .Q(sub_ln1351_13_reg_5729[8]),
        .R(1'b0));
  CARRY8 \sub_ln1351_13_reg_5729_reg[8]_i_2 
       (.CI(\sub_ln1351_13_reg_5729_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln1351_13_reg_5729_reg[8]_i_2_CO_UNCONNECTED [7:1],\zext_ln1351_reg_5466_reg[7]_1 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln1351_13_reg_5729_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_14_reg_5737[7]_i_2 
       (.I0(zext_ln1351_reg_5466_reg[7]),
        .I1(src_buf_V_1_1_0_reg_1363[7]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_reg_1421[7]),
        .O(\sub_ln1351_14_reg_5737[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_14_reg_5737[7]_i_3 
       (.I0(zext_ln1351_reg_5466_reg[6]),
        .I1(src_buf_V_1_1_0_reg_1363[6]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_reg_1421[6]),
        .O(\sub_ln1351_14_reg_5737[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_14_reg_5737[7]_i_4 
       (.I0(zext_ln1351_reg_5466_reg[5]),
        .I1(src_buf_V_1_1_0_reg_1363[5]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_reg_1421[5]),
        .O(\sub_ln1351_14_reg_5737[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_14_reg_5737[7]_i_5 
       (.I0(zext_ln1351_reg_5466_reg[4]),
        .I1(src_buf_V_1_1_0_reg_1363[4]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_reg_1421[4]),
        .O(\sub_ln1351_14_reg_5737[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_14_reg_5737[7]_i_6 
       (.I0(zext_ln1351_reg_5466_reg[3]),
        .I1(src_buf_V_1_1_0_reg_1363[3]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_reg_1421[3]),
        .O(\sub_ln1351_14_reg_5737[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_14_reg_5737[7]_i_7 
       (.I0(zext_ln1351_reg_5466_reg[2]),
        .I1(src_buf_V_1_1_0_reg_1363[2]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_reg_1421[2]),
        .O(\sub_ln1351_14_reg_5737[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_14_reg_5737[7]_i_8 
       (.I0(zext_ln1351_reg_5466_reg[1]),
        .I1(src_buf_V_1_1_0_reg_1363[1]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_reg_1421[1]),
        .O(\sub_ln1351_14_reg_5737[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_14_reg_5737[7]_i_9 
       (.I0(zext_ln1351_reg_5466_reg[0]),
        .I1(src_buf_V_1_1_0_reg_1363[0]),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_1_1_1_reg_1421[0]),
        .O(\sub_ln1351_14_reg_5737[7]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_14_reg_5737[8]_i_1 
       (.I0(CO),
        .O(sub_ln1351_14_fu_2470_p2));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[0]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[1]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[2]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[3]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[4]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[5]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[6]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[7]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737[8]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[0]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[1]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[2]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[3]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[4]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[5]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[6]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[7]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_pp3_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_14_reg_5737_pp3_iter5_reg[8]),
        .Q(sub_ln1351_14_reg_5737_pp3_iter6_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(D[0]),
        .Q(sub_ln1351_14_reg_5737[0]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(D[1]),
        .Q(sub_ln1351_14_reg_5737[1]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(D[2]),
        .Q(sub_ln1351_14_reg_5737[2]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(D[3]),
        .Q(sub_ln1351_14_reg_5737[3]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(D[4]),
        .Q(sub_ln1351_14_reg_5737[4]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(D[5]),
        .Q(sub_ln1351_14_reg_5737[5]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(D[6]),
        .Q(sub_ln1351_14_reg_5737[6]),
        .R(1'b0));
  FDRE \sub_ln1351_14_reg_5737_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(D[7]),
        .Q(sub_ln1351_14_reg_5737[7]),
        .R(1'b0));
  CARRY8 \sub_ln1351_14_reg_5737_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln1351_14_reg_5737_reg[7]_i_1_n_3 ,\sub_ln1351_14_reg_5737_reg[7]_i_1_n_4 ,\sub_ln1351_14_reg_5737_reg[7]_i_1_n_5 ,\sub_ln1351_14_reg_5737_reg[7]_i_1_n_6 ,\sub_ln1351_14_reg_5737_reg[7]_i_1_n_7 ,\sub_ln1351_14_reg_5737_reg[7]_i_1_n_8 ,\sub_ln1351_14_reg_5737_reg[7]_i_1_n_9 ,\sub_ln1351_14_reg_5737_reg[7]_i_1_n_10 }),
        .DI(zext_ln1351_reg_5466_reg),
        .O(D),
        .S({\sub_ln1351_14_reg_5737[7]_i_2_n_3 ,\sub_ln1351_14_reg_5737[7]_i_3_n_3 ,\sub_ln1351_14_reg_5737[7]_i_4_n_3 ,\sub_ln1351_14_reg_5737[7]_i_5_n_3 ,\sub_ln1351_14_reg_5737[7]_i_6_n_3 ,\sub_ln1351_14_reg_5737[7]_i_7_n_3 ,\sub_ln1351_14_reg_5737[7]_i_8_n_3 ,\sub_ln1351_14_reg_5737[7]_i_9_n_3 }));
  FDRE \sub_ln1351_14_reg_5737_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_14_fu_2470_p2),
        .Q(sub_ln1351_14_reg_5737[8]),
        .R(1'b0));
  CARRY8 \sub_ln1351_14_reg_5737_reg[8]_i_2 
       (.CI(\sub_ln1351_14_reg_5737_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln1351_14_reg_5737_reg[8]_i_2_CO_UNCONNECTED [7:1],CO}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln1351_14_reg_5737_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_15_reg_5745[7]_i_2 
       (.I0(zext_ln1351_reg_5466_reg[7]),
        .I1(\src_buf_V_0_2_0_reg_1374_reg_n_3_[7] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_reg_1433[7]),
        .O(\sub_ln1351_15_reg_5745[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_15_reg_5745[7]_i_3 
       (.I0(zext_ln1351_reg_5466_reg[6]),
        .I1(\src_buf_V_0_2_0_reg_1374_reg_n_3_[6] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_reg_1433[6]),
        .O(\sub_ln1351_15_reg_5745[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_15_reg_5745[7]_i_4 
       (.I0(zext_ln1351_reg_5466_reg[5]),
        .I1(\src_buf_V_0_2_0_reg_1374_reg_n_3_[5] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_reg_1433[5]),
        .O(\sub_ln1351_15_reg_5745[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_15_reg_5745[7]_i_5 
       (.I0(zext_ln1351_reg_5466_reg[4]),
        .I1(\src_buf_V_0_2_0_reg_1374_reg_n_3_[4] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_reg_1433[4]),
        .O(\sub_ln1351_15_reg_5745[7]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_15_reg_5745[7]_i_6 
       (.I0(zext_ln1351_reg_5466_reg[3]),
        .I1(\src_buf_V_0_2_0_reg_1374_reg_n_3_[3] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_reg_1433[3]),
        .O(\sub_ln1351_15_reg_5745[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_15_reg_5745[7]_i_7 
       (.I0(zext_ln1351_reg_5466_reg[2]),
        .I1(\src_buf_V_0_2_0_reg_1374_reg_n_3_[2] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_reg_1433[2]),
        .O(\sub_ln1351_15_reg_5745[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_15_reg_5745[7]_i_8 
       (.I0(zext_ln1351_reg_5466_reg[1]),
        .I1(\src_buf_V_0_2_0_reg_1374_reg_n_3_[1] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_reg_1433[1]),
        .O(\sub_ln1351_15_reg_5745[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h9A999599)) 
    \sub_ln1351_15_reg_5745[7]_i_9 
       (.I0(zext_ln1351_reg_5466_reg[0]),
        .I1(\src_buf_V_0_2_0_reg_1374_reg_n_3_[0] ),
        .I2(\icmp_ln271_reg_5379_pp3_iter4_reg_reg_n_3_[0] ),
        .I3(ap_enable_reg_pp3_iter5),
        .I4(src_buf_V_0_2_1_reg_1433[0]),
        .O(\sub_ln1351_15_reg_5745[7]_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_15_reg_5745[8]_i_1 
       (.I0(\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 ),
        .O(sub_ln1351_15_fu_2479_p2[8]));
  FDRE \sub_ln1351_15_reg_5745_reg[0] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[0]),
        .Q(sub_ln1351_15_reg_5745[0]),
        .R(1'b0));
  FDRE \sub_ln1351_15_reg_5745_reg[1] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[1]),
        .Q(sub_ln1351_15_reg_5745[1]),
        .R(1'b0));
  FDRE \sub_ln1351_15_reg_5745_reg[2] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[2]),
        .Q(sub_ln1351_15_reg_5745[2]),
        .R(1'b0));
  FDRE \sub_ln1351_15_reg_5745_reg[3] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[3]),
        .Q(sub_ln1351_15_reg_5745[3]),
        .R(1'b0));
  FDRE \sub_ln1351_15_reg_5745_reg[4] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[4]),
        .Q(sub_ln1351_15_reg_5745[4]),
        .R(1'b0));
  FDRE \sub_ln1351_15_reg_5745_reg[5] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[5]),
        .Q(sub_ln1351_15_reg_5745[5]),
        .R(1'b0));
  FDRE \sub_ln1351_15_reg_5745_reg[6] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[6]),
        .Q(sub_ln1351_15_reg_5745[6]),
        .R(1'b0));
  FDRE \sub_ln1351_15_reg_5745_reg[7] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[7]),
        .Q(sub_ln1351_15_reg_5745[7]),
        .R(1'b0));
  CARRY8 \sub_ln1351_15_reg_5745_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln1351_15_reg_5745_reg[7]_i_1_n_3 ,\sub_ln1351_15_reg_5745_reg[7]_i_1_n_4 ,\sub_ln1351_15_reg_5745_reg[7]_i_1_n_5 ,\sub_ln1351_15_reg_5745_reg[7]_i_1_n_6 ,\sub_ln1351_15_reg_5745_reg[7]_i_1_n_7 ,\sub_ln1351_15_reg_5745_reg[7]_i_1_n_8 ,\sub_ln1351_15_reg_5745_reg[7]_i_1_n_9 ,\sub_ln1351_15_reg_5745_reg[7]_i_1_n_10 }),
        .DI(zext_ln1351_reg_5466_reg),
        .O(sub_ln1351_15_fu_2479_p2[7:0]),
        .S({\sub_ln1351_15_reg_5745[7]_i_2_n_3 ,\sub_ln1351_15_reg_5745[7]_i_3_n_3 ,\sub_ln1351_15_reg_5745[7]_i_4_n_3 ,\sub_ln1351_15_reg_5745[7]_i_5_n_3 ,\sub_ln1351_15_reg_5745[7]_i_6_n_3 ,\sub_ln1351_15_reg_5745[7]_i_7_n_3 ,\sub_ln1351_15_reg_5745[7]_i_8_n_3 ,\sub_ln1351_15_reg_5745[7]_i_9_n_3 }));
  FDRE \sub_ln1351_15_reg_5745_reg[8] 
       (.C(ap_clk),
        .CE(and_ln193_10_reg_58090),
        .D(sub_ln1351_15_fu_2479_p2[8]),
        .Q(sub_ln1351_15_reg_5745[8]),
        .R(1'b0));
  CARRY8 \sub_ln1351_15_reg_5745_reg[8]_i_2 
       (.CI(\sub_ln1351_15_reg_5745_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln1351_15_reg_5745_reg[8]_i_2_CO_UNCONNECTED [7:1],\sub_ln1351_15_reg_5745_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sub_ln1351_15_reg_5745_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \sub_ln1351_1_reg_5489[0]_i_1 
       (.I0(src_buf_V_0_3_reg_1019[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[0]),
        .I3(src_buf_V_3_2_reg_873[0]),
        .I4(src_buf_V_3_3_1_reg_1186[0]),
        .O(sub_ln1351_1_fu_2050_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_1_reg_5489[1]_i_1 
       (.I0(\select_ln50_reg_5599[1]_i_2_n_3 ),
        .O(sub_ln1351_1_fu_2050_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_1_reg_5489[2]_i_1 
       (.I0(\select_ln50_reg_5599[2]_i_2_n_3 ),
        .O(sub_ln1351_1_fu_2050_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_1_reg_5489[3]_i_1 
       (.I0(\sub_ln1351_1_reg_5489[3]_i_2_n_3 ),
        .O(sub_ln1351_1_fu_2050_p2[3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_1_reg_5489[3]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[7]_i_7_n_3 ),
        .I1(src_buf_V_0_3_reg_1019[3]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_0_4_1_reg_1306[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(src_buf_V_3_3_1_reg_1186[3]),
        .O(\sub_ln1351_1_reg_5489[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_1_reg_5489[4]_i_1 
       (.I0(\select_ln50_reg_5599[4]_i_2_n_3 ),
        .O(sub_ln1351_1_fu_2050_p2[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_1_reg_5489[5]_i_1 
       (.I0(\sub_ln1351_1_reg_5489[5]_i_2_n_3 ),
        .O(sub_ln1351_1_fu_2050_p2[5]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_1_reg_5489[5]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[7]_i_3_n_3 ),
        .I1(src_buf_V_0_3_reg_1019[5]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_0_4_1_reg_1306[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(src_buf_V_3_3_1_reg_1186[5]),
        .O(\sub_ln1351_1_reg_5489[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_1_reg_5489[6]_i_1 
       (.I0(\sub_ln1351_1_reg_5489[6]_i_2_n_3 ),
        .O(sub_ln1351_1_fu_2050_p2[6]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_1_reg_5489[6]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[6]_i_3_n_3 ),
        .I1(src_buf_V_0_3_reg_1019[6]),
        .I2(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I3(src_buf_V_0_4_1_reg_1306[6]),
        .I4(src_buf_V_3_2_reg_873[6]),
        .I5(src_buf_V_3_3_1_reg_1186[6]),
        .O(\sub_ln1351_1_reg_5489[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_1_reg_5489[6]_i_3 
       (.I0(src_buf_V_0_3_reg_1019[5]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[5]),
        .I3(src_buf_V_3_3_1_reg_1186[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(\sub_ln1351_1_reg_5489[7]_i_3_n_3 ),
        .O(\sub_ln1351_1_reg_5489[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4D00FF4DB2FF00B2)) 
    \sub_ln1351_1_reg_5489[7]_i_1 
       (.I0(\sub_ln1351_1_reg_5489[7]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I2(\sub_ln1351_1_reg_5489[7]_i_3_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I4(\sub_ln1351_1_reg_5489[7]_i_4_n_3 ),
        .I5(\sub_ln1351_1_reg_5489[7]_i_5_n_3 ),
        .O(sub_ln1351_1_fu_2050_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln1351_1_reg_5489[7]_i_10 
       (.I0(src_buf_V_0_3_reg_1019[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[0]),
        .O(\sub_ln1351_1_reg_5489[7]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_1_reg_5489[7]_i_2 
       (.I0(src_buf_V_0_3_reg_1019[5]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[5]),
        .O(\sub_ln1351_1_reg_5489[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_1_reg_5489[7]_i_3 
       (.I0(\sub_ln1351_1_reg_5489[7]_i_6_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I2(\sub_ln1351_1_reg_5489[7]_i_7_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I4(\sub_ln1351_1_reg_5489[7]_i_8_n_3 ),
        .O(\sub_ln1351_1_reg_5489[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_1_reg_5489[7]_i_4 
       (.I0(src_buf_V_0_3_reg_1019[6]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[6]),
        .O(\sub_ln1351_1_reg_5489[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \sub_ln1351_1_reg_5489[7]_i_5 
       (.I0(src_buf_V_3_3_1_reg_1186[7]),
        .I1(src_buf_V_3_2_reg_873[7]),
        .I2(src_buf_V_0_4_1_reg_1306[7]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_0_3_reg_1019[7]),
        .O(\sub_ln1351_1_reg_5489[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_1_reg_5489[7]_i_6 
       (.I0(src_buf_V_0_3_reg_1019[4]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[4]),
        .O(\sub_ln1351_1_reg_5489[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h2B222222BBBB2B22)) 
    \sub_ln1351_1_reg_5489[7]_i_7 
       (.I0(\sub_ln1351_1_reg_5489[7]_i_9_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[2]),
        .I2(\sub_ln1351_1_reg_5489[7]_i_10_n_3 ),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\select_ln50_reg_5599[1]_i_4_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\sub_ln1351_1_reg_5489[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_1_reg_5489[7]_i_8 
       (.I0(src_buf_V_0_3_reg_1019[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[3]),
        .O(\sub_ln1351_1_reg_5489[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_1_reg_5489[7]_i_9 
       (.I0(src_buf_V_0_3_reg_1019[2]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[2]),
        .O(\sub_ln1351_1_reg_5489[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_1_reg_5489[8]_i_1 
       (.I0(src_buf_V_0_3_reg_1019[7]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_0_4_1_reg_1306[7]),
        .I3(src_buf_V_3_3_1_reg_1186[7]),
        .I4(src_buf_V_3_2_reg_873[7]),
        .I5(\sub_ln1351_1_reg_5489[8]_i_2_n_3 ),
        .O(sub_ln1351_1_fu_2050_p2[8]));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_1_reg_5489[8]_i_2 
       (.I0(\sub_ln1351_1_reg_5489[7]_i_4_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I2(\sub_ln1351_1_reg_5489[7]_i_3_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I4(\sub_ln1351_1_reg_5489[7]_i_2_n_3 ),
        .O(\sub_ln1351_1_reg_5489[8]_i_2_n_3 ));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[0]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[1]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[2]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[3]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[4]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[5]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[6]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[7]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_pp3_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_1_reg_5489[8]),
        .Q(sub_ln1351_1_reg_5489_pp3_iter4_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[0]),
        .Q(sub_ln1351_1_reg_5489[0]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[1]),
        .Q(sub_ln1351_1_reg_5489[1]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[2]),
        .Q(sub_ln1351_1_reg_5489[2]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[3]),
        .Q(sub_ln1351_1_reg_5489[3]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[4]),
        .Q(sub_ln1351_1_reg_5489[4]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[5]),
        .Q(sub_ln1351_1_reg_5489[5]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[6]),
        .Q(sub_ln1351_1_reg_5489[6]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[7]),
        .Q(sub_ln1351_1_reg_5489[7]),
        .R(1'b0));
  FDRE \sub_ln1351_1_reg_5489_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_1_fu_2050_p2[8]),
        .Q(sub_ln1351_1_reg_5489[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \sub_ln1351_2_reg_5499[0]_i_1 
       (.I0(src_buf_V_1_6_3_reg_963[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[0]),
        .I3(src_buf_V_3_2_reg_873[0]),
        .I4(src_buf_V_3_3_1_reg_1186[0]),
        .O(sub_ln1351_2_fu_2060_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_2_reg_5499[1]_i_1 
       (.I0(\select_ln50_reg_5599[1]_i_3_n_3 ),
        .O(sub_ln1351_2_fu_2060_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_2_reg_5499[2]_i_1 
       (.I0(\select_ln50_reg_5599[2]_i_3_n_3 ),
        .O(sub_ln1351_2_fu_2060_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_2_reg_5499[3]_i_1 
       (.I0(\sub_ln1351_2_reg_5499[3]_i_2_n_3 ),
        .O(sub_ln1351_2_fu_2060_p2[3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_2_reg_5499[3]_i_2 
       (.I0(\sub_ln1351_2_reg_5499[7]_i_7_n_3 ),
        .I1(src_buf_V_1_6_3_reg_963[3]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_1_5_reg_5709[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(src_buf_V_3_3_1_reg_1186[3]),
        .O(\sub_ln1351_2_reg_5499[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_2_reg_5499[4]_i_1 
       (.I0(\select_ln50_reg_5599[4]_i_3_n_3 ),
        .O(sub_ln1351_2_fu_2060_p2[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_2_reg_5499[5]_i_1 
       (.I0(\sub_ln1351_2_reg_5499[5]_i_2_n_3 ),
        .O(sub_ln1351_2_fu_2060_p2[5]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_2_reg_5499[5]_i_2 
       (.I0(\sub_ln1351_2_reg_5499[7]_i_3_n_3 ),
        .I1(src_buf_V_1_6_3_reg_963[5]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_1_5_reg_5709[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(src_buf_V_3_3_1_reg_1186[5]),
        .O(\sub_ln1351_2_reg_5499[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_2_reg_5499[6]_i_1 
       (.I0(\sub_ln1351_2_reg_5499[6]_i_2_n_3 ),
        .O(sub_ln1351_2_fu_2060_p2[6]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_2_reg_5499[6]_i_2 
       (.I0(\sub_ln1351_2_reg_5499[6]_i_3_n_3 ),
        .I1(src_buf_V_1_6_3_reg_963[6]),
        .I2(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I3(src_buf_V_1_5_reg_5709[6]),
        .I4(src_buf_V_3_2_reg_873[6]),
        .I5(src_buf_V_3_3_1_reg_1186[6]),
        .O(\sub_ln1351_2_reg_5499[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_2_reg_5499[6]_i_3 
       (.I0(src_buf_V_1_6_3_reg_963[5]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[5]),
        .I3(src_buf_V_3_3_1_reg_1186[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(\sub_ln1351_2_reg_5499[7]_i_3_n_3 ),
        .O(\sub_ln1351_2_reg_5499[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4D00FF4DB2FF00B2)) 
    \sub_ln1351_2_reg_5499[7]_i_1 
       (.I0(\sub_ln1351_2_reg_5499[7]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I2(\sub_ln1351_2_reg_5499[7]_i_3_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I4(\sub_ln1351_2_reg_5499[7]_i_4_n_3 ),
        .I5(\sub_ln1351_2_reg_5499[7]_i_5_n_3 ),
        .O(sub_ln1351_2_fu_2060_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \sub_ln1351_2_reg_5499[7]_i_10 
       (.I0(src_buf_V_1_6_3_reg_963[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[0]),
        .O(\sub_ln1351_2_reg_5499[7]_i_10_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_2_reg_5499[7]_i_2 
       (.I0(src_buf_V_1_6_3_reg_963[5]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[5]),
        .O(\sub_ln1351_2_reg_5499[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_2_reg_5499[7]_i_3 
       (.I0(\sub_ln1351_2_reg_5499[7]_i_6_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I2(\sub_ln1351_2_reg_5499[7]_i_7_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I4(\sub_ln1351_2_reg_5499[7]_i_8_n_3 ),
        .O(\sub_ln1351_2_reg_5499[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_2_reg_5499[7]_i_4 
       (.I0(src_buf_V_1_6_3_reg_963[6]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[6]),
        .O(\sub_ln1351_2_reg_5499[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \sub_ln1351_2_reg_5499[7]_i_5 
       (.I0(src_buf_V_3_3_1_reg_1186[7]),
        .I1(src_buf_V_3_2_reg_873[7]),
        .I2(src_buf_V_1_5_reg_5709[7]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_1_6_3_reg_963[7]),
        .O(\sub_ln1351_2_reg_5499[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_2_reg_5499[7]_i_6 
       (.I0(src_buf_V_1_6_3_reg_963[4]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[4]),
        .O(\sub_ln1351_2_reg_5499[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h2B222222BBBB2B22)) 
    \sub_ln1351_2_reg_5499[7]_i_7 
       (.I0(\sub_ln1351_2_reg_5499[7]_i_9_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[2]),
        .I2(\sub_ln1351_2_reg_5499[7]_i_10_n_3 ),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\select_ln50_reg_5599[1]_i_5_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\sub_ln1351_2_reg_5499[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_2_reg_5499[7]_i_8 
       (.I0(src_buf_V_1_6_3_reg_963[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[3]),
        .O(\sub_ln1351_2_reg_5499[7]_i_8_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_2_reg_5499[7]_i_9 
       (.I0(src_buf_V_1_6_3_reg_963[2]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[2]),
        .O(\sub_ln1351_2_reg_5499[7]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_2_reg_5499[8]_i_1 
       (.I0(src_buf_V_1_6_3_reg_963[7]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_1_5_reg_5709[7]),
        .I3(src_buf_V_3_3_1_reg_1186[7]),
        .I4(src_buf_V_3_2_reg_873[7]),
        .I5(\sub_ln1351_2_reg_5499[8]_i_2_n_3 ),
        .O(sub_ln1351_2_fu_2060_p2[8]));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_2_reg_5499[8]_i_2 
       (.I0(\sub_ln1351_2_reg_5499[7]_i_4_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I2(\sub_ln1351_2_reg_5499[7]_i_3_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I4(\sub_ln1351_2_reg_5499[7]_i_2_n_3 ),
        .O(\sub_ln1351_2_reg_5499[8]_i_2_n_3 ));
  FDRE \sub_ln1351_2_reg_5499_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[0]),
        .Q(sub_ln1351_2_reg_5499[0]),
        .R(1'b0));
  FDRE \sub_ln1351_2_reg_5499_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[1]),
        .Q(sub_ln1351_2_reg_5499[1]),
        .R(1'b0));
  FDRE \sub_ln1351_2_reg_5499_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[2]),
        .Q(sub_ln1351_2_reg_5499[2]),
        .R(1'b0));
  FDRE \sub_ln1351_2_reg_5499_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[3]),
        .Q(sub_ln1351_2_reg_5499[3]),
        .R(1'b0));
  FDRE \sub_ln1351_2_reg_5499_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[4]),
        .Q(sub_ln1351_2_reg_5499[4]),
        .R(1'b0));
  FDRE \sub_ln1351_2_reg_5499_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[5]),
        .Q(sub_ln1351_2_reg_5499[5]),
        .R(1'b0));
  FDRE \sub_ln1351_2_reg_5499_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[6]),
        .Q(sub_ln1351_2_reg_5499[6]),
        .R(1'b0));
  FDRE \sub_ln1351_2_reg_5499_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[7]),
        .Q(sub_ln1351_2_reg_5499[7]),
        .R(1'b0));
  FDRE \sub_ln1351_2_reg_5499_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_2_fu_2060_p2[8]),
        .Q(sub_ln1351_2_reg_5499[8]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[0]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[1]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[2]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[3]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[4]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[5]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[6]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[7]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509[8]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter4_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[0]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[1]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[2]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[3]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[4]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[5]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[6]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[7]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_3_reg_5509_pp3_iter4_reg[8]),
        .Q(sub_ln1351_3_reg_5509_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[0]),
        .Q(sub_ln1351_3_reg_5509[0]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[1]),
        .Q(sub_ln1351_3_reg_5509[1]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[2]),
        .Q(sub_ln1351_3_reg_5509[2]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[3]),
        .Q(sub_ln1351_3_reg_5509[3]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[4]),
        .Q(sub_ln1351_3_reg_5509[4]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[5]),
        .Q(sub_ln1351_3_reg_5509[5]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[6]),
        .Q(sub_ln1351_3_reg_5509[6]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[7]),
        .Q(sub_ln1351_3_reg_5509[7]),
        .R(1'b0));
  FDRE \sub_ln1351_3_reg_5509_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_3_fu_2070_p2[8]),
        .Q(sub_ln1351_3_reg_5509[8]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[0]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[1]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[2]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[3]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[4]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[5]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[6]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[7]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_pp3_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_4_reg_5519[8]),
        .Q(sub_ln1351_4_reg_5519_pp3_iter4_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[0]),
        .Q(sub_ln1351_4_reg_5519[0]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[1]),
        .Q(sub_ln1351_4_reg_5519[1]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[2]),
        .Q(sub_ln1351_4_reg_5519[2]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[3]),
        .Q(sub_ln1351_4_reg_5519[3]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[4]),
        .Q(sub_ln1351_4_reg_5519[4]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[5]),
        .Q(sub_ln1351_4_reg_5519[5]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[6]),
        .Q(sub_ln1351_4_reg_5519[6]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[7]),
        .Q(sub_ln1351_4_reg_5519[7]),
        .R(1'b0));
  FDRE \sub_ln1351_4_reg_5519_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_4_fu_2080_p2[8]),
        .Q(sub_ln1351_4_reg_5519[8]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[0]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[1]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[2]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[3]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[4]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[5]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[6]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[7]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529[8]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter4_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[0]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[1]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[2]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[3]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[4]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[5]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[6]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[7]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_pp3_iter5_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_5_reg_5529_pp3_iter4_reg[8]),
        .Q(sub_ln1351_5_reg_5529_pp3_iter5_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[0]),
        .Q(sub_ln1351_5_reg_5529[0]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[1]),
        .Q(sub_ln1351_5_reg_5529[1]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[2]),
        .Q(sub_ln1351_5_reg_5529[2]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[3]),
        .Q(sub_ln1351_5_reg_5529[3]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[4]),
        .Q(sub_ln1351_5_reg_5529[4]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[5]),
        .Q(sub_ln1351_5_reg_5529[5]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[6]),
        .Q(sub_ln1351_5_reg_5529[6]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[7]),
        .Q(sub_ln1351_5_reg_5529[7]),
        .R(1'b0));
  FDRE \sub_ln1351_5_reg_5529_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_5_fu_2090_p2[8]),
        .Q(sub_ln1351_5_reg_5529[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \sub_ln1351_6_reg_5539[0]_i_1 
       (.I0(src_buf_V_5_6_3_reg_740[0]),
        .I1(\sub_ln1351_7_reg_5549[0]_i_2_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[0]),
        .I3(src_buf_V_3_2_reg_873[0]),
        .I4(src_buf_V_3_3_1_reg_1186[0]),
        .O(sub_ln1351_6_fu_2100_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_6_reg_5539[1]_i_1 
       (.I0(\sub_ln1351_6_reg_5539[1]_i_2_n_3 ),
        .O(sub_ln1351_6_fu_2100_p2[1]));
  LUT6 #(
    .INIT(64'h47FFB800B80047FF)) 
    \sub_ln1351_6_reg_5539[1]_i_2 
       (.I0(src_buf_V_5_6_3_reg_740[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[0]),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\src_buf_V_5_5_reg_5686[1]_i_3_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\sub_ln1351_6_reg_5539[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_6_reg_5539[2]_i_1 
       (.I0(\select_ln55_1_reg_5649[2]_i_2_n_3 ),
        .O(sub_ln1351_6_fu_2100_p2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_6_reg_5539[3]_i_1 
       (.I0(\sub_ln1351_6_reg_5539[3]_i_2_n_3 ),
        .O(sub_ln1351_6_fu_2100_p2[3]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_6_reg_5539[3]_i_2 
       (.I0(\sub_ln1351_6_reg_5539[3]_i_3_n_3 ),
        .I1(src_buf_V_5_6_3_reg_740[3]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_5_5_reg_5686[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(src_buf_V_3_3_1_reg_1186[3]),
        .O(\sub_ln1351_6_reg_5539[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF47CF4477034700)) 
    \sub_ln1351_6_reg_5539[3]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[2]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[2]),
        .I3(\select_ln55_1_reg_5649[2]_i_4_n_3 ),
        .I4(src_buf_V_3_3_1_reg_1186[2]),
        .I5(src_buf_V_3_2_reg_873[2]),
        .O(\sub_ln1351_6_reg_5539[3]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_6_reg_5539[4]_i_1 
       (.I0(\sub_ln1351_6_reg_5539[4]_i_2_n_3 ),
        .O(sub_ln1351_6_fu_2100_p2[4]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_6_reg_5539[4]_i_2 
       (.I0(\sub_ln1351_6_reg_5539[4]_i_3_n_3 ),
        .I1(src_buf_V_5_6_3_reg_740[4]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_5_5_reg_5686[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(src_buf_V_3_3_1_reg_1186[4]),
        .O(\sub_ln1351_6_reg_5539[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFF47CF4477034700)) 
    \sub_ln1351_6_reg_5539[4]_i_3 
       (.I0(src_buf_V_5_6_3_reg_740[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[3]),
        .I3(\sub_ln1351_6_reg_5539[3]_i_3_n_3 ),
        .I4(src_buf_V_3_3_1_reg_1186[3]),
        .I5(src_buf_V_3_2_reg_873[3]),
        .O(\sub_ln1351_6_reg_5539[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_6_reg_5539[5]_i_1 
       (.I0(\sub_ln1351_6_reg_5539[5]_i_2_n_3 ),
        .O(sub_ln1351_6_fu_2100_p2[5]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_6_reg_5539[5]_i_2 
       (.I0(\sub_ln1351_6_reg_5539[8]_i_3_n_3 ),
        .I1(src_buf_V_5_6_3_reg_740[5]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_5_5_reg_5686[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(src_buf_V_3_3_1_reg_1186[5]),
        .O(\sub_ln1351_6_reg_5539[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_6_reg_5539[6]_i_1 
       (.I0(\sub_ln1351_6_reg_5539[6]_i_2_n_3 ),
        .O(sub_ln1351_6_fu_2100_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \sub_ln1351_6_reg_5539[6]_i_2 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I1(\sub_ln1351_6_reg_5539[8]_i_3_n_3 ),
        .I2(\src_buf_V_5_5_reg_5686[5]_i_3_n_3 ),
        .I3(\src_buf_V_5_5_reg_5686[6]_i_3_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .O(\sub_ln1351_6_reg_5539[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_6_reg_5539[7]_i_1 
       (.I0(\sub_ln1351_6_reg_5539[8]_i_2_n_3 ),
        .I1(src_buf_V_5_6_3_reg_740[7]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_5_5_reg_5686[7]),
        .I4(src_buf_V_3_2_reg_873[7]),
        .I5(src_buf_V_3_3_1_reg_1186[7]),
        .O(sub_ln1351_6_fu_2100_p2[7]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_6_reg_5539[8]_i_1 
       (.I0(src_buf_V_5_6_3_reg_740[7]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_5_5_reg_5686[7]),
        .I3(src_buf_V_3_3_1_reg_1186[7]),
        .I4(src_buf_V_3_2_reg_873[7]),
        .I5(\sub_ln1351_6_reg_5539[8]_i_2_n_3 ),
        .O(sub_ln1351_6_fu_2100_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h2BBB222B)) 
    \sub_ln1351_6_reg_5539[8]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[6]_i_3_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I3(\sub_ln1351_6_reg_5539[8]_i_3_n_3 ),
        .I4(\src_buf_V_5_5_reg_5686[5]_i_3_n_3 ),
        .O(\sub_ln1351_6_reg_5539[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hD5FD4054)) 
    \sub_ln1351_6_reg_5539[8]_i_3 
       (.I0(\src_buf_V_5_5_reg_5686[4]_i_3_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I2(\sub_ln1351_6_reg_5539[3]_i_3_n_3 ),
        .I3(\src_buf_V_5_5_reg_5686[3]_i_3_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .O(\sub_ln1351_6_reg_5539[8]_i_3_n_3 ));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[0]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[1]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[2]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[3]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[4]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[5]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[6]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[7]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_pp3_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_6_reg_5539[8]),
        .Q(sub_ln1351_6_reg_5539_pp3_iter4_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[0]),
        .Q(sub_ln1351_6_reg_5539[0]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[1]),
        .Q(sub_ln1351_6_reg_5539[1]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[2]),
        .Q(sub_ln1351_6_reg_5539[2]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[3]),
        .Q(sub_ln1351_6_reg_5539[3]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[4]),
        .Q(sub_ln1351_6_reg_5539[4]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[5]),
        .Q(sub_ln1351_6_reg_5539[5]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[6]),
        .Q(sub_ln1351_6_reg_5539[6]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[7]),
        .Q(sub_ln1351_6_reg_5539[7]),
        .R(1'b0));
  FDRE \sub_ln1351_6_reg_5539_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_6_fu_2100_p2[8]),
        .Q(sub_ln1351_6_reg_5539[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \sub_ln1351_7_reg_5549[0]_i_1 
       (.I0(src_buf_V_6_3_reg_707[0]),
        .I1(\sub_ln1351_7_reg_5549[0]_i_2_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[0]),
        .I3(src_buf_V_3_2_reg_873[0]),
        .I4(src_buf_V_3_3_1_reg_1186[0]),
        .O(sub_ln1351_7_fu_2110_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sub_ln1351_7_reg_5549[0]_i_2 
       (.I0(\icmp_ln271_reg_5379_pp3_iter3_reg_reg_n_3_[0] ),
        .I1(ap_enable_reg_pp3_iter4),
        .O(\sub_ln1351_7_reg_5549[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_7_reg_5549[1]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[1]_i_2_n_3 ),
        .O(sub_ln1351_7_fu_2110_p2[1]));
  LUT6 #(
    .INIT(64'h47FFB800B80047FF)) 
    \sub_ln1351_7_reg_5549[1]_i_2 
       (.I0(src_buf_V_6_3_reg_707[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[0]),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\sub_ln1351_7_reg_5549[1]_i_3_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\sub_ln1351_7_reg_5549[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_7_reg_5549[1]_i_3 
       (.I0(src_buf_V_6_3_reg_707[1]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[1]),
        .O(\sub_ln1351_7_reg_5549[1]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_7_reg_5549[2]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[2]_i_2_n_3 ),
        .O(sub_ln1351_7_fu_2110_p2[2]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_7_reg_5549[2]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[2]_i_3_n_3 ),
        .I1(src_buf_V_6_3_reg_707[2]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_6_4_1_reg_1042[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(src_buf_V_3_3_1_reg_1186[2]),
        .O(\sub_ln1351_7_reg_5549[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2B2B2BBBBBBB2BBB)) 
    \sub_ln1351_7_reg_5549[2]_i_3 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\sub_ln1351_7_reg_5549[1]_i_3_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_6_4_1_reg_1042[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_6_3_reg_707[0]),
        .O(\sub_ln1351_7_reg_5549[2]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_7_reg_5549[3]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[3]_i_2_n_3 ),
        .O(sub_ln1351_7_fu_2110_p2[3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_7_reg_5549[3]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[7]_i_7_n_3 ),
        .I1(src_buf_V_6_3_reg_707[3]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_6_4_1_reg_1042[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(src_buf_V_3_3_1_reg_1186[3]),
        .O(\sub_ln1351_7_reg_5549[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_7_reg_5549[4]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[4]_i_2_n_3 ),
        .O(sub_ln1351_7_fu_2110_p2[4]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_7_reg_5549[4]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[4]_i_3_n_3 ),
        .I1(src_buf_V_6_3_reg_707[4]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_6_4_1_reg_1042[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(src_buf_V_3_3_1_reg_1186[4]),
        .O(\sub_ln1351_7_reg_5549[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_7_reg_5549[4]_i_3 
       (.I0(src_buf_V_6_3_reg_707[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[3]),
        .I3(src_buf_V_3_3_1_reg_1186[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(\sub_ln1351_7_reg_5549[7]_i_7_n_3 ),
        .O(\sub_ln1351_7_reg_5549[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_7_reg_5549[5]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[5]_i_2_n_3 ),
        .O(sub_ln1351_7_fu_2110_p2[5]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_7_reg_5549[5]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[7]_i_3_n_3 ),
        .I1(src_buf_V_6_3_reg_707[5]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_6_4_1_reg_1042[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(src_buf_V_3_3_1_reg_1186[5]),
        .O(\sub_ln1351_7_reg_5549[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_7_reg_5549[6]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[6]_i_2_n_3 ),
        .O(sub_ln1351_7_fu_2110_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \sub_ln1351_7_reg_5549[6]_i_2 
       (.I0(\sub_ln1351_7_reg_5549[7]_i_3_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I2(\sub_ln1351_7_reg_5549[7]_i_2_n_3 ),
        .I3(\sub_ln1351_7_reg_5549[7]_i_4_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .O(\sub_ln1351_7_reg_5549[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4D00FF4DB2FF00B2)) 
    \sub_ln1351_7_reg_5549[7]_i_1 
       (.I0(\sub_ln1351_7_reg_5549[7]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I2(\sub_ln1351_7_reg_5549[7]_i_3_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I4(\sub_ln1351_7_reg_5549[7]_i_4_n_3 ),
        .I5(\sub_ln1351_7_reg_5549[7]_i_5_n_3 ),
        .O(sub_ln1351_7_fu_2110_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_7_reg_5549[7]_i_2 
       (.I0(src_buf_V_6_3_reg_707[5]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[5]),
        .O(\sub_ln1351_7_reg_5549[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_7_reg_5549[7]_i_3 
       (.I0(\sub_ln1351_7_reg_5549[7]_i_6_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I2(\sub_ln1351_7_reg_5549[7]_i_7_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I4(\sub_ln1351_7_reg_5549[7]_i_8_n_3 ),
        .O(\sub_ln1351_7_reg_5549[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_7_reg_5549[7]_i_4 
       (.I0(src_buf_V_6_3_reg_707[6]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[6]),
        .O(\sub_ln1351_7_reg_5549[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \sub_ln1351_7_reg_5549[7]_i_5 
       (.I0(src_buf_V_3_3_1_reg_1186[7]),
        .I1(src_buf_V_3_2_reg_873[7]),
        .I2(src_buf_V_6_4_1_reg_1042[7]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_6_3_reg_707[7]),
        .O(\sub_ln1351_7_reg_5549[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_7_reg_5549[7]_i_6 
       (.I0(src_buf_V_6_3_reg_707[4]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[4]),
        .O(\sub_ln1351_7_reg_5549[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h003088B8B8BBFCFF)) 
    \sub_ln1351_7_reg_5549[7]_i_7 
       (.I0(src_buf_V_6_3_reg_707[2]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[2]),
        .I3(src_buf_V_3_3_1_reg_1186[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(\sub_ln1351_7_reg_5549[2]_i_3_n_3 ),
        .O(\sub_ln1351_7_reg_5549[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_7_reg_5549[7]_i_8 
       (.I0(src_buf_V_6_3_reg_707[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[3]),
        .O(\sub_ln1351_7_reg_5549[7]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln1351_7_reg_5549[8]_i_1 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\icmp_ln271_reg_5379_pp3_iter2_reg_reg_n_3_[0] ),
        .O(icmp_ln49_4_reg_56170));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_7_reg_5549[8]_i_2 
       (.I0(src_buf_V_6_3_reg_707[7]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_4_1_reg_1042[7]),
        .I3(src_buf_V_3_3_1_reg_1186[7]),
        .I4(src_buf_V_3_2_reg_873[7]),
        .I5(\sub_ln1351_7_reg_5549[8]_i_3_n_3 ),
        .O(sub_ln1351_7_fu_2110_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_7_reg_5549[8]_i_3 
       (.I0(\sub_ln1351_7_reg_5549[7]_i_4_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I2(\sub_ln1351_7_reg_5549[7]_i_3_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I4(\sub_ln1351_7_reg_5549[7]_i_2_n_3 ),
        .O(\sub_ln1351_7_reg_5549[8]_i_3_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[0]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[1]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[1]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[2]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[2]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[3]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[3]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[4]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[4]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[5]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[5]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[6]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[6]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[7]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[7]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[7]_srl2_n_3 ));
  (* srl_bus_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg " *) 
  (* srl_name = "inst/\fast_0_0_1080_1920_1_U0/grp_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_fu_38/sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[8]_srl2 " *) 
  SRL16E \sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp3_stage0_subdone),
        .CLK(ap_clk),
        .D(sub_ln1351_7_reg_5549[8]),
        .Q(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[8]_srl2_n_3 ));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[0]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[1]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[2]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[3]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[4]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[5]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[6]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[7]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_pp3_iter6_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(\sub_ln1351_7_reg_5549_pp3_iter5_reg_reg[8]_srl2_n_3 ),
        .Q(sub_ln1351_7_reg_5549_pp3_iter6_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[0]),
        .Q(sub_ln1351_7_reg_5549[0]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[1]),
        .Q(sub_ln1351_7_reg_5549[1]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[2]),
        .Q(sub_ln1351_7_reg_5549[2]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[3]),
        .Q(sub_ln1351_7_reg_5549[3]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[4]),
        .Q(sub_ln1351_7_reg_5549[4]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[5]),
        .Q(sub_ln1351_7_reg_5549[5]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[6]),
        .Q(sub_ln1351_7_reg_5549[6]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[7]),
        .Q(sub_ln1351_7_reg_5549[7]),
        .R(1'b0));
  FDRE \sub_ln1351_7_reg_5549_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_7_fu_2110_p2[8]),
        .Q(sub_ln1351_7_reg_5549[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \sub_ln1351_8_reg_5559[0]_i_1 
       (.I0(src_buf_V_6_2_reg_718[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[0]),
        .I3(src_buf_V_3_2_reg_873[0]),
        .I4(src_buf_V_3_3_1_reg_1186[0]),
        .O(sub_ln1351_8_fu_2120_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_8_reg_5559[1]_i_1 
       (.I0(\sub_ln1351_8_reg_5559[1]_i_2_n_3 ),
        .O(sub_ln1351_8_fu_2120_p2[1]));
  LUT6 #(
    .INIT(64'h47FFB800B80047FF)) 
    \sub_ln1351_8_reg_5559[1]_i_2 
       (.I0(src_buf_V_6_2_reg_718[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[0]),
        .I3(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I4(\sub_ln1351_8_reg_5559[1]_i_3_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\sub_ln1351_8_reg_5559[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_8_reg_5559[1]_i_3 
       (.I0(src_buf_V_6_2_reg_718[1]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[1]),
        .O(\sub_ln1351_8_reg_5559[1]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_8_reg_5559[2]_i_1 
       (.I0(\sub_ln1351_8_reg_5559[2]_i_2_n_3 ),
        .O(sub_ln1351_8_fu_2120_p2[2]));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_8_reg_5559[2]_i_2 
       (.I0(\sub_ln1351_8_reg_5559[2]_i_3_n_3 ),
        .I1(src_buf_V_6_2_reg_718[2]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_6_3_1_reg_1054[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(src_buf_V_3_3_1_reg_1186[2]),
        .O(\sub_ln1351_8_reg_5559[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h2B2B2BBBBBBB2BBB)) 
    \sub_ln1351_8_reg_5559[2]_i_3 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\sub_ln1351_8_reg_5559[1]_i_3_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_6_3_1_reg_1054[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_6_2_reg_718[0]),
        .O(\sub_ln1351_8_reg_5559[2]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_8_reg_5559[3]_i_1 
       (.I0(\sub_ln1351_8_reg_5559[3]_i_2_n_3 ),
        .O(sub_ln1351_8_fu_2120_p2[3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_8_reg_5559[3]_i_2 
       (.I0(\sub_ln1351_8_reg_5559[7]_i_7_n_3 ),
        .I1(src_buf_V_6_2_reg_718[3]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_6_3_1_reg_1054[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(src_buf_V_3_3_1_reg_1186[3]),
        .O(\sub_ln1351_8_reg_5559[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_8_reg_5559[4]_i_1 
       (.I0(\sub_ln1351_8_reg_5559[4]_i_2_n_3 ),
        .O(sub_ln1351_8_fu_2120_p2[4]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_8_reg_5559[4]_i_2 
       (.I0(\sub_ln1351_8_reg_5559[4]_i_3_n_3 ),
        .I1(src_buf_V_6_2_reg_718[4]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_6_3_1_reg_1054[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(src_buf_V_3_3_1_reg_1186[4]),
        .O(\sub_ln1351_8_reg_5559[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_8_reg_5559[4]_i_3 
       (.I0(src_buf_V_6_2_reg_718[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[3]),
        .I3(src_buf_V_3_3_1_reg_1186[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(\sub_ln1351_8_reg_5559[7]_i_7_n_3 ),
        .O(\sub_ln1351_8_reg_5559[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_8_reg_5559[5]_i_1 
       (.I0(\sub_ln1351_8_reg_5559[5]_i_2_n_3 ),
        .O(sub_ln1351_8_fu_2120_p2[5]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    \sub_ln1351_8_reg_5559[5]_i_2 
       (.I0(\sub_ln1351_8_reg_5559[7]_i_3_n_3 ),
        .I1(src_buf_V_6_2_reg_718[5]),
        .I2(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I3(src_buf_V_6_3_1_reg_1054[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(src_buf_V_3_3_1_reg_1186[5]),
        .O(\sub_ln1351_8_reg_5559[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_8_reg_5559[6]_i_1 
       (.I0(\sub_ln1351_8_reg_5559[6]_i_2_n_3 ),
        .O(sub_ln1351_8_fu_2120_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \sub_ln1351_8_reg_5559[6]_i_2 
       (.I0(\sub_ln1351_8_reg_5559[7]_i_3_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I2(\sub_ln1351_8_reg_5559[7]_i_2_n_3 ),
        .I3(\sub_ln1351_8_reg_5559[7]_i_4_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .O(\sub_ln1351_8_reg_5559[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h4D00FF4DB2FF00B2)) 
    \sub_ln1351_8_reg_5559[7]_i_1 
       (.I0(\sub_ln1351_8_reg_5559[7]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I2(\sub_ln1351_8_reg_5559[7]_i_3_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I4(\sub_ln1351_8_reg_5559[7]_i_4_n_3 ),
        .I5(\sub_ln1351_8_reg_5559[7]_i_5_n_3 ),
        .O(sub_ln1351_8_fu_2120_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_8_reg_5559[7]_i_2 
       (.I0(src_buf_V_6_2_reg_718[5]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[5]),
        .O(\sub_ln1351_8_reg_5559[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_8_reg_5559[7]_i_3 
       (.I0(\sub_ln1351_8_reg_5559[7]_i_6_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I2(\sub_ln1351_8_reg_5559[7]_i_7_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I4(\sub_ln1351_8_reg_5559[7]_i_8_n_3 ),
        .O(\sub_ln1351_8_reg_5559[7]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_8_reg_5559[7]_i_4 
       (.I0(src_buf_V_6_2_reg_718[6]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[6]),
        .O(\sub_ln1351_8_reg_5559[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \sub_ln1351_8_reg_5559[7]_i_5 
       (.I0(src_buf_V_3_3_1_reg_1186[7]),
        .I1(src_buf_V_3_2_reg_873[7]),
        .I2(src_buf_V_6_3_1_reg_1054[7]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_6_2_reg_718[7]),
        .O(\sub_ln1351_8_reg_5559[7]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_8_reg_5559[7]_i_6 
       (.I0(src_buf_V_6_2_reg_718[4]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[4]),
        .O(\sub_ln1351_8_reg_5559[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h003088B8B8BBFCFF)) 
    \sub_ln1351_8_reg_5559[7]_i_7 
       (.I0(src_buf_V_6_2_reg_718[2]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[2]),
        .I3(src_buf_V_3_3_1_reg_1186[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(\sub_ln1351_8_reg_5559[2]_i_3_n_3 ),
        .O(\sub_ln1351_8_reg_5559[7]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_8_reg_5559[7]_i_8 
       (.I0(src_buf_V_6_2_reg_718[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[3]),
        .O(\sub_ln1351_8_reg_5559[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_8_reg_5559[8]_i_1 
       (.I0(src_buf_V_6_2_reg_718[7]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_3_1_reg_1054[7]),
        .I3(src_buf_V_3_3_1_reg_1186[7]),
        .I4(src_buf_V_3_2_reg_873[7]),
        .I5(\sub_ln1351_8_reg_5559[8]_i_2_n_3 ),
        .O(sub_ln1351_8_fu_2120_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_8_reg_5559[8]_i_2 
       (.I0(\sub_ln1351_8_reg_5559[7]_i_4_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I2(\sub_ln1351_8_reg_5559[7]_i_3_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I4(\sub_ln1351_8_reg_5559[7]_i_2_n_3 ),
        .O(\sub_ln1351_8_reg_5559[8]_i_2_n_3 ));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[0]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[0]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[1]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[1]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[2]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[2]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[3]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[3]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[4]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[4]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[5]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[5]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[6]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[6]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[7]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[7]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_pp3_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp3_stage0_subdone),
        .D(sub_ln1351_8_reg_5559[8]),
        .Q(sub_ln1351_8_reg_5559_pp3_iter4_reg[8]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[0]),
        .Q(sub_ln1351_8_reg_5559[0]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[1]),
        .Q(sub_ln1351_8_reg_5559[1]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[2]),
        .Q(sub_ln1351_8_reg_5559[2]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[3]),
        .Q(sub_ln1351_8_reg_5559[3]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[4]),
        .Q(sub_ln1351_8_reg_5559[4]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[5]),
        .Q(sub_ln1351_8_reg_5559[5]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[6]),
        .Q(sub_ln1351_8_reg_5559[6]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[7]),
        .Q(sub_ln1351_8_reg_5559[7]),
        .R(1'b0));
  FDRE \sub_ln1351_8_reg_5559_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_8_fu_2120_p2[8]),
        .Q(sub_ln1351_8_reg_5559[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h478B74B8)) 
    \sub_ln1351_9_reg_5569[0]_i_1 
       (.I0(src_buf_V_6_2_0_reg_729[0]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[0]),
        .I3(src_buf_V_3_2_reg_873[0]),
        .I4(src_buf_V_3_3_1_reg_1186[0]),
        .O(sub_ln1351_9_fu_2130_p2[0]));
  LUT6 #(
    .INIT(64'h9696966666669666)) 
    \sub_ln1351_9_reg_5569[1]_i_1 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\sub_ln1351_9_reg_5569[1]_i_2_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_6_2_1_reg_1066[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_6_2_0_reg_729[0]),
        .O(sub_ln1351_9_fu_2130_p2[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_9_reg_5569[1]_i_2 
       (.I0(src_buf_V_6_2_0_reg_729[1]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[1]),
        .O(\sub_ln1351_9_reg_5569[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h335ACC5ACCA533A5)) 
    \sub_ln1351_9_reg_5569[2]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1186[2]),
        .I1(src_buf_V_3_2_reg_873[2]),
        .I2(src_buf_V_6_2_1_reg_1066[2]),
        .I3(\sub_ln1351_7_reg_5549[0]_i_2_n_3 ),
        .I4(src_buf_V_6_2_0_reg_729[2]),
        .I5(\sub_ln1351_9_reg_5569[2]_i_2_n_3 ),
        .O(sub_ln1351_9_fu_2130_p2[2]));
  LUT6 #(
    .INIT(64'h2B2B2BBBBBBB2BBB)) 
    \sub_ln1351_9_reg_5569[2]_i_2 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I1(\sub_ln1351_9_reg_5569[1]_i_2_n_3 ),
        .I2(\select_ln50_reg_5599[0]_i_3_n_3 ),
        .I3(src_buf_V_6_2_1_reg_1066[0]),
        .I4(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I5(src_buf_V_6_2_0_reg_729[0]),
        .O(\sub_ln1351_9_reg_5569[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_9_reg_5569[3]_i_1 
       (.I0(\sub_ln1351_9_reg_5569[3]_i_2_n_3 ),
        .I1(src_buf_V_6_2_0_reg_729[3]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_6_2_1_reg_1066[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(src_buf_V_3_3_1_reg_1186[3]),
        .O(sub_ln1351_9_fu_2130_p2[3]));
  LUT6 #(
    .INIT(64'h003088B8B8BBFCFF)) 
    \sub_ln1351_9_reg_5569[3]_i_2 
       (.I0(src_buf_V_6_2_0_reg_729[2]),
        .I1(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[2]),
        .I3(src_buf_V_3_3_1_reg_1186[2]),
        .I4(src_buf_V_3_2_reg_873[2]),
        .I5(\sub_ln1351_9_reg_5569[2]_i_2_n_3 ),
        .O(\sub_ln1351_9_reg_5569[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_9_reg_5569[4]_i_1 
       (.I0(\sub_ln1351_9_reg_5569[4]_i_2_n_3 ),
        .I1(src_buf_V_6_2_0_reg_729[4]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_6_2_1_reg_1066[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(src_buf_V_3_3_1_reg_1186[4]),
        .O(sub_ln1351_9_fu_2130_p2[4]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_9_reg_5569[4]_i_2 
       (.I0(src_buf_V_6_2_0_reg_729[3]),
        .I1(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[3]),
        .I3(src_buf_V_3_3_1_reg_1186[3]),
        .I4(src_buf_V_3_2_reg_873[3]),
        .I5(\sub_ln1351_9_reg_5569[3]_i_2_n_3 ),
        .O(\sub_ln1351_9_reg_5569[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_9_reg_5569[5]_i_1 
       (.I0(\sub_ln1351_9_reg_5569[5]_i_2_n_3 ),
        .I1(src_buf_V_6_2_0_reg_729[5]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_6_2_1_reg_1066[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(src_buf_V_3_3_1_reg_1186[5]),
        .O(sub_ln1351_9_fu_2130_p2[5]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_9_reg_5569[5]_i_2 
       (.I0(src_buf_V_6_2_0_reg_729[4]),
        .I1(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[4]),
        .I3(src_buf_V_3_3_1_reg_1186[4]),
        .I4(src_buf_V_3_2_reg_873[4]),
        .I5(\sub_ln1351_9_reg_5569[4]_i_2_n_3 ),
        .O(\sub_ln1351_9_reg_5569[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    \sub_ln1351_9_reg_5569[6]_i_1 
       (.I0(\sub_ln1351_9_reg_5569[7]_i_2_n_3 ),
        .I1(src_buf_V_6_2_0_reg_729[6]),
        .I2(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I3(src_buf_V_6_2_1_reg_1066[6]),
        .I4(src_buf_V_3_2_reg_873[6]),
        .I5(src_buf_V_3_3_1_reg_1186[6]),
        .O(sub_ln1351_9_fu_2130_p2[6]));
  LUT6 #(
    .INIT(64'h444DDD4DBBB222B2)) 
    \sub_ln1351_9_reg_5569[7]_i_1 
       (.I0(\sub_ln1351_9_reg_5569[7]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I2(src_buf_V_6_2_1_reg_1066[6]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_6_2_0_reg_729[6]),
        .I5(\sub_ln1351_9_reg_5569[7]_i_3_n_3 ),
        .O(sub_ln1351_9_fu_2130_p2[7]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_9_reg_5569[7]_i_2 
       (.I0(src_buf_V_6_2_0_reg_729[5]),
        .I1(\src_buf_V_3_5_reg_5697[5]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[5]),
        .I3(src_buf_V_3_3_1_reg_1186[5]),
        .I4(src_buf_V_3_2_reg_873[5]),
        .I5(\sub_ln1351_9_reg_5569[5]_i_2_n_3 ),
        .O(\sub_ln1351_9_reg_5569[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \sub_ln1351_9_reg_5569[7]_i_3 
       (.I0(src_buf_V_3_3_1_reg_1186[7]),
        .I1(src_buf_V_3_2_reg_873[7]),
        .I2(src_buf_V_6_2_1_reg_1066[7]),
        .I3(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I4(src_buf_V_6_2_0_reg_729[7]),
        .O(\sub_ln1351_9_reg_5569[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_9_reg_5569[8]_i_1 
       (.I0(src_buf_V_6_2_0_reg_729[7]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[7]),
        .I3(src_buf_V_3_3_1_reg_1186[7]),
        .I4(src_buf_V_3_2_reg_873[7]),
        .I5(\sub_ln1351_9_reg_5569[8]_i_2_n_3 ),
        .O(sub_ln1351_9_fu_2130_p2[8]));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    \sub_ln1351_9_reg_5569[8]_i_2 
       (.I0(src_buf_V_6_2_0_reg_729[6]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_6_2_1_reg_1066[6]),
        .I3(src_buf_V_3_3_1_reg_1186[6]),
        .I4(src_buf_V_3_2_reg_873[6]),
        .I5(\sub_ln1351_9_reg_5569[7]_i_2_n_3 ),
        .O(\sub_ln1351_9_reg_5569[8]_i_2_n_3 ));
  FDRE \sub_ln1351_9_reg_5569_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[0]),
        .Q(sub_ln1351_9_reg_5569[0]),
        .R(1'b0));
  FDRE \sub_ln1351_9_reg_5569_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[1]),
        .Q(sub_ln1351_9_reg_5569[1]),
        .R(1'b0));
  FDRE \sub_ln1351_9_reg_5569_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[2]),
        .Q(sub_ln1351_9_reg_5569[2]),
        .R(1'b0));
  FDRE \sub_ln1351_9_reg_5569_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[3]),
        .Q(sub_ln1351_9_reg_5569[3]),
        .R(1'b0));
  FDRE \sub_ln1351_9_reg_5569_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[4]),
        .Q(sub_ln1351_9_reg_5569[4]),
        .R(1'b0));
  FDRE \sub_ln1351_9_reg_5569_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[5]),
        .Q(sub_ln1351_9_reg_5569[5]),
        .R(1'b0));
  FDRE \sub_ln1351_9_reg_5569_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[6]),
        .Q(sub_ln1351_9_reg_5569[6]),
        .R(1'b0));
  FDRE \sub_ln1351_9_reg_5569_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[7]),
        .Q(sub_ln1351_9_reg_5569[7]),
        .R(1'b0));
  FDRE \sub_ln1351_9_reg_5569_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_9_fu_2130_p2[8]),
        .Q(sub_ln1351_9_reg_5569[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \sub_ln1351_reg_5475[7]_i_10 
       (.I0(src_buf_V_3_3_1_reg_1186[7]),
        .I1(src_buf_V_3_2_reg_873[7]),
        .I2(src_buf_V_0_3_1_reg_1318[7]),
        .I3(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I4(\src_buf_V_0_2_reg_1030_reg_n_3_[7] ),
        .O(\sub_ln1351_reg_5475[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \sub_ln1351_reg_5475[7]_i_11 
       (.I0(src_buf_V_3_3_1_reg_1186[6]),
        .I1(src_buf_V_3_2_reg_873[6]),
        .I2(src_buf_V_0_3_1_reg_1318[6]),
        .I3(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I4(\src_buf_V_0_2_reg_1030_reg_n_3_[6] ),
        .O(\sub_ln1351_reg_5475[7]_i_11_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \sub_ln1351_reg_5475[7]_i_12 
       (.I0(src_buf_V_3_3_1_reg_1186[5]),
        .I1(src_buf_V_3_2_reg_873[5]),
        .I2(src_buf_V_0_3_1_reg_1318[5]),
        .I3(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I4(\src_buf_V_0_2_reg_1030_reg_n_3_[5] ),
        .O(\sub_ln1351_reg_5475[7]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \sub_ln1351_reg_5475[7]_i_13 
       (.I0(src_buf_V_3_3_1_reg_1186[4]),
        .I1(src_buf_V_3_2_reg_873[4]),
        .I2(src_buf_V_0_3_1_reg_1318[4]),
        .I3(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I4(\src_buf_V_0_2_reg_1030_reg_n_3_[4] ),
        .O(\sub_ln1351_reg_5475[7]_i_13_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \sub_ln1351_reg_5475[7]_i_14 
       (.I0(src_buf_V_3_3_1_reg_1186[3]),
        .I1(src_buf_V_3_2_reg_873[3]),
        .I2(src_buf_V_0_3_1_reg_1318[3]),
        .I3(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I4(\src_buf_V_0_2_reg_1030_reg_n_3_[3] ),
        .O(\sub_ln1351_reg_5475[7]_i_14_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \sub_ln1351_reg_5475[7]_i_15 
       (.I0(src_buf_V_3_3_1_reg_1186[2]),
        .I1(src_buf_V_3_2_reg_873[2]),
        .I2(src_buf_V_0_3_1_reg_1318[2]),
        .I3(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I4(\src_buf_V_0_2_reg_1030_reg_n_3_[2] ),
        .O(\sub_ln1351_reg_5475[7]_i_15_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \sub_ln1351_reg_5475[7]_i_16 
       (.I0(src_buf_V_3_3_1_reg_1186[1]),
        .I1(src_buf_V_3_2_reg_873[1]),
        .I2(src_buf_V_0_3_1_reg_1318[1]),
        .I3(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I4(\src_buf_V_0_2_reg_1030_reg_n_3_[1] ),
        .O(\sub_ln1351_reg_5475[7]_i_16_n_3 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \sub_ln1351_reg_5475[7]_i_17 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(src_buf_V_3_2_reg_873[0]),
        .I2(src_buf_V_0_3_1_reg_1318[0]),
        .I3(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I4(\src_buf_V_0_2_reg_1030_reg_n_3_[0] ),
        .O(\sub_ln1351_reg_5475[7]_i_17_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_reg_5475[7]_i_2 
       (.I0(src_buf_V_3_2_reg_873[7]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[7]),
        .O(\sub_ln1351_reg_5475[7]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_reg_5475[7]_i_3 
       (.I0(src_buf_V_3_2_reg_873[6]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[6]),
        .O(\sub_ln1351_reg_5475[7]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_reg_5475[7]_i_4 
       (.I0(src_buf_V_3_2_reg_873[5]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[5]),
        .O(\sub_ln1351_reg_5475[7]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_reg_5475[7]_i_5 
       (.I0(src_buf_V_3_2_reg_873[4]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[4]),
        .O(\sub_ln1351_reg_5475[7]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_reg_5475[7]_i_6 
       (.I0(src_buf_V_3_2_reg_873[3]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[3]),
        .O(\sub_ln1351_reg_5475[7]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_reg_5475[7]_i_7 
       (.I0(src_buf_V_3_2_reg_873[2]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[2]),
        .O(\sub_ln1351_reg_5475[7]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sub_ln1351_reg_5475[7]_i_8 
       (.I0(src_buf_V_3_2_reg_873[1]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[1]),
        .O(\sub_ln1351_reg_5475[7]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'hE2)) 
    \sub_ln1351_reg_5475[7]_i_9 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_2_reg_873[0]),
        .O(\sub_ln1351_reg_5475[7]_i_9_n_3 ));
  FDRE \sub_ln1351_reg_5475_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[0]),
        .Q(sub_ln1351_reg_5475[0]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_5475_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[1]),
        .Q(sub_ln1351_reg_5475[1]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_5475_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[2]),
        .Q(sub_ln1351_reg_5475[2]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_5475_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[3]),
        .Q(sub_ln1351_reg_5475[3]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_5475_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[4]),
        .Q(sub_ln1351_reg_5475[4]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_5475_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[5]),
        .Q(sub_ln1351_reg_5475[5]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_5475_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[6]),
        .Q(sub_ln1351_reg_5475[6]),
        .R(1'b0));
  FDRE \sub_ln1351_reg_5475_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[7]),
        .Q(sub_ln1351_reg_5475[7]),
        .R(1'b0));
  CARRY8 \sub_ln1351_reg_5475_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln1351_reg_5475_reg[7]_i_1_n_3 ,\sub_ln1351_reg_5475_reg[7]_i_1_n_4 ,\sub_ln1351_reg_5475_reg[7]_i_1_n_5 ,\sub_ln1351_reg_5475_reg[7]_i_1_n_6 ,\sub_ln1351_reg_5475_reg[7]_i_1_n_7 ,\sub_ln1351_reg_5475_reg[7]_i_1_n_8 ,\sub_ln1351_reg_5475_reg[7]_i_1_n_9 ,\sub_ln1351_reg_5475_reg[7]_i_1_n_10 }),
        .DI({\sub_ln1351_reg_5475[7]_i_2_n_3 ,\sub_ln1351_reg_5475[7]_i_3_n_3 ,\sub_ln1351_reg_5475[7]_i_4_n_3 ,\sub_ln1351_reg_5475[7]_i_5_n_3 ,\sub_ln1351_reg_5475[7]_i_6_n_3 ,\sub_ln1351_reg_5475[7]_i_7_n_3 ,\sub_ln1351_reg_5475[7]_i_8_n_3 ,\sub_ln1351_reg_5475[7]_i_9_n_3 }),
        .O(sub_ln1351_fu_2040_p2[7:0]),
        .S({\sub_ln1351_reg_5475[7]_i_10_n_3 ,\sub_ln1351_reg_5475[7]_i_11_n_3 ,\sub_ln1351_reg_5475[7]_i_12_n_3 ,\sub_ln1351_reg_5475[7]_i_13_n_3 ,\sub_ln1351_reg_5475[7]_i_14_n_3 ,\sub_ln1351_reg_5475[7]_i_15_n_3 ,\sub_ln1351_reg_5475[7]_i_16_n_3 ,\sub_ln1351_reg_5475[7]_i_17_n_3 }));
  FDRE \sub_ln1351_reg_5475_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(sub_ln1351_fu_2040_p2[8]),
        .Q(sub_ln1351_reg_5475[8]),
        .R(1'b0));
  CARRY8 \sub_ln1351_reg_5475_reg[8]_i_1 
       (.CI(\sub_ln1351_reg_5475_reg[7]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO(\NLW_sub_ln1351_reg_5475_reg[8]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sub_ln1351_reg_5475_reg[8]_i_1_O_UNCONNECTED [7:1],sub_ln1351_fu_2040_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \trunc_ln324_1_reg_5339_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(\row_ind_V_6_reg_660_reg_n_3_[0] ),
        .Q(trunc_ln324_1_reg_5339[0]),
        .R(1'b0));
  FDRE \trunc_ln324_1_reg_5339_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(\row_ind_V_6_reg_660_reg_n_3_[1] ),
        .Q(trunc_ln324_1_reg_5339[1]),
        .R(1'b0));
  FDRE \trunc_ln324_1_reg_5339_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(\row_ind_V_6_reg_660_reg_n_3_[2] ),
        .Q(trunc_ln324_1_reg_5339[2]),
        .R(1'b0));
  FDRE \trunc_ln324_2_reg_5344_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_0_reg_649[0]),
        .Q(\trunc_ln324_2_reg_5344_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \trunc_ln324_2_reg_5344_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_0_reg_649[1]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \trunc_ln324_2_reg_5344_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_0_reg_649[2]),
        .Q(\trunc_ln324_2_reg_5344_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \trunc_ln324_3_reg_5349_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_1_reg_638[0]),
        .Q(trunc_ln324_3_reg_5349[0]),
        .R(1'b0));
  FDRE \trunc_ln324_3_reg_5349_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_1_reg_638[1]),
        .Q(trunc_ln324_3_reg_5349[1]),
        .R(1'b0));
  FDRE \trunc_ln324_3_reg_5349_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_1_reg_638[2]),
        .Q(trunc_ln324_3_reg_5349[2]),
        .R(1'b0));
  FDRE \trunc_ln324_4_reg_5354_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_2_reg_627[0]),
        .Q(trunc_ln324_4_reg_5354[0]),
        .R(1'b0));
  FDRE \trunc_ln324_4_reg_5354_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_2_reg_627[1]),
        .Q(trunc_ln324_4_reg_5354[1]),
        .R(1'b0));
  FDRE \trunc_ln324_4_reg_5354_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_2_reg_627[2]),
        .Q(trunc_ln324_4_reg_5354[2]),
        .R(1'b0));
  FDRE \trunc_ln324_5_reg_5359_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_5_1_reg_595[0]),
        .Q(trunc_ln324_5_reg_5359__0[0]),
        .R(1'b0));
  FDRE \trunc_ln324_5_reg_5359_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_5_1_reg_595[1]),
        .Q(trunc_ln324_5_reg_5359__0[1]),
        .R(1'b0));
  FDRE \trunc_ln324_5_reg_5359_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_5_1_reg_595[2]),
        .Q(trunc_ln324_5_reg_5359__0[2]),
        .R(1'b0));
  FDRE \trunc_ln324_6_reg_5364_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_4_reg_605[0]),
        .Q(trunc_ln324_6_reg_5364[0]),
        .R(1'b0));
  FDRE \trunc_ln324_6_reg_5364_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_4_reg_605[1]),
        .Q(trunc_ln324_6_reg_5364[1]),
        .R(1'b0));
  FDRE \trunc_ln324_6_reg_5364_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_4_reg_605[2]),
        .Q(trunc_ln324_6_reg_5364[2]),
        .R(1'b0));
  FDRE \trunc_ln324_7_reg_5369_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_3_reg_616[0]),
        .Q(trunc_ln324_7_reg_5369[0]),
        .R(1'b0));
  FDRE \trunc_ln324_7_reg_5369_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_3_reg_616[1]),
        .Q(trunc_ln324_7_reg_5369[1]),
        .R(1'b0));
  FDRE \trunc_ln324_7_reg_5369_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(row_ind_V_3_reg_616[2]),
        .Q(trunc_ln324_7_reg_5369[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln324_reg_5221[2]_i_1 
       (.I0(icmp_ln882_1_fu_1523_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter00));
  FDRE \trunc_ln324_reg_5221_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\init_buf_reg_562_reg_n_3_[0] ),
        .Q(trunc_ln324_reg_5221__0[0]),
        .R(1'b0));
  FDRE \trunc_ln324_reg_5221_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\init_buf_reg_562_reg_n_3_[1] ),
        .Q(trunc_ln324_reg_5221__0[1]),
        .R(1'b0));
  FDRE \trunc_ln324_reg_5221_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp1_iter00),
        .D(\init_buf_reg_562_reg_n_3_[2] ),
        .Q(trunc_ln324_reg_5221__0[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln77_4_reg_6013[7]_i_1 
       (.I0(select_ln59_4_reg_5890[7]),
        .I1(sub_ln1351_1_reg_5489_pp3_iter4_reg[7]),
        .I2(\select_ln77_4_reg_6008_reg[8]_i_2_n_6 ),
        .O(\trunc_ln77_4_reg_6013[7]_i_1_n_3 ));
  FDRE \trunc_ln77_4_reg_6013_reg[7] 
       (.C(ap_clk),
        .CE(add_ln194_5_reg_59810),
        .D(\trunc_ln77_4_reg_6013[7]_i_1_n_3 ),
        .Q(trunc_ln77_4_reg_6013),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \usedw[10]_i_1 
       (.I0(pop),
        .I1(dout_valid_reg[1]),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I4(ap_enable_reg_pp3_iter7_reg_n_3),
        .I5(img_gray_dst_data_full_n),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \usedw[10]_i_1__0 
       (.I0(pop_2),
        .I1(dout_valid_reg[1]),
        .I2(ap_block_pp3_stage0_subdone),
        .I3(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I4(ap_enable_reg_pp3_iter7_reg_n_3),
        .I5(img_rgb_dst_data_full_n),
        .O(\ap_CS_fsm_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr[10]_i_1 
       (.I0(img_gray_dst_data_full_n),
        .I1(ap_enable_reg_pp3_iter7_reg_n_3),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(ap_block_pp3_stage0_subdone),
        .I4(dout_valid_reg[1]),
        .O(push));
  LUT5 #(
    .INIT(32'h80000000)) 
    \waddr[10]_i_1__0 
       (.I0(img_rgb_dst_data_full_n),
        .I1(ap_enable_reg_pp3_iter7_reg_n_3),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(ap_block_pp3_stage0_subdone),
        .I4(dout_valid_reg[1]),
        .O(push_0));
  FDRE \wide_trip_count_reg_5212_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(row_ind_V_6_0_load_reg_5193_reg[0]),
        .Q(wide_trip_count_reg_5212[0]),
        .R(1'b0));
  FDRE \wide_trip_count_reg_5212_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(row_ind_V_6_0_load_reg_5193_reg[1]),
        .Q(wide_trip_count_reg_5212[1]),
        .R(1'b0));
  FDRE \wide_trip_count_reg_5212_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(row_ind_V_6_0_load_reg_5193_reg[2]),
        .Q(wide_trip_count_reg_5212[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \xor_ln443_1_reg_5374[0]_i_1 
       (.I0(empty_32_reg_672_reg[4]),
        .I1(empty_32_reg_672_reg[5]),
        .I2(empty_32_reg_672_reg[10]),
        .I3(\cmp_i_i84_i_not_reg_5334[0]_i_2_n_3 ),
        .I4(\cmp_i_i296_i_reg_5304[0]_i_4_n_3 ),
        .O(xor_ln443_1_fu_1714_p2));
  FDRE \xor_ln443_1_reg_5374_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in4_in),
        .D(xor_ln443_1_fu_1714_p2),
        .Q(xor_ln443_1_reg_5374),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \zext_ln1351_reg_5466[0]_i_1 
       (.I0(src_buf_V_3_3_1_reg_1186[0]),
        .I1(\src_buf_V_6_4_1_reg_1042[7]_i_4_n_3 ),
        .I2(src_buf_V_3_2_reg_873[0]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_5466[1]_i_1 
       (.I0(src_buf_V_3_2_reg_873[1]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[1]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_5466[2]_i_1 
       (.I0(src_buf_V_3_2_reg_873[2]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[2]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_5466[3]_i_1 
       (.I0(src_buf_V_3_2_reg_873[3]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[3]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_5466[4]_i_1 
       (.I0(src_buf_V_3_2_reg_873[4]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[4]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_5466[5]_i_1 
       (.I0(src_buf_V_3_2_reg_873[5]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[5]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_5466[6]_i_1 
       (.I0(src_buf_V_3_2_reg_873[6]),
        .I1(\src_buf_V_6_6_3_reg_696[7]_i_3_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[6]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln1351_reg_5466[7]_i_1 
       (.I0(src_buf_V_3_2_reg_873[7]),
        .I1(\src_buf_V_3_5_reg_5697[7]_i_3_n_3 ),
        .I2(src_buf_V_3_3_1_reg_1186[7]),
        .O(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[7]));
  FDRE \zext_ln1351_reg_5466_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .Q(zext_ln1351_reg_5466_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_5466_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .Q(zext_ln1351_reg_5466_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_5466_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[2]),
        .Q(zext_ln1351_reg_5466_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_5466_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .Q(zext_ln1351_reg_5466_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_5466_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .Q(zext_ln1351_reg_5466_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_5466_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .Q(zext_ln1351_reg_5466_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_5466_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .Q(zext_ln1351_reg_5466_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1351_reg_5466_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln49_4_reg_56170),
        .D(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[7]),
        .Q(zext_ln1351_reg_5466_reg[7]),
        .R(1'b0));
  FDRE \zext_ln37_reg_5253_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_5253_reg[7]_0 [1]),
        .Q(zext_ln37_reg_5253[1]),
        .R(1'b0));
  FDRE \zext_ln37_reg_5253_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_5253_reg[7]_0 [2]),
        .Q(zext_ln37_reg_5253[2]),
        .R(1'b0));
  FDRE \zext_ln37_reg_5253_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_5253_reg[7]_0 [3]),
        .Q(zext_ln37_reg_5253[3]),
        .R(1'b0));
  FDRE \zext_ln37_reg_5253_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_5253_reg[7]_0 [4]),
        .Q(zext_ln37_reg_5253[4]),
        .R(1'b0));
  FDRE \zext_ln37_reg_5253_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_5253_reg[7]_0 [5]),
        .Q(zext_ln37_reg_5253[5]),
        .R(1'b0));
  FDRE \zext_ln37_reg_5253_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_5253_reg[7]_0 [6]),
        .Q(zext_ln37_reg_5253[6]),
        .R(1'b0));
  FDRE \zext_ln37_reg_5253_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(\zext_ln37_reg_5253_reg[7]_0 [7]),
        .Q(zext_ln37_reg_5253[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V
   (DOUTBDOUT,
    \trunc_ln324_5_reg_5359_reg[0] ,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    ram_reg_bram_0,
    pixel_src2_V_we0,
    ram_reg_bram_0_0,
    sel,
    ram_reg_bram_0_1);
  output [7:0]DOUTBDOUT;
  output \trunc_ln324_5_reg_5359_reg[0] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0;
  input pixel_src2_V_we0;
  input [2:0]ram_reg_bram_0_0;
  input sel;
  input ram_reg_bram_0_1;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire pixel_src2_V_we0;
  wire [2:0]ram_reg_bram_0;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire sel;
  wire \trunc_ln324_5_reg_5359_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_29 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .sel(sel),
        .\trunc_ln324_5_reg_5359_reg[0] (\trunc_ln324_5_reg_5359_reg[0] ));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_18
   (DOUTBDOUT,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    \src_buf_V_6_4_reg_5681[6]_i_2 ,
    \src_buf_V_6_4_reg_5681[6]_i_2_0 ,
    tmp_5_fu_1871_p9,
    \src_buf_V_6_4_reg_5681[6]_i_2_1 ,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    sel,
    ram_reg_bram_0_5,
    and_ln277_reg_5401,
    empty_34_reg_6840);
  output [7:0]DOUTBDOUT;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [3:0]\src_buf_V_6_4_reg_5681[6]_i_2 ;
  input [3:0]\src_buf_V_6_4_reg_5681[6]_i_2_0 ;
  input [1:0]tmp_5_fu_1871_p9;
  input [3:0]\src_buf_V_6_4_reg_5681[6]_i_2_1 ;
  input [2:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input sel;
  input [2:0]ram_reg_bram_0_5;
  input and_ln277_reg_5401;
  input empty_34_reg_6840;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire and_ln277_reg_5401;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire empty_34_reg_6840;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [2:0]ram_reg_bram_0_5;
  wire sel;
  wire [3:0]\src_buf_V_6_4_reg_5681[6]_i_2 ;
  wire [3:0]\src_buf_V_6_4_reg_5681[6]_i_2_0 ;
  wire [3:0]\src_buf_V_6_4_reg_5681[6]_i_2_1 ;
  wire [1:0]tmp_5_fu_1871_p9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_28 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .and_ln277_reg_5401(and_ln277_reg_5401),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_34_reg_6840(empty_34_reg_6840),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .sel(sel),
        .\src_buf_V_6_4_reg_5681[6]_i_2 (\src_buf_V_6_4_reg_5681[6]_i_2 ),
        .\src_buf_V_6_4_reg_5681[6]_i_2_0 (\src_buf_V_6_4_reg_5681[6]_i_2_0 ),
        .\src_buf_V_6_4_reg_5681[6]_i_2_1 (\src_buf_V_6_4_reg_5681[6]_i_2_1 ),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_19
   (DOUTBDOUT,
    ADDRARDADDR,
    WEA,
    sel,
    empty_34_reg_6840,
    \empty_31_reg_584_reg[10] ,
    \empty_31_reg_584_reg[5] ,
    ap_clk,
    buf_0_V_ce0,
    Q,
    DINADIN,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    and_ln277_reg_5401,
    ap_block_pp3_stage0_subdone,
    \empty_34_reg_684_reg[0] ,
    ap_enable_reg_pp3_iter1,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6);
  output [7:0]DOUTBDOUT;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output sel;
  output empty_34_reg_6840;
  output \empty_31_reg_584_reg[10] ;
  output \empty_31_reg_584_reg[5] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [2:0]ram_reg_bram_0;
  input ram_reg_bram_0_0;
  input [1:0]ram_reg_bram_0_1;
  input [0:0]ram_reg_bram_0_2;
  input [2:0]ram_reg_bram_0_3;
  input and_ln277_reg_5401;
  input ap_block_pp3_stage0_subdone;
  input \empty_34_reg_684_reg[0] ;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_bram_0_4;
  input [10:0]ram_reg_bram_0_5;
  input [10:0]ram_reg_bram_0_6;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire and_ln277_reg_5401;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire buf_0_V_ce0;
  wire \empty_31_reg_584_reg[10] ;
  wire \empty_31_reg_584_reg[5] ;
  wire empty_34_reg_6840;
  wire \empty_34_reg_684_reg[0] ;
  wire [2:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [1:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire [10:0]ram_reg_bram_0_4;
  wire [10:0]ram_reg_bram_0_5;
  wire [10:0]ram_reg_bram_0_6;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_27 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .WEA(WEA),
        .and_ln277_reg_5401(and_ln277_reg_5401),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .buf_0_V_ce0(buf_0_V_ce0),
        .\empty_31_reg_584_reg[10] (\empty_31_reg_584_reg[10] ),
        .\empty_31_reg_584_reg[5] (\empty_31_reg_584_reg[5] ),
        .empty_34_reg_6840(empty_34_reg_6840),
        .\empty_34_reg_684_reg[0] (\empty_34_reg_684_reg[0] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .sel(sel));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_20
   (ram_reg_bram_0,
    CO,
    \icmp_ln59_reg_5671[0]_i_11 ,
    D,
    \select_ln55_1_reg_5649[8]_i_4 ,
    \src_buf_V_3_3_1_reg_1186_reg[7] ,
    \src_buf_V_6_3_reg_707_reg[7] ,
    \src_buf_V_0_3_reg_1019_reg[7] ,
    \src_buf_V_6_3_reg_707_reg[7]_0 ,
    \src_buf_V_4_6_3_reg_795_reg[7] ,
    src_buf_V_4_5_fu_2387_p3,
    \src_buf_V_4_0_reg_839_reg[7] ,
    \src_buf_V_4_3_reg_806_reg[7] ,
    \src_buf_V_4_2_reg_817_reg[7] ,
    \src_buf_V_4_1_reg_828_reg[7] ,
    \src_buf_V_5_6_3_reg_740_reg[7] ,
    src_buf_V_5_5_fu_2376_p3,
    \src_buf_V_5_3_reg_751_reg[7] ,
    \src_buf_V_5_2_reg_762_reg[7] ,
    \src_buf_V_5_1_reg_773_reg[7] ,
    \src_buf_V_6_6_3_reg_696_reg[7] ,
    src_buf_V_6_4_fu_2366_p3,
    \src_buf_V_6_3_reg_707_reg[7]_1 ,
    \src_buf_V_6_2_reg_718_reg[7] ,
    \src_buf_V_3_0_reg_895_reg[7] ,
    src_buf_V_3_5_fu_2398_p3,
    \src_buf_V_3_1_reg_884_reg[7] ,
    \src_buf_V_2_0_reg_951_reg[7] ,
    src_buf_V_2_5_fu_2409_p3,
    \src_buf_V_2_1_reg_940_reg[7] ,
    \src_buf_V_2_2_reg_929_reg[7] ,
    \src_buf_V_2_3_reg_918_reg[7] ,
    \src_buf_V_2_6_3_reg_907_reg[7] ,
    \src_buf_V_1_1_reg_996_reg[7] ,
    src_buf_V_1_5_fu_2420_p3,
    \src_buf_V_1_2_reg_985_reg[7] ,
    \src_buf_V_1_3_reg_974_reg[7] ,
    \src_buf_V_0_2_reg_1030_reg[7] ,
    src_buf_V_0_5_fu_2430_p3,
    \src_buf_V_3_3_reg_862_reg[7] ,
    \src_buf_V_3_6_3_reg_851_reg[7] ,
    \src_buf_V_3_2_reg_873_reg[7] ,
    \src_buf_V_0_3_reg_1019_reg[7]_0 ,
    \src_buf_V_0_6_3_reg_1008_reg[7] ,
    \src_buf_V_1_6_3_reg_963_reg[7] ,
    \src_buf_V_0_3_reg_1019_reg[7]_1 ,
    sub_ln1351_3_fu_2070_p2,
    sub_ln1351_4_fu_2080_p2,
    \trunc_ln324_5_reg_5359_reg[2] ,
    \trunc_ln324_5_reg_5359_reg[2]_0 ,
    \trunc_ln324_5_reg_5359_reg[2]_1 ,
    \trunc_ln324_5_reg_5359_reg[2]_2 ,
    \trunc_ln324_6_reg_5364_reg[2] ,
    \trunc_ln324_6_reg_5364_reg[2]_0 ,
    \trunc_ln324_6_reg_5364_reg[2]_1 ,
    \trunc_ln324_6_reg_5364_reg[2]_2 ,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    \select_ln55_1_reg_5649_reg[7]_i_2 ,
    \select_ln55_2_reg_5664_reg[1] ,
    \select_ln54_2_reg_5657_reg[1] ,
    \select_ln54_2_reg_5657_reg[0] ,
    \select_ln55_2_reg_5664_reg[1]_0 ,
    \select_ln55_2_reg_5664_reg[0] ,
    \sub_ln1351_4_reg_5519_reg[8] ,
    \src_buf_V_4_4_1_reg_1126_reg[4] ,
    \sub_ln1351_4_reg_5519_reg[8]_0 ,
    \select_ln55_reg_5634_reg[6] ,
    \select_ln55_2_reg_5664_reg[7] ,
    sub_ln1351_6_fu_2100_p2,
    \select_ln55_2_reg_5664_reg[6] ,
    \select_ln54_reg_5627_reg[6] ,
    \select_ln54_2_reg_5657_reg[7] ,
    ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4,
    \sub_ln1351_3_reg_5509_reg[8] ,
    \select_ln54_2_reg_5657_reg[6] ,
    \select_ln55_2_reg_5664_reg[6]_0 ,
    \select_ln55_1_reg_5649_reg[4] ,
    \select_ln55_2_reg_5664_reg[5] ,
    \select_ln54_2_reg_5657_reg[5] ,
    \select_ln55_2_reg_5664_reg[5]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ,
    \select_ln55_1_reg_5649_reg[2] ,
    \select_ln55_2_reg_5664_reg[3] ,
    \src_buf_V_6_4_1_reg_1042_reg[0] ,
    \select_ln55_1_reg_5649_reg[0] ,
    \src_buf_V_1_4_1_reg_1270_reg[0] ,
    \src_buf_V_4_5_reg_5691_reg[7] ,
    \src_buf_V_4_5_reg_5691_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ,
    \src_buf_V_4_3_1_reg_1138_reg[7] ,
    \src_buf_V_4_3_1_reg_1138_reg[7]_0 ,
    \src_buf_V_4_2_1_reg_1150_reg[7] ,
    \src_buf_V_4_2_1_reg_1150_reg[7]_0 ,
    \src_buf_V_4_1_1_reg_1162_reg[7] ,
    \src_buf_V_4_1_1_reg_1162_reg[7]_0 ,
    icmp_ln882_2_reg_5388_pp3_iter2_reg,
    \src_buf_V_5_4_1_reg_1078_reg[7] ,
    \src_buf_V_5_4_1_reg_1078_reg[7]_0 ,
    spec_select5220_reg_5319,
    \src_buf_V_4_5_reg_5691_reg[0] ,
    \src_buf_V_4_5_reg_5691_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ,
    \src_buf_V_5_3_1_reg_1090_reg[7] ,
    \src_buf_V_5_3_1_reg_1090_reg[7]_0 ,
    \src_buf_V_5_2_1_reg_1102_reg[7] ,
    \src_buf_V_5_2_1_reg_1102_reg[7]_0 ,
    \src_buf_V_5_1_1_reg_1114_reg[7] ,
    \src_buf_V_5_1_1_reg_1114_reg[7]_0 ,
    spec_select5236_reg_5324,
    \src_buf_V_5_5_reg_5686_reg[0] ,
    \src_buf_V_6_4_1_reg_1042_reg[7] ,
    \src_buf_V_6_4_1_reg_1042_reg[7]_0 ,
    spec_select5252_reg_5329,
    \src_buf_V_6_4_reg_5681_reg[0] ,
    tmp_5_fu_1871_p9,
    \src_buf_V_6_4_reg_5681_reg[0]_0 ,
    DOUTBDOUT,
    \src_buf_V_6_4_reg_5681_reg[7]_i_3 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ,
    \src_buf_V_4_5_reg_5691_reg[1] ,
    \src_buf_V_5_5_reg_5686_reg[1] ,
    \src_buf_V_6_3_1_reg_1054_reg[7] ,
    \src_buf_V_6_3_1_reg_1054_reg[7]_0 ,
    \src_buf_V_6_2_1_reg_1066_reg[7] ,
    \src_buf_V_6_2_1_reg_1066_reg[7]_0 ,
    \src_buf_V_6_4_reg_5681_reg[1] ,
    \src_buf_V_6_4_reg_5681_reg[1]_0 ,
    \src_buf_V_4_5_reg_5691_reg[2] ,
    \src_buf_V_5_5_reg_5686_reg[2] ,
    \src_buf_V_4_5_reg_5691_reg[3] ,
    \src_buf_V_4_5_reg_5691_reg[3]_0 ,
    \src_buf_V_4_5_reg_5691_reg[4] ,
    \src_buf_V_4_5_reg_5691_reg[4]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ,
    \src_buf_V_4_5_reg_5691_reg[5] ,
    \src_buf_V_4_5_reg_5691_reg[5]_0 ,
    \src_buf_V_4_5_reg_5691_reg[6] ,
    \src_buf_V_4_5_reg_5691_reg[6]_0 ,
    \src_buf_V_4_5_reg_5691_reg[7]_2 ,
    \src_buf_V_5_5_reg_5686_reg[7] ,
    \src_buf_V_6_4_reg_5681_reg[7] ,
    \src_buf_V_6_4_reg_5681_reg[7]_0 ,
    ram_reg_bram_0_2,
    and_ln277_reg_5401,
    empty_34_reg_6840,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 ,
    \src_buf_V_3_1_1_reg_1210_reg[7] ,
    \src_buf_V_3_1_1_reg_1210_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 ,
    \src_buf_V_2_1_1_reg_1258_reg[7] ,
    \src_buf_V_2_1_1_reg_1258_reg[7]_0 ,
    \src_buf_V_2_2_1_reg_1246_reg[7] ,
    \src_buf_V_2_2_1_reg_1246_reg[7]_0 ,
    \src_buf_V_2_3_1_reg_1234_reg[7] ,
    \src_buf_V_2_3_1_reg_1234_reg[7]_0 ,
    \src_buf_V_2_5_reg_5703_reg[7] ,
    \src_buf_V_2_5_reg_5703_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 ,
    \src_buf_V_1_2_1_reg_1294_reg[7] ,
    \src_buf_V_1_2_1_reg_1294_reg[7]_0 ,
    \src_buf_V_1_3_1_reg_1282_reg[7] ,
    \src_buf_V_1_3_1_reg_1282_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 ,
    \src_buf_V_3_3_1_reg_1186_reg[7]_0 ,
    \src_buf_V_3_3_1_reg_1186_reg[7]_1 ,
    \src_buf_V_3_5_reg_5697_reg[7] ,
    \src_buf_V_3_5_reg_5697_reg[7]_0 ,
    \src_buf_V_0_3_1_reg_1318_reg[7] ,
    \src_buf_V_0_3_1_reg_1318_reg[7]_0 ,
    \src_buf_V_0_5_reg_5715_reg[7] ,
    \src_buf_V_0_5_reg_5715_reg[7]_0 ,
    \src_buf_V_1_5_reg_5709_reg[7] ,
    \src_buf_V_1_5_reg_5709_reg[7]_0 ,
    \select_ln55_reg_5634_reg[3] ,
    \select_ln54_reg_5627_reg[3] ,
    \select_ln55_reg_5634_reg[5] ,
    \select_ln54_reg_5627_reg[5] ,
    \select_ln55_reg_5634_reg[7] ,
    \select_ln55_reg_5634_reg[0] ,
    \select_ln54_reg_5627_reg[0] ,
    \src_buf_V_2_5_reg_5703_reg[2] ,
    \src_buf_V_2_5_reg_5703_reg[0] ,
    \src_buf_V_3_5_reg_5697_reg[2] ,
    \src_buf_V_3_5_reg_5697_reg[0] ,
    \src_buf_V_2_5_reg_5703_reg[1] ,
    \src_buf_V_3_5_reg_5697_reg[1] ,
    \sub_ln1351_3_reg_5509_reg[8]_0 ,
    \sub_ln1351_3_reg_5509_reg[7] ,
    \sub_ln1351_3_reg_5509_reg[7]_0 ,
    \src_buf_V_2_5_reg_5703_reg[4] ,
    \src_buf_V_2_5_reg_5703_reg[3] ,
    \src_buf_V_2_5_reg_5703_reg[2]_0 ,
    \sub_ln1351_4_reg_5519_reg[8]_1 ,
    \sub_ln1351_4_reg_5519_reg[7] ,
    \sub_ln1351_4_reg_5519_reg[7]_0 ,
    \src_buf_V_3_5_reg_5697_reg[4] ,
    \src_buf_V_3_5_reg_5697_reg[3] ,
    \src_buf_V_3_5_reg_5697_reg[2]_0 ,
    \src_buf_V_0_4_1_reg_1306_reg[0] ,
    \src_buf_V_0_5_reg_5715_reg[7]_1 ,
    \src_buf_V_0_5_reg_5715_reg[6] ,
    \src_buf_V_0_5_reg_5715_reg[5] ,
    \src_buf_V_0_5_reg_5715_reg[4] ,
    \src_buf_V_0_5_reg_5715_reg[3] ,
    \src_buf_V_0_5_reg_5715_reg[2] ,
    \src_buf_V_0_5_reg_5715_reg[1] ,
    \src_buf_V_0_4_1_reg_1306_reg[0]_0 ,
    \src_buf_V_6_4_reg_5681_reg[7]_1 ,
    \src_buf_V_6_4_reg_5681_reg[6] ,
    \src_buf_V_6_4_reg_5681_reg[5] ,
    \src_buf_V_6_4_reg_5681_reg[4] ,
    \src_buf_V_6_4_reg_5681_reg[3] ,
    \src_buf_V_6_4_reg_5681_reg[2] ,
    \src_buf_V_6_4_reg_5681_reg[1]_1 ,
    \src_buf_V_6_4_reg_5681_reg[0]_1 ,
    \src_buf_V_5_5_reg_5686_reg[7]_0 ,
    \src_buf_V_5_5_reg_5686_reg[0]_0 ,
    \src_buf_V_5_5_reg_5686_reg[1]_0 ,
    \src_buf_V_5_5_reg_5686_reg[2]_0 ,
    \src_buf_V_5_5_reg_5686_reg[3] ,
    \src_buf_V_5_5_reg_5686_reg[4] ,
    \src_buf_V_5_5_reg_5686_reg[5] ,
    \src_buf_V_5_5_reg_5686_reg[6] ,
    \src_buf_V_5_5_reg_5686_reg[7]_1 ,
    \src_buf_V_1_5_reg_5709_reg[7]_1 ,
    \src_buf_V_1_5_reg_5709_reg[0] ,
    \src_buf_V_1_5_reg_5709_reg[1] ,
    \src_buf_V_1_5_reg_5709_reg[2] ,
    \src_buf_V_1_5_reg_5709_reg[3] ,
    \src_buf_V_1_5_reg_5709_reg[4] ,
    \src_buf_V_1_5_reg_5709_reg[5] ,
    \src_buf_V_1_5_reg_5709_reg[6] ,
    \src_buf_V_1_5_reg_5709_reg[7]_2 ,
    \select_ln54_2_reg_5657_reg[3] ,
    \select_ln55_2_reg_5664_reg[3]_0 ,
    \select_ln54_2_reg_5657_reg[2] ,
    \select_ln55_2_reg_5664_reg[2] ,
    \src_buf_V_6_4_reg_5681_reg[2]_0 ,
    \src_buf_V_5_5_reg_5686_reg[2]_1 ,
    \select_ln54_2_reg_5657_reg[4] ,
    \select_ln55_2_reg_5664_reg[8] ,
    \select_ln54_2_reg_5657_reg[4]_0 ,
    \select_ln54_2_reg_5657_reg[8] ,
    sub_ln1351_7_fu_2110_p2,
    sub_ln1351_8_fu_2120_p2,
    \select_ln55_reg_5634_reg[2] ,
    \select_ln54_reg_5627_reg[8] ,
    \select_ln55_reg_5634_reg[2]_0 ,
    \select_ln55_reg_5634_reg[8] ,
    \select_ln54_reg_5627_reg[4] ,
    \select_ln54_reg_5627_reg[4]_0 ,
    sub_ln1351_1_fu_2050_p2,
    sub_ln1351_2_fu_2060_p2,
    \select_ln55_reg_5634_reg[1] ,
    \select_ln55_reg_5634_reg[1]_0 );
  output [3:0]ram_reg_bram_0;
  output [0:0]CO;
  output [0:0]\icmp_ln59_reg_5671[0]_i_11 ;
  output [8:0]D;
  output [8:0]\select_ln55_1_reg_5649[8]_i_4 ;
  output [8:0]\src_buf_V_3_3_1_reg_1186_reg[7] ;
  output [8:0]\src_buf_V_6_3_reg_707_reg[7] ;
  output [8:0]\src_buf_V_0_3_reg_1019_reg[7] ;
  output [8:0]\src_buf_V_6_3_reg_707_reg[7]_0 ;
  output [7:0]\src_buf_V_4_6_3_reg_795_reg[7] ;
  output [7:0]src_buf_V_4_5_fu_2387_p3;
  output [7:0]\src_buf_V_4_0_reg_839_reg[7] ;
  output [7:0]\src_buf_V_4_3_reg_806_reg[7] ;
  output [7:0]\src_buf_V_4_2_reg_817_reg[7] ;
  output [7:0]\src_buf_V_4_1_reg_828_reg[7] ;
  output [3:0]\src_buf_V_5_6_3_reg_740_reg[7] ;
  output [3:0]src_buf_V_5_5_fu_2376_p3;
  output [3:0]\src_buf_V_5_3_reg_751_reg[7] ;
  output [3:0]\src_buf_V_5_2_reg_762_reg[7] ;
  output [3:0]\src_buf_V_5_1_reg_773_reg[7] ;
  output [3:0]\src_buf_V_6_6_3_reg_696_reg[7] ;
  output [3:0]src_buf_V_6_4_fu_2366_p3;
  output [3:0]\src_buf_V_6_3_reg_707_reg[7]_1 ;
  output [3:0]\src_buf_V_6_2_reg_718_reg[7] ;
  output [7:0]\src_buf_V_3_0_reg_895_reg[7] ;
  output [7:0]src_buf_V_3_5_fu_2398_p3;
  output [7:0]\src_buf_V_3_1_reg_884_reg[7] ;
  output [7:0]\src_buf_V_2_0_reg_951_reg[7] ;
  output [7:0]src_buf_V_2_5_fu_2409_p3;
  output [7:0]\src_buf_V_2_1_reg_940_reg[7] ;
  output [7:0]\src_buf_V_2_2_reg_929_reg[7] ;
  output [7:0]\src_buf_V_2_3_reg_918_reg[7] ;
  output [7:0]\src_buf_V_2_6_3_reg_907_reg[7] ;
  output [7:0]\src_buf_V_1_1_reg_996_reg[7] ;
  output [7:0]src_buf_V_1_5_fu_2420_p3;
  output [7:0]\src_buf_V_1_2_reg_985_reg[7] ;
  output [7:0]\src_buf_V_1_3_reg_974_reg[7] ;
  output [7:0]\src_buf_V_0_2_reg_1030_reg[7] ;
  output [7:0]src_buf_V_0_5_fu_2430_p3;
  output [7:0]\src_buf_V_3_3_reg_862_reg[7] ;
  output [7:0]\src_buf_V_3_6_3_reg_851_reg[7] ;
  output [7:0]\src_buf_V_3_2_reg_873_reg[7] ;
  output [7:0]\src_buf_V_0_3_reg_1019_reg[7]_0 ;
  output [7:0]\src_buf_V_0_6_3_reg_1008_reg[7] ;
  output [7:0]\src_buf_V_1_6_3_reg_963_reg[7] ;
  output [8:0]\src_buf_V_0_3_reg_1019_reg[7]_1 ;
  output [8:0]sub_ln1351_3_fu_2070_p2;
  output [8:0]sub_ln1351_4_fu_2080_p2;
  output \trunc_ln324_5_reg_5359_reg[2] ;
  output \trunc_ln324_5_reg_5359_reg[2]_0 ;
  output \trunc_ln324_5_reg_5359_reg[2]_1 ;
  output \trunc_ln324_5_reg_5359_reg[2]_2 ;
  output \trunc_ln324_6_reg_5364_reg[2] ;
  output \trunc_ln324_6_reg_5364_reg[2]_0 ;
  output \trunc_ln324_6_reg_5364_reg[2]_1 ;
  output \trunc_ln324_6_reg_5364_reg[2]_2 ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_0;
  input [0:0]ram_reg_bram_0_1;
  input \select_ln55_1_reg_5649_reg[7]_i_2 ;
  input \select_ln55_2_reg_5664_reg[1] ;
  input \select_ln54_2_reg_5657_reg[1] ;
  input \select_ln54_2_reg_5657_reg[0] ;
  input \select_ln55_2_reg_5664_reg[1]_0 ;
  input \select_ln55_2_reg_5664_reg[0] ;
  input [7:0]\sub_ln1351_4_reg_5519_reg[8] ;
  input \src_buf_V_4_4_1_reg_1126_reg[4] ;
  input [7:0]\sub_ln1351_4_reg_5519_reg[8]_0 ;
  input \select_ln55_reg_5634_reg[6] ;
  input \select_ln55_2_reg_5664_reg[7] ;
  input [1:0]sub_ln1351_6_fu_2100_p2;
  input \select_ln55_2_reg_5664_reg[6] ;
  input \select_ln54_reg_5627_reg[6] ;
  input \select_ln54_2_reg_5657_reg[7] ;
  input [6:0]ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4;
  input \sub_ln1351_3_reg_5509_reg[8] ;
  input \select_ln54_2_reg_5657_reg[6] ;
  input \select_ln55_2_reg_5664_reg[6]_0 ;
  input \select_ln55_1_reg_5649_reg[4] ;
  input \select_ln55_2_reg_5664_reg[5] ;
  input \select_ln54_2_reg_5657_reg[5] ;
  input \select_ln55_2_reg_5664_reg[5]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ;
  input \select_ln55_1_reg_5649_reg[2] ;
  input \select_ln55_2_reg_5664_reg[3] ;
  input \src_buf_V_6_4_1_reg_1042_reg[0] ;
  input \select_ln55_1_reg_5649_reg[0] ;
  input \src_buf_V_1_4_1_reg_1270_reg[0] ;
  input [7:0]\src_buf_V_4_5_reg_5691_reg[7] ;
  input [7:0]\src_buf_V_4_5_reg_5691_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ;
  input [7:0]\src_buf_V_4_3_1_reg_1138_reg[7] ;
  input [7:0]\src_buf_V_4_3_1_reg_1138_reg[7]_0 ;
  input [7:0]\src_buf_V_4_2_1_reg_1150_reg[7] ;
  input [7:0]\src_buf_V_4_2_1_reg_1150_reg[7]_0 ;
  input [7:0]\src_buf_V_4_1_1_reg_1162_reg[7] ;
  input [7:0]\src_buf_V_4_1_1_reg_1162_reg[7]_0 ;
  input icmp_ln882_2_reg_5388_pp3_iter2_reg;
  input [3:0]\src_buf_V_5_4_1_reg_1078_reg[7] ;
  input [3:0]\src_buf_V_5_4_1_reg_1078_reg[7]_0 ;
  input spec_select5220_reg_5319;
  input \src_buf_V_4_5_reg_5691_reg[0] ;
  input [2:0]\src_buf_V_4_5_reg_5691_reg[7]_1 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ;
  input [3:0]\src_buf_V_5_3_1_reg_1090_reg[7] ;
  input [3:0]\src_buf_V_5_3_1_reg_1090_reg[7]_0 ;
  input [3:0]\src_buf_V_5_2_1_reg_1102_reg[7] ;
  input [3:0]\src_buf_V_5_2_1_reg_1102_reg[7]_0 ;
  input [3:0]\src_buf_V_5_1_1_reg_1114_reg[7] ;
  input [3:0]\src_buf_V_5_1_1_reg_1114_reg[7]_0 ;
  input spec_select5236_reg_5324;
  input \src_buf_V_5_5_reg_5686_reg[0] ;
  input [3:0]\src_buf_V_6_4_1_reg_1042_reg[7] ;
  input [3:0]\src_buf_V_6_4_1_reg_1042_reg[7]_0 ;
  input spec_select5252_reg_5329;
  input \src_buf_V_6_4_reg_5681_reg[0] ;
  input [2:0]tmp_5_fu_1871_p9;
  input \src_buf_V_6_4_reg_5681_reg[0]_0 ;
  input [7:0]DOUTBDOUT;
  input [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3 ;
  input [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ;
  input \src_buf_V_4_5_reg_5691_reg[1] ;
  input \src_buf_V_5_5_reg_5686_reg[1] ;
  input [3:0]\src_buf_V_6_3_1_reg_1054_reg[7] ;
  input [3:0]\src_buf_V_6_3_1_reg_1054_reg[7]_0 ;
  input [3:0]\src_buf_V_6_2_1_reg_1066_reg[7] ;
  input [3:0]\src_buf_V_6_2_1_reg_1066_reg[7]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[1] ;
  input \src_buf_V_6_4_reg_5681_reg[1]_0 ;
  input \src_buf_V_4_5_reg_5691_reg[2] ;
  input \src_buf_V_5_5_reg_5686_reg[2] ;
  input \src_buf_V_4_5_reg_5691_reg[3] ;
  input \src_buf_V_4_5_reg_5691_reg[3]_0 ;
  input \src_buf_V_4_5_reg_5691_reg[4] ;
  input \src_buf_V_4_5_reg_5691_reg[4]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ;
  input \src_buf_V_4_5_reg_5691_reg[5] ;
  input \src_buf_V_4_5_reg_5691_reg[5]_0 ;
  input \src_buf_V_4_5_reg_5691_reg[6] ;
  input \src_buf_V_4_5_reg_5691_reg[6]_0 ;
  input \src_buf_V_4_5_reg_5691_reg[7]_2 ;
  input \src_buf_V_5_5_reg_5686_reg[7] ;
  input \src_buf_V_6_4_reg_5681_reg[7] ;
  input \src_buf_V_6_4_reg_5681_reg[7]_0 ;
  input [2:0]ram_reg_bram_0_2;
  input and_ln277_reg_5401;
  input empty_34_reg_6840;
  input [2:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 ;
  input [7:0]\src_buf_V_3_1_1_reg_1210_reg[7] ;
  input [7:0]\src_buf_V_3_1_1_reg_1210_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 ;
  input [7:0]\src_buf_V_2_1_1_reg_1258_reg[7] ;
  input [7:0]\src_buf_V_2_1_1_reg_1258_reg[7]_0 ;
  input [7:0]\src_buf_V_2_2_1_reg_1246_reg[7] ;
  input [7:0]\src_buf_V_2_2_1_reg_1246_reg[7]_0 ;
  input [7:0]\src_buf_V_2_3_1_reg_1234_reg[7] ;
  input [7:0]\src_buf_V_2_3_1_reg_1234_reg[7]_0 ;
  input [7:0]\src_buf_V_2_5_reg_5703_reg[7] ;
  input [7:0]\src_buf_V_2_5_reg_5703_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 ;
  input [7:0]\src_buf_V_1_2_1_reg_1294_reg[7] ;
  input [7:0]\src_buf_V_1_2_1_reg_1294_reg[7]_0 ;
  input [7:0]\src_buf_V_1_3_1_reg_1282_reg[7] ;
  input [7:0]\src_buf_V_1_3_1_reg_1282_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 ;
  input [7:0]\src_buf_V_3_3_1_reg_1186_reg[7]_0 ;
  input [7:0]\src_buf_V_3_3_1_reg_1186_reg[7]_1 ;
  input [7:0]\src_buf_V_3_5_reg_5697_reg[7] ;
  input [7:0]\src_buf_V_3_5_reg_5697_reg[7]_0 ;
  input [7:0]\src_buf_V_0_3_1_reg_1318_reg[7] ;
  input [7:0]\src_buf_V_0_3_1_reg_1318_reg[7]_0 ;
  input [7:0]\src_buf_V_0_5_reg_5715_reg[7] ;
  input [7:0]\src_buf_V_0_5_reg_5715_reg[7]_0 ;
  input [7:0]\src_buf_V_1_5_reg_5709_reg[7] ;
  input [7:0]\src_buf_V_1_5_reg_5709_reg[7]_0 ;
  input \select_ln55_reg_5634_reg[3] ;
  input \select_ln54_reg_5627_reg[3] ;
  input \select_ln55_reg_5634_reg[5] ;
  input \select_ln54_reg_5627_reg[5] ;
  input \select_ln55_reg_5634_reg[7] ;
  input \select_ln55_reg_5634_reg[0] ;
  input \select_ln54_reg_5627_reg[0] ;
  input [2:0]\src_buf_V_2_5_reg_5703_reg[2] ;
  input \src_buf_V_2_5_reg_5703_reg[0] ;
  input [2:0]\src_buf_V_3_5_reg_5697_reg[2] ;
  input \src_buf_V_3_5_reg_5697_reg[0] ;
  input \src_buf_V_2_5_reg_5703_reg[1] ;
  input \src_buf_V_3_5_reg_5697_reg[1] ;
  input \sub_ln1351_3_reg_5509_reg[8]_0 ;
  input \sub_ln1351_3_reg_5509_reg[7] ;
  input \sub_ln1351_3_reg_5509_reg[7]_0 ;
  input \src_buf_V_2_5_reg_5703_reg[4] ;
  input \src_buf_V_2_5_reg_5703_reg[3] ;
  input \src_buf_V_2_5_reg_5703_reg[2]_0 ;
  input \sub_ln1351_4_reg_5519_reg[8]_1 ;
  input \sub_ln1351_4_reg_5519_reg[7] ;
  input \sub_ln1351_4_reg_5519_reg[7]_0 ;
  input \src_buf_V_3_5_reg_5697_reg[4] ;
  input \src_buf_V_3_5_reg_5697_reg[3] ;
  input \src_buf_V_3_5_reg_5697_reg[2]_0 ;
  input [2:0]\src_buf_V_0_4_1_reg_1306_reg[0] ;
  input \src_buf_V_0_5_reg_5715_reg[7]_1 ;
  input \src_buf_V_0_5_reg_5715_reg[6] ;
  input \src_buf_V_0_5_reg_5715_reg[5] ;
  input \src_buf_V_0_5_reg_5715_reg[4] ;
  input \src_buf_V_0_5_reg_5715_reg[3] ;
  input \src_buf_V_0_5_reg_5715_reg[2] ;
  input \src_buf_V_0_5_reg_5715_reg[1] ;
  input \src_buf_V_0_4_1_reg_1306_reg[0]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[7]_1 ;
  input \src_buf_V_6_4_reg_5681_reg[6] ;
  input \src_buf_V_6_4_reg_5681_reg[5] ;
  input \src_buf_V_6_4_reg_5681_reg[4] ;
  input \src_buf_V_6_4_reg_5681_reg[3] ;
  input \src_buf_V_6_4_reg_5681_reg[2] ;
  input \src_buf_V_6_4_reg_5681_reg[1]_1 ;
  input \src_buf_V_6_4_reg_5681_reg[0]_1 ;
  input [2:0]\src_buf_V_5_5_reg_5686_reg[7]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[0]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[1]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[2]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[3] ;
  input \src_buf_V_5_5_reg_5686_reg[4] ;
  input \src_buf_V_5_5_reg_5686_reg[5] ;
  input \src_buf_V_5_5_reg_5686_reg[6] ;
  input \src_buf_V_5_5_reg_5686_reg[7]_1 ;
  input [2:0]\src_buf_V_1_5_reg_5709_reg[7]_1 ;
  input \src_buf_V_1_5_reg_5709_reg[0] ;
  input \src_buf_V_1_5_reg_5709_reg[1] ;
  input \src_buf_V_1_5_reg_5709_reg[2] ;
  input \src_buf_V_1_5_reg_5709_reg[3] ;
  input \src_buf_V_1_5_reg_5709_reg[4] ;
  input \src_buf_V_1_5_reg_5709_reg[5] ;
  input \src_buf_V_1_5_reg_5709_reg[6] ;
  input \src_buf_V_1_5_reg_5709_reg[7]_2 ;
  input \select_ln54_2_reg_5657_reg[3] ;
  input \select_ln55_2_reg_5664_reg[3]_0 ;
  input \select_ln54_2_reg_5657_reg[2] ;
  input \select_ln55_2_reg_5664_reg[2] ;
  input \src_buf_V_6_4_reg_5681_reg[2]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[2]_1 ;
  input \select_ln54_2_reg_5657_reg[4] ;
  input [0:0]\select_ln55_2_reg_5664_reg[8] ;
  input \select_ln54_2_reg_5657_reg[4]_0 ;
  input [0:0]\select_ln54_2_reg_5657_reg[8] ;
  input [0:0]sub_ln1351_7_fu_2110_p2;
  input [0:0]sub_ln1351_8_fu_2120_p2;
  input \select_ln55_reg_5634_reg[2] ;
  input [0:0]\select_ln54_reg_5627_reg[8] ;
  input \select_ln55_reg_5634_reg[2]_0 ;
  input [0:0]\select_ln55_reg_5634_reg[8] ;
  input \select_ln54_reg_5627_reg[4] ;
  input \select_ln54_reg_5627_reg[4]_0 ;
  input [1:0]sub_ln1351_1_fu_2050_p2;
  input [1:0]sub_ln1351_2_fu_2060_p2;
  input \select_ln55_reg_5634_reg[1] ;
  input \select_ln55_reg_5634_reg[1]_0 ;

  wire [10:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [8:0]D;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire and_ln277_reg_5401;
  wire ap_clk;
  wire [6:0]ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 ;
  wire buf_0_V_ce0;
  wire empty_34_reg_6840;
  wire [0:0]\icmp_ln59_reg_5671[0]_i_11 ;
  wire icmp_ln882_2_reg_5388_pp3_iter2_reg;
  wire [3:0]ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire \select_ln54_2_reg_5657_reg[0] ;
  wire \select_ln54_2_reg_5657_reg[1] ;
  wire \select_ln54_2_reg_5657_reg[2] ;
  wire \select_ln54_2_reg_5657_reg[3] ;
  wire \select_ln54_2_reg_5657_reg[4] ;
  wire \select_ln54_2_reg_5657_reg[4]_0 ;
  wire \select_ln54_2_reg_5657_reg[5] ;
  wire \select_ln54_2_reg_5657_reg[6] ;
  wire \select_ln54_2_reg_5657_reg[7] ;
  wire [0:0]\select_ln54_2_reg_5657_reg[8] ;
  wire \select_ln54_reg_5627_reg[0] ;
  wire \select_ln54_reg_5627_reg[3] ;
  wire \select_ln54_reg_5627_reg[4] ;
  wire \select_ln54_reg_5627_reg[4]_0 ;
  wire \select_ln54_reg_5627_reg[5] ;
  wire \select_ln54_reg_5627_reg[6] ;
  wire [0:0]\select_ln54_reg_5627_reg[8] ;
  wire [8:0]\select_ln55_1_reg_5649[8]_i_4 ;
  wire \select_ln55_1_reg_5649_reg[0] ;
  wire \select_ln55_1_reg_5649_reg[2] ;
  wire \select_ln55_1_reg_5649_reg[4] ;
  wire \select_ln55_1_reg_5649_reg[7]_i_2 ;
  wire \select_ln55_2_reg_5664_reg[0] ;
  wire \select_ln55_2_reg_5664_reg[1] ;
  wire \select_ln55_2_reg_5664_reg[1]_0 ;
  wire \select_ln55_2_reg_5664_reg[2] ;
  wire \select_ln55_2_reg_5664_reg[3] ;
  wire \select_ln55_2_reg_5664_reg[3]_0 ;
  wire \select_ln55_2_reg_5664_reg[5] ;
  wire \select_ln55_2_reg_5664_reg[5]_0 ;
  wire \select_ln55_2_reg_5664_reg[6] ;
  wire \select_ln55_2_reg_5664_reg[6]_0 ;
  wire \select_ln55_2_reg_5664_reg[7] ;
  wire [0:0]\select_ln55_2_reg_5664_reg[8] ;
  wire \select_ln55_reg_5634_reg[0] ;
  wire \select_ln55_reg_5634_reg[1] ;
  wire \select_ln55_reg_5634_reg[1]_0 ;
  wire \select_ln55_reg_5634_reg[2] ;
  wire \select_ln55_reg_5634_reg[2]_0 ;
  wire \select_ln55_reg_5634_reg[3] ;
  wire \select_ln55_reg_5634_reg[5] ;
  wire \select_ln55_reg_5634_reg[6] ;
  wire \select_ln55_reg_5634_reg[7] ;
  wire [0:0]\select_ln55_reg_5634_reg[8] ;
  wire spec_select5220_reg_5319;
  wire spec_select5236_reg_5324;
  wire spec_select5252_reg_5329;
  wire [7:0]\src_buf_V_0_2_reg_1030_reg[7] ;
  wire [7:0]\src_buf_V_0_3_1_reg_1318_reg[7] ;
  wire [7:0]\src_buf_V_0_3_1_reg_1318_reg[7]_0 ;
  wire [8:0]\src_buf_V_0_3_reg_1019_reg[7] ;
  wire [7:0]\src_buf_V_0_3_reg_1019_reg[7]_0 ;
  wire [8:0]\src_buf_V_0_3_reg_1019_reg[7]_1 ;
  wire [2:0]\src_buf_V_0_4_1_reg_1306_reg[0] ;
  wire \src_buf_V_0_4_1_reg_1306_reg[0]_0 ;
  wire [7:0]src_buf_V_0_5_fu_2430_p3;
  wire \src_buf_V_0_5_reg_5715_reg[1] ;
  wire \src_buf_V_0_5_reg_5715_reg[2] ;
  wire \src_buf_V_0_5_reg_5715_reg[3] ;
  wire \src_buf_V_0_5_reg_5715_reg[4] ;
  wire \src_buf_V_0_5_reg_5715_reg[5] ;
  wire \src_buf_V_0_5_reg_5715_reg[6] ;
  wire [7:0]\src_buf_V_0_5_reg_5715_reg[7] ;
  wire [7:0]\src_buf_V_0_5_reg_5715_reg[7]_0 ;
  wire \src_buf_V_0_5_reg_5715_reg[7]_1 ;
  wire [7:0]\src_buf_V_0_6_3_reg_1008_reg[7] ;
  wire [7:0]\src_buf_V_1_1_reg_996_reg[7] ;
  wire [7:0]\src_buf_V_1_2_1_reg_1294_reg[7] ;
  wire [7:0]\src_buf_V_1_2_1_reg_1294_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_2_reg_985_reg[7] ;
  wire [7:0]\src_buf_V_1_3_1_reg_1282_reg[7] ;
  wire [7:0]\src_buf_V_1_3_1_reg_1282_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_3_reg_974_reg[7] ;
  wire \src_buf_V_1_4_1_reg_1270_reg[0] ;
  wire [7:0]src_buf_V_1_5_fu_2420_p3;
  wire \src_buf_V_1_5_reg_5709_reg[0] ;
  wire \src_buf_V_1_5_reg_5709_reg[1] ;
  wire \src_buf_V_1_5_reg_5709_reg[2] ;
  wire \src_buf_V_1_5_reg_5709_reg[3] ;
  wire \src_buf_V_1_5_reg_5709_reg[4] ;
  wire \src_buf_V_1_5_reg_5709_reg[5] ;
  wire \src_buf_V_1_5_reg_5709_reg[6] ;
  wire [7:0]\src_buf_V_1_5_reg_5709_reg[7] ;
  wire [7:0]\src_buf_V_1_5_reg_5709_reg[7]_0 ;
  wire [2:0]\src_buf_V_1_5_reg_5709_reg[7]_1 ;
  wire \src_buf_V_1_5_reg_5709_reg[7]_2 ;
  wire [7:0]\src_buf_V_1_6_3_reg_963_reg[7] ;
  wire [7:0]\src_buf_V_2_0_reg_951_reg[7] ;
  wire [7:0]\src_buf_V_2_1_1_reg_1258_reg[7] ;
  wire [7:0]\src_buf_V_2_1_1_reg_1258_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_1_reg_940_reg[7] ;
  wire [7:0]\src_buf_V_2_2_1_reg_1246_reg[7] ;
  wire [7:0]\src_buf_V_2_2_1_reg_1246_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_2_reg_929_reg[7] ;
  wire [7:0]\src_buf_V_2_3_1_reg_1234_reg[7] ;
  wire [7:0]\src_buf_V_2_3_1_reg_1234_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_3_reg_918_reg[7] ;
  wire [7:0]src_buf_V_2_5_fu_2409_p3;
  wire \src_buf_V_2_5_reg_5703_reg[0] ;
  wire \src_buf_V_2_5_reg_5703_reg[1] ;
  wire [2:0]\src_buf_V_2_5_reg_5703_reg[2] ;
  wire \src_buf_V_2_5_reg_5703_reg[2]_0 ;
  wire \src_buf_V_2_5_reg_5703_reg[3] ;
  wire \src_buf_V_2_5_reg_5703_reg[4] ;
  wire [7:0]\src_buf_V_2_5_reg_5703_reg[7] ;
  wire [7:0]\src_buf_V_2_5_reg_5703_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_6_3_reg_907_reg[7] ;
  wire [7:0]\src_buf_V_3_0_reg_895_reg[7] ;
  wire [7:0]\src_buf_V_3_1_1_reg_1210_reg[7] ;
  wire [7:0]\src_buf_V_3_1_1_reg_1210_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_1_reg_884_reg[7] ;
  wire [7:0]\src_buf_V_3_2_reg_873_reg[7] ;
  wire [8:0]\src_buf_V_3_3_1_reg_1186_reg[7] ;
  wire [7:0]\src_buf_V_3_3_1_reg_1186_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_3_1_reg_1186_reg[7]_1 ;
  wire [7:0]\src_buf_V_3_3_reg_862_reg[7] ;
  wire [7:0]src_buf_V_3_5_fu_2398_p3;
  wire \src_buf_V_3_5_reg_5697_reg[0] ;
  wire \src_buf_V_3_5_reg_5697_reg[1] ;
  wire [2:0]\src_buf_V_3_5_reg_5697_reg[2] ;
  wire \src_buf_V_3_5_reg_5697_reg[2]_0 ;
  wire \src_buf_V_3_5_reg_5697_reg[3] ;
  wire \src_buf_V_3_5_reg_5697_reg[4] ;
  wire [7:0]\src_buf_V_3_5_reg_5697_reg[7] ;
  wire [7:0]\src_buf_V_3_5_reg_5697_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_6_3_reg_851_reg[7] ;
  wire [7:0]\src_buf_V_4_0_reg_839_reg[7] ;
  wire [7:0]\src_buf_V_4_1_1_reg_1162_reg[7] ;
  wire [7:0]\src_buf_V_4_1_1_reg_1162_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_1_reg_828_reg[7] ;
  wire [7:0]\src_buf_V_4_2_1_reg_1150_reg[7] ;
  wire [7:0]\src_buf_V_4_2_1_reg_1150_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_2_reg_817_reg[7] ;
  wire [7:0]\src_buf_V_4_3_1_reg_1138_reg[7] ;
  wire [7:0]\src_buf_V_4_3_1_reg_1138_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_3_reg_806_reg[7] ;
  wire \src_buf_V_4_4_1_reg_1126_reg[4] ;
  wire [7:0]src_buf_V_4_5_fu_2387_p3;
  wire \src_buf_V_4_5_reg_5691_reg[0] ;
  wire \src_buf_V_4_5_reg_5691_reg[1] ;
  wire \src_buf_V_4_5_reg_5691_reg[2] ;
  wire \src_buf_V_4_5_reg_5691_reg[3] ;
  wire \src_buf_V_4_5_reg_5691_reg[3]_0 ;
  wire \src_buf_V_4_5_reg_5691_reg[4] ;
  wire \src_buf_V_4_5_reg_5691_reg[4]_0 ;
  wire \src_buf_V_4_5_reg_5691_reg[5] ;
  wire \src_buf_V_4_5_reg_5691_reg[5]_0 ;
  wire \src_buf_V_4_5_reg_5691_reg[6] ;
  wire \src_buf_V_4_5_reg_5691_reg[6]_0 ;
  wire [7:0]\src_buf_V_4_5_reg_5691_reg[7] ;
  wire [7:0]\src_buf_V_4_5_reg_5691_reg[7]_0 ;
  wire [2:0]\src_buf_V_4_5_reg_5691_reg[7]_1 ;
  wire \src_buf_V_4_5_reg_5691_reg[7]_2 ;
  wire [7:0]\src_buf_V_4_6_3_reg_795_reg[7] ;
  wire [3:0]\src_buf_V_5_1_1_reg_1114_reg[7] ;
  wire [3:0]\src_buf_V_5_1_1_reg_1114_reg[7]_0 ;
  wire [3:0]\src_buf_V_5_1_reg_773_reg[7] ;
  wire [3:0]\src_buf_V_5_2_1_reg_1102_reg[7] ;
  wire [3:0]\src_buf_V_5_2_1_reg_1102_reg[7]_0 ;
  wire [3:0]\src_buf_V_5_2_reg_762_reg[7] ;
  wire [3:0]\src_buf_V_5_3_1_reg_1090_reg[7] ;
  wire [3:0]\src_buf_V_5_3_1_reg_1090_reg[7]_0 ;
  wire [3:0]\src_buf_V_5_3_reg_751_reg[7] ;
  wire [3:0]\src_buf_V_5_4_1_reg_1078_reg[7] ;
  wire [3:0]\src_buf_V_5_4_1_reg_1078_reg[7]_0 ;
  wire [3:0]src_buf_V_5_5_fu_2376_p3;
  wire \src_buf_V_5_5_reg_5686_reg[0] ;
  wire \src_buf_V_5_5_reg_5686_reg[0]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[1] ;
  wire \src_buf_V_5_5_reg_5686_reg[1]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[2] ;
  wire \src_buf_V_5_5_reg_5686_reg[2]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[2]_1 ;
  wire \src_buf_V_5_5_reg_5686_reg[3] ;
  wire \src_buf_V_5_5_reg_5686_reg[4] ;
  wire \src_buf_V_5_5_reg_5686_reg[5] ;
  wire \src_buf_V_5_5_reg_5686_reg[6] ;
  wire \src_buf_V_5_5_reg_5686_reg[7] ;
  wire [2:0]\src_buf_V_5_5_reg_5686_reg[7]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[7]_1 ;
  wire [3:0]\src_buf_V_5_6_3_reg_740_reg[7] ;
  wire [3:0]\src_buf_V_6_2_1_reg_1066_reg[7] ;
  wire [3:0]\src_buf_V_6_2_1_reg_1066_reg[7]_0 ;
  wire [3:0]\src_buf_V_6_2_reg_718_reg[7] ;
  wire [3:0]\src_buf_V_6_3_1_reg_1054_reg[7] ;
  wire [3:0]\src_buf_V_6_3_1_reg_1054_reg[7]_0 ;
  wire [8:0]\src_buf_V_6_3_reg_707_reg[7] ;
  wire [8:0]\src_buf_V_6_3_reg_707_reg[7]_0 ;
  wire [3:0]\src_buf_V_6_3_reg_707_reg[7]_1 ;
  wire \src_buf_V_6_4_1_reg_1042_reg[0] ;
  wire [3:0]\src_buf_V_6_4_1_reg_1042_reg[7] ;
  wire [3:0]\src_buf_V_6_4_1_reg_1042_reg[7]_0 ;
  wire [3:0]src_buf_V_6_4_fu_2366_p3;
  wire \src_buf_V_6_4_reg_5681_reg[0] ;
  wire \src_buf_V_6_4_reg_5681_reg[0]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[0]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[1] ;
  wire \src_buf_V_6_4_reg_5681_reg[1]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[1]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[2] ;
  wire \src_buf_V_6_4_reg_5681_reg[2]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[3] ;
  wire \src_buf_V_6_4_reg_5681_reg[4] ;
  wire \src_buf_V_6_4_reg_5681_reg[5] ;
  wire \src_buf_V_6_4_reg_5681_reg[6] ;
  wire \src_buf_V_6_4_reg_5681_reg[7] ;
  wire \src_buf_V_6_4_reg_5681_reg[7]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[7]_1 ;
  wire [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3 ;
  wire [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ;
  wire [3:0]\src_buf_V_6_6_3_reg_696_reg[7] ;
  wire [1:0]sub_ln1351_1_fu_2050_p2;
  wire [1:0]sub_ln1351_2_fu_2060_p2;
  wire [8:0]sub_ln1351_3_fu_2070_p2;
  wire \sub_ln1351_3_reg_5509_reg[7] ;
  wire \sub_ln1351_3_reg_5509_reg[7]_0 ;
  wire \sub_ln1351_3_reg_5509_reg[8] ;
  wire \sub_ln1351_3_reg_5509_reg[8]_0 ;
  wire [8:0]sub_ln1351_4_fu_2080_p2;
  wire \sub_ln1351_4_reg_5519_reg[7] ;
  wire \sub_ln1351_4_reg_5519_reg[7]_0 ;
  wire [7:0]\sub_ln1351_4_reg_5519_reg[8] ;
  wire [7:0]\sub_ln1351_4_reg_5519_reg[8]_0 ;
  wire \sub_ln1351_4_reg_5519_reg[8]_1 ;
  wire [1:0]sub_ln1351_6_fu_2100_p2;
  wire [0:0]sub_ln1351_7_fu_2110_p2;
  wire [0:0]sub_ln1351_8_fu_2120_p2;
  wire [2:0]tmp_5_fu_1871_p9;
  wire \trunc_ln324_5_reg_5359_reg[2] ;
  wire \trunc_ln324_5_reg_5359_reg[2]_0 ;
  wire \trunc_ln324_5_reg_5359_reg[2]_1 ;
  wire \trunc_ln324_5_reg_5359_reg[2]_2 ;
  wire \trunc_ln324_6_reg_5364_reg[2] ;
  wire \trunc_ln324_6_reg_5364_reg[2]_0 ;
  wire \trunc_ln324_6_reg_5364_reg[2]_1 ;
  wire \trunc_ln324_6_reg_5364_reg[2]_2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_26 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .D(D),
        .DOUTBDOUT(ram_reg_bram_0),
        .Q(Q),
        .and_ln277_reg_5401(and_ln277_reg_5401),
        .ap_clk(ap_clk),
        .ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 (\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 (\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] (\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] (\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] (\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] ),
        .\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 (\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 ),
        .buf_0_V_ce0(buf_0_V_ce0),
        .empty_34_reg_6840(empty_34_reg_6840),
        .\icmp_ln59_reg_5671[0]_i_11_0 (\icmp_ln59_reg_5671[0]_i_11 ),
        .icmp_ln882_2_reg_5388_pp3_iter2_reg(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] (src_buf_V_4_5_fu_2387_p3[0]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 (src_buf_V_4_5_fu_2387_p3[1]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 (src_buf_V_4_5_fu_2387_p3[2]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 (src_buf_V_3_5_fu_2398_p3[3]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 (src_buf_V_3_5_fu_2398_p3[4]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 (src_buf_V_3_5_fu_2398_p3[5]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 (src_buf_V_3_5_fu_2398_p3[6]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 (src_buf_V_3_5_fu_2398_p3[7]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 (src_buf_V_2_5_fu_2409_p3[0]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 (src_buf_V_2_5_fu_2409_p3[1]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 (src_buf_V_2_5_fu_2409_p3[2]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 (src_buf_V_2_5_fu_2409_p3[3]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 (src_buf_V_2_5_fu_2409_p3[4]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 (src_buf_V_4_5_fu_2387_p3[3]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 (src_buf_V_2_5_fu_2409_p3[5]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 (src_buf_V_2_5_fu_2409_p3[6]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 (src_buf_V_2_5_fu_2409_p3[7]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 (src_buf_V_1_5_fu_2420_p3[0]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 (src_buf_V_1_5_fu_2420_p3[1]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 (src_buf_V_1_5_fu_2420_p3[2]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 (src_buf_V_1_5_fu_2420_p3[3]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 (src_buf_V_1_5_fu_2420_p3[4]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 (src_buf_V_1_5_fu_2420_p3[5]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 (src_buf_V_1_5_fu_2420_p3[6]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 (src_buf_V_4_5_fu_2387_p3[4]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 (src_buf_V_1_5_fu_2420_p3[7]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_31 (src_buf_V_0_5_fu_2430_p3[1]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_32 (src_buf_V_0_5_fu_2430_p3[2]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_33 (src_buf_V_0_5_fu_2430_p3[3]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_34 (src_buf_V_0_5_fu_2430_p3[4]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_35 (src_buf_V_0_5_fu_2430_p3[5]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_36 (src_buf_V_0_5_fu_2430_p3[6]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_37 (src_buf_V_0_5_fu_2430_p3[7]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 (src_buf_V_4_5_fu_2387_p3[5]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 (src_buf_V_4_5_fu_2387_p3[6]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 (src_buf_V_4_5_fu_2387_p3[7]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 (src_buf_V_3_5_fu_2398_p3[0]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 (src_buf_V_3_5_fu_2398_p3[1]),
        .\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 (src_buf_V_3_5_fu_2398_p3[2]),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .\select_ln54_2_reg_5657_reg[0] (\select_ln54_2_reg_5657_reg[0] ),
        .\select_ln54_2_reg_5657_reg[1] (\select_ln54_2_reg_5657_reg[1] ),
        .\select_ln54_2_reg_5657_reg[2] (\select_ln54_2_reg_5657_reg[2] ),
        .\select_ln54_2_reg_5657_reg[3] (\select_ln54_2_reg_5657_reg[3] ),
        .\select_ln54_2_reg_5657_reg[4] (\select_ln54_2_reg_5657_reg[4] ),
        .\select_ln54_2_reg_5657_reg[4]_0 (\select_ln54_2_reg_5657_reg[4]_0 ),
        .\select_ln54_2_reg_5657_reg[5] (\select_ln54_2_reg_5657_reg[5] ),
        .\select_ln54_2_reg_5657_reg[6] (\select_ln54_2_reg_5657_reg[6] ),
        .\select_ln54_2_reg_5657_reg[7] (\select_ln54_2_reg_5657_reg[7] ),
        .\select_ln54_2_reg_5657_reg[8] (\select_ln54_2_reg_5657_reg[8] ),
        .\select_ln54_reg_5627_reg[0] (\select_ln54_reg_5627_reg[0] ),
        .\select_ln54_reg_5627_reg[3] (\select_ln54_reg_5627_reg[3] ),
        .\select_ln54_reg_5627_reg[4] (\select_ln54_reg_5627_reg[4] ),
        .\select_ln54_reg_5627_reg[4]_0 (\select_ln54_reg_5627_reg[4]_0 ),
        .\select_ln54_reg_5627_reg[5] (\select_ln54_reg_5627_reg[5] ),
        .\select_ln54_reg_5627_reg[6] (\select_ln54_reg_5627_reg[6] ),
        .\select_ln54_reg_5627_reg[8] (\select_ln54_reg_5627_reg[8] ),
        .\select_ln55_1_reg_5649[8]_i_4_0 (\select_ln55_1_reg_5649[8]_i_4 ),
        .\select_ln55_1_reg_5649_reg[0] (\select_ln55_1_reg_5649_reg[0] ),
        .\select_ln55_1_reg_5649_reg[2] (\select_ln55_1_reg_5649_reg[2] ),
        .\select_ln55_1_reg_5649_reg[4] (\select_ln55_1_reg_5649_reg[4] ),
        .\select_ln55_1_reg_5649_reg[7]_i_2_0 (\select_ln55_1_reg_5649_reg[7]_i_2 ),
        .\select_ln55_2_reg_5664_reg[0] (\select_ln55_2_reg_5664_reg[0] ),
        .\select_ln55_2_reg_5664_reg[1] (\select_ln55_2_reg_5664_reg[1] ),
        .\select_ln55_2_reg_5664_reg[1]_0 (\select_ln55_2_reg_5664_reg[1]_0 ),
        .\select_ln55_2_reg_5664_reg[2] (\select_ln55_2_reg_5664_reg[2] ),
        .\select_ln55_2_reg_5664_reg[3] (\select_ln55_2_reg_5664_reg[3] ),
        .\select_ln55_2_reg_5664_reg[3]_0 (\select_ln55_2_reg_5664_reg[3]_0 ),
        .\select_ln55_2_reg_5664_reg[5] (\select_ln55_2_reg_5664_reg[5] ),
        .\select_ln55_2_reg_5664_reg[5]_0 (\select_ln55_2_reg_5664_reg[5]_0 ),
        .\select_ln55_2_reg_5664_reg[6] (\select_ln55_2_reg_5664_reg[6] ),
        .\select_ln55_2_reg_5664_reg[6]_0 (\select_ln55_2_reg_5664_reg[6]_0 ),
        .\select_ln55_2_reg_5664_reg[7] (\select_ln55_2_reg_5664_reg[7] ),
        .\select_ln55_2_reg_5664_reg[8] (\select_ln55_2_reg_5664_reg[8] ),
        .\select_ln55_reg_5634_reg[0] (\select_ln55_reg_5634_reg[0] ),
        .\select_ln55_reg_5634_reg[1] (\select_ln55_reg_5634_reg[1] ),
        .\select_ln55_reg_5634_reg[1]_0 (\select_ln55_reg_5634_reg[1]_0 ),
        .\select_ln55_reg_5634_reg[2] (\select_ln55_reg_5634_reg[2] ),
        .\select_ln55_reg_5634_reg[2]_0 (\select_ln55_reg_5634_reg[2]_0 ),
        .\select_ln55_reg_5634_reg[3] (\select_ln55_reg_5634_reg[3] ),
        .\select_ln55_reg_5634_reg[5] (\select_ln55_reg_5634_reg[5] ),
        .\select_ln55_reg_5634_reg[6] (\select_ln55_reg_5634_reg[6] ),
        .\select_ln55_reg_5634_reg[7] (\select_ln55_reg_5634_reg[7] ),
        .\select_ln55_reg_5634_reg[8] (\select_ln55_reg_5634_reg[8] ),
        .spec_select5220_reg_5319(spec_select5220_reg_5319),
        .spec_select5236_reg_5324(spec_select5236_reg_5324),
        .\spec_select5236_reg_5324_reg[0] (src_buf_V_5_5_fu_2376_p3[0]),
        .\spec_select5236_reg_5324_reg[0]_0 (src_buf_V_5_5_fu_2376_p3[1]),
        .\spec_select5236_reg_5324_reg[0]_1 (src_buf_V_5_5_fu_2376_p3[2]),
        .\spec_select5236_reg_5324_reg[0]_2 (src_buf_V_5_5_fu_2376_p3[3]),
        .spec_select5252_reg_5329(spec_select5252_reg_5329),
        .\spec_select5252_reg_5329_reg[0] (src_buf_V_6_4_fu_2366_p3[0]),
        .\spec_select5252_reg_5329_reg[0]_0 (src_buf_V_6_4_fu_2366_p3[1]),
        .\spec_select5252_reg_5329_reg[0]_1 (src_buf_V_6_4_fu_2366_p3[2]),
        .\spec_select5252_reg_5329_reg[0]_2 (src_buf_V_6_4_fu_2366_p3[3]),
        .\src_buf_V_0_2_reg_1030_reg[7] (\src_buf_V_0_2_reg_1030_reg[7] ),
        .\src_buf_V_0_3_1_reg_1318_reg[7] (\src_buf_V_0_3_1_reg_1318_reg[7] ),
        .\src_buf_V_0_3_1_reg_1318_reg[7]_0 (\src_buf_V_0_3_1_reg_1318_reg[7]_0 ),
        .\src_buf_V_0_3_reg_1019_reg[7] (\src_buf_V_0_3_reg_1019_reg[7] ),
        .\src_buf_V_0_3_reg_1019_reg[7]_0 (\src_buf_V_0_3_reg_1019_reg[7]_0 ),
        .\src_buf_V_0_3_reg_1019_reg[7]_1 (\src_buf_V_0_3_reg_1019_reg[7]_1 ),
        .\src_buf_V_0_4_1_reg_1306_reg[0] (\src_buf_V_0_4_1_reg_1306_reg[0] ),
        .\src_buf_V_0_4_1_reg_1306_reg[0]_0 (\src_buf_V_0_4_1_reg_1306_reg[0]_0 ),
        .src_buf_V_0_5_fu_2430_p3(src_buf_V_0_5_fu_2430_p3[0]),
        .\src_buf_V_0_5_reg_5715_reg[1] (\src_buf_V_0_5_reg_5715_reg[1] ),
        .\src_buf_V_0_5_reg_5715_reg[2] (\src_buf_V_0_5_reg_5715_reg[2] ),
        .\src_buf_V_0_5_reg_5715_reg[3] (\src_buf_V_0_5_reg_5715_reg[3] ),
        .\src_buf_V_0_5_reg_5715_reg[4] (\src_buf_V_0_5_reg_5715_reg[4] ),
        .\src_buf_V_0_5_reg_5715_reg[5] (\src_buf_V_0_5_reg_5715_reg[5] ),
        .\src_buf_V_0_5_reg_5715_reg[6] (\src_buf_V_0_5_reg_5715_reg[6] ),
        .\src_buf_V_0_5_reg_5715_reg[7] (\src_buf_V_0_5_reg_5715_reg[7] ),
        .\src_buf_V_0_5_reg_5715_reg[7]_0 (\src_buf_V_0_5_reg_5715_reg[7]_0 ),
        .\src_buf_V_0_5_reg_5715_reg[7]_1 (\src_buf_V_0_5_reg_5715_reg[7]_1 ),
        .\src_buf_V_0_6_3_reg_1008_reg[7] (\src_buf_V_0_6_3_reg_1008_reg[7] ),
        .\src_buf_V_1_1_reg_996_reg[7] (\src_buf_V_1_1_reg_996_reg[7] ),
        .\src_buf_V_1_2_1_reg_1294_reg[7] (\src_buf_V_1_2_1_reg_1294_reg[7] ),
        .\src_buf_V_1_2_1_reg_1294_reg[7]_0 (\src_buf_V_1_2_1_reg_1294_reg[7]_0 ),
        .\src_buf_V_1_2_reg_985_reg[7] (\src_buf_V_1_2_reg_985_reg[7] ),
        .\src_buf_V_1_3_1_reg_1282_reg[7] (\src_buf_V_1_3_1_reg_1282_reg[7] ),
        .\src_buf_V_1_3_1_reg_1282_reg[7]_0 (\src_buf_V_1_3_1_reg_1282_reg[7]_0 ),
        .\src_buf_V_1_3_reg_974_reg[7] (\src_buf_V_1_3_reg_974_reg[7] ),
        .\src_buf_V_1_4_1_reg_1270_reg[0] (\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .\src_buf_V_1_5_reg_5709_reg[0] (\src_buf_V_1_5_reg_5709_reg[0] ),
        .\src_buf_V_1_5_reg_5709_reg[1] (\src_buf_V_1_5_reg_5709_reg[1] ),
        .\src_buf_V_1_5_reg_5709_reg[2] (\src_buf_V_1_5_reg_5709_reg[2] ),
        .\src_buf_V_1_5_reg_5709_reg[3] (\src_buf_V_1_5_reg_5709_reg[3] ),
        .\src_buf_V_1_5_reg_5709_reg[4] (\src_buf_V_1_5_reg_5709_reg[4] ),
        .\src_buf_V_1_5_reg_5709_reg[5] (\src_buf_V_1_5_reg_5709_reg[5] ),
        .\src_buf_V_1_5_reg_5709_reg[6] (\src_buf_V_1_5_reg_5709_reg[6] ),
        .\src_buf_V_1_5_reg_5709_reg[7] (\src_buf_V_1_5_reg_5709_reg[7] ),
        .\src_buf_V_1_5_reg_5709_reg[7]_0 (\src_buf_V_1_5_reg_5709_reg[7]_0 ),
        .\src_buf_V_1_5_reg_5709_reg[7]_1 (\src_buf_V_1_5_reg_5709_reg[7]_1 ),
        .\src_buf_V_1_5_reg_5709_reg[7]_2 (\src_buf_V_1_5_reg_5709_reg[7]_2 ),
        .\src_buf_V_1_6_3_reg_963_reg[7] (\src_buf_V_1_6_3_reg_963_reg[7] ),
        .\src_buf_V_2_0_reg_951_reg[7] (\src_buf_V_2_0_reg_951_reg[7] ),
        .\src_buf_V_2_1_1_reg_1258_reg[7] (\src_buf_V_2_1_1_reg_1258_reg[7] ),
        .\src_buf_V_2_1_1_reg_1258_reg[7]_0 (\src_buf_V_2_1_1_reg_1258_reg[7]_0 ),
        .\src_buf_V_2_1_reg_940_reg[7] (\src_buf_V_2_1_reg_940_reg[7] ),
        .\src_buf_V_2_2_1_reg_1246_reg[7] (\src_buf_V_2_2_1_reg_1246_reg[7] ),
        .\src_buf_V_2_2_1_reg_1246_reg[7]_0 (\src_buf_V_2_2_1_reg_1246_reg[7]_0 ),
        .\src_buf_V_2_2_reg_929_reg[7] (\src_buf_V_2_2_reg_929_reg[7] ),
        .\src_buf_V_2_3_1_reg_1234_reg[7] (\src_buf_V_2_3_1_reg_1234_reg[7] ),
        .\src_buf_V_2_3_1_reg_1234_reg[7]_0 (\src_buf_V_2_3_1_reg_1234_reg[7]_0 ),
        .\src_buf_V_2_3_reg_918_reg[7] (\src_buf_V_2_3_reg_918_reg[7] ),
        .\src_buf_V_2_5_reg_5703_reg[0] (\src_buf_V_2_5_reg_5703_reg[0] ),
        .\src_buf_V_2_5_reg_5703_reg[1] (\src_buf_V_2_5_reg_5703_reg[1] ),
        .\src_buf_V_2_5_reg_5703_reg[2] (\src_buf_V_2_5_reg_5703_reg[2] ),
        .\src_buf_V_2_5_reg_5703_reg[2]_0 (\src_buf_V_2_5_reg_5703_reg[2]_0 ),
        .\src_buf_V_2_5_reg_5703_reg[3] (\src_buf_V_2_5_reg_5703_reg[3] ),
        .\src_buf_V_2_5_reg_5703_reg[4] (\src_buf_V_2_5_reg_5703_reg[4] ),
        .\src_buf_V_2_5_reg_5703_reg[7] (\src_buf_V_2_5_reg_5703_reg[7] ),
        .\src_buf_V_2_5_reg_5703_reg[7]_0 (\src_buf_V_2_5_reg_5703_reg[7]_0 ),
        .\src_buf_V_2_6_3_reg_907_reg[7] (\src_buf_V_2_6_3_reg_907_reg[7] ),
        .\src_buf_V_3_0_reg_895_reg[7] (\src_buf_V_3_0_reg_895_reg[7] ),
        .\src_buf_V_3_1_1_reg_1210_reg[7] (\src_buf_V_3_1_1_reg_1210_reg[7] ),
        .\src_buf_V_3_1_1_reg_1210_reg[7]_0 (\src_buf_V_3_1_1_reg_1210_reg[7]_0 ),
        .\src_buf_V_3_1_reg_884_reg[7] (\src_buf_V_3_1_reg_884_reg[7] ),
        .\src_buf_V_3_2_reg_873_reg[7] (\src_buf_V_3_2_reg_873_reg[7] ),
        .\src_buf_V_3_3_1_reg_1186_reg[7] (\src_buf_V_3_3_1_reg_1186_reg[7] ),
        .\src_buf_V_3_3_1_reg_1186_reg[7]_0 (sub_ln1351_4_fu_2080_p2[8]),
        .\src_buf_V_3_3_1_reg_1186_reg[7]_1 (\src_buf_V_3_3_1_reg_1186_reg[7]_0 ),
        .\src_buf_V_3_3_1_reg_1186_reg[7]_2 (\src_buf_V_3_3_1_reg_1186_reg[7]_1 ),
        .\src_buf_V_3_3_reg_862_reg[7] (\src_buf_V_3_3_reg_862_reg[7] ),
        .\src_buf_V_3_5_reg_5697_reg[0] (\src_buf_V_3_5_reg_5697_reg[0] ),
        .\src_buf_V_3_5_reg_5697_reg[1] (\src_buf_V_3_5_reg_5697_reg[1] ),
        .\src_buf_V_3_5_reg_5697_reg[2] (\src_buf_V_3_5_reg_5697_reg[2] ),
        .\src_buf_V_3_5_reg_5697_reg[2]_0 (\src_buf_V_3_5_reg_5697_reg[2]_0 ),
        .\src_buf_V_3_5_reg_5697_reg[3] (\src_buf_V_3_5_reg_5697_reg[3] ),
        .\src_buf_V_3_5_reg_5697_reg[4] (\src_buf_V_3_5_reg_5697_reg[4] ),
        .\src_buf_V_3_5_reg_5697_reg[7] (\src_buf_V_3_5_reg_5697_reg[7] ),
        .\src_buf_V_3_5_reg_5697_reg[7]_0 (\src_buf_V_3_5_reg_5697_reg[7]_0 ),
        .\src_buf_V_3_6_3_reg_851_reg[7] (\src_buf_V_3_6_3_reg_851_reg[7] ),
        .\src_buf_V_4_0_reg_839_reg[7] (\src_buf_V_4_0_reg_839_reg[7] ),
        .\src_buf_V_4_1_1_reg_1162_reg[7] (\src_buf_V_4_1_1_reg_1162_reg[7] ),
        .\src_buf_V_4_1_1_reg_1162_reg[7]_0 (\src_buf_V_4_1_1_reg_1162_reg[7]_0 ),
        .\src_buf_V_4_1_reg_828_reg[7] (\src_buf_V_4_1_reg_828_reg[7] ),
        .\src_buf_V_4_2_1_reg_1150_reg[7] (\src_buf_V_4_2_1_reg_1150_reg[7] ),
        .\src_buf_V_4_2_1_reg_1150_reg[7]_0 (\src_buf_V_4_2_1_reg_1150_reg[7]_0 ),
        .\src_buf_V_4_2_reg_817_reg[7] (\src_buf_V_4_2_reg_817_reg[7] ),
        .\src_buf_V_4_3_1_reg_1138_reg[7] (\src_buf_V_4_3_1_reg_1138_reg[7] ),
        .\src_buf_V_4_3_1_reg_1138_reg[7]_0 (\src_buf_V_4_3_1_reg_1138_reg[7]_0 ),
        .\src_buf_V_4_3_reg_806_reg[7] (\src_buf_V_4_3_reg_806_reg[7] ),
        .\src_buf_V_4_4_1_reg_1126_reg[4] (\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .\src_buf_V_4_5_reg_5691_reg[0] (\src_buf_V_4_5_reg_5691_reg[0] ),
        .\src_buf_V_4_5_reg_5691_reg[1] (\src_buf_V_4_5_reg_5691_reg[1] ),
        .\src_buf_V_4_5_reg_5691_reg[2] (\src_buf_V_4_5_reg_5691_reg[2] ),
        .\src_buf_V_4_5_reg_5691_reg[3] (\src_buf_V_4_5_reg_5691_reg[3] ),
        .\src_buf_V_4_5_reg_5691_reg[3]_0 (\src_buf_V_4_5_reg_5691_reg[3]_0 ),
        .\src_buf_V_4_5_reg_5691_reg[4] (\src_buf_V_4_5_reg_5691_reg[4] ),
        .\src_buf_V_4_5_reg_5691_reg[4]_0 (\src_buf_V_4_5_reg_5691_reg[4]_0 ),
        .\src_buf_V_4_5_reg_5691_reg[5] (\src_buf_V_4_5_reg_5691_reg[5] ),
        .\src_buf_V_4_5_reg_5691_reg[5]_0 (\src_buf_V_4_5_reg_5691_reg[5]_0 ),
        .\src_buf_V_4_5_reg_5691_reg[6] (\src_buf_V_4_5_reg_5691_reg[6] ),
        .\src_buf_V_4_5_reg_5691_reg[6]_0 (\src_buf_V_4_5_reg_5691_reg[6]_0 ),
        .\src_buf_V_4_5_reg_5691_reg[7] (\src_buf_V_4_5_reg_5691_reg[7] ),
        .\src_buf_V_4_5_reg_5691_reg[7]_0 (\src_buf_V_4_5_reg_5691_reg[7]_0 ),
        .\src_buf_V_4_5_reg_5691_reg[7]_1 (\src_buf_V_4_5_reg_5691_reg[7]_1 ),
        .\src_buf_V_4_5_reg_5691_reg[7]_2 (\src_buf_V_4_5_reg_5691_reg[7]_2 ),
        .\src_buf_V_4_6_3_reg_795_reg[7] (\src_buf_V_4_6_3_reg_795_reg[7] ),
        .\src_buf_V_5_1_1_reg_1114_reg[7] (\src_buf_V_5_1_1_reg_1114_reg[7] ),
        .\src_buf_V_5_1_1_reg_1114_reg[7]_0 (\src_buf_V_5_1_1_reg_1114_reg[7]_0 ),
        .\src_buf_V_5_1_reg_773_reg[7] (\src_buf_V_5_1_reg_773_reg[7] ),
        .\src_buf_V_5_2_1_reg_1102_reg[7] (\src_buf_V_5_2_1_reg_1102_reg[7] ),
        .\src_buf_V_5_2_1_reg_1102_reg[7]_0 (\src_buf_V_5_2_1_reg_1102_reg[7]_0 ),
        .\src_buf_V_5_2_reg_762_reg[7] (\src_buf_V_5_2_reg_762_reg[7] ),
        .\src_buf_V_5_3_1_reg_1090_reg[7] (\src_buf_V_5_3_1_reg_1090_reg[7] ),
        .\src_buf_V_5_3_1_reg_1090_reg[7]_0 (\src_buf_V_5_3_1_reg_1090_reg[7]_0 ),
        .\src_buf_V_5_3_reg_751_reg[7] (\src_buf_V_5_3_reg_751_reg[7] ),
        .\src_buf_V_5_4_1_reg_1078_reg[7] (\src_buf_V_5_4_1_reg_1078_reg[7] ),
        .\src_buf_V_5_4_1_reg_1078_reg[7]_0 (\src_buf_V_5_4_1_reg_1078_reg[7]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[0] (\src_buf_V_5_5_reg_5686_reg[0] ),
        .\src_buf_V_5_5_reg_5686_reg[0]_0 (\src_buf_V_5_5_reg_5686_reg[0]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[1] (\src_buf_V_5_5_reg_5686_reg[1] ),
        .\src_buf_V_5_5_reg_5686_reg[1]_0 (\src_buf_V_5_5_reg_5686_reg[1]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[2] (\src_buf_V_5_5_reg_5686_reg[2] ),
        .\src_buf_V_5_5_reg_5686_reg[2]_0 (\src_buf_V_5_5_reg_5686_reg[2]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[2]_1 (\src_buf_V_5_5_reg_5686_reg[2]_1 ),
        .\src_buf_V_5_5_reg_5686_reg[3] (\src_buf_V_5_5_reg_5686_reg[3] ),
        .\src_buf_V_5_5_reg_5686_reg[4] (\src_buf_V_5_5_reg_5686_reg[4] ),
        .\src_buf_V_5_5_reg_5686_reg[5] (\src_buf_V_5_5_reg_5686_reg[5] ),
        .\src_buf_V_5_5_reg_5686_reg[6] (\src_buf_V_5_5_reg_5686_reg[6] ),
        .\src_buf_V_5_5_reg_5686_reg[7] (\src_buf_V_5_5_reg_5686_reg[7] ),
        .\src_buf_V_5_5_reg_5686_reg[7]_0 (\src_buf_V_5_5_reg_5686_reg[7]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[7]_1 (\src_buf_V_5_5_reg_5686_reg[7]_1 ),
        .\src_buf_V_5_6_3_reg_740_reg[7] (\src_buf_V_5_6_3_reg_740_reg[7] ),
        .\src_buf_V_6_2_1_reg_1066_reg[7] (\src_buf_V_6_2_1_reg_1066_reg[7] ),
        .\src_buf_V_6_2_1_reg_1066_reg[7]_0 (\src_buf_V_6_2_1_reg_1066_reg[7]_0 ),
        .\src_buf_V_6_2_reg_718_reg[7] (\src_buf_V_6_2_reg_718_reg[7] ),
        .\src_buf_V_6_3_1_reg_1054_reg[7] (\src_buf_V_6_3_1_reg_1054_reg[7] ),
        .\src_buf_V_6_3_1_reg_1054_reg[7]_0 (\src_buf_V_6_3_1_reg_1054_reg[7]_0 ),
        .\src_buf_V_6_3_reg_707_reg[7] (\src_buf_V_6_3_reg_707_reg[7] ),
        .\src_buf_V_6_3_reg_707_reg[7]_0 (\src_buf_V_6_3_reg_707_reg[7]_0 ),
        .\src_buf_V_6_3_reg_707_reg[7]_1 (\src_buf_V_6_3_reg_707_reg[7]_1 ),
        .\src_buf_V_6_4_1_reg_1042_reg[0] (\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .\src_buf_V_6_4_1_reg_1042_reg[7] (\src_buf_V_6_4_1_reg_1042_reg[7] ),
        .\src_buf_V_6_4_1_reg_1042_reg[7]_0 (\src_buf_V_6_4_1_reg_1042_reg[7]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[0] (\src_buf_V_6_4_reg_5681_reg[0] ),
        .\src_buf_V_6_4_reg_5681_reg[0]_0 (\src_buf_V_6_4_reg_5681_reg[0]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[0]_1 (\src_buf_V_6_4_reg_5681_reg[0]_1 ),
        .\src_buf_V_6_4_reg_5681_reg[1] (\src_buf_V_6_4_reg_5681_reg[1] ),
        .\src_buf_V_6_4_reg_5681_reg[1]_0 (\src_buf_V_6_4_reg_5681_reg[1]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[1]_1 (\src_buf_V_6_4_reg_5681_reg[1]_1 ),
        .\src_buf_V_6_4_reg_5681_reg[2] (\src_buf_V_6_4_reg_5681_reg[2] ),
        .\src_buf_V_6_4_reg_5681_reg[2]_0 (\src_buf_V_6_4_reg_5681_reg[2]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[3] (\src_buf_V_6_4_reg_5681_reg[3] ),
        .\src_buf_V_6_4_reg_5681_reg[4] (\src_buf_V_6_4_reg_5681_reg[4] ),
        .\src_buf_V_6_4_reg_5681_reg[5] (\src_buf_V_6_4_reg_5681_reg[5] ),
        .\src_buf_V_6_4_reg_5681_reg[6] (\src_buf_V_6_4_reg_5681_reg[6] ),
        .\src_buf_V_6_4_reg_5681_reg[7] (\src_buf_V_6_4_reg_5681_reg[7] ),
        .\src_buf_V_6_4_reg_5681_reg[7]_0 (\src_buf_V_6_4_reg_5681_reg[7]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[7]_1 (\src_buf_V_6_4_reg_5681_reg[7]_1 ),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 (DOUTBDOUT),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 (\src_buf_V_6_4_reg_5681_reg[7]_i_3 ),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 (\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ),
        .\src_buf_V_6_6_3_reg_696_reg[7] (\src_buf_V_6_6_3_reg_696_reg[7] ),
        .sub_ln1351_1_fu_2050_p2(sub_ln1351_1_fu_2050_p2),
        .sub_ln1351_2_fu_2060_p2(sub_ln1351_2_fu_2060_p2),
        .sub_ln1351_3_fu_2070_p2({sub_ln1351_3_fu_2070_p2[8],sub_ln1351_3_fu_2070_p2[6:0]}),
        .\sub_ln1351_3_reg_5509_reg[7] (\sub_ln1351_3_reg_5509_reg[7] ),
        .\sub_ln1351_3_reg_5509_reg[7]_0 (\sub_ln1351_3_reg_5509_reg[7]_0 ),
        .\sub_ln1351_3_reg_5509_reg[8] (\sub_ln1351_3_reg_5509_reg[8] ),
        .\sub_ln1351_3_reg_5509_reg[8]_0 (\sub_ln1351_3_reg_5509_reg[8]_0 ),
        .sub_ln1351_4_fu_2080_p2(sub_ln1351_4_fu_2080_p2[6:0]),
        .\sub_ln1351_4_reg_5519_reg[7] (\sub_ln1351_4_reg_5519_reg[7] ),
        .\sub_ln1351_4_reg_5519_reg[7]_0 (\sub_ln1351_4_reg_5519_reg[7]_0 ),
        .\sub_ln1351_4_reg_5519_reg[8] (\sub_ln1351_4_reg_5519_reg[8] ),
        .\sub_ln1351_4_reg_5519_reg[8]_0 (\sub_ln1351_4_reg_5519_reg[8]_0 ),
        .\sub_ln1351_4_reg_5519_reg[8]_1 (\sub_ln1351_4_reg_5519_reg[8]_1 ),
        .sub_ln1351_6_fu_2100_p2(sub_ln1351_6_fu_2100_p2),
        .sub_ln1351_7_fu_2110_p2(sub_ln1351_7_fu_2110_p2),
        .sub_ln1351_8_fu_2120_p2(sub_ln1351_8_fu_2120_p2),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9),
        .\trunc_ln324_3_reg_5349_reg[2] (sub_ln1351_3_fu_2070_p2[7]),
        .\trunc_ln324_4_reg_5354_reg[2] (sub_ln1351_4_fu_2080_p2[7]),
        .\trunc_ln324_5_reg_5359_reg[2] (\trunc_ln324_5_reg_5359_reg[2] ),
        .\trunc_ln324_5_reg_5359_reg[2]_0 (\trunc_ln324_5_reg_5359_reg[2]_0 ),
        .\trunc_ln324_5_reg_5359_reg[2]_1 (\trunc_ln324_5_reg_5359_reg[2]_1 ),
        .\trunc_ln324_5_reg_5359_reg[2]_2 (\trunc_ln324_5_reg_5359_reg[2]_2 ),
        .\trunc_ln324_6_reg_5364_reg[2] (\trunc_ln324_6_reg_5364_reg[2] ),
        .\trunc_ln324_6_reg_5364_reg[2]_0 (\trunc_ln324_6_reg_5364_reg[2]_0 ),
        .\trunc_ln324_6_reg_5364_reg[2]_1 (\trunc_ln324_6_reg_5364_reg[2]_1 ),
        .\trunc_ln324_6_reg_5364_reg[2]_2 (\trunc_ln324_6_reg_5364_reg[2]_2 ));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_21
   (DOUTBDOUT,
    \trunc_ln324_reg_5221_reg[2] ,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    pixel_src2_V_we0,
    ram_reg_bram_0_9,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_10,
    img_rgb_src_data_empty_n,
    ram_reg_bram_0_11,
    \sub_ln1351_5_reg_5529[2]_i_3 ,
    \sub_ln1351_5_reg_5529[7]_i_2 ,
    \sub_ln1351_5_reg_5529[7]_i_2_0 );
  output [7:0]DOUTBDOUT;
  output \trunc_ln324_reg_5221_reg[2] ;
  output ram_reg_bram_0;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_4;
  input [0:0]ram_reg_bram_0_5;
  input [2:0]ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [0:0]ram_reg_bram_0_8;
  input pixel_src2_V_we0;
  input [0:0]ram_reg_bram_0_9;
  input img_gray_src_data_empty_n;
  input ram_reg_bram_0_10;
  input img_rgb_src_data_empty_n;
  input ram_reg_bram_0_11;
  input [2:0]\sub_ln1351_5_reg_5529[2]_i_3 ;
  input [4:0]\sub_ln1351_5_reg_5529[7]_i_2 ;
  input [4:0]\sub_ln1351_5_reg_5529[7]_i_2_0 ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire img_gray_src_data_empty_n;
  wire img_rgb_src_data_empty_n;
  wire pixel_src2_V_we0;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [7:0]ram_reg_bram_0_4;
  wire [0:0]ram_reg_bram_0_5;
  wire [2:0]ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [0:0]ram_reg_bram_0_8;
  wire [0:0]ram_reg_bram_0_9;
  wire [2:0]\sub_ln1351_5_reg_5529[2]_i_3 ;
  wire [4:0]\sub_ln1351_5_reg_5529[7]_i_2 ;
  wire [4:0]\sub_ln1351_5_reg_5529[7]_i_2_0 ;
  wire \trunc_ln324_reg_5221_reg[2] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_25 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_10(ram_reg_bram_0_9),
        .ram_reg_bram_0_11(ram_reg_bram_0_10),
        .ram_reg_bram_0_12(ram_reg_bram_0_11),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_7),
        .ram_reg_bram_0_9(ram_reg_bram_0_8),
        .\sub_ln1351_5_reg_5529[2]_i_3 (\sub_ln1351_5_reg_5529[2]_i_3 ),
        .\sub_ln1351_5_reg_5529[7]_i_2 (\sub_ln1351_5_reg_5529[7]_i_2 ),
        .\sub_ln1351_5_reg_5529[7]_i_2_0 (\sub_ln1351_5_reg_5529[7]_i_2_0 ),
        .\trunc_ln324_reg_5221_reg[2] (\trunc_ln324_reg_5221_reg[2] ));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_22
   (DOUTBDOUT,
    ram_reg_bram_0,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    tmp_5_fu_1871_p9,
    \src_buf_V_6_4_reg_5681_reg[2]_i_2 ,
    \src_buf_V_6_4_reg_5681_reg[2]_i_2_0 ,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    pixel_src2_V_we0);
  output [7:0]DOUTBDOUT;
  output ram_reg_bram_0;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_0;
  input [0:0]ram_reg_bram_0_1;
  input [1:0]tmp_5_fu_1871_p9;
  input [0:0]\src_buf_V_6_4_reg_5681_reg[2]_i_2 ;
  input [0:0]\src_buf_V_6_4_reg_5681_reg[2]_i_2_0 ;
  input ram_reg_bram_0_2;
  input [1:0]ram_reg_bram_0_3;
  input [2:0]ram_reg_bram_0_4;
  input pixel_src2_V_we0;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire pixel_src2_V_we0;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire [1:0]ram_reg_bram_0_3;
  wire [2:0]ram_reg_bram_0_4;
  wire [0:0]\src_buf_V_6_4_reg_5681_reg[2]_i_2 ;
  wire [0:0]\src_buf_V_6_4_reg_5681_reg[2]_i_2_0 ;
  wire [1:0]tmp_5_fu_1871_p9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_24 detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOUTBDOUT(DOUTBDOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .buf_0_V_ce0(buf_0_V_ce0),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .\src_buf_V_6_4_reg_5681_reg[2]_i_2 (\src_buf_V_6_4_reg_5681_reg[2]_i_2 ),
        .\src_buf_V_6_4_reg_5681_reg[2]_i_2_0 (\src_buf_V_6_4_reg_5681_reg[2]_i_2_0 ),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_23
   (ram_reg_bram_0,
    buf_0_V_ce0,
    ADDRARDADDR,
    \ap_CS_fsm_reg[4] ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    D,
    src_buf_V_5_5_fu_2376_p3,
    \src_buf_V_5_3_reg_751_reg[6] ,
    \src_buf_V_5_2_reg_762_reg[6] ,
    \src_buf_V_5_1_reg_773_reg[6] ,
    ram_reg_bram_0_2,
    \src_buf_V_6_6_3_reg_696_reg[6] ,
    src_buf_V_6_4_fu_2366_p3,
    \src_buf_V_6_3_reg_707_reg[6] ,
    \src_buf_V_6_2_reg_718_reg[6] ,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    ram_reg_bram_0_20,
    ram_reg_bram_0_21,
    ram_reg_bram_0_22,
    ram_reg_bram_0_23,
    ram_reg_bram_0_24,
    ram_reg_bram_0_25,
    ram_reg_bram_0_26,
    ram_reg_bram_0_27,
    ram_reg_bram_0_28,
    ram_reg_bram_0_29,
    ram_reg_bram_0_30,
    ram_reg_bram_0_31,
    ram_reg_bram_0_32,
    ram_reg_bram_0_33,
    ram_reg_bram_0_34,
    ram_reg_bram_0_35,
    ram_reg_bram_0_36,
    ram_reg_bram_0_37,
    ram_reg_bram_0_38,
    ram_reg_bram_0_39,
    ram_reg_bram_0_40,
    ram_reg_bram_0_41,
    ram_reg_bram_0_42,
    ram_reg_bram_0_43,
    ram_reg_bram_0_44,
    ram_reg_bram_0_45,
    ram_reg_bram_0_46,
    ram_reg_bram_0_47,
    ram_reg_bram_0_48,
    ram_reg_bram_0_49,
    ram_reg_bram_0_50,
    ram_reg_bram_0_51,
    ram_reg_bram_0_52,
    ram_reg_bram_0_53,
    ram_reg_bram_0_54,
    ram_reg_bram_0_55,
    ram_reg_bram_0_56,
    ram_reg_bram_0_57,
    ap_clk,
    Q,
    ram_reg_bram_0_58,
    tmp_5_fu_1871_p9,
    DOUTBDOUT,
    \src_buf_V_6_4_reg_5681_reg[7]_i_3 ,
    \src_buf_V_5_1_1_reg_1114_reg[3] ,
    \src_buf_V_5_4_1_reg_1078_reg[6] ,
    \src_buf_V_5_1_1_reg_1114_reg[5] ,
    \src_buf_V_5_4_1_reg_1078_reg[6]_0 ,
    \src_buf_V_5_3_1_reg_1090_reg[6] ,
    \src_buf_V_5_3_1_reg_1090_reg[6]_0 ,
    \src_buf_V_5_2_1_reg_1102_reg[6] ,
    \src_buf_V_5_2_1_reg_1102_reg[6]_0 ,
    \src_buf_V_5_1_1_reg_1114_reg[6] ,
    \src_buf_V_5_1_1_reg_1114_reg[6]_0 ,
    spec_select5236_reg_5324,
    \src_buf_V_5_5_reg_5686_reg[3] ,
    icmp_ln882_2_reg_5388_pp3_iter2_reg,
    \src_buf_V_5_5_reg_5686_reg[3]_0 ,
    \src_buf_V_6_4_1_reg_1042_reg[6] ,
    \src_buf_V_6_4_1_reg_1042_reg[6]_0 ,
    \src_buf_V_6_3_1_reg_1054_reg[6] ,
    \src_buf_V_6_3_1_reg_1054_reg[6]_0 ,
    \src_buf_V_6_2_1_reg_1066_reg[6] ,
    \src_buf_V_6_2_1_reg_1066_reg[6]_0 ,
    spec_select5252_reg_5329,
    \src_buf_V_6_4_reg_5681_reg[3] ,
    \src_buf_V_6_4_reg_5681_reg[3]_0 ,
    \src_buf_V_6_4_reg_5681_reg[3]_1 ,
    \src_buf_V_5_5_reg_5686_reg[4] ,
    \src_buf_V_5_5_reg_5686_reg[4]_0 ,
    \src_buf_V_6_4_reg_5681_reg[4] ,
    \src_buf_V_6_4_reg_5681_reg[4]_0 ,
    \src_buf_V_6_4_reg_5681_reg[4]_1 ,
    \src_buf_V_5_5_reg_5686_reg[5] ,
    \src_buf_V_5_5_reg_5686_reg[5]_0 ,
    \src_buf_V_6_4_reg_5681_reg[5] ,
    \src_buf_V_6_4_reg_5681_reg[5]_0 ,
    \src_buf_V_6_4_reg_5681_reg[5]_1 ,
    \src_buf_V_5_1_1_reg_1114_reg[6]_1 ,
    \src_buf_V_5_5_reg_5686_reg[6] ,
    \src_buf_V_5_5_reg_5686_reg[6]_0 ,
    \src_buf_V_6_4_reg_5681_reg[6] ,
    \src_buf_V_6_4_reg_5681_reg[6]_0 ,
    \src_buf_V_6_4_reg_5681_reg[6]_1 ,
    ram_reg_bram_0_59,
    ram_reg_bram_0_60,
    ram_reg_bram_0_61,
    pixel_src2_V_we0,
    WEA,
    ram_reg_bram_0_62,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_63,
    img_rgb_src_data_empty_n,
    ram_reg_bram_0_64,
    ap_enable_reg_pp3_iter2,
    ap_block_pp3_stage0_subdone,
    ram_reg_bram_0_65,
    ap_enable_reg_pp3_iter1,
    ram_reg_bram_0_66,
    \src_buf_V_4_5_reg_5691[0]_i_2 ,
    \src_buf_V_2_5_reg_5703_reg[0]_i_2 ,
    \src_buf_V_3_5_reg_5697_reg[0]_i_2 ,
    \src_buf_V_0_5_reg_5715_reg[7]_i_2 ,
    \src_buf_V_5_5_reg_5686_reg[0]_i_2 ,
    \src_buf_V_1_5_reg_5709_reg[0]_i_2 );
  output [4:0]ram_reg_bram_0;
  output buf_0_V_ce0;
  output [10:0]ADDRARDADDR;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output [3:0]D;
  output [3:0]src_buf_V_5_5_fu_2376_p3;
  output [3:0]\src_buf_V_5_3_reg_751_reg[6] ;
  output [3:0]\src_buf_V_5_2_reg_762_reg[6] ;
  output [3:0]\src_buf_V_5_1_reg_773_reg[6] ;
  output ram_reg_bram_0_2;
  output [3:0]\src_buf_V_6_6_3_reg_696_reg[6] ;
  output [3:0]src_buf_V_6_4_fu_2366_p3;
  output [3:0]\src_buf_V_6_3_reg_707_reg[6] ;
  output [3:0]\src_buf_V_6_2_reg_718_reg[6] ;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  output ram_reg_bram_0_5;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output ram_reg_bram_0_14;
  output ram_reg_bram_0_15;
  output ram_reg_bram_0_16;
  output ram_reg_bram_0_17;
  output ram_reg_bram_0_18;
  output ram_reg_bram_0_19;
  output ram_reg_bram_0_20;
  output ram_reg_bram_0_21;
  output ram_reg_bram_0_22;
  output ram_reg_bram_0_23;
  output ram_reg_bram_0_24;
  output ram_reg_bram_0_25;
  output ram_reg_bram_0_26;
  output ram_reg_bram_0_27;
  output ram_reg_bram_0_28;
  output ram_reg_bram_0_29;
  output ram_reg_bram_0_30;
  output ram_reg_bram_0_31;
  output ram_reg_bram_0_32;
  output ram_reg_bram_0_33;
  output ram_reg_bram_0_34;
  output ram_reg_bram_0_35;
  output ram_reg_bram_0_36;
  output ram_reg_bram_0_37;
  output ram_reg_bram_0_38;
  output ram_reg_bram_0_39;
  output ram_reg_bram_0_40;
  output ram_reg_bram_0_41;
  output ram_reg_bram_0_42;
  output ram_reg_bram_0_43;
  output ram_reg_bram_0_44;
  output ram_reg_bram_0_45;
  output ram_reg_bram_0_46;
  output ram_reg_bram_0_47;
  output ram_reg_bram_0_48;
  output ram_reg_bram_0_49;
  output ram_reg_bram_0_50;
  output ram_reg_bram_0_51;
  output ram_reg_bram_0_52;
  output ram_reg_bram_0_53;
  output ram_reg_bram_0_54;
  output ram_reg_bram_0_55;
  output ram_reg_bram_0_56;
  output ram_reg_bram_0_57;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_58;
  input [2:0]tmp_5_fu_1871_p9;
  input [7:0]DOUTBDOUT;
  input [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3 ;
  input \src_buf_V_5_1_1_reg_1114_reg[3] ;
  input [3:0]\src_buf_V_5_4_1_reg_1078_reg[6] ;
  input \src_buf_V_5_1_1_reg_1114_reg[5] ;
  input [3:0]\src_buf_V_5_4_1_reg_1078_reg[6]_0 ;
  input [3:0]\src_buf_V_5_3_1_reg_1090_reg[6] ;
  input [3:0]\src_buf_V_5_3_1_reg_1090_reg[6]_0 ;
  input [3:0]\src_buf_V_5_2_1_reg_1102_reg[6] ;
  input [3:0]\src_buf_V_5_2_1_reg_1102_reg[6]_0 ;
  input [3:0]\src_buf_V_5_1_1_reg_1114_reg[6] ;
  input [3:0]\src_buf_V_5_1_1_reg_1114_reg[6]_0 ;
  input spec_select5236_reg_5324;
  input \src_buf_V_5_5_reg_5686_reg[3] ;
  input icmp_ln882_2_reg_5388_pp3_iter2_reg;
  input \src_buf_V_5_5_reg_5686_reg[3]_0 ;
  input [3:0]\src_buf_V_6_4_1_reg_1042_reg[6] ;
  input [3:0]\src_buf_V_6_4_1_reg_1042_reg[6]_0 ;
  input [3:0]\src_buf_V_6_3_1_reg_1054_reg[6] ;
  input [3:0]\src_buf_V_6_3_1_reg_1054_reg[6]_0 ;
  input [3:0]\src_buf_V_6_2_1_reg_1066_reg[6] ;
  input [3:0]\src_buf_V_6_2_1_reg_1066_reg[6]_0 ;
  input spec_select5252_reg_5329;
  input \src_buf_V_6_4_reg_5681_reg[3] ;
  input \src_buf_V_6_4_reg_5681_reg[3]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[3]_1 ;
  input \src_buf_V_5_5_reg_5686_reg[4] ;
  input \src_buf_V_5_5_reg_5686_reg[4]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[4] ;
  input \src_buf_V_6_4_reg_5681_reg[4]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[4]_1 ;
  input \src_buf_V_5_5_reg_5686_reg[5] ;
  input \src_buf_V_5_5_reg_5686_reg[5]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[5] ;
  input \src_buf_V_6_4_reg_5681_reg[5]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[5]_1 ;
  input \src_buf_V_5_1_1_reg_1114_reg[6]_1 ;
  input \src_buf_V_5_5_reg_5686_reg[6] ;
  input \src_buf_V_5_5_reg_5686_reg[6]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[6] ;
  input \src_buf_V_6_4_reg_5681_reg[6]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[6]_1 ;
  input [1:0]ram_reg_bram_0_59;
  input ram_reg_bram_0_60;
  input [2:0]ram_reg_bram_0_61;
  input pixel_src2_V_we0;
  input [0:0]WEA;
  input [1:0]ram_reg_bram_0_62;
  input img_gray_src_data_empty_n;
  input ram_reg_bram_0_63;
  input img_rgb_src_data_empty_n;
  input ram_reg_bram_0_64;
  input ap_enable_reg_pp3_iter2;
  input ap_block_pp3_stage0_subdone;
  input [10:0]ram_reg_bram_0_65;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_bram_0_66;
  input [1:0]\src_buf_V_4_5_reg_5691[0]_i_2 ;
  input [1:0]\src_buf_V_2_5_reg_5703_reg[0]_i_2 ;
  input [1:0]\src_buf_V_3_5_reg_5697_reg[0]_i_2 ;
  input [1:0]\src_buf_V_0_5_reg_5715_reg[7]_i_2 ;
  input [1:0]\src_buf_V_5_5_reg_5686_reg[0]_i_2 ;
  input [1:0]\src_buf_V_1_5_reg_5709_reg[0]_i_2 ;

  wire [10:0]ADDRARDADDR;
  wire [3:0]D;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_0_V_ce0;
  wire icmp_ln882_2_reg_5388_pp3_iter2_reg;
  wire img_gray_src_data_empty_n;
  wire img_rgb_src_data_empty_n;
  wire pixel_src2_V_we0;
  wire [4:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire ram_reg_bram_0_16;
  wire ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_20;
  wire ram_reg_bram_0_21;
  wire ram_reg_bram_0_22;
  wire ram_reg_bram_0_23;
  wire ram_reg_bram_0_24;
  wire ram_reg_bram_0_25;
  wire ram_reg_bram_0_26;
  wire ram_reg_bram_0_27;
  wire ram_reg_bram_0_28;
  wire ram_reg_bram_0_29;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_30;
  wire ram_reg_bram_0_31;
  wire ram_reg_bram_0_32;
  wire ram_reg_bram_0_33;
  wire ram_reg_bram_0_34;
  wire ram_reg_bram_0_35;
  wire ram_reg_bram_0_36;
  wire ram_reg_bram_0_37;
  wire ram_reg_bram_0_38;
  wire ram_reg_bram_0_39;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_40;
  wire ram_reg_bram_0_41;
  wire ram_reg_bram_0_42;
  wire ram_reg_bram_0_43;
  wire ram_reg_bram_0_44;
  wire ram_reg_bram_0_45;
  wire ram_reg_bram_0_46;
  wire ram_reg_bram_0_47;
  wire ram_reg_bram_0_48;
  wire ram_reg_bram_0_49;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_50;
  wire ram_reg_bram_0_51;
  wire ram_reg_bram_0_52;
  wire ram_reg_bram_0_53;
  wire ram_reg_bram_0_54;
  wire ram_reg_bram_0_55;
  wire ram_reg_bram_0_56;
  wire ram_reg_bram_0_57;
  wire [7:0]ram_reg_bram_0_58;
  wire [1:0]ram_reg_bram_0_59;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_60;
  wire [2:0]ram_reg_bram_0_61;
  wire [1:0]ram_reg_bram_0_62;
  wire ram_reg_bram_0_63;
  wire ram_reg_bram_0_64;
  wire [10:0]ram_reg_bram_0_65;
  wire [10:0]ram_reg_bram_0_66;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire spec_select5236_reg_5324;
  wire spec_select5252_reg_5329;
  wire [1:0]\src_buf_V_0_5_reg_5715_reg[7]_i_2 ;
  wire [1:0]\src_buf_V_1_5_reg_5709_reg[0]_i_2 ;
  wire [1:0]\src_buf_V_2_5_reg_5703_reg[0]_i_2 ;
  wire [1:0]\src_buf_V_3_5_reg_5697_reg[0]_i_2 ;
  wire [1:0]\src_buf_V_4_5_reg_5691[0]_i_2 ;
  wire \src_buf_V_5_1_1_reg_1114_reg[3] ;
  wire \src_buf_V_5_1_1_reg_1114_reg[5] ;
  wire [3:0]\src_buf_V_5_1_1_reg_1114_reg[6] ;
  wire [3:0]\src_buf_V_5_1_1_reg_1114_reg[6]_0 ;
  wire \src_buf_V_5_1_1_reg_1114_reg[6]_1 ;
  wire [3:0]\src_buf_V_5_1_reg_773_reg[6] ;
  wire [3:0]\src_buf_V_5_2_1_reg_1102_reg[6] ;
  wire [3:0]\src_buf_V_5_2_1_reg_1102_reg[6]_0 ;
  wire [3:0]\src_buf_V_5_2_reg_762_reg[6] ;
  wire [3:0]\src_buf_V_5_3_1_reg_1090_reg[6] ;
  wire [3:0]\src_buf_V_5_3_1_reg_1090_reg[6]_0 ;
  wire [3:0]\src_buf_V_5_3_reg_751_reg[6] ;
  wire [3:0]\src_buf_V_5_4_1_reg_1078_reg[6] ;
  wire [3:0]\src_buf_V_5_4_1_reg_1078_reg[6]_0 ;
  wire [3:0]src_buf_V_5_5_fu_2376_p3;
  wire [1:0]\src_buf_V_5_5_reg_5686_reg[0]_i_2 ;
  wire \src_buf_V_5_5_reg_5686_reg[3] ;
  wire \src_buf_V_5_5_reg_5686_reg[3]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[4] ;
  wire \src_buf_V_5_5_reg_5686_reg[4]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[5] ;
  wire \src_buf_V_5_5_reg_5686_reg[5]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[6] ;
  wire \src_buf_V_5_5_reg_5686_reg[6]_0 ;
  wire [3:0]\src_buf_V_6_2_1_reg_1066_reg[6] ;
  wire [3:0]\src_buf_V_6_2_1_reg_1066_reg[6]_0 ;
  wire [3:0]\src_buf_V_6_2_reg_718_reg[6] ;
  wire [3:0]\src_buf_V_6_3_1_reg_1054_reg[6] ;
  wire [3:0]\src_buf_V_6_3_1_reg_1054_reg[6]_0 ;
  wire [3:0]\src_buf_V_6_3_reg_707_reg[6] ;
  wire [3:0]\src_buf_V_6_4_1_reg_1042_reg[6] ;
  wire [3:0]\src_buf_V_6_4_1_reg_1042_reg[6]_0 ;
  wire [3:0]src_buf_V_6_4_fu_2366_p3;
  wire \src_buf_V_6_4_reg_5681_reg[3] ;
  wire \src_buf_V_6_4_reg_5681_reg[3]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[3]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[4] ;
  wire \src_buf_V_6_4_reg_5681_reg[4]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[4]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[5] ;
  wire \src_buf_V_6_4_reg_5681_reg[5]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[5]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[6] ;
  wire \src_buf_V_6_4_reg_5681_reg[6]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[6]_1 ;
  wire [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3 ;
  wire [3:0]\src_buf_V_6_6_3_reg_696_reg[6] ;
  wire [2:0]tmp_5_fu_1871_p9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .DOUTBDOUT(ram_reg_bram_0),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .buf_0_V_ce0(buf_0_V_ce0),
        .icmp_ln882_2_reg_5388_pp3_iter2_reg(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_10(ram_reg_bram_0_10),
        .ram_reg_bram_0_11(ram_reg_bram_0_11),
        .ram_reg_bram_0_12(ram_reg_bram_0_12),
        .ram_reg_bram_0_13(ram_reg_bram_0_13),
        .ram_reg_bram_0_14(ram_reg_bram_0_14),
        .ram_reg_bram_0_15(ram_reg_bram_0_15),
        .ram_reg_bram_0_16(ram_reg_bram_0_16),
        .ram_reg_bram_0_17(ram_reg_bram_0_17),
        .ram_reg_bram_0_18(ram_reg_bram_0_18),
        .ram_reg_bram_0_19(ram_reg_bram_0_19),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_20(ram_reg_bram_0_20),
        .ram_reg_bram_0_21(ram_reg_bram_0_21),
        .ram_reg_bram_0_22(ram_reg_bram_0_22),
        .ram_reg_bram_0_23(ram_reg_bram_0_23),
        .ram_reg_bram_0_24(ram_reg_bram_0_24),
        .ram_reg_bram_0_25(ram_reg_bram_0_25),
        .ram_reg_bram_0_26(ram_reg_bram_0_26),
        .ram_reg_bram_0_27(ram_reg_bram_0_27),
        .ram_reg_bram_0_28(ram_reg_bram_0_28),
        .ram_reg_bram_0_29(ram_reg_bram_0_29),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_30(ram_reg_bram_0_30),
        .ram_reg_bram_0_31(ram_reg_bram_0_31),
        .ram_reg_bram_0_32(ram_reg_bram_0_32),
        .ram_reg_bram_0_33(ram_reg_bram_0_33),
        .ram_reg_bram_0_34(ram_reg_bram_0_34),
        .ram_reg_bram_0_35(ram_reg_bram_0_35),
        .ram_reg_bram_0_36(ram_reg_bram_0_36),
        .ram_reg_bram_0_37(ram_reg_bram_0_37),
        .ram_reg_bram_0_38(ram_reg_bram_0_38),
        .ram_reg_bram_0_39(ram_reg_bram_0_39),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_40(ram_reg_bram_0_40),
        .ram_reg_bram_0_41(ram_reg_bram_0_41),
        .ram_reg_bram_0_42(ram_reg_bram_0_42),
        .ram_reg_bram_0_43(ram_reg_bram_0_43),
        .ram_reg_bram_0_44(ram_reg_bram_0_44),
        .ram_reg_bram_0_45(ram_reg_bram_0_45),
        .ram_reg_bram_0_46(ram_reg_bram_0_46),
        .ram_reg_bram_0_47(ram_reg_bram_0_47),
        .ram_reg_bram_0_48(ram_reg_bram_0_48),
        .ram_reg_bram_0_49(ram_reg_bram_0_49),
        .ram_reg_bram_0_5(ram_reg_bram_0_5),
        .ram_reg_bram_0_50(ram_reg_bram_0_50),
        .ram_reg_bram_0_51(ram_reg_bram_0_51),
        .ram_reg_bram_0_52(ram_reg_bram_0_52),
        .ram_reg_bram_0_53(ram_reg_bram_0_53),
        .ram_reg_bram_0_54(ram_reg_bram_0_54),
        .ram_reg_bram_0_55(ram_reg_bram_0_55),
        .ram_reg_bram_0_56(ram_reg_bram_0_56),
        .ram_reg_bram_0_57(ram_reg_bram_0_57),
        .ram_reg_bram_0_58(ram_reg_bram_0_58),
        .ram_reg_bram_0_59(ram_reg_bram_0_59),
        .ram_reg_bram_0_6(ram_reg_bram_0_6),
        .ram_reg_bram_0_60(ram_reg_bram_0_60),
        .ram_reg_bram_0_61(ram_reg_bram_0_61),
        .ram_reg_bram_0_62(ram_reg_bram_0_62),
        .ram_reg_bram_0_63(ram_reg_bram_0_63),
        .ram_reg_bram_0_64(ram_reg_bram_0_64),
        .ram_reg_bram_0_65(ram_reg_bram_0_65),
        .ram_reg_bram_0_66(ram_reg_bram_0_66),
        .ram_reg_bram_0_7(ram_reg_bram_0_7),
        .ram_reg_bram_0_8(ram_reg_bram_0_8),
        .ram_reg_bram_0_9(ram_reg_bram_0_9),
        .spec_select5236_reg_5324(spec_select5236_reg_5324),
        .\spec_select5236_reg_5324_reg[0] (src_buf_V_5_5_fu_2376_p3[0]),
        .\spec_select5236_reg_5324_reg[0]_0 (src_buf_V_5_5_fu_2376_p3[1]),
        .\spec_select5236_reg_5324_reg[0]_1 (src_buf_V_5_5_fu_2376_p3[2]),
        .\spec_select5236_reg_5324_reg[0]_2 (src_buf_V_5_5_fu_2376_p3[3]),
        .spec_select5252_reg_5329(spec_select5252_reg_5329),
        .\spec_select5252_reg_5329_reg[0] (src_buf_V_6_4_fu_2366_p3[0]),
        .\spec_select5252_reg_5329_reg[0]_0 (src_buf_V_6_4_fu_2366_p3[1]),
        .\spec_select5252_reg_5329_reg[0]_1 (src_buf_V_6_4_fu_2366_p3[2]),
        .\spec_select5252_reg_5329_reg[0]_2 (src_buf_V_6_4_fu_2366_p3[3]),
        .\src_buf_V_0_5_reg_5715_reg[7]_i_2 (\src_buf_V_0_5_reg_5715_reg[7]_i_2 ),
        .\src_buf_V_1_5_reg_5709_reg[0]_i_2 (\src_buf_V_1_5_reg_5709_reg[0]_i_2 ),
        .\src_buf_V_2_5_reg_5703_reg[0]_i_2 (\src_buf_V_2_5_reg_5703_reg[0]_i_2 ),
        .\src_buf_V_3_5_reg_5697_reg[0]_i_2 (\src_buf_V_3_5_reg_5697_reg[0]_i_2 ),
        .\src_buf_V_4_5_reg_5691[0]_i_2 (\src_buf_V_4_5_reg_5691[0]_i_2 ),
        .\src_buf_V_5_1_1_reg_1114_reg[3] (\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .\src_buf_V_5_1_1_reg_1114_reg[5] (\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .\src_buf_V_5_1_1_reg_1114_reg[6] (\src_buf_V_5_1_1_reg_1114_reg[6] ),
        .\src_buf_V_5_1_1_reg_1114_reg[6]_0 (\src_buf_V_5_1_1_reg_1114_reg[6]_0 ),
        .\src_buf_V_5_1_1_reg_1114_reg[6]_1 (\src_buf_V_5_1_1_reg_1114_reg[6]_1 ),
        .\src_buf_V_5_1_reg_773_reg[6] (\src_buf_V_5_1_reg_773_reg[6] ),
        .\src_buf_V_5_2_1_reg_1102_reg[6] (\src_buf_V_5_2_1_reg_1102_reg[6] ),
        .\src_buf_V_5_2_1_reg_1102_reg[6]_0 (\src_buf_V_5_2_1_reg_1102_reg[6]_0 ),
        .\src_buf_V_5_2_reg_762_reg[6] (\src_buf_V_5_2_reg_762_reg[6] ),
        .\src_buf_V_5_3_1_reg_1090_reg[6] (\src_buf_V_5_3_1_reg_1090_reg[6] ),
        .\src_buf_V_5_3_1_reg_1090_reg[6]_0 (\src_buf_V_5_3_1_reg_1090_reg[6]_0 ),
        .\src_buf_V_5_3_reg_751_reg[6] (\src_buf_V_5_3_reg_751_reg[6] ),
        .\src_buf_V_5_4_1_reg_1078_reg[6] (\src_buf_V_5_4_1_reg_1078_reg[6] ),
        .\src_buf_V_5_4_1_reg_1078_reg[6]_0 (\src_buf_V_5_4_1_reg_1078_reg[6]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[0]_i_2 (\src_buf_V_5_5_reg_5686_reg[0]_i_2 ),
        .\src_buf_V_5_5_reg_5686_reg[3] (\src_buf_V_5_5_reg_5686_reg[3] ),
        .\src_buf_V_5_5_reg_5686_reg[3]_0 (\src_buf_V_5_5_reg_5686_reg[3]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[4] (\src_buf_V_5_5_reg_5686_reg[4] ),
        .\src_buf_V_5_5_reg_5686_reg[4]_0 (\src_buf_V_5_5_reg_5686_reg[4]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[5] (\src_buf_V_5_5_reg_5686_reg[5] ),
        .\src_buf_V_5_5_reg_5686_reg[5]_0 (\src_buf_V_5_5_reg_5686_reg[5]_0 ),
        .\src_buf_V_5_5_reg_5686_reg[6] (\src_buf_V_5_5_reg_5686_reg[6] ),
        .\src_buf_V_5_5_reg_5686_reg[6]_0 (\src_buf_V_5_5_reg_5686_reg[6]_0 ),
        .\src_buf_V_6_2_1_reg_1066_reg[6] (\src_buf_V_6_2_1_reg_1066_reg[6] ),
        .\src_buf_V_6_2_1_reg_1066_reg[6]_0 (\src_buf_V_6_2_1_reg_1066_reg[6]_0 ),
        .\src_buf_V_6_2_reg_718_reg[6] (\src_buf_V_6_2_reg_718_reg[6] ),
        .\src_buf_V_6_3_1_reg_1054_reg[6] (\src_buf_V_6_3_1_reg_1054_reg[6] ),
        .\src_buf_V_6_3_1_reg_1054_reg[6]_0 (\src_buf_V_6_3_1_reg_1054_reg[6]_0 ),
        .\src_buf_V_6_3_reg_707_reg[6] (\src_buf_V_6_3_reg_707_reg[6] ),
        .\src_buf_V_6_4_1_reg_1042_reg[6] (\src_buf_V_6_4_1_reg_1042_reg[6] ),
        .\src_buf_V_6_4_1_reg_1042_reg[6]_0 (\src_buf_V_6_4_1_reg_1042_reg[6]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[3] (\src_buf_V_6_4_reg_5681_reg[3] ),
        .\src_buf_V_6_4_reg_5681_reg[3]_0 (\src_buf_V_6_4_reg_5681_reg[3]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[3]_1 (\src_buf_V_6_4_reg_5681_reg[3]_1 ),
        .\src_buf_V_6_4_reg_5681_reg[4] (\src_buf_V_6_4_reg_5681_reg[4] ),
        .\src_buf_V_6_4_reg_5681_reg[4]_0 (\src_buf_V_6_4_reg_5681_reg[4]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[4]_1 (\src_buf_V_6_4_reg_5681_reg[4]_1 ),
        .\src_buf_V_6_4_reg_5681_reg[5] (\src_buf_V_6_4_reg_5681_reg[5] ),
        .\src_buf_V_6_4_reg_5681_reg[5]_0 (\src_buf_V_6_4_reg_5681_reg[5]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[5]_1 (\src_buf_V_6_4_reg_5681_reg[5]_1 ),
        .\src_buf_V_6_4_reg_5681_reg[6] (\src_buf_V_6_4_reg_5681_reg[6] ),
        .\src_buf_V_6_4_reg_5681_reg[6]_0 (\src_buf_V_6_4_reg_5681_reg[6]_0 ),
        .\src_buf_V_6_4_reg_5681_reg[6]_1 (\src_buf_V_6_4_reg_5681_reg[6]_1 ),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_3 (DOUTBDOUT),
        .\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 (\src_buf_V_6_4_reg_5681_reg[7]_i_3 ),
        .\src_buf_V_6_6_3_reg_696_reg[6] (\src_buf_V_6_6_3_reg_696_reg[6] ),
        .tmp_5_fu_1871_p9(tmp_5_fu_1871_p9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram
   (DOUTBDOUT,
    buf_0_V_ce0,
    ADDRARDADDR,
    \ap_CS_fsm_reg[4] ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    D,
    \spec_select5236_reg_5324_reg[0] ,
    \src_buf_V_5_3_reg_751_reg[6] ,
    \src_buf_V_5_2_reg_762_reg[6] ,
    \src_buf_V_5_1_reg_773_reg[6] ,
    ram_reg_bram_0_2,
    \src_buf_V_6_6_3_reg_696_reg[6] ,
    \spec_select5252_reg_5329_reg[0] ,
    \src_buf_V_6_3_reg_707_reg[6] ,
    \src_buf_V_6_2_reg_718_reg[6] ,
    \spec_select5236_reg_5324_reg[0]_0 ,
    ram_reg_bram_0_3,
    \spec_select5252_reg_5329_reg[0]_0 ,
    \spec_select5236_reg_5324_reg[0]_1 ,
    ram_reg_bram_0_4,
    \spec_select5252_reg_5329_reg[0]_1 ,
    \spec_select5236_reg_5324_reg[0]_2 ,
    ram_reg_bram_0_5,
    \spec_select5252_reg_5329_reg[0]_2 ,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    ram_reg_bram_0_14,
    ram_reg_bram_0_15,
    ram_reg_bram_0_16,
    ram_reg_bram_0_17,
    ram_reg_bram_0_18,
    ram_reg_bram_0_19,
    ram_reg_bram_0_20,
    ram_reg_bram_0_21,
    ram_reg_bram_0_22,
    ram_reg_bram_0_23,
    ram_reg_bram_0_24,
    ram_reg_bram_0_25,
    ram_reg_bram_0_26,
    ram_reg_bram_0_27,
    ram_reg_bram_0_28,
    ram_reg_bram_0_29,
    ram_reg_bram_0_30,
    ram_reg_bram_0_31,
    ram_reg_bram_0_32,
    ram_reg_bram_0_33,
    ram_reg_bram_0_34,
    ram_reg_bram_0_35,
    ram_reg_bram_0_36,
    ram_reg_bram_0_37,
    ram_reg_bram_0_38,
    ram_reg_bram_0_39,
    ram_reg_bram_0_40,
    ram_reg_bram_0_41,
    ram_reg_bram_0_42,
    ram_reg_bram_0_43,
    ram_reg_bram_0_44,
    ram_reg_bram_0_45,
    ram_reg_bram_0_46,
    ram_reg_bram_0_47,
    ram_reg_bram_0_48,
    ram_reg_bram_0_49,
    ram_reg_bram_0_50,
    ram_reg_bram_0_51,
    ram_reg_bram_0_52,
    ram_reg_bram_0_53,
    ram_reg_bram_0_54,
    ram_reg_bram_0_55,
    ram_reg_bram_0_56,
    ram_reg_bram_0_57,
    ap_clk,
    Q,
    ram_reg_bram_0_58,
    tmp_5_fu_1871_p9,
    \src_buf_V_6_4_reg_5681_reg[7]_i_3 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ,
    \src_buf_V_5_1_1_reg_1114_reg[3] ,
    \src_buf_V_5_4_1_reg_1078_reg[6] ,
    \src_buf_V_5_1_1_reg_1114_reg[5] ,
    \src_buf_V_5_4_1_reg_1078_reg[6]_0 ,
    \src_buf_V_5_3_1_reg_1090_reg[6] ,
    \src_buf_V_5_3_1_reg_1090_reg[6]_0 ,
    \src_buf_V_5_2_1_reg_1102_reg[6] ,
    \src_buf_V_5_2_1_reg_1102_reg[6]_0 ,
    \src_buf_V_5_1_1_reg_1114_reg[6] ,
    \src_buf_V_5_1_1_reg_1114_reg[6]_0 ,
    spec_select5236_reg_5324,
    \src_buf_V_5_5_reg_5686_reg[3] ,
    icmp_ln882_2_reg_5388_pp3_iter2_reg,
    \src_buf_V_5_5_reg_5686_reg[3]_0 ,
    \src_buf_V_6_4_1_reg_1042_reg[6] ,
    \src_buf_V_6_4_1_reg_1042_reg[6]_0 ,
    \src_buf_V_6_3_1_reg_1054_reg[6] ,
    \src_buf_V_6_3_1_reg_1054_reg[6]_0 ,
    \src_buf_V_6_2_1_reg_1066_reg[6] ,
    \src_buf_V_6_2_1_reg_1066_reg[6]_0 ,
    spec_select5252_reg_5329,
    \src_buf_V_6_4_reg_5681_reg[3] ,
    \src_buf_V_6_4_reg_5681_reg[3]_0 ,
    \src_buf_V_6_4_reg_5681_reg[3]_1 ,
    \src_buf_V_5_5_reg_5686_reg[4] ,
    \src_buf_V_5_5_reg_5686_reg[4]_0 ,
    \src_buf_V_6_4_reg_5681_reg[4] ,
    \src_buf_V_6_4_reg_5681_reg[4]_0 ,
    \src_buf_V_6_4_reg_5681_reg[4]_1 ,
    \src_buf_V_5_5_reg_5686_reg[5] ,
    \src_buf_V_5_5_reg_5686_reg[5]_0 ,
    \src_buf_V_6_4_reg_5681_reg[5] ,
    \src_buf_V_6_4_reg_5681_reg[5]_0 ,
    \src_buf_V_6_4_reg_5681_reg[5]_1 ,
    \src_buf_V_5_1_1_reg_1114_reg[6]_1 ,
    \src_buf_V_5_5_reg_5686_reg[6] ,
    \src_buf_V_5_5_reg_5686_reg[6]_0 ,
    \src_buf_V_6_4_reg_5681_reg[6] ,
    \src_buf_V_6_4_reg_5681_reg[6]_0 ,
    \src_buf_V_6_4_reg_5681_reg[6]_1 ,
    ram_reg_bram_0_59,
    ram_reg_bram_0_60,
    ram_reg_bram_0_61,
    pixel_src2_V_we0,
    WEA,
    ram_reg_bram_0_62,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_63,
    img_rgb_src_data_empty_n,
    ram_reg_bram_0_64,
    ap_enable_reg_pp3_iter2,
    ap_block_pp3_stage0_subdone,
    ram_reg_bram_0_65,
    ap_enable_reg_pp3_iter1,
    ram_reg_bram_0_66,
    \src_buf_V_4_5_reg_5691[0]_i_2 ,
    \src_buf_V_2_5_reg_5703_reg[0]_i_2 ,
    \src_buf_V_3_5_reg_5697_reg[0]_i_2 ,
    \src_buf_V_0_5_reg_5715_reg[7]_i_2 ,
    \src_buf_V_5_5_reg_5686_reg[0]_i_2 ,
    \src_buf_V_1_5_reg_5709_reg[0]_i_2 );
  output [4:0]DOUTBDOUT;
  output buf_0_V_ce0;
  output [10:0]ADDRARDADDR;
  output [0:0]\ap_CS_fsm_reg[4] ;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output [3:0]D;
  output \spec_select5236_reg_5324_reg[0] ;
  output [3:0]\src_buf_V_5_3_reg_751_reg[6] ;
  output [3:0]\src_buf_V_5_2_reg_762_reg[6] ;
  output [3:0]\src_buf_V_5_1_reg_773_reg[6] ;
  output ram_reg_bram_0_2;
  output [3:0]\src_buf_V_6_6_3_reg_696_reg[6] ;
  output \spec_select5252_reg_5329_reg[0] ;
  output [3:0]\src_buf_V_6_3_reg_707_reg[6] ;
  output [3:0]\src_buf_V_6_2_reg_718_reg[6] ;
  output \spec_select5236_reg_5324_reg[0]_0 ;
  output ram_reg_bram_0_3;
  output \spec_select5252_reg_5329_reg[0]_0 ;
  output \spec_select5236_reg_5324_reg[0]_1 ;
  output ram_reg_bram_0_4;
  output \spec_select5252_reg_5329_reg[0]_1 ;
  output \spec_select5236_reg_5324_reg[0]_2 ;
  output ram_reg_bram_0_5;
  output \spec_select5252_reg_5329_reg[0]_2 ;
  output ram_reg_bram_0_6;
  output ram_reg_bram_0_7;
  output ram_reg_bram_0_8;
  output ram_reg_bram_0_9;
  output ram_reg_bram_0_10;
  output ram_reg_bram_0_11;
  output ram_reg_bram_0_12;
  output ram_reg_bram_0_13;
  output ram_reg_bram_0_14;
  output ram_reg_bram_0_15;
  output ram_reg_bram_0_16;
  output ram_reg_bram_0_17;
  output ram_reg_bram_0_18;
  output ram_reg_bram_0_19;
  output ram_reg_bram_0_20;
  output ram_reg_bram_0_21;
  output ram_reg_bram_0_22;
  output ram_reg_bram_0_23;
  output ram_reg_bram_0_24;
  output ram_reg_bram_0_25;
  output ram_reg_bram_0_26;
  output ram_reg_bram_0_27;
  output ram_reg_bram_0_28;
  output ram_reg_bram_0_29;
  output ram_reg_bram_0_30;
  output ram_reg_bram_0_31;
  output ram_reg_bram_0_32;
  output ram_reg_bram_0_33;
  output ram_reg_bram_0_34;
  output ram_reg_bram_0_35;
  output ram_reg_bram_0_36;
  output ram_reg_bram_0_37;
  output ram_reg_bram_0_38;
  output ram_reg_bram_0_39;
  output ram_reg_bram_0_40;
  output ram_reg_bram_0_41;
  output ram_reg_bram_0_42;
  output ram_reg_bram_0_43;
  output ram_reg_bram_0_44;
  output ram_reg_bram_0_45;
  output ram_reg_bram_0_46;
  output ram_reg_bram_0_47;
  output ram_reg_bram_0_48;
  output ram_reg_bram_0_49;
  output ram_reg_bram_0_50;
  output ram_reg_bram_0_51;
  output ram_reg_bram_0_52;
  output ram_reg_bram_0_53;
  output ram_reg_bram_0_54;
  output ram_reg_bram_0_55;
  output ram_reg_bram_0_56;
  output ram_reg_bram_0_57;
  input ap_clk;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_58;
  input [2:0]tmp_5_fu_1871_p9;
  input [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3 ;
  input [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ;
  input \src_buf_V_5_1_1_reg_1114_reg[3] ;
  input [3:0]\src_buf_V_5_4_1_reg_1078_reg[6] ;
  input \src_buf_V_5_1_1_reg_1114_reg[5] ;
  input [3:0]\src_buf_V_5_4_1_reg_1078_reg[6]_0 ;
  input [3:0]\src_buf_V_5_3_1_reg_1090_reg[6] ;
  input [3:0]\src_buf_V_5_3_1_reg_1090_reg[6]_0 ;
  input [3:0]\src_buf_V_5_2_1_reg_1102_reg[6] ;
  input [3:0]\src_buf_V_5_2_1_reg_1102_reg[6]_0 ;
  input [3:0]\src_buf_V_5_1_1_reg_1114_reg[6] ;
  input [3:0]\src_buf_V_5_1_1_reg_1114_reg[6]_0 ;
  input spec_select5236_reg_5324;
  input \src_buf_V_5_5_reg_5686_reg[3] ;
  input icmp_ln882_2_reg_5388_pp3_iter2_reg;
  input \src_buf_V_5_5_reg_5686_reg[3]_0 ;
  input [3:0]\src_buf_V_6_4_1_reg_1042_reg[6] ;
  input [3:0]\src_buf_V_6_4_1_reg_1042_reg[6]_0 ;
  input [3:0]\src_buf_V_6_3_1_reg_1054_reg[6] ;
  input [3:0]\src_buf_V_6_3_1_reg_1054_reg[6]_0 ;
  input [3:0]\src_buf_V_6_2_1_reg_1066_reg[6] ;
  input [3:0]\src_buf_V_6_2_1_reg_1066_reg[6]_0 ;
  input spec_select5252_reg_5329;
  input \src_buf_V_6_4_reg_5681_reg[3] ;
  input \src_buf_V_6_4_reg_5681_reg[3]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[3]_1 ;
  input \src_buf_V_5_5_reg_5686_reg[4] ;
  input \src_buf_V_5_5_reg_5686_reg[4]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[4] ;
  input \src_buf_V_6_4_reg_5681_reg[4]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[4]_1 ;
  input \src_buf_V_5_5_reg_5686_reg[5] ;
  input \src_buf_V_5_5_reg_5686_reg[5]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[5] ;
  input \src_buf_V_6_4_reg_5681_reg[5]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[5]_1 ;
  input \src_buf_V_5_1_1_reg_1114_reg[6]_1 ;
  input \src_buf_V_5_5_reg_5686_reg[6] ;
  input \src_buf_V_5_5_reg_5686_reg[6]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[6] ;
  input \src_buf_V_6_4_reg_5681_reg[6]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[6]_1 ;
  input [1:0]ram_reg_bram_0_59;
  input ram_reg_bram_0_60;
  input [2:0]ram_reg_bram_0_61;
  input pixel_src2_V_we0;
  input [0:0]WEA;
  input [1:0]ram_reg_bram_0_62;
  input img_gray_src_data_empty_n;
  input ram_reg_bram_0_63;
  input img_rgb_src_data_empty_n;
  input ram_reg_bram_0_64;
  input ap_enable_reg_pp3_iter2;
  input ap_block_pp3_stage0_subdone;
  input [10:0]ram_reg_bram_0_65;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_bram_0_66;
  input [1:0]\src_buf_V_4_5_reg_5691[0]_i_2 ;
  input [1:0]\src_buf_V_2_5_reg_5703_reg[0]_i_2 ;
  input [1:0]\src_buf_V_3_5_reg_5697_reg[0]_i_2 ;
  input [1:0]\src_buf_V_0_5_reg_5715_reg[7]_i_2 ;
  input [1:0]\src_buf_V_5_5_reg_5686_reg[0]_i_2 ;
  input [1:0]\src_buf_V_1_5_reg_5709_reg[0]_i_2 ;

  wire [10:0]ADDRARDADDR;
  wire [3:0]D;
  wire [4:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[4] ;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter2;
  wire buf_0_V_ce0;
  wire [7:0]buf_6_V_q0;
  wire buf_6_V_we1;
  wire icmp_ln882_2_reg_5388_pp3_iter2_reg;
  wire img_gray_src_data_empty_n;
  wire img_rgb_src_data_empty_n;
  wire pixel_src2_V_we0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_14;
  wire ram_reg_bram_0_15;
  wire ram_reg_bram_0_16;
  wire ram_reg_bram_0_17;
  wire ram_reg_bram_0_18;
  wire ram_reg_bram_0_19;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_20;
  wire ram_reg_bram_0_21;
  wire ram_reg_bram_0_22;
  wire ram_reg_bram_0_23;
  wire ram_reg_bram_0_24;
  wire ram_reg_bram_0_25;
  wire ram_reg_bram_0_26;
  wire ram_reg_bram_0_27;
  wire ram_reg_bram_0_28;
  wire ram_reg_bram_0_29;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_30;
  wire ram_reg_bram_0_31;
  wire ram_reg_bram_0_32;
  wire ram_reg_bram_0_33;
  wire ram_reg_bram_0_34;
  wire ram_reg_bram_0_35;
  wire ram_reg_bram_0_36;
  wire ram_reg_bram_0_37;
  wire ram_reg_bram_0_38;
  wire ram_reg_bram_0_39;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_40;
  wire ram_reg_bram_0_41;
  wire ram_reg_bram_0_42;
  wire ram_reg_bram_0_43;
  wire ram_reg_bram_0_44;
  wire ram_reg_bram_0_45;
  wire ram_reg_bram_0_46;
  wire ram_reg_bram_0_47;
  wire ram_reg_bram_0_48;
  wire ram_reg_bram_0_49;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_50;
  wire ram_reg_bram_0_51;
  wire ram_reg_bram_0_52;
  wire ram_reg_bram_0_53;
  wire ram_reg_bram_0_54;
  wire ram_reg_bram_0_55;
  wire ram_reg_bram_0_56;
  wire ram_reg_bram_0_57;
  wire [7:0]ram_reg_bram_0_58;
  wire [1:0]ram_reg_bram_0_59;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_60;
  wire [2:0]ram_reg_bram_0_61;
  wire [1:0]ram_reg_bram_0_62;
  wire ram_reg_bram_0_63;
  wire ram_reg_bram_0_64;
  wire [10:0]ram_reg_bram_0_65;
  wire [10:0]ram_reg_bram_0_66;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire spec_select5236_reg_5324;
  wire \spec_select5236_reg_5324_reg[0] ;
  wire \spec_select5236_reg_5324_reg[0]_0 ;
  wire \spec_select5236_reg_5324_reg[0]_1 ;
  wire \spec_select5236_reg_5324_reg[0]_2 ;
  wire spec_select5252_reg_5329;
  wire \spec_select5252_reg_5329_reg[0] ;
  wire \spec_select5252_reg_5329_reg[0]_0 ;
  wire \spec_select5252_reg_5329_reg[0]_1 ;
  wire \spec_select5252_reg_5329_reg[0]_2 ;
  wire [1:0]\src_buf_V_0_5_reg_5715_reg[7]_i_2 ;
  wire [1:0]\src_buf_V_1_5_reg_5709_reg[0]_i_2 ;
  wire [1:0]\src_buf_V_2_5_reg_5703_reg[0]_i_2 ;
  wire [1:0]\src_buf_V_3_5_reg_5697_reg[0]_i_2 ;
  wire [1:0]\src_buf_V_4_5_reg_5691[0]_i_2 ;
  wire \src_buf_V_5_1_1_reg_1114_reg[3] ;
  wire \src_buf_V_5_1_1_reg_1114_reg[5] ;
  wire [3:0]\src_buf_V_5_1_1_reg_1114_reg[6] ;
  wire [3:0]\src_buf_V_5_1_1_reg_1114_reg[6]_0 ;
  wire \src_buf_V_5_1_1_reg_1114_reg[6]_1 ;
  wire [3:0]\src_buf_V_5_1_reg_773_reg[6] ;
  wire [3:0]\src_buf_V_5_2_1_reg_1102_reg[6] ;
  wire [3:0]\src_buf_V_5_2_1_reg_1102_reg[6]_0 ;
  wire [3:0]\src_buf_V_5_2_reg_762_reg[6] ;
  wire [3:0]\src_buf_V_5_3_1_reg_1090_reg[6] ;
  wire [3:0]\src_buf_V_5_3_1_reg_1090_reg[6]_0 ;
  wire [3:0]\src_buf_V_5_3_reg_751_reg[6] ;
  wire [3:0]\src_buf_V_5_4_1_reg_1078_reg[6] ;
  wire [3:0]\src_buf_V_5_4_1_reg_1078_reg[6]_0 ;
  wire [1:0]\src_buf_V_5_5_reg_5686_reg[0]_i_2 ;
  wire \src_buf_V_5_5_reg_5686_reg[3] ;
  wire \src_buf_V_5_5_reg_5686_reg[3]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[4] ;
  wire \src_buf_V_5_5_reg_5686_reg[4]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[5] ;
  wire \src_buf_V_5_5_reg_5686_reg[5]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[6] ;
  wire \src_buf_V_5_5_reg_5686_reg[6]_0 ;
  wire [3:0]\src_buf_V_6_2_1_reg_1066_reg[6] ;
  wire [3:0]\src_buf_V_6_2_1_reg_1066_reg[6]_0 ;
  wire [3:0]\src_buf_V_6_2_reg_718_reg[6] ;
  wire [3:0]\src_buf_V_6_3_1_reg_1054_reg[6] ;
  wire [3:0]\src_buf_V_6_3_1_reg_1054_reg[6]_0 ;
  wire [3:0]\src_buf_V_6_3_reg_707_reg[6] ;
  wire [3:0]\src_buf_V_6_4_1_reg_1042_reg[6] ;
  wire [3:0]\src_buf_V_6_4_1_reg_1042_reg[6]_0 ;
  wire \src_buf_V_6_4_reg_5681[3]_i_5_n_3 ;
  wire \src_buf_V_6_4_reg_5681[4]_i_5_n_3 ;
  wire \src_buf_V_6_4_reg_5681[5]_i_5_n_3 ;
  wire \src_buf_V_6_4_reg_5681[6]_i_5_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[3] ;
  wire \src_buf_V_6_4_reg_5681_reg[3]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[3]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[4] ;
  wire \src_buf_V_6_4_reg_5681_reg[4]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[4]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[5] ;
  wire \src_buf_V_6_4_reg_5681_reg[5]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[5]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[6] ;
  wire \src_buf_V_6_4_reg_5681_reg[6]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[6]_1 ;
  wire [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3 ;
  wire [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ;
  wire [3:0]\src_buf_V_6_6_3_reg_696_reg[6] ;
  wire [2:0]tmp_5_fu_1871_p9;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_6_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_58}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],buf_6_V_q0[7],DOUTBDOUT,buf_6_V_q0[1:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_6_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\ap_CS_fsm_reg[4] ,\ap_CS_fsm_reg[4] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_reg_bram_0_i_1
       (.I0(ram_reg_bram_0_59[1]),
        .I1(ram_reg_bram_0_60),
        .I2(ram_reg_bram_0_59[0]),
        .I3(ram_reg_bram_0_61[1]),
        .I4(ram_reg_bram_0_61[2]),
        .I5(pixel_src2_V_we0),
        .O(buf_6_V_we1));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_65[2]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_65[1]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[1]),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_65[0]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hEAEAEAAAAAAAAAAA)) 
    ram_reg_bram_0_i_13
       (.I0(WEA),
        .I1(ram_reg_bram_0_62[0]),
        .I2(img_gray_src_data_empty_n),
        .I3(ram_reg_bram_0_63),
        .I4(img_rgb_src_data_empty_n),
        .I5(ram_reg_bram_0_64),
        .O(\ap_CS_fsm_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__2
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_block_pp3_stage0_subdone),
        .O(buf_0_V_ce0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_2__3
       (.I0(ram_reg_bram_0_65[10]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[10]),
        .O(ADDRARDADDR[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_3__0
       (.I0(ram_reg_bram_0_65[9]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[9]),
        .O(ADDRARDADDR[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_65[8]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[8]),
        .O(ADDRARDADDR[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_65[7]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[7]),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_65[6]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[6]),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_65[5]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[5]),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_65[4]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[4]),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_65[3]),
        .I1(ram_reg_bram_0_62[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_66[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[0]_i_4 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [0]),
        .I3(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .O(ram_reg_bram_0_33));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[1]_i_4 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [1]),
        .I3(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .O(ram_reg_bram_0_32));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[2]_i_4 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [2]),
        .I3(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .O(ram_reg_bram_0_31));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[3]_i_4 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [3]),
        .I3(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .O(ram_reg_bram_0_30));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[4]_i_4 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [4]),
        .I3(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .O(ram_reg_bram_0_29));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[5]_i_4 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [5]),
        .I3(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .O(ram_reg_bram_0_28));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[6]_i_4 
       (.I0(DOUTBDOUT[4]),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [6]),
        .I3(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .O(ram_reg_bram_0_27));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[7]_i_4 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [7]),
        .I3(\src_buf_V_0_5_reg_5715_reg[7]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .O(ram_reg_bram_0_26));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[0]_i_4 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [0]),
        .I3(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .O(ram_reg_bram_0_50));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[1]_i_4 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [1]),
        .I3(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .O(ram_reg_bram_0_51));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[2]_i_4 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [2]),
        .I3(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .O(ram_reg_bram_0_52));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[3]_i_4 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [3]),
        .I3(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .O(ram_reg_bram_0_53));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[4]_i_4 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [4]),
        .I3(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .O(ram_reg_bram_0_54));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[5]_i_4 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [5]),
        .I3(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .O(ram_reg_bram_0_55));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[6]_i_4 
       (.I0(DOUTBDOUT[4]),
        .I1(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [6]),
        .I3(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .O(ram_reg_bram_0_56));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[7]_i_4 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [7]),
        .I3(\src_buf_V_1_5_reg_5709_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .O(ram_reg_bram_0_57));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[0]_i_4 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [0]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .O(ram_reg_bram_0_10));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[1]_i_4 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [1]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .O(ram_reg_bram_0_12));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[2]_i_4 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [2]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .O(ram_reg_bram_0_19));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[3]_i_4 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [3]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .O(ram_reg_bram_0_18));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[4]_i_4 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [4]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .O(ram_reg_bram_0_17));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[5]_i_4 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [5]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .O(ram_reg_bram_0_16));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[6]_i_4 
       (.I0(DOUTBDOUT[4]),
        .I1(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [6]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .O(ram_reg_bram_0_15));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[7]_i_4 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [7]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .O(ram_reg_bram_0_14));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[0]_i_4 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [0]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .O(ram_reg_bram_0_11));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[1]_i_4 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [1]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .O(ram_reg_bram_0_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[2]_i_4 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [2]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .O(ram_reg_bram_0_25));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[3]_i_4 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [3]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .O(ram_reg_bram_0_24));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[4]_i_4 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [4]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .O(ram_reg_bram_0_23));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[5]_i_5 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [5]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .O(ram_reg_bram_0_22));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[6]_i_4 
       (.I0(DOUTBDOUT[4]),
        .I1(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [6]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .O(ram_reg_bram_0_21));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[7]_i_5 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [7]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .O(ram_reg_bram_0_20));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[0]_i_3 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_4_5_reg_5691[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [0]),
        .I3(\src_buf_V_4_5_reg_5691[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .O(ram_reg_bram_0_7));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[1]_i_3 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_4_5_reg_5691[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [1]),
        .I3(\src_buf_V_4_5_reg_5691[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .O(ram_reg_bram_0_8));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_1_1_reg_1114[3]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0] ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_1_1_reg_1114_reg[6] [0]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_1_1_reg_1114_reg[6]_0 [0]),
        .O(\src_buf_V_5_1_reg_773_reg[6] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_1_1_reg_1114[4]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_0 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_1_1_reg_1114_reg[6] [1]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_1_1_reg_1114_reg[6]_0 [1]),
        .O(\src_buf_V_5_1_reg_773_reg[6] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_1_1_reg_1114[5]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_1 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_1_1_reg_1114_reg[6] [2]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_1_1_reg_1114_reg[6]_0 [2]),
        .O(\src_buf_V_5_1_reg_773_reg[6] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_1_1_reg_1114[6]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_2 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_1_1_reg_1114_reg[6] [3]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[6]_1 ),
        .I4(\src_buf_V_5_1_1_reg_1114_reg[6]_0 [3]),
        .O(\src_buf_V_5_1_reg_773_reg[6] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1102[3]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0] ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_2_1_reg_1102_reg[6] [0]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1102_reg[6]_0 [0]),
        .O(\src_buf_V_5_2_reg_762_reg[6] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1102[4]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_0 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_2_1_reg_1102_reg[6] [1]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1102_reg[6]_0 [1]),
        .O(\src_buf_V_5_2_reg_762_reg[6] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1102[5]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_1 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_2_1_reg_1102_reg[6] [2]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_2_1_reg_1102_reg[6]_0 [2]),
        .O(\src_buf_V_5_2_reg_762_reg[6] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1102[6]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_2 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_2_1_reg_1102_reg[6] [3]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[6]_1 ),
        .I4(\src_buf_V_5_2_1_reg_1102_reg[6]_0 [3]),
        .O(\src_buf_V_5_2_reg_762_reg[6] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_1090[3]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0] ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_3_1_reg_1090_reg[6] [0]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_1090_reg[6]_0 [0]),
        .O(\src_buf_V_5_3_reg_751_reg[6] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_1090[4]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_0 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_3_1_reg_1090_reg[6] [1]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_1090_reg[6]_0 [1]),
        .O(\src_buf_V_5_3_reg_751_reg[6] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_1090[5]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_1 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_3_1_reg_1090_reg[6] [2]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_3_1_reg_1090_reg[6]_0 [2]),
        .O(\src_buf_V_5_3_reg_751_reg[6] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_1090[6]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_2 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_3_1_reg_1090_reg[6] [3]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[6]_1 ),
        .I4(\src_buf_V_5_3_1_reg_1090_reg[6]_0 [3]),
        .O(\src_buf_V_5_3_reg_751_reg[6] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_1078[3]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0] ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_4_1_reg_1078_reg[6] [0]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_1078_reg[6]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_1078[4]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_0 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_4_1_reg_1078_reg[6] [1]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_1078_reg[6]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_1078[5]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_1 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_4_1_reg_1078_reg[6] [2]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_5_4_1_reg_1078_reg[6]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_1078[6]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_2 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_5_4_1_reg_1078_reg[6] [3]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[6]_1 ),
        .I4(\src_buf_V_5_4_1_reg_1078_reg[6]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_5_reg_5686[0]_i_5 
       (.I0(buf_6_V_q0[0]),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [0]),
        .I3(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .O(ram_reg_bram_0_42));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_5_reg_5686[1]_i_5 
       (.I0(buf_6_V_q0[1]),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [1]),
        .I3(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .O(ram_reg_bram_0_43));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_5_reg_5686[2]_i_5 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [2]),
        .I3(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .O(ram_reg_bram_0_44));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_5_reg_5686[3]_i_1 
       (.I0(ram_reg_bram_0_2),
        .I1(spec_select5236_reg_5324),
        .I2(\src_buf_V_5_5_reg_5686_reg[3] ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_5_5_reg_5686_reg[3]_0 ),
        .O(\spec_select5236_reg_5324_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_5_reg_5686[3]_i_5 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [3]),
        .I3(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .O(ram_reg_bram_0_45));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_5_reg_5686[4]_i_1 
       (.I0(ram_reg_bram_0_3),
        .I1(spec_select5236_reg_5324),
        .I2(\src_buf_V_5_5_reg_5686_reg[4] ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_5_5_reg_5686_reg[4]_0 ),
        .O(\spec_select5236_reg_5324_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_5_reg_5686[4]_i_5 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [4]),
        .I3(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .O(ram_reg_bram_0_46));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_5_reg_5686[5]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(spec_select5236_reg_5324),
        .I2(\src_buf_V_5_5_reg_5686_reg[5] ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_5_5_reg_5686_reg[5]_0 ),
        .O(\spec_select5236_reg_5324_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_5_reg_5686[5]_i_5 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [5]),
        .I3(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .O(ram_reg_bram_0_47));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_5_reg_5686[6]_i_1 
       (.I0(ram_reg_bram_0_5),
        .I1(spec_select5236_reg_5324),
        .I2(\src_buf_V_5_5_reg_5686_reg[6] ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_5_5_reg_5686_reg[6]_0 ),
        .O(\spec_select5236_reg_5324_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_5_reg_5686[6]_i_5 
       (.I0(DOUTBDOUT[4]),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [6]),
        .I3(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .O(ram_reg_bram_0_48));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_5_reg_5686[7]_i_5 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [7]),
        .I3(\src_buf_V_5_5_reg_5686_reg[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .O(ram_reg_bram_0_49));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_2_1_reg_1066[3]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0] ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_2_1_reg_1066_reg[6] [0]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_2_1_reg_1066_reg[6]_0 [0]),
        .O(\src_buf_V_6_2_reg_718_reg[6] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_2_1_reg_1066[4]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_0 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_2_1_reg_1066_reg[6] [1]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_2_1_reg_1066_reg[6]_0 [1]),
        .O(\src_buf_V_6_2_reg_718_reg[6] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_2_1_reg_1066[5]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_1 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_2_1_reg_1066_reg[6] [2]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_2_1_reg_1066_reg[6]_0 [2]),
        .O(\src_buf_V_6_2_reg_718_reg[6] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_2_1_reg_1066[6]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_2 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_2_1_reg_1066_reg[6] [3]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_2_1_reg_1066_reg[6]_0 [3]),
        .O(\src_buf_V_6_2_reg_718_reg[6] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_1054[3]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0] ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_3_1_reg_1054_reg[6] [0]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_1054_reg[6]_0 [0]),
        .O(\src_buf_V_6_3_reg_707_reg[6] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_1054[4]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_0 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_3_1_reg_1054_reg[6] [1]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_1054_reg[6]_0 [1]),
        .O(\src_buf_V_6_3_reg_707_reg[6] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_1054[5]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_1 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_3_1_reg_1054_reg[6] [2]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_1054_reg[6]_0 [2]),
        .O(\src_buf_V_6_3_reg_707_reg[6] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_1054[6]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_2 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_3_1_reg_1054_reg[6] [3]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_3_1_reg_1054_reg[6]_0 [3]),
        .O(\src_buf_V_6_3_reg_707_reg[6] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_1042[3]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0] ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[6] [0]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[6]_0 [0]),
        .O(\src_buf_V_6_6_3_reg_696_reg[6] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_1042[4]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_0 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[6] [1]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[6]_0 [1]),
        .O(\src_buf_V_6_6_3_reg_696_reg[6] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_1042[5]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_1 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[6] [2]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[6]_0 [2]),
        .O(\src_buf_V_6_6_3_reg_696_reg[6] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_1042[6]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_2 ),
        .I1(\src_buf_V_5_1_1_reg_1114_reg[3] ),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[6] [3]),
        .I3(\src_buf_V_5_1_1_reg_1114_reg[5] ),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[6]_0 [3]),
        .O(\src_buf_V_6_6_3_reg_696_reg[6] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[0]_i_6 
       (.I0(buf_6_V_q0[0]),
        .I1(tmp_5_fu_1871_p9[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [0]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .O(ram_reg_bram_0_0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[0]_i_8 
       (.I0(buf_6_V_q0[0]),
        .I1(ram_reg_bram_0_61[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [0]),
        .I3(ram_reg_bram_0_61[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .O(ram_reg_bram_0_41));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[1]_i_6 
       (.I0(buf_6_V_q0[1]),
        .I1(tmp_5_fu_1871_p9[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [1]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .O(ram_reg_bram_0_1));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[1]_i_8 
       (.I0(buf_6_V_q0[1]),
        .I1(ram_reg_bram_0_61[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [1]),
        .I3(ram_reg_bram_0_61[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .O(ram_reg_bram_0_40));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[2]_i_8 
       (.I0(DOUTBDOUT[0]),
        .I1(ram_reg_bram_0_61[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [2]),
        .I3(ram_reg_bram_0_61[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .O(ram_reg_bram_0_39));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_4_reg_5681[3]_i_1 
       (.I0(ram_reg_bram_0_2),
        .I1(spec_select5252_reg_5329),
        .I2(\src_buf_V_6_4_reg_5681_reg[3] ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_6_4_reg_5681_reg[3]_0 ),
        .O(\spec_select5252_reg_5329_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \src_buf_V_6_4_reg_5681[3]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681[3]_i_5_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[3]_1 ),
        .I2(tmp_5_fu_1871_p9[2]),
        .O(ram_reg_bram_0_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[3]_i_5 
       (.I0(DOUTBDOUT[1]),
        .I1(tmp_5_fu_1871_p9[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [3]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .O(\src_buf_V_6_4_reg_5681[3]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[3]_i_8 
       (.I0(DOUTBDOUT[1]),
        .I1(ram_reg_bram_0_61[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [3]),
        .I3(ram_reg_bram_0_61[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .O(ram_reg_bram_0_38));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_4_reg_5681[4]_i_1 
       (.I0(ram_reg_bram_0_3),
        .I1(spec_select5252_reg_5329),
        .I2(\src_buf_V_6_4_reg_5681_reg[4] ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_6_4_reg_5681_reg[4]_0 ),
        .O(\spec_select5252_reg_5329_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \src_buf_V_6_4_reg_5681[4]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681[4]_i_5_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[4]_1 ),
        .I2(tmp_5_fu_1871_p9[2]),
        .O(ram_reg_bram_0_3));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[4]_i_5 
       (.I0(DOUTBDOUT[2]),
        .I1(tmp_5_fu_1871_p9[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [4]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .O(\src_buf_V_6_4_reg_5681[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[4]_i_8 
       (.I0(DOUTBDOUT[2]),
        .I1(ram_reg_bram_0_61[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [4]),
        .I3(ram_reg_bram_0_61[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .O(ram_reg_bram_0_37));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_4_reg_5681[5]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(spec_select5252_reg_5329),
        .I2(\src_buf_V_6_4_reg_5681_reg[5] ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_6_4_reg_5681_reg[5]_0 ),
        .O(\spec_select5252_reg_5329_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \src_buf_V_6_4_reg_5681[5]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681[5]_i_5_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[5]_1 ),
        .I2(tmp_5_fu_1871_p9[2]),
        .O(ram_reg_bram_0_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[5]_i_5 
       (.I0(DOUTBDOUT[3]),
        .I1(tmp_5_fu_1871_p9[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [5]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .O(\src_buf_V_6_4_reg_5681[5]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[5]_i_8 
       (.I0(DOUTBDOUT[3]),
        .I1(ram_reg_bram_0_61[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [5]),
        .I3(ram_reg_bram_0_61[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .O(ram_reg_bram_0_36));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_4_reg_5681[6]_i_1 
       (.I0(ram_reg_bram_0_5),
        .I1(spec_select5252_reg_5329),
        .I2(\src_buf_V_6_4_reg_5681_reg[6] ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_6_4_reg_5681_reg[6]_0 ),
        .O(\spec_select5252_reg_5329_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \src_buf_V_6_4_reg_5681[6]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681[6]_i_5_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[6]_1 ),
        .I2(tmp_5_fu_1871_p9[2]),
        .O(ram_reg_bram_0_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[6]_i_5 
       (.I0(DOUTBDOUT[4]),
        .I1(tmp_5_fu_1871_p9[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [6]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .O(\src_buf_V_6_4_reg_5681[6]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[6]_i_8 
       (.I0(DOUTBDOUT[4]),
        .I1(ram_reg_bram_0_61[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [6]),
        .I3(ram_reg_bram_0_61[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .O(ram_reg_bram_0_35));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[7]_i_10 
       (.I0(buf_6_V_q0[7]),
        .I1(ram_reg_bram_0_61[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [7]),
        .I3(ram_reg_bram_0_61[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .O(ram_reg_bram_0_34));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_reg_5681[7]_i_8 
       (.I0(buf_6_V_q0[7]),
        .I1(tmp_5_fu_1871_p9[1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [7]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .O(ram_reg_bram_0_6));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sub_ln1351_5_reg_5529[8]_i_4 
       (.I0(buf_6_V_q0[7]),
        .I1(\src_buf_V_4_5_reg_5691[0]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_3 [7]),
        .I3(\src_buf_V_4_5_reg_5691[0]_i_2 [0]),
        .I4(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .O(ram_reg_bram_0_9));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_24
   (DOUTBDOUT,
    ram_reg_bram_0_0,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    tmp_5_fu_1871_p9,
    \src_buf_V_6_4_reg_5681_reg[2]_i_2 ,
    \src_buf_V_6_4_reg_5681_reg[2]_i_2_0 ,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    pixel_src2_V_we0);
  output [7:0]DOUTBDOUT;
  output ram_reg_bram_0_0;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_1;
  input [0:0]ram_reg_bram_0_2;
  input [1:0]tmp_5_fu_1871_p9;
  input [0:0]\src_buf_V_6_4_reg_5681_reg[2]_i_2 ;
  input [0:0]\src_buf_V_6_4_reg_5681_reg[2]_i_2_0 ;
  input ram_reg_bram_0_3;
  input [1:0]ram_reg_bram_0_4;
  input [2:0]ram_reg_bram_0_5;
  input pixel_src2_V_we0;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire buf_5_V_we1;
  wire pixel_src2_V_we0;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [1:0]ram_reg_bram_0_4;
  wire [2:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_i_2__4_n_3;
  wire [0:0]\src_buf_V_6_4_reg_5681_reg[2]_i_2 ;
  wire [0:0]\src_buf_V_6_4_reg_5681_reg[2]_i_2_0 ;
  wire [1:0]tmp_5_fu_1871_p9;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_5_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_5_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_2,ram_reg_bram_0_2}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    ram_reg_bram_0_i_1__0
       (.I0(ram_reg_bram_0_3),
        .I1(ram_reg_bram_0_4[0]),
        .I2(ram_reg_bram_0_4[1]),
        .I3(ram_reg_bram_0_i_2__4_n_3),
        .I4(ram_reg_bram_0_5[2]),
        .I5(pixel_src2_V_we0),
        .O(buf_5_V_we1));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_2__4
       (.I0(ram_reg_bram_0_5[1]),
        .I1(ram_reg_bram_0_5[0]),
        .O(ram_reg_bram_0_i_2__4_n_3));
  LUT5 #(
    .INIT(32'h00FF4747)) 
    \src_buf_V_6_4_reg_5681[2]_i_6 
       (.I0(DOUTBDOUT[2]),
        .I1(tmp_5_fu_1871_p9[0]),
        .I2(\src_buf_V_6_4_reg_5681_reg[2]_i_2 ),
        .I3(\src_buf_V_6_4_reg_5681_reg[2]_i_2_0 ),
        .I4(tmp_5_fu_1871_p9[1]),
        .O(ram_reg_bram_0_0));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_25
   (DOUTBDOUT,
    \trunc_ln324_reg_5221_reg[2] ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    pixel_src2_V_we0,
    ram_reg_bram_0_10,
    img_gray_src_data_empty_n,
    ram_reg_bram_0_11,
    img_rgb_src_data_empty_n,
    ram_reg_bram_0_12,
    \sub_ln1351_5_reg_5529[2]_i_3 ,
    \sub_ln1351_5_reg_5529[7]_i_2 ,
    \sub_ln1351_5_reg_5529[7]_i_2_0 );
  output [7:0]DOUTBDOUT;
  output \trunc_ln324_reg_5221_reg[2] ;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  output ram_reg_bram_0_4;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_5;
  input [0:0]ram_reg_bram_0_6;
  input [2:0]ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input [0:0]ram_reg_bram_0_9;
  input pixel_src2_V_we0;
  input [0:0]ram_reg_bram_0_10;
  input img_gray_src_data_empty_n;
  input ram_reg_bram_0_11;
  input img_rgb_src_data_empty_n;
  input ram_reg_bram_0_12;
  input [2:0]\sub_ln1351_5_reg_5529[2]_i_3 ;
  input [4:0]\sub_ln1351_5_reg_5529[7]_i_2 ;
  input [4:0]\sub_ln1351_5_reg_5529[7]_i_2_0 ;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire buf_4_V_we1;
  wire img_gray_src_data_empty_n;
  wire img_rgb_src_data_empty_n;
  wire pixel_src2_V_we0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [7:0]ram_reg_bram_0_5;
  wire [0:0]ram_reg_bram_0_6;
  wire [2:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire [0:0]ram_reg_bram_0_9;
  wire [2:0]\sub_ln1351_5_reg_5529[2]_i_3 ;
  wire [4:0]\sub_ln1351_5_reg_5529[7]_i_2 ;
  wire [4:0]\sub_ln1351_5_reg_5529[7]_i_2_0 ;
  wire \trunc_ln324_reg_5221_reg[2] ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_4_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_5}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_4_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_6,ram_reg_bram_0_6}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h01FF010101010101)) 
    ram_reg_bram_0_i_1__1
       (.I0(\trunc_ln324_reg_5221_reg[2] ),
        .I1(ram_reg_bram_0_7[0]),
        .I2(ram_reg_bram_0_7[1]),
        .I3(ram_reg_bram_0_8),
        .I4(ram_reg_bram_0_9),
        .I5(pixel_src2_V_we0),
        .O(buf_4_V_we1));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0_7[2]),
        .I1(ram_reg_bram_0_10),
        .I2(img_gray_src_data_empty_n),
        .I3(ram_reg_bram_0_11),
        .I4(img_rgb_src_data_empty_n),
        .I5(ram_reg_bram_0_12),
        .O(\trunc_ln324_reg_5221_reg[2] ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \sub_ln1351_5_reg_5529[2]_i_5 
       (.I0(DOUTBDOUT[2]),
        .I1(\sub_ln1351_5_reg_5529[2]_i_3 [0]),
        .I2(\sub_ln1351_5_reg_5529[7]_i_2 [0]),
        .I3(\sub_ln1351_5_reg_5529[2]_i_3 [1]),
        .I4(\sub_ln1351_5_reg_5529[7]_i_2_0 [0]),
        .I5(\sub_ln1351_5_reg_5529[2]_i_3 [2]),
        .O(ram_reg_bram_0_0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \sub_ln1351_5_reg_5529[3]_i_5 
       (.I0(DOUTBDOUT[3]),
        .I1(\sub_ln1351_5_reg_5529[2]_i_3 [0]),
        .I2(\sub_ln1351_5_reg_5529[7]_i_2 [1]),
        .I3(\sub_ln1351_5_reg_5529[2]_i_3 [1]),
        .I4(\sub_ln1351_5_reg_5529[7]_i_2_0 [1]),
        .I5(\sub_ln1351_5_reg_5529[2]_i_3 [2]),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \sub_ln1351_5_reg_5529[4]_i_5 
       (.I0(DOUTBDOUT[4]),
        .I1(\sub_ln1351_5_reg_5529[2]_i_3 [0]),
        .I2(\sub_ln1351_5_reg_5529[7]_i_2 [2]),
        .I3(\sub_ln1351_5_reg_5529[2]_i_3 [1]),
        .I4(\sub_ln1351_5_reg_5529[7]_i_2_0 [2]),
        .I5(\sub_ln1351_5_reg_5529[2]_i_3 [2]),
        .O(ram_reg_bram_0_2));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \sub_ln1351_5_reg_5529[7]_i_7 
       (.I0(DOUTBDOUT[6]),
        .I1(\sub_ln1351_5_reg_5529[2]_i_3 [0]),
        .I2(\sub_ln1351_5_reg_5529[7]_i_2 [4]),
        .I3(\sub_ln1351_5_reg_5529[2]_i_3 [1]),
        .I4(\sub_ln1351_5_reg_5529[7]_i_2_0 [4]),
        .I5(\sub_ln1351_5_reg_5529[2]_i_3 [2]),
        .O(ram_reg_bram_0_4));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \sub_ln1351_5_reg_5529[7]_i_9 
       (.I0(DOUTBDOUT[5]),
        .I1(\sub_ln1351_5_reg_5529[2]_i_3 [0]),
        .I2(\sub_ln1351_5_reg_5529[7]_i_2 [3]),
        .I3(\sub_ln1351_5_reg_5529[2]_i_3 [1]),
        .I4(\sub_ln1351_5_reg_5529[7]_i_2_0 [3]),
        .I5(\sub_ln1351_5_reg_5529[2]_i_3 [2]),
        .O(ram_reg_bram_0_3));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_26
   (DOUTBDOUT,
    CO,
    \icmp_ln59_reg_5671[0]_i_11_0 ,
    D,
    \select_ln55_1_reg_5649[8]_i_4_0 ,
    \src_buf_V_3_3_1_reg_1186_reg[7] ,
    \src_buf_V_6_3_reg_707_reg[7] ,
    \src_buf_V_0_3_reg_1019_reg[7] ,
    \src_buf_V_6_3_reg_707_reg[7]_0 ,
    \src_buf_V_4_6_3_reg_795_reg[7] ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ,
    \src_buf_V_4_0_reg_839_reg[7] ,
    \src_buf_V_4_3_reg_806_reg[7] ,
    \src_buf_V_4_2_reg_817_reg[7] ,
    \src_buf_V_4_1_reg_828_reg[7] ,
    \src_buf_V_5_6_3_reg_740_reg[7] ,
    \spec_select5236_reg_5324_reg[0] ,
    \src_buf_V_5_3_reg_751_reg[7] ,
    \src_buf_V_5_2_reg_762_reg[7] ,
    \src_buf_V_5_1_reg_773_reg[7] ,
    \src_buf_V_6_6_3_reg_696_reg[7] ,
    \spec_select5252_reg_5329_reg[0] ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ,
    \spec_select5236_reg_5324_reg[0]_0 ,
    \spec_select5252_reg_5329_reg[0]_0 ,
    \src_buf_V_6_3_reg_707_reg[7]_1 ,
    \src_buf_V_6_2_reg_718_reg[7] ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ,
    \spec_select5236_reg_5324_reg[0]_1 ,
    \spec_select5252_reg_5329_reg[0]_1 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ,
    \spec_select5236_reg_5324_reg[0]_2 ,
    \spec_select5252_reg_5329_reg[0]_2 ,
    \src_buf_V_3_0_reg_895_reg[7] ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ,
    \src_buf_V_3_1_reg_884_reg[7] ,
    \src_buf_V_2_0_reg_951_reg[7] ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ,
    \src_buf_V_2_1_reg_940_reg[7] ,
    \src_buf_V_2_2_reg_929_reg[7] ,
    \src_buf_V_2_3_reg_918_reg[7] ,
    \src_buf_V_2_6_3_reg_907_reg[7] ,
    \src_buf_V_1_1_reg_996_reg[7] ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 ,
    \src_buf_V_1_2_reg_985_reg[7] ,
    \src_buf_V_1_3_reg_974_reg[7] ,
    \src_buf_V_0_2_reg_1030_reg[7] ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_31 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_32 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_33 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_34 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_35 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_36 ,
    \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_37 ,
    \src_buf_V_3_3_reg_862_reg[7] ,
    \src_buf_V_3_6_3_reg_851_reg[7] ,
    \src_buf_V_3_2_reg_873_reg[7] ,
    \src_buf_V_0_3_reg_1019_reg[7]_0 ,
    src_buf_V_0_5_fu_2430_p3,
    \src_buf_V_0_6_3_reg_1008_reg[7] ,
    \src_buf_V_1_6_3_reg_963_reg[7] ,
    \src_buf_V_0_3_reg_1019_reg[7]_1 ,
    \trunc_ln324_3_reg_5349_reg[2] ,
    \trunc_ln324_4_reg_5354_reg[2] ,
    sub_ln1351_3_fu_2070_p2,
    \src_buf_V_3_3_1_reg_1186_reg[7]_0 ,
    sub_ln1351_4_fu_2080_p2,
    \trunc_ln324_5_reg_5359_reg[2] ,
    \trunc_ln324_5_reg_5359_reg[2]_0 ,
    \trunc_ln324_5_reg_5359_reg[2]_1 ,
    \trunc_ln324_5_reg_5359_reg[2]_2 ,
    \trunc_ln324_6_reg_5364_reg[2] ,
    \trunc_ln324_6_reg_5364_reg[2]_0 ,
    \trunc_ln324_6_reg_5364_reg[2]_1 ,
    \trunc_ln324_6_reg_5364_reg[2]_2 ,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    \select_ln55_1_reg_5649_reg[7]_i_2_0 ,
    \select_ln55_2_reg_5664_reg[1] ,
    \select_ln54_2_reg_5657_reg[1] ,
    \select_ln54_2_reg_5657_reg[0] ,
    \select_ln55_2_reg_5664_reg[1]_0 ,
    \select_ln55_2_reg_5664_reg[0] ,
    \sub_ln1351_4_reg_5519_reg[8] ,
    \src_buf_V_4_4_1_reg_1126_reg[4] ,
    \sub_ln1351_4_reg_5519_reg[8]_0 ,
    \select_ln55_reg_5634_reg[6] ,
    \select_ln55_2_reg_5664_reg[7] ,
    sub_ln1351_6_fu_2100_p2,
    \select_ln55_2_reg_5664_reg[6] ,
    \select_ln54_reg_5627_reg[6] ,
    \select_ln54_2_reg_5657_reg[7] ,
    ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4,
    \sub_ln1351_3_reg_5509_reg[8] ,
    \select_ln54_2_reg_5657_reg[6] ,
    \select_ln55_2_reg_5664_reg[6]_0 ,
    \select_ln55_1_reg_5649_reg[4] ,
    \select_ln55_2_reg_5664_reg[5] ,
    \select_ln54_2_reg_5657_reg[5] ,
    \select_ln55_2_reg_5664_reg[5]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ,
    \select_ln55_1_reg_5649_reg[2] ,
    \select_ln55_2_reg_5664_reg[3] ,
    \src_buf_V_6_4_1_reg_1042_reg[0] ,
    \select_ln55_1_reg_5649_reg[0] ,
    \src_buf_V_1_4_1_reg_1270_reg[0] ,
    \src_buf_V_4_5_reg_5691_reg[7] ,
    \src_buf_V_4_5_reg_5691_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ,
    \src_buf_V_4_3_1_reg_1138_reg[7] ,
    \src_buf_V_4_3_1_reg_1138_reg[7]_0 ,
    \src_buf_V_4_2_1_reg_1150_reg[7] ,
    \src_buf_V_4_2_1_reg_1150_reg[7]_0 ,
    \src_buf_V_4_1_1_reg_1162_reg[7] ,
    \src_buf_V_4_1_1_reg_1162_reg[7]_0 ,
    icmp_ln882_2_reg_5388_pp3_iter2_reg,
    \src_buf_V_5_4_1_reg_1078_reg[7] ,
    \src_buf_V_5_4_1_reg_1078_reg[7]_0 ,
    spec_select5220_reg_5319,
    \src_buf_V_4_5_reg_5691_reg[0] ,
    \src_buf_V_4_5_reg_5691_reg[7]_1 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ,
    \src_buf_V_5_3_1_reg_1090_reg[7] ,
    \src_buf_V_5_3_1_reg_1090_reg[7]_0 ,
    \src_buf_V_5_2_1_reg_1102_reg[7] ,
    \src_buf_V_5_2_1_reg_1102_reg[7]_0 ,
    \src_buf_V_5_1_1_reg_1114_reg[7] ,
    \src_buf_V_5_1_1_reg_1114_reg[7]_0 ,
    spec_select5236_reg_5324,
    \src_buf_V_5_5_reg_5686_reg[0] ,
    \src_buf_V_6_4_1_reg_1042_reg[7] ,
    \src_buf_V_6_4_1_reg_1042_reg[7]_0 ,
    spec_select5252_reg_5329,
    \src_buf_V_6_4_reg_5681_reg[0] ,
    tmp_5_fu_1871_p9,
    \src_buf_V_6_4_reg_5681_reg[0]_0 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_3_1 ,
    \src_buf_V_6_4_reg_5681_reg[7]_i_3_2 ,
    \src_buf_V_4_5_reg_5691_reg[1] ,
    \src_buf_V_5_5_reg_5686_reg[1] ,
    \src_buf_V_6_3_1_reg_1054_reg[7] ,
    \src_buf_V_6_3_1_reg_1054_reg[7]_0 ,
    \src_buf_V_6_2_1_reg_1066_reg[7] ,
    \src_buf_V_6_2_1_reg_1066_reg[7]_0 ,
    \src_buf_V_6_4_reg_5681_reg[1] ,
    \src_buf_V_6_4_reg_5681_reg[1]_0 ,
    \src_buf_V_4_5_reg_5691_reg[2] ,
    \src_buf_V_5_5_reg_5686_reg[2] ,
    \src_buf_V_4_5_reg_5691_reg[3] ,
    \src_buf_V_4_5_reg_5691_reg[3]_0 ,
    \src_buf_V_4_5_reg_5691_reg[4] ,
    \src_buf_V_4_5_reg_5691_reg[4]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ,
    \src_buf_V_4_5_reg_5691_reg[5] ,
    \src_buf_V_4_5_reg_5691_reg[5]_0 ,
    \src_buf_V_4_5_reg_5691_reg[6] ,
    \src_buf_V_4_5_reg_5691_reg[6]_0 ,
    \src_buf_V_4_5_reg_5691_reg[7]_2 ,
    \src_buf_V_5_5_reg_5686_reg[7] ,
    \src_buf_V_6_4_reg_5681_reg[7] ,
    \src_buf_V_6_4_reg_5681_reg[7]_0 ,
    ram_reg_bram_0_2,
    and_ln277_reg_5401,
    empty_34_reg_6840,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 ,
    \src_buf_V_3_1_1_reg_1210_reg[7] ,
    \src_buf_V_3_1_1_reg_1210_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] ,
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 ,
    \src_buf_V_2_1_1_reg_1258_reg[7] ,
    \src_buf_V_2_1_1_reg_1258_reg[7]_0 ,
    \src_buf_V_2_2_1_reg_1246_reg[7] ,
    \src_buf_V_2_2_1_reg_1246_reg[7]_0 ,
    \src_buf_V_2_3_1_reg_1234_reg[7] ,
    \src_buf_V_2_3_1_reg_1234_reg[7]_0 ,
    \src_buf_V_2_5_reg_5703_reg[7] ,
    \src_buf_V_2_5_reg_5703_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 ,
    \src_buf_V_1_2_1_reg_1294_reg[7] ,
    \src_buf_V_1_2_1_reg_1294_reg[7]_0 ,
    \src_buf_V_1_3_1_reg_1282_reg[7] ,
    \src_buf_V_1_3_1_reg_1282_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 ,
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 ,
    \src_buf_V_3_3_1_reg_1186_reg[7]_1 ,
    \src_buf_V_3_3_1_reg_1186_reg[7]_2 ,
    \src_buf_V_3_5_reg_5697_reg[7] ,
    \src_buf_V_3_5_reg_5697_reg[7]_0 ,
    \src_buf_V_0_3_1_reg_1318_reg[7] ,
    \src_buf_V_0_3_1_reg_1318_reg[7]_0 ,
    \src_buf_V_0_5_reg_5715_reg[7] ,
    \src_buf_V_0_5_reg_5715_reg[7]_0 ,
    \src_buf_V_1_5_reg_5709_reg[7] ,
    \src_buf_V_1_5_reg_5709_reg[7]_0 ,
    \select_ln55_reg_5634_reg[3] ,
    \select_ln54_reg_5627_reg[3] ,
    \select_ln55_reg_5634_reg[5] ,
    \select_ln54_reg_5627_reg[5] ,
    \select_ln55_reg_5634_reg[7] ,
    \select_ln55_reg_5634_reg[0] ,
    \select_ln54_reg_5627_reg[0] ,
    \src_buf_V_2_5_reg_5703_reg[2] ,
    \src_buf_V_2_5_reg_5703_reg[0] ,
    \src_buf_V_3_5_reg_5697_reg[2] ,
    \src_buf_V_3_5_reg_5697_reg[0] ,
    \src_buf_V_2_5_reg_5703_reg[1] ,
    \src_buf_V_3_5_reg_5697_reg[1] ,
    \sub_ln1351_3_reg_5509_reg[8]_0 ,
    \sub_ln1351_3_reg_5509_reg[7] ,
    \sub_ln1351_3_reg_5509_reg[7]_0 ,
    \src_buf_V_2_5_reg_5703_reg[4] ,
    \src_buf_V_2_5_reg_5703_reg[3] ,
    \src_buf_V_2_5_reg_5703_reg[2]_0 ,
    \sub_ln1351_4_reg_5519_reg[8]_1 ,
    \sub_ln1351_4_reg_5519_reg[7] ,
    \sub_ln1351_4_reg_5519_reg[7]_0 ,
    \src_buf_V_3_5_reg_5697_reg[4] ,
    \src_buf_V_3_5_reg_5697_reg[3] ,
    \src_buf_V_3_5_reg_5697_reg[2]_0 ,
    \src_buf_V_0_4_1_reg_1306_reg[0] ,
    \src_buf_V_0_5_reg_5715_reg[7]_1 ,
    \src_buf_V_0_5_reg_5715_reg[6] ,
    \src_buf_V_0_5_reg_5715_reg[5] ,
    \src_buf_V_0_5_reg_5715_reg[4] ,
    \src_buf_V_0_5_reg_5715_reg[3] ,
    \src_buf_V_0_5_reg_5715_reg[2] ,
    \src_buf_V_0_5_reg_5715_reg[1] ,
    \src_buf_V_0_4_1_reg_1306_reg[0]_0 ,
    \src_buf_V_6_4_reg_5681_reg[7]_1 ,
    \src_buf_V_6_4_reg_5681_reg[6] ,
    \src_buf_V_6_4_reg_5681_reg[5] ,
    \src_buf_V_6_4_reg_5681_reg[4] ,
    \src_buf_V_6_4_reg_5681_reg[3] ,
    \src_buf_V_6_4_reg_5681_reg[2] ,
    \src_buf_V_6_4_reg_5681_reg[1]_1 ,
    \src_buf_V_6_4_reg_5681_reg[0]_1 ,
    \src_buf_V_5_5_reg_5686_reg[7]_0 ,
    \src_buf_V_5_5_reg_5686_reg[0]_0 ,
    \src_buf_V_5_5_reg_5686_reg[1]_0 ,
    \src_buf_V_5_5_reg_5686_reg[2]_0 ,
    \src_buf_V_5_5_reg_5686_reg[3] ,
    \src_buf_V_5_5_reg_5686_reg[4] ,
    \src_buf_V_5_5_reg_5686_reg[5] ,
    \src_buf_V_5_5_reg_5686_reg[6] ,
    \src_buf_V_5_5_reg_5686_reg[7]_1 ,
    \src_buf_V_1_5_reg_5709_reg[7]_1 ,
    \src_buf_V_1_5_reg_5709_reg[0] ,
    \src_buf_V_1_5_reg_5709_reg[1] ,
    \src_buf_V_1_5_reg_5709_reg[2] ,
    \src_buf_V_1_5_reg_5709_reg[3] ,
    \src_buf_V_1_5_reg_5709_reg[4] ,
    \src_buf_V_1_5_reg_5709_reg[5] ,
    \src_buf_V_1_5_reg_5709_reg[6] ,
    \src_buf_V_1_5_reg_5709_reg[7]_2 ,
    \select_ln54_2_reg_5657_reg[3] ,
    \select_ln55_2_reg_5664_reg[3]_0 ,
    \select_ln54_2_reg_5657_reg[2] ,
    \select_ln55_2_reg_5664_reg[2] ,
    \src_buf_V_6_4_reg_5681_reg[2]_0 ,
    \src_buf_V_5_5_reg_5686_reg[2]_1 ,
    \select_ln54_2_reg_5657_reg[4] ,
    \select_ln55_2_reg_5664_reg[8] ,
    \select_ln54_2_reg_5657_reg[4]_0 ,
    \select_ln54_2_reg_5657_reg[8] ,
    sub_ln1351_7_fu_2110_p2,
    sub_ln1351_8_fu_2120_p2,
    \select_ln55_reg_5634_reg[2] ,
    \select_ln54_reg_5627_reg[8] ,
    \select_ln55_reg_5634_reg[2]_0 ,
    \select_ln55_reg_5634_reg[8] ,
    \select_ln54_reg_5627_reg[4] ,
    \select_ln54_reg_5627_reg[4]_0 ,
    sub_ln1351_1_fu_2050_p2,
    sub_ln1351_2_fu_2060_p2,
    \select_ln55_reg_5634_reg[1] ,
    \select_ln55_reg_5634_reg[1]_0 );
  output [3:0]DOUTBDOUT;
  output [0:0]CO;
  output [0:0]\icmp_ln59_reg_5671[0]_i_11_0 ;
  output [8:0]D;
  output [8:0]\select_ln55_1_reg_5649[8]_i_4_0 ;
  output [8:0]\src_buf_V_3_3_1_reg_1186_reg[7] ;
  output [8:0]\src_buf_V_6_3_reg_707_reg[7] ;
  output [8:0]\src_buf_V_0_3_reg_1019_reg[7] ;
  output [8:0]\src_buf_V_6_3_reg_707_reg[7]_0 ;
  output [7:0]\src_buf_V_4_6_3_reg_795_reg[7] ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ;
  output [7:0]\src_buf_V_4_0_reg_839_reg[7] ;
  output [7:0]\src_buf_V_4_3_reg_806_reg[7] ;
  output [7:0]\src_buf_V_4_2_reg_817_reg[7] ;
  output [7:0]\src_buf_V_4_1_reg_828_reg[7] ;
  output [3:0]\src_buf_V_5_6_3_reg_740_reg[7] ;
  output \spec_select5236_reg_5324_reg[0] ;
  output [3:0]\src_buf_V_5_3_reg_751_reg[7] ;
  output [3:0]\src_buf_V_5_2_reg_762_reg[7] ;
  output [3:0]\src_buf_V_5_1_reg_773_reg[7] ;
  output [3:0]\src_buf_V_6_6_3_reg_696_reg[7] ;
  output \spec_select5252_reg_5329_reg[0] ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ;
  output \spec_select5236_reg_5324_reg[0]_0 ;
  output \spec_select5252_reg_5329_reg[0]_0 ;
  output [3:0]\src_buf_V_6_3_reg_707_reg[7]_1 ;
  output [3:0]\src_buf_V_6_2_reg_718_reg[7] ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ;
  output \spec_select5236_reg_5324_reg[0]_1 ;
  output \spec_select5252_reg_5329_reg[0]_1 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ;
  output \spec_select5236_reg_5324_reg[0]_2 ;
  output \spec_select5252_reg_5329_reg[0]_2 ;
  output [7:0]\src_buf_V_3_0_reg_895_reg[7] ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ;
  output [7:0]\src_buf_V_3_1_reg_884_reg[7] ;
  output [7:0]\src_buf_V_2_0_reg_951_reg[7] ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ;
  output [7:0]\src_buf_V_2_1_reg_940_reg[7] ;
  output [7:0]\src_buf_V_2_2_reg_929_reg[7] ;
  output [7:0]\src_buf_V_2_3_reg_918_reg[7] ;
  output [7:0]\src_buf_V_2_6_3_reg_907_reg[7] ;
  output [7:0]\src_buf_V_1_1_reg_996_reg[7] ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 ;
  output [7:0]\src_buf_V_1_2_reg_985_reg[7] ;
  output [7:0]\src_buf_V_1_3_reg_974_reg[7] ;
  output [7:0]\src_buf_V_0_2_reg_1030_reg[7] ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_31 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_32 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_33 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_34 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_35 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_36 ;
  output \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_37 ;
  output [7:0]\src_buf_V_3_3_reg_862_reg[7] ;
  output [7:0]\src_buf_V_3_6_3_reg_851_reg[7] ;
  output [7:0]\src_buf_V_3_2_reg_873_reg[7] ;
  output [7:0]\src_buf_V_0_3_reg_1019_reg[7]_0 ;
  output [0:0]src_buf_V_0_5_fu_2430_p3;
  output [7:0]\src_buf_V_0_6_3_reg_1008_reg[7] ;
  output [7:0]\src_buf_V_1_6_3_reg_963_reg[7] ;
  output [8:0]\src_buf_V_0_3_reg_1019_reg[7]_1 ;
  output \trunc_ln324_3_reg_5349_reg[2] ;
  output \trunc_ln324_4_reg_5354_reg[2] ;
  output [7:0]sub_ln1351_3_fu_2070_p2;
  output \src_buf_V_3_3_1_reg_1186_reg[7]_0 ;
  output [6:0]sub_ln1351_4_fu_2080_p2;
  output \trunc_ln324_5_reg_5359_reg[2] ;
  output \trunc_ln324_5_reg_5359_reg[2]_0 ;
  output \trunc_ln324_5_reg_5359_reg[2]_1 ;
  output \trunc_ln324_5_reg_5359_reg[2]_2 ;
  output \trunc_ln324_6_reg_5364_reg[2] ;
  output \trunc_ln324_6_reg_5364_reg[2]_0 ;
  output \trunc_ln324_6_reg_5364_reg[2]_1 ;
  output \trunc_ln324_6_reg_5364_reg[2]_2 ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]ram_reg_bram_0_0;
  input [0:0]ram_reg_bram_0_1;
  input \select_ln55_1_reg_5649_reg[7]_i_2_0 ;
  input \select_ln55_2_reg_5664_reg[1] ;
  input \select_ln54_2_reg_5657_reg[1] ;
  input \select_ln54_2_reg_5657_reg[0] ;
  input \select_ln55_2_reg_5664_reg[1]_0 ;
  input \select_ln55_2_reg_5664_reg[0] ;
  input [7:0]\sub_ln1351_4_reg_5519_reg[8] ;
  input \src_buf_V_4_4_1_reg_1126_reg[4] ;
  input [7:0]\sub_ln1351_4_reg_5519_reg[8]_0 ;
  input \select_ln55_reg_5634_reg[6] ;
  input \select_ln55_2_reg_5664_reg[7] ;
  input [1:0]sub_ln1351_6_fu_2100_p2;
  input \select_ln55_2_reg_5664_reg[6] ;
  input \select_ln54_reg_5627_reg[6] ;
  input \select_ln54_2_reg_5657_reg[7] ;
  input [6:0]ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4;
  input \sub_ln1351_3_reg_5509_reg[8] ;
  input \select_ln54_2_reg_5657_reg[6] ;
  input \select_ln55_2_reg_5664_reg[6]_0 ;
  input \select_ln55_1_reg_5649_reg[4] ;
  input \select_ln55_2_reg_5664_reg[5] ;
  input \select_ln54_2_reg_5657_reg[5] ;
  input \select_ln55_2_reg_5664_reg[5]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ;
  input \select_ln55_1_reg_5649_reg[2] ;
  input \select_ln55_2_reg_5664_reg[3] ;
  input \src_buf_V_6_4_1_reg_1042_reg[0] ;
  input \select_ln55_1_reg_5649_reg[0] ;
  input \src_buf_V_1_4_1_reg_1270_reg[0] ;
  input [7:0]\src_buf_V_4_5_reg_5691_reg[7] ;
  input [7:0]\src_buf_V_4_5_reg_5691_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ;
  input [7:0]\src_buf_V_4_3_1_reg_1138_reg[7] ;
  input [7:0]\src_buf_V_4_3_1_reg_1138_reg[7]_0 ;
  input [7:0]\src_buf_V_4_2_1_reg_1150_reg[7] ;
  input [7:0]\src_buf_V_4_2_1_reg_1150_reg[7]_0 ;
  input [7:0]\src_buf_V_4_1_1_reg_1162_reg[7] ;
  input [7:0]\src_buf_V_4_1_1_reg_1162_reg[7]_0 ;
  input icmp_ln882_2_reg_5388_pp3_iter2_reg;
  input [3:0]\src_buf_V_5_4_1_reg_1078_reg[7] ;
  input [3:0]\src_buf_V_5_4_1_reg_1078_reg[7]_0 ;
  input spec_select5220_reg_5319;
  input \src_buf_V_4_5_reg_5691_reg[0] ;
  input [2:0]\src_buf_V_4_5_reg_5691_reg[7]_1 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ;
  input [3:0]\src_buf_V_5_3_1_reg_1090_reg[7] ;
  input [3:0]\src_buf_V_5_3_1_reg_1090_reg[7]_0 ;
  input [3:0]\src_buf_V_5_2_1_reg_1102_reg[7] ;
  input [3:0]\src_buf_V_5_2_1_reg_1102_reg[7]_0 ;
  input [3:0]\src_buf_V_5_1_1_reg_1114_reg[7] ;
  input [3:0]\src_buf_V_5_1_1_reg_1114_reg[7]_0 ;
  input spec_select5236_reg_5324;
  input \src_buf_V_5_5_reg_5686_reg[0] ;
  input [3:0]\src_buf_V_6_4_1_reg_1042_reg[7] ;
  input [3:0]\src_buf_V_6_4_1_reg_1042_reg[7]_0 ;
  input spec_select5252_reg_5329;
  input \src_buf_V_6_4_reg_5681_reg[0] ;
  input [2:0]tmp_5_fu_1871_p9;
  input \src_buf_V_6_4_reg_5681_reg[0]_0 ;
  input [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ;
  input [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 ;
  input [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 ;
  input \src_buf_V_4_5_reg_5691_reg[1] ;
  input \src_buf_V_5_5_reg_5686_reg[1] ;
  input [3:0]\src_buf_V_6_3_1_reg_1054_reg[7] ;
  input [3:0]\src_buf_V_6_3_1_reg_1054_reg[7]_0 ;
  input [3:0]\src_buf_V_6_2_1_reg_1066_reg[7] ;
  input [3:0]\src_buf_V_6_2_1_reg_1066_reg[7]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[1] ;
  input \src_buf_V_6_4_reg_5681_reg[1]_0 ;
  input \src_buf_V_4_5_reg_5691_reg[2] ;
  input \src_buf_V_5_5_reg_5686_reg[2] ;
  input \src_buf_V_4_5_reg_5691_reg[3] ;
  input \src_buf_V_4_5_reg_5691_reg[3]_0 ;
  input \src_buf_V_4_5_reg_5691_reg[4] ;
  input \src_buf_V_4_5_reg_5691_reg[4]_0 ;
  input \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ;
  input \src_buf_V_4_5_reg_5691_reg[5] ;
  input \src_buf_V_4_5_reg_5691_reg[5]_0 ;
  input \src_buf_V_4_5_reg_5691_reg[6] ;
  input \src_buf_V_4_5_reg_5691_reg[6]_0 ;
  input \src_buf_V_4_5_reg_5691_reg[7]_2 ;
  input \src_buf_V_5_5_reg_5686_reg[7] ;
  input \src_buf_V_6_4_reg_5681_reg[7] ;
  input \src_buf_V_6_4_reg_5681_reg[7]_0 ;
  input [2:0]ram_reg_bram_0_2;
  input and_ln277_reg_5401;
  input empty_34_reg_6840;
  input [2:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 ;
  input [7:0]\src_buf_V_3_1_1_reg_1210_reg[7] ;
  input [7:0]\src_buf_V_3_1_1_reg_1210_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 ;
  input [7:0]\src_buf_V_2_1_1_reg_1258_reg[7] ;
  input [7:0]\src_buf_V_2_1_1_reg_1258_reg[7]_0 ;
  input [7:0]\src_buf_V_2_2_1_reg_1246_reg[7] ;
  input [7:0]\src_buf_V_2_2_1_reg_1246_reg[7]_0 ;
  input [7:0]\src_buf_V_2_3_1_reg_1234_reg[7] ;
  input [7:0]\src_buf_V_2_3_1_reg_1234_reg[7]_0 ;
  input [7:0]\src_buf_V_2_5_reg_5703_reg[7] ;
  input [7:0]\src_buf_V_2_5_reg_5703_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 ;
  input [7:0]\src_buf_V_1_2_1_reg_1294_reg[7] ;
  input [7:0]\src_buf_V_1_2_1_reg_1294_reg[7]_0 ;
  input [7:0]\src_buf_V_1_3_1_reg_1282_reg[7] ;
  input [7:0]\src_buf_V_1_3_1_reg_1282_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 ;
  input [7:0]\src_buf_V_3_3_1_reg_1186_reg[7]_1 ;
  input [7:0]\src_buf_V_3_3_1_reg_1186_reg[7]_2 ;
  input [7:0]\src_buf_V_3_5_reg_5697_reg[7] ;
  input [7:0]\src_buf_V_3_5_reg_5697_reg[7]_0 ;
  input [7:0]\src_buf_V_0_3_1_reg_1318_reg[7] ;
  input [7:0]\src_buf_V_0_3_1_reg_1318_reg[7]_0 ;
  input [7:0]\src_buf_V_0_5_reg_5715_reg[7] ;
  input [7:0]\src_buf_V_0_5_reg_5715_reg[7]_0 ;
  input [7:0]\src_buf_V_1_5_reg_5709_reg[7] ;
  input [7:0]\src_buf_V_1_5_reg_5709_reg[7]_0 ;
  input \select_ln55_reg_5634_reg[3] ;
  input \select_ln54_reg_5627_reg[3] ;
  input \select_ln55_reg_5634_reg[5] ;
  input \select_ln54_reg_5627_reg[5] ;
  input \select_ln55_reg_5634_reg[7] ;
  input \select_ln55_reg_5634_reg[0] ;
  input \select_ln54_reg_5627_reg[0] ;
  input [2:0]\src_buf_V_2_5_reg_5703_reg[2] ;
  input \src_buf_V_2_5_reg_5703_reg[0] ;
  input [2:0]\src_buf_V_3_5_reg_5697_reg[2] ;
  input \src_buf_V_3_5_reg_5697_reg[0] ;
  input \src_buf_V_2_5_reg_5703_reg[1] ;
  input \src_buf_V_3_5_reg_5697_reg[1] ;
  input \sub_ln1351_3_reg_5509_reg[8]_0 ;
  input \sub_ln1351_3_reg_5509_reg[7] ;
  input \sub_ln1351_3_reg_5509_reg[7]_0 ;
  input \src_buf_V_2_5_reg_5703_reg[4] ;
  input \src_buf_V_2_5_reg_5703_reg[3] ;
  input \src_buf_V_2_5_reg_5703_reg[2]_0 ;
  input \sub_ln1351_4_reg_5519_reg[8]_1 ;
  input \sub_ln1351_4_reg_5519_reg[7] ;
  input \sub_ln1351_4_reg_5519_reg[7]_0 ;
  input \src_buf_V_3_5_reg_5697_reg[4] ;
  input \src_buf_V_3_5_reg_5697_reg[3] ;
  input \src_buf_V_3_5_reg_5697_reg[2]_0 ;
  input [2:0]\src_buf_V_0_4_1_reg_1306_reg[0] ;
  input \src_buf_V_0_5_reg_5715_reg[7]_1 ;
  input \src_buf_V_0_5_reg_5715_reg[6] ;
  input \src_buf_V_0_5_reg_5715_reg[5] ;
  input \src_buf_V_0_5_reg_5715_reg[4] ;
  input \src_buf_V_0_5_reg_5715_reg[3] ;
  input \src_buf_V_0_5_reg_5715_reg[2] ;
  input \src_buf_V_0_5_reg_5715_reg[1] ;
  input \src_buf_V_0_4_1_reg_1306_reg[0]_0 ;
  input \src_buf_V_6_4_reg_5681_reg[7]_1 ;
  input \src_buf_V_6_4_reg_5681_reg[6] ;
  input \src_buf_V_6_4_reg_5681_reg[5] ;
  input \src_buf_V_6_4_reg_5681_reg[4] ;
  input \src_buf_V_6_4_reg_5681_reg[3] ;
  input \src_buf_V_6_4_reg_5681_reg[2] ;
  input \src_buf_V_6_4_reg_5681_reg[1]_1 ;
  input \src_buf_V_6_4_reg_5681_reg[0]_1 ;
  input [2:0]\src_buf_V_5_5_reg_5686_reg[7]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[0]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[1]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[2]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[3] ;
  input \src_buf_V_5_5_reg_5686_reg[4] ;
  input \src_buf_V_5_5_reg_5686_reg[5] ;
  input \src_buf_V_5_5_reg_5686_reg[6] ;
  input \src_buf_V_5_5_reg_5686_reg[7]_1 ;
  input [2:0]\src_buf_V_1_5_reg_5709_reg[7]_1 ;
  input \src_buf_V_1_5_reg_5709_reg[0] ;
  input \src_buf_V_1_5_reg_5709_reg[1] ;
  input \src_buf_V_1_5_reg_5709_reg[2] ;
  input \src_buf_V_1_5_reg_5709_reg[3] ;
  input \src_buf_V_1_5_reg_5709_reg[4] ;
  input \src_buf_V_1_5_reg_5709_reg[5] ;
  input \src_buf_V_1_5_reg_5709_reg[6] ;
  input \src_buf_V_1_5_reg_5709_reg[7]_2 ;
  input \select_ln54_2_reg_5657_reg[3] ;
  input \select_ln55_2_reg_5664_reg[3]_0 ;
  input \select_ln54_2_reg_5657_reg[2] ;
  input \select_ln55_2_reg_5664_reg[2] ;
  input \src_buf_V_6_4_reg_5681_reg[2]_0 ;
  input \src_buf_V_5_5_reg_5686_reg[2]_1 ;
  input \select_ln54_2_reg_5657_reg[4] ;
  input [0:0]\select_ln55_2_reg_5664_reg[8] ;
  input \select_ln54_2_reg_5657_reg[4]_0 ;
  input [0:0]\select_ln54_2_reg_5657_reg[8] ;
  input [0:0]sub_ln1351_7_fu_2110_p2;
  input [0:0]sub_ln1351_8_fu_2120_p2;
  input \select_ln55_reg_5634_reg[2] ;
  input [0:0]\select_ln54_reg_5627_reg[8] ;
  input \select_ln55_reg_5634_reg[2]_0 ;
  input [0:0]\select_ln55_reg_5634_reg[8] ;
  input \select_ln54_reg_5627_reg[4] ;
  input \select_ln54_reg_5627_reg[4]_0 ;
  input [1:0]sub_ln1351_1_fu_2050_p2;
  input [1:0]sub_ln1351_2_fu_2060_p2;
  input \select_ln55_reg_5634_reg[1] ;
  input \select_ln55_reg_5634_reg[1]_0 ;

  wire [10:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [8:0]D;
  wire [3:0]DOUTBDOUT;
  wire [10:0]Q;
  wire and_ln277_reg_5401;
  wire ap_clk;
  wire [6:0]ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ;
  wire \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] ;
  wire [7:0]\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 ;
  wire buf_0_V_ce0;
  wire [7:0]buf_3_V_q0;
  wire buf_3_V_we1;
  wire empty_34_reg_6840;
  wire \icmp_ln59_reg_5671[0]_i_10_n_3 ;
  wire [0:0]\icmp_ln59_reg_5671[0]_i_11_0 ;
  wire \icmp_ln59_reg_5671[0]_i_11_n_3 ;
  wire \icmp_ln59_reg_5671[0]_i_2_n_3 ;
  wire \icmp_ln59_reg_5671[0]_i_3_n_3 ;
  wire \icmp_ln59_reg_5671[0]_i_4_n_3 ;
  wire \icmp_ln59_reg_5671[0]_i_5_n_3 ;
  wire \icmp_ln59_reg_5671[0]_i_6_n_3 ;
  wire \icmp_ln59_reg_5671[0]_i_7_n_3 ;
  wire \icmp_ln59_reg_5671[0]_i_8_n_3 ;
  wire \icmp_ln59_reg_5671[0]_i_9_n_3 ;
  wire \icmp_ln59_reg_5671_reg[0]_i_1_n_10 ;
  wire \icmp_ln59_reg_5671_reg[0]_i_1_n_7 ;
  wire \icmp_ln59_reg_5671_reg[0]_i_1_n_8 ;
  wire \icmp_ln59_reg_5671_reg[0]_i_1_n_9 ;
  wire \icmp_ln60_reg_5676[0]_i_10_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_11_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_12_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_13_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_2_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_3_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_4_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_5_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_6_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_7_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_8_n_3 ;
  wire \icmp_ln60_reg_5676[0]_i_9_n_3 ;
  wire \icmp_ln60_reg_5676_reg[0]_i_1_n_10 ;
  wire \icmp_ln60_reg_5676_reg[0]_i_1_n_7 ;
  wire \icmp_ln60_reg_5676_reg[0]_i_1_n_8 ;
  wire \icmp_ln60_reg_5676_reg[0]_i_1_n_9 ;
  wire icmp_ln882_2_reg_5388_pp3_iter2_reg;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_31 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_32 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_33 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_34 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_35 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_36 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_37 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ;
  wire \icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ;
  wire [7:0]ram_reg_bram_0_0;
  wire [0:0]ram_reg_bram_0_1;
  wire [2:0]ram_reg_bram_0_2;
  wire [2:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_i_14_n_3;
  wire [8:8]select_ln49_1_fu_2180_p3;
  wire [8:8]select_ln49_2_fu_2208_p3;
  wire [8:8]select_ln50_1_fu_2194_p3;
  wire [8:8]select_ln50_2_fu_2222_p3;
  wire \select_ln54_1_reg_5641[0]_i_2_n_3 ;
  wire \select_ln54_1_reg_5641[0]_i_3_n_3 ;
  wire \select_ln54_1_reg_5641[1]_i_2_n_3 ;
  wire \select_ln54_1_reg_5641[1]_i_3_n_3 ;
  wire \select_ln54_1_reg_5641[2]_i_2_n_3 ;
  wire \select_ln54_1_reg_5641[3]_i_2_n_3 ;
  wire \select_ln54_1_reg_5641[3]_i_3_n_3 ;
  wire \select_ln54_1_reg_5641[4]_i_2_n_3 ;
  wire \select_ln54_1_reg_5641[4]_i_3_n_3 ;
  wire \select_ln54_1_reg_5641[5]_i_2_n_3 ;
  wire \select_ln54_1_reg_5641[5]_i_3_n_3 ;
  wire \select_ln54_1_reg_5641[6]_i_2_n_3 ;
  wire \select_ln54_1_reg_5641[6]_i_3_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_10_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_11_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_12_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_13_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_3_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_4_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_5_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_6_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_7_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_8_n_3 ;
  wire \select_ln54_1_reg_5641[7]_i_9_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_10_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_11_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_12_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_13_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_14_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_15_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_16_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_17_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_18_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_19_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_20_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_21_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_22_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_23_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_24_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_25_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_6_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_7_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_8_n_3 ;
  wire \select_ln54_1_reg_5641[8]_i_9_n_3 ;
  wire \select_ln54_1_reg_5641_reg[7]_i_2_n_10 ;
  wire \select_ln54_1_reg_5641_reg[7]_i_2_n_6 ;
  wire \select_ln54_1_reg_5641_reg[7]_i_2_n_7 ;
  wire \select_ln54_1_reg_5641_reg[7]_i_2_n_8 ;
  wire \select_ln54_1_reg_5641_reg[7]_i_2_n_9 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_3_n_10 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_3_n_6 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_3_n_7 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_3_n_8 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_3_n_9 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_5_n_10 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_5_n_6 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_5_n_7 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_5_n_8 ;
  wire \select_ln54_1_reg_5641_reg[8]_i_5_n_9 ;
  wire \select_ln54_2_reg_5657[0]_i_2_n_3 ;
  wire \select_ln54_2_reg_5657[2]_i_2_n_3 ;
  wire \select_ln54_2_reg_5657[4]_i_2_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_10_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_11_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_12_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_3_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_4_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_5_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_6_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_7_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_8_n_3 ;
  wire \select_ln54_2_reg_5657[8]_i_9_n_3 ;
  wire \select_ln54_2_reg_5657_reg[0] ;
  wire \select_ln54_2_reg_5657_reg[1] ;
  wire \select_ln54_2_reg_5657_reg[2] ;
  wire \select_ln54_2_reg_5657_reg[3] ;
  wire \select_ln54_2_reg_5657_reg[4] ;
  wire \select_ln54_2_reg_5657_reg[4]_0 ;
  wire \select_ln54_2_reg_5657_reg[5] ;
  wire \select_ln54_2_reg_5657_reg[6] ;
  wire \select_ln54_2_reg_5657_reg[7] ;
  wire [0:0]\select_ln54_2_reg_5657_reg[8] ;
  wire \select_ln54_2_reg_5657_reg[8]_i_2_n_10 ;
  wire \select_ln54_2_reg_5657_reg[8]_i_2_n_6 ;
  wire \select_ln54_2_reg_5657_reg[8]_i_2_n_7 ;
  wire \select_ln54_2_reg_5657_reg[8]_i_2_n_8 ;
  wire \select_ln54_2_reg_5657_reg[8]_i_2_n_9 ;
  wire \select_ln54_reg_5627[0]_i_2_n_3 ;
  wire \select_ln54_reg_5627[1]_i_2_n_3 ;
  wire \select_ln54_reg_5627[2]_i_2_n_3 ;
  wire \select_ln54_reg_5627[3]_i_2_n_3 ;
  wire \select_ln54_reg_5627[4]_i_2_n_3 ;
  wire \select_ln54_reg_5627[5]_i_2_n_3 ;
  wire \select_ln54_reg_5627[7]_i_2_n_3 ;
  wire \select_ln54_reg_5627[8]_i_10_n_3 ;
  wire \select_ln54_reg_5627[8]_i_11_n_3 ;
  wire \select_ln54_reg_5627[8]_i_12_n_3 ;
  wire \select_ln54_reg_5627[8]_i_3_n_3 ;
  wire \select_ln54_reg_5627[8]_i_4_n_3 ;
  wire \select_ln54_reg_5627[8]_i_5_n_3 ;
  wire \select_ln54_reg_5627[8]_i_6_n_3 ;
  wire \select_ln54_reg_5627[8]_i_7_n_3 ;
  wire \select_ln54_reg_5627[8]_i_8_n_3 ;
  wire \select_ln54_reg_5627[8]_i_9_n_3 ;
  wire \select_ln54_reg_5627_reg[0] ;
  wire \select_ln54_reg_5627_reg[3] ;
  wire \select_ln54_reg_5627_reg[4] ;
  wire \select_ln54_reg_5627_reg[4]_0 ;
  wire \select_ln54_reg_5627_reg[5] ;
  wire \select_ln54_reg_5627_reg[6] ;
  wire [0:0]\select_ln54_reg_5627_reg[8] ;
  wire \select_ln54_reg_5627_reg[8]_i_2_n_10 ;
  wire \select_ln54_reg_5627_reg[8]_i_2_n_6 ;
  wire \select_ln54_reg_5627_reg[8]_i_2_n_7 ;
  wire \select_ln54_reg_5627_reg[8]_i_2_n_8 ;
  wire \select_ln54_reg_5627_reg[8]_i_2_n_9 ;
  wire \select_ln55_1_reg_5649[0]_i_2_n_3 ;
  wire \select_ln55_1_reg_5649[0]_i_3_n_3 ;
  wire \select_ln55_1_reg_5649[1]_i_2_n_3 ;
  wire \select_ln55_1_reg_5649[1]_i_3_n_3 ;
  wire \select_ln55_1_reg_5649[2]_i_3_n_3 ;
  wire \select_ln55_1_reg_5649[3]_i_2_n_3 ;
  wire \select_ln55_1_reg_5649[3]_i_3_n_3 ;
  wire \select_ln55_1_reg_5649[4]_i_2_n_3 ;
  wire \select_ln55_1_reg_5649[4]_i_3_n_3 ;
  wire \select_ln55_1_reg_5649[5]_i_2_n_3 ;
  wire \select_ln55_1_reg_5649[5]_i_3_n_3 ;
  wire \select_ln55_1_reg_5649[6]_i_2_n_3 ;
  wire \select_ln55_1_reg_5649[6]_i_3_n_3 ;
  wire \select_ln55_1_reg_5649[6]_i_4_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_10_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_11_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_12_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_13_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_3_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_4_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_5_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_6_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_7_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_8_n_3 ;
  wire \select_ln55_1_reg_5649[7]_i_9_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_10_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_11_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_12_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_13_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_14_n_3 ;
  wire [8:0]\select_ln55_1_reg_5649[8]_i_4_0 ;
  wire \select_ln55_1_reg_5649[8]_i_5_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_6_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_7_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_8_n_3 ;
  wire \select_ln55_1_reg_5649[8]_i_9_n_3 ;
  wire \select_ln55_1_reg_5649_reg[0] ;
  wire \select_ln55_1_reg_5649_reg[2] ;
  wire \select_ln55_1_reg_5649_reg[4] ;
  wire \select_ln55_1_reg_5649_reg[7]_i_2_0 ;
  wire \select_ln55_1_reg_5649_reg[7]_i_2_n_10 ;
  wire \select_ln55_1_reg_5649_reg[7]_i_2_n_6 ;
  wire \select_ln55_1_reg_5649_reg[7]_i_2_n_7 ;
  wire \select_ln55_1_reg_5649_reg[7]_i_2_n_8 ;
  wire \select_ln55_1_reg_5649_reg[7]_i_2_n_9 ;
  wire \select_ln55_1_reg_5649_reg[8]_i_3_n_10 ;
  wire \select_ln55_1_reg_5649_reg[8]_i_3_n_6 ;
  wire \select_ln55_1_reg_5649_reg[8]_i_3_n_7 ;
  wire \select_ln55_1_reg_5649_reg[8]_i_3_n_8 ;
  wire \select_ln55_1_reg_5649_reg[8]_i_3_n_9 ;
  wire \select_ln55_2_reg_5664[0]_i_2_n_3 ;
  wire \select_ln55_2_reg_5664[2]_i_2_n_3 ;
  wire \select_ln55_2_reg_5664[4]_i_2_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_10_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_11_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_12_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_3_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_4_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_5_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_6_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_7_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_8_n_3 ;
  wire \select_ln55_2_reg_5664[8]_i_9_n_3 ;
  wire \select_ln55_2_reg_5664_reg[0] ;
  wire \select_ln55_2_reg_5664_reg[1] ;
  wire \select_ln55_2_reg_5664_reg[1]_0 ;
  wire \select_ln55_2_reg_5664_reg[2] ;
  wire \select_ln55_2_reg_5664_reg[3] ;
  wire \select_ln55_2_reg_5664_reg[3]_0 ;
  wire \select_ln55_2_reg_5664_reg[5] ;
  wire \select_ln55_2_reg_5664_reg[5]_0 ;
  wire \select_ln55_2_reg_5664_reg[6] ;
  wire \select_ln55_2_reg_5664_reg[6]_0 ;
  wire \select_ln55_2_reg_5664_reg[7] ;
  wire [0:0]\select_ln55_2_reg_5664_reg[8] ;
  wire \select_ln55_2_reg_5664_reg[8]_i_2_n_10 ;
  wire \select_ln55_2_reg_5664_reg[8]_i_2_n_6 ;
  wire \select_ln55_2_reg_5664_reg[8]_i_2_n_7 ;
  wire \select_ln55_2_reg_5664_reg[8]_i_2_n_8 ;
  wire \select_ln55_2_reg_5664_reg[8]_i_2_n_9 ;
  wire \select_ln55_reg_5634[0]_i_2_n_3 ;
  wire \select_ln55_reg_5634[1]_i_2_n_3 ;
  wire \select_ln55_reg_5634[2]_i_2_n_3 ;
  wire \select_ln55_reg_5634[3]_i_2_n_3 ;
  wire \select_ln55_reg_5634[4]_i_2_n_3 ;
  wire \select_ln55_reg_5634[5]_i_2_n_3 ;
  wire \select_ln55_reg_5634[7]_i_10_n_3 ;
  wire \select_ln55_reg_5634[7]_i_11_n_3 ;
  wire \select_ln55_reg_5634[7]_i_12_n_3 ;
  wire \select_ln55_reg_5634[7]_i_3_n_3 ;
  wire \select_ln55_reg_5634[7]_i_4_n_3 ;
  wire \select_ln55_reg_5634[7]_i_5_n_3 ;
  wire \select_ln55_reg_5634[7]_i_6_n_3 ;
  wire \select_ln55_reg_5634[7]_i_7_n_3 ;
  wire \select_ln55_reg_5634[7]_i_8_n_3 ;
  wire \select_ln55_reg_5634[7]_i_9_n_3 ;
  wire \select_ln55_reg_5634[8]_i_10_n_3 ;
  wire \select_ln55_reg_5634[8]_i_11_n_3 ;
  wire \select_ln55_reg_5634[8]_i_12_n_3 ;
  wire \select_ln55_reg_5634[8]_i_3_n_3 ;
  wire \select_ln55_reg_5634[8]_i_4_n_3 ;
  wire \select_ln55_reg_5634[8]_i_5_n_3 ;
  wire \select_ln55_reg_5634[8]_i_6_n_3 ;
  wire \select_ln55_reg_5634[8]_i_7_n_3 ;
  wire \select_ln55_reg_5634[8]_i_8_n_3 ;
  wire \select_ln55_reg_5634[8]_i_9_n_3 ;
  wire \select_ln55_reg_5634_reg[0] ;
  wire \select_ln55_reg_5634_reg[1] ;
  wire \select_ln55_reg_5634_reg[1]_0 ;
  wire \select_ln55_reg_5634_reg[2] ;
  wire \select_ln55_reg_5634_reg[2]_0 ;
  wire \select_ln55_reg_5634_reg[3] ;
  wire \select_ln55_reg_5634_reg[5] ;
  wire \select_ln55_reg_5634_reg[6] ;
  wire \select_ln55_reg_5634_reg[7] ;
  wire \select_ln55_reg_5634_reg[7]_i_2_n_10 ;
  wire \select_ln55_reg_5634_reg[7]_i_2_n_6 ;
  wire \select_ln55_reg_5634_reg[7]_i_2_n_7 ;
  wire \select_ln55_reg_5634_reg[7]_i_2_n_8 ;
  wire \select_ln55_reg_5634_reg[7]_i_2_n_9 ;
  wire [0:0]\select_ln55_reg_5634_reg[8] ;
  wire \select_ln55_reg_5634_reg[8]_i_2_n_10 ;
  wire \select_ln55_reg_5634_reg[8]_i_2_n_6 ;
  wire \select_ln55_reg_5634_reg[8]_i_2_n_7 ;
  wire \select_ln55_reg_5634_reg[8]_i_2_n_8 ;
  wire \select_ln55_reg_5634_reg[8]_i_2_n_9 ;
  wire spec_select5220_reg_5319;
  wire spec_select5236_reg_5324;
  wire \spec_select5236_reg_5324_reg[0] ;
  wire \spec_select5236_reg_5324_reg[0]_0 ;
  wire \spec_select5236_reg_5324_reg[0]_1 ;
  wire \spec_select5236_reg_5324_reg[0]_2 ;
  wire spec_select5252_reg_5329;
  wire \spec_select5252_reg_5329_reg[0] ;
  wire \spec_select5252_reg_5329_reg[0]_0 ;
  wire \spec_select5252_reg_5329_reg[0]_1 ;
  wire \spec_select5252_reg_5329_reg[0]_2 ;
  wire [7:0]\src_buf_V_0_2_reg_1030_reg[7] ;
  wire \src_buf_V_0_3_1_reg_1318[0]_i_2_n_3 ;
  wire [7:0]\src_buf_V_0_3_1_reg_1318_reg[7] ;
  wire [7:0]\src_buf_V_0_3_1_reg_1318_reg[7]_0 ;
  wire [8:0]\src_buf_V_0_3_reg_1019_reg[7] ;
  wire [7:0]\src_buf_V_0_3_reg_1019_reg[7]_0 ;
  wire [8:0]\src_buf_V_0_3_reg_1019_reg[7]_1 ;
  wire [2:0]\src_buf_V_0_4_1_reg_1306_reg[0] ;
  wire \src_buf_V_0_4_1_reg_1306_reg[0]_0 ;
  wire [0:0]src_buf_V_0_5_fu_2430_p3;
  wire \src_buf_V_0_5_reg_5715[0]_i_3_n_3 ;
  wire \src_buf_V_0_5_reg_5715[1]_i_3_n_3 ;
  wire \src_buf_V_0_5_reg_5715[2]_i_3_n_3 ;
  wire \src_buf_V_0_5_reg_5715[3]_i_3_n_3 ;
  wire \src_buf_V_0_5_reg_5715[4]_i_3_n_3 ;
  wire \src_buf_V_0_5_reg_5715[5]_i_3_n_3 ;
  wire \src_buf_V_0_5_reg_5715[6]_i_3_n_3 ;
  wire \src_buf_V_0_5_reg_5715[7]_i_3_n_3 ;
  wire \src_buf_V_0_5_reg_5715_reg[0]_i_2_n_3 ;
  wire \src_buf_V_0_5_reg_5715_reg[1] ;
  wire \src_buf_V_0_5_reg_5715_reg[1]_i_2_n_3 ;
  wire \src_buf_V_0_5_reg_5715_reg[2] ;
  wire \src_buf_V_0_5_reg_5715_reg[2]_i_2_n_3 ;
  wire \src_buf_V_0_5_reg_5715_reg[3] ;
  wire \src_buf_V_0_5_reg_5715_reg[3]_i_2_n_3 ;
  wire \src_buf_V_0_5_reg_5715_reg[4] ;
  wire \src_buf_V_0_5_reg_5715_reg[4]_i_2_n_3 ;
  wire \src_buf_V_0_5_reg_5715_reg[5] ;
  wire \src_buf_V_0_5_reg_5715_reg[5]_i_2_n_3 ;
  wire \src_buf_V_0_5_reg_5715_reg[6] ;
  wire \src_buf_V_0_5_reg_5715_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_0_5_reg_5715_reg[7] ;
  wire [7:0]\src_buf_V_0_5_reg_5715_reg[7]_0 ;
  wire \src_buf_V_0_5_reg_5715_reg[7]_1 ;
  wire \src_buf_V_0_5_reg_5715_reg[7]_i_2_n_3 ;
  wire [7:0]\src_buf_V_0_6_3_reg_1008_reg[7] ;
  wire [7:0]\src_buf_V_1_1_reg_996_reg[7] ;
  wire [7:0]\src_buf_V_1_2_1_reg_1294_reg[7] ;
  wire [7:0]\src_buf_V_1_2_1_reg_1294_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_2_reg_985_reg[7] ;
  wire [7:0]\src_buf_V_1_3_1_reg_1282_reg[7] ;
  wire [7:0]\src_buf_V_1_3_1_reg_1282_reg[7]_0 ;
  wire [7:0]\src_buf_V_1_3_reg_974_reg[7] ;
  wire \src_buf_V_1_4_1_reg_1270_reg[0] ;
  wire \src_buf_V_1_5_reg_5709[0]_i_3_n_3 ;
  wire \src_buf_V_1_5_reg_5709[1]_i_3_n_3 ;
  wire \src_buf_V_1_5_reg_5709[2]_i_3_n_3 ;
  wire \src_buf_V_1_5_reg_5709[3]_i_3_n_3 ;
  wire \src_buf_V_1_5_reg_5709[4]_i_3_n_3 ;
  wire \src_buf_V_1_5_reg_5709[5]_i_3_n_3 ;
  wire \src_buf_V_1_5_reg_5709[6]_i_3_n_3 ;
  wire \src_buf_V_1_5_reg_5709[7]_i_3_n_3 ;
  wire \src_buf_V_1_5_reg_5709_reg[0] ;
  wire \src_buf_V_1_5_reg_5709_reg[0]_i_2_n_3 ;
  wire \src_buf_V_1_5_reg_5709_reg[1] ;
  wire \src_buf_V_1_5_reg_5709_reg[1]_i_2_n_3 ;
  wire \src_buf_V_1_5_reg_5709_reg[2] ;
  wire \src_buf_V_1_5_reg_5709_reg[2]_i_2_n_3 ;
  wire \src_buf_V_1_5_reg_5709_reg[3] ;
  wire \src_buf_V_1_5_reg_5709_reg[3]_i_2_n_3 ;
  wire \src_buf_V_1_5_reg_5709_reg[4] ;
  wire \src_buf_V_1_5_reg_5709_reg[4]_i_2_n_3 ;
  wire \src_buf_V_1_5_reg_5709_reg[5] ;
  wire \src_buf_V_1_5_reg_5709_reg[5]_i_2_n_3 ;
  wire \src_buf_V_1_5_reg_5709_reg[6] ;
  wire \src_buf_V_1_5_reg_5709_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_1_5_reg_5709_reg[7] ;
  wire [7:0]\src_buf_V_1_5_reg_5709_reg[7]_0 ;
  wire [2:0]\src_buf_V_1_5_reg_5709_reg[7]_1 ;
  wire \src_buf_V_1_5_reg_5709_reg[7]_2 ;
  wire \src_buf_V_1_5_reg_5709_reg[7]_i_2_n_3 ;
  wire [7:0]\src_buf_V_1_6_3_reg_963_reg[7] ;
  wire [7:0]\src_buf_V_2_0_reg_951_reg[7] ;
  wire [7:0]\src_buf_V_2_1_1_reg_1258_reg[7] ;
  wire [7:0]\src_buf_V_2_1_1_reg_1258_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_1_reg_940_reg[7] ;
  wire [7:0]\src_buf_V_2_2_1_reg_1246_reg[7] ;
  wire [7:0]\src_buf_V_2_2_1_reg_1246_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_2_reg_929_reg[7] ;
  wire [7:0]\src_buf_V_2_3_1_reg_1234_reg[7] ;
  wire [7:0]\src_buf_V_2_3_1_reg_1234_reg[7]_0 ;
  wire [7:0]\src_buf_V_2_3_reg_918_reg[7] ;
  wire \src_buf_V_2_5_reg_5703[0]_i_3_n_3 ;
  wire \src_buf_V_2_5_reg_5703[1]_i_3_n_3 ;
  wire \src_buf_V_2_5_reg_5703[2]_i_3_n_3 ;
  wire \src_buf_V_2_5_reg_5703[3]_i_3_n_3 ;
  wire \src_buf_V_2_5_reg_5703[4]_i_3_n_3 ;
  wire \src_buf_V_2_5_reg_5703[5]_i_3_n_3 ;
  wire \src_buf_V_2_5_reg_5703[6]_i_3_n_3 ;
  wire \src_buf_V_2_5_reg_5703[7]_i_3_n_3 ;
  wire \src_buf_V_2_5_reg_5703_reg[0] ;
  wire \src_buf_V_2_5_reg_5703_reg[0]_i_2_n_3 ;
  wire \src_buf_V_2_5_reg_5703_reg[1] ;
  wire \src_buf_V_2_5_reg_5703_reg[1]_i_2_n_3 ;
  wire [2:0]\src_buf_V_2_5_reg_5703_reg[2] ;
  wire \src_buf_V_2_5_reg_5703_reg[2]_0 ;
  wire \src_buf_V_2_5_reg_5703_reg[2]_i_2_n_3 ;
  wire \src_buf_V_2_5_reg_5703_reg[3] ;
  wire \src_buf_V_2_5_reg_5703_reg[3]_i_2_n_3 ;
  wire \src_buf_V_2_5_reg_5703_reg[4] ;
  wire \src_buf_V_2_5_reg_5703_reg[4]_i_2_n_3 ;
  wire \src_buf_V_2_5_reg_5703_reg[5]_i_2_n_3 ;
  wire \src_buf_V_2_5_reg_5703_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_2_5_reg_5703_reg[7] ;
  wire [7:0]\src_buf_V_2_5_reg_5703_reg[7]_0 ;
  wire \src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ;
  wire [7:0]\src_buf_V_2_6_3_reg_907_reg[7] ;
  wire [7:0]\src_buf_V_3_0_reg_895_reg[7] ;
  wire [7:0]\src_buf_V_3_1_1_reg_1210_reg[7] ;
  wire [7:0]\src_buf_V_3_1_1_reg_1210_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_1_reg_884_reg[7] ;
  wire [7:0]\src_buf_V_3_2_reg_873_reg[7] ;
  wire [8:0]\src_buf_V_3_3_1_reg_1186_reg[7] ;
  wire \src_buf_V_3_3_1_reg_1186_reg[7]_0 ;
  wire [7:0]\src_buf_V_3_3_1_reg_1186_reg[7]_1 ;
  wire [7:0]\src_buf_V_3_3_1_reg_1186_reg[7]_2 ;
  wire [7:0]\src_buf_V_3_3_reg_862_reg[7] ;
  wire \src_buf_V_3_5_reg_5697[0]_i_3_n_3 ;
  wire \src_buf_V_3_5_reg_5697[1]_i_3_n_3 ;
  wire \src_buf_V_3_5_reg_5697[2]_i_3_n_3 ;
  wire \src_buf_V_3_5_reg_5697[3]_i_3_n_3 ;
  wire \src_buf_V_3_5_reg_5697[4]_i_3_n_3 ;
  wire \src_buf_V_3_5_reg_5697[5]_i_4_n_3 ;
  wire \src_buf_V_3_5_reg_5697[6]_i_3_n_3 ;
  wire \src_buf_V_3_5_reg_5697[7]_i_4_n_3 ;
  wire \src_buf_V_3_5_reg_5697_reg[0] ;
  wire \src_buf_V_3_5_reg_5697_reg[0]_i_2_n_3 ;
  wire \src_buf_V_3_5_reg_5697_reg[1] ;
  wire \src_buf_V_3_5_reg_5697_reg[1]_i_2_n_3 ;
  wire [2:0]\src_buf_V_3_5_reg_5697_reg[2] ;
  wire \src_buf_V_3_5_reg_5697_reg[2]_0 ;
  wire \src_buf_V_3_5_reg_5697_reg[2]_i_2_n_3 ;
  wire \src_buf_V_3_5_reg_5697_reg[3] ;
  wire \src_buf_V_3_5_reg_5697_reg[3]_i_2_n_3 ;
  wire \src_buf_V_3_5_reg_5697_reg[4] ;
  wire \src_buf_V_3_5_reg_5697_reg[4]_i_2_n_3 ;
  wire \src_buf_V_3_5_reg_5697_reg[5]_i_2_n_3 ;
  wire \src_buf_V_3_5_reg_5697_reg[6]_i_2_n_3 ;
  wire [7:0]\src_buf_V_3_5_reg_5697_reg[7] ;
  wire [7:0]\src_buf_V_3_5_reg_5697_reg[7]_0 ;
  wire \src_buf_V_3_5_reg_5697_reg[7]_i_2_n_3 ;
  wire [7:0]\src_buf_V_3_6_3_reg_851_reg[7] ;
  wire [7:0]\src_buf_V_4_0_reg_839_reg[7] ;
  wire [7:0]\src_buf_V_4_1_1_reg_1162_reg[7] ;
  wire [7:0]\src_buf_V_4_1_1_reg_1162_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_1_reg_828_reg[7] ;
  wire [7:0]\src_buf_V_4_2_1_reg_1150_reg[7] ;
  wire [7:0]\src_buf_V_4_2_1_reg_1150_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_2_reg_817_reg[7] ;
  wire [7:0]\src_buf_V_4_3_1_reg_1138_reg[7] ;
  wire [7:0]\src_buf_V_4_3_1_reg_1138_reg[7]_0 ;
  wire [7:0]\src_buf_V_4_3_reg_806_reg[7] ;
  wire \src_buf_V_4_4_1_reg_1126_reg[4] ;
  wire \src_buf_V_4_5_reg_5691[0]_i_2_n_3 ;
  wire \src_buf_V_4_5_reg_5691[0]_i_4_n_3 ;
  wire \src_buf_V_4_5_reg_5691[1]_i_2_n_3 ;
  wire \src_buf_V_4_5_reg_5691[1]_i_4_n_3 ;
  wire \src_buf_V_4_5_reg_5691_reg[0] ;
  wire \src_buf_V_4_5_reg_5691_reg[1] ;
  wire \src_buf_V_4_5_reg_5691_reg[2] ;
  wire \src_buf_V_4_5_reg_5691_reg[3] ;
  wire \src_buf_V_4_5_reg_5691_reg[3]_0 ;
  wire \src_buf_V_4_5_reg_5691_reg[4] ;
  wire \src_buf_V_4_5_reg_5691_reg[4]_0 ;
  wire \src_buf_V_4_5_reg_5691_reg[5] ;
  wire \src_buf_V_4_5_reg_5691_reg[5]_0 ;
  wire \src_buf_V_4_5_reg_5691_reg[6] ;
  wire \src_buf_V_4_5_reg_5691_reg[6]_0 ;
  wire [7:0]\src_buf_V_4_5_reg_5691_reg[7] ;
  wire [7:0]\src_buf_V_4_5_reg_5691_reg[7]_0 ;
  wire [2:0]\src_buf_V_4_5_reg_5691_reg[7]_1 ;
  wire \src_buf_V_4_5_reg_5691_reg[7]_2 ;
  wire [7:0]\src_buf_V_4_6_3_reg_795_reg[7] ;
  wire [3:0]\src_buf_V_5_1_1_reg_1114_reg[7] ;
  wire [3:0]\src_buf_V_5_1_1_reg_1114_reg[7]_0 ;
  wire [3:0]\src_buf_V_5_1_reg_773_reg[7] ;
  wire [3:0]\src_buf_V_5_2_1_reg_1102_reg[7] ;
  wire [3:0]\src_buf_V_5_2_1_reg_1102_reg[7]_0 ;
  wire [3:0]\src_buf_V_5_2_reg_762_reg[7] ;
  wire [3:0]\src_buf_V_5_3_1_reg_1090_reg[7] ;
  wire [3:0]\src_buf_V_5_3_1_reg_1090_reg[7]_0 ;
  wire [3:0]\src_buf_V_5_3_reg_751_reg[7] ;
  wire [3:0]\src_buf_V_5_4_1_reg_1078_reg[7] ;
  wire [3:0]\src_buf_V_5_4_1_reg_1078_reg[7]_0 ;
  wire \src_buf_V_5_5_reg_5686[0]_i_4_n_3 ;
  wire \src_buf_V_5_5_reg_5686[1]_i_4_n_3 ;
  wire \src_buf_V_5_5_reg_5686[2]_i_4_n_3 ;
  wire \src_buf_V_5_5_reg_5686[3]_i_4_n_3 ;
  wire \src_buf_V_5_5_reg_5686[4]_i_4_n_3 ;
  wire \src_buf_V_5_5_reg_5686[5]_i_4_n_3 ;
  wire \src_buf_V_5_5_reg_5686[6]_i_4_n_3 ;
  wire \src_buf_V_5_5_reg_5686[7]_i_4_n_3 ;
  wire \src_buf_V_5_5_reg_5686_reg[0] ;
  wire \src_buf_V_5_5_reg_5686_reg[0]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[0]_i_2_n_3 ;
  wire \src_buf_V_5_5_reg_5686_reg[1] ;
  wire \src_buf_V_5_5_reg_5686_reg[1]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[1]_i_2_n_3 ;
  wire \src_buf_V_5_5_reg_5686_reg[2] ;
  wire \src_buf_V_5_5_reg_5686_reg[2]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[2]_1 ;
  wire \src_buf_V_5_5_reg_5686_reg[2]_i_2_n_3 ;
  wire \src_buf_V_5_5_reg_5686_reg[3] ;
  wire \src_buf_V_5_5_reg_5686_reg[4] ;
  wire \src_buf_V_5_5_reg_5686_reg[5] ;
  wire \src_buf_V_5_5_reg_5686_reg[6] ;
  wire \src_buf_V_5_5_reg_5686_reg[7] ;
  wire [2:0]\src_buf_V_5_5_reg_5686_reg[7]_0 ;
  wire \src_buf_V_5_5_reg_5686_reg[7]_1 ;
  wire \src_buf_V_5_5_reg_5686_reg[7]_i_2_n_3 ;
  wire [3:0]\src_buf_V_5_6_3_reg_740_reg[7] ;
  wire [3:0]\src_buf_V_6_2_1_reg_1066_reg[7] ;
  wire [3:0]\src_buf_V_6_2_1_reg_1066_reg[7]_0 ;
  wire [3:0]\src_buf_V_6_2_reg_718_reg[7] ;
  wire [3:0]\src_buf_V_6_3_1_reg_1054_reg[7] ;
  wire [3:0]\src_buf_V_6_3_1_reg_1054_reg[7]_0 ;
  wire [8:0]\src_buf_V_6_3_reg_707_reg[7] ;
  wire [8:0]\src_buf_V_6_3_reg_707_reg[7]_0 ;
  wire [3:0]\src_buf_V_6_3_reg_707_reg[7]_1 ;
  wire \src_buf_V_6_4_1_reg_1042_reg[0] ;
  wire [3:0]\src_buf_V_6_4_1_reg_1042_reg[7] ;
  wire [3:0]\src_buf_V_6_4_1_reg_1042_reg[7]_0 ;
  wire \src_buf_V_6_4_reg_5681[0]_i_5_n_3 ;
  wire \src_buf_V_6_4_reg_5681[0]_i_7_n_3 ;
  wire \src_buf_V_6_4_reg_5681[1]_i_5_n_3 ;
  wire \src_buf_V_6_4_reg_5681[1]_i_7_n_3 ;
  wire \src_buf_V_6_4_reg_5681[2]_i_5_n_3 ;
  wire \src_buf_V_6_4_reg_5681[2]_i_7_n_3 ;
  wire \src_buf_V_6_4_reg_5681[3]_i_7_n_3 ;
  wire \src_buf_V_6_4_reg_5681[4]_i_7_n_3 ;
  wire \src_buf_V_6_4_reg_5681[5]_i_7_n_3 ;
  wire \src_buf_V_6_4_reg_5681[6]_i_7_n_3 ;
  wire \src_buf_V_6_4_reg_5681[7]_i_7_n_3 ;
  wire \src_buf_V_6_4_reg_5681[7]_i_9_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[0] ;
  wire \src_buf_V_6_4_reg_5681_reg[0]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[0]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[0]_i_2_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[0]_i_3_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[1] ;
  wire \src_buf_V_6_4_reg_5681_reg[1]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[1]_1 ;
  wire \src_buf_V_6_4_reg_5681_reg[1]_i_2_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[1]_i_3_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[2] ;
  wire \src_buf_V_6_4_reg_5681_reg[2]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[2]_i_2_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[2]_i_3_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[3] ;
  wire \src_buf_V_6_4_reg_5681_reg[4] ;
  wire \src_buf_V_6_4_reg_5681_reg[5] ;
  wire \src_buf_V_6_4_reg_5681_reg[6] ;
  wire \src_buf_V_6_4_reg_5681_reg[7] ;
  wire \src_buf_V_6_4_reg_5681_reg[7]_0 ;
  wire \src_buf_V_6_4_reg_5681_reg[7]_1 ;
  wire [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 ;
  wire [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 ;
  wire [7:0]\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 ;
  wire \src_buf_V_6_4_reg_5681_reg[7]_i_3_n_3 ;
  wire \src_buf_V_6_4_reg_5681_reg[7]_i_4_n_3 ;
  wire [3:0]\src_buf_V_6_6_3_reg_696_reg[7] ;
  wire [1:0]sub_ln1351_1_fu_2050_p2;
  wire [1:0]sub_ln1351_2_fu_2060_p2;
  wire [7:0]sub_ln1351_3_fu_2070_p2;
  wire \sub_ln1351_3_reg_5509[0]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509[1]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509[2]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509[2]_i_3_n_3 ;
  wire \sub_ln1351_3_reg_5509[3]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509[4]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509[4]_i_3_n_3 ;
  wire \sub_ln1351_3_reg_5509[5]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509[6]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509[6]_i_3_n_3 ;
  wire \sub_ln1351_3_reg_5509[7]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509[7]_i_3_n_3 ;
  wire \sub_ln1351_3_reg_5509[7]_i_4_n_3 ;
  wire \sub_ln1351_3_reg_5509[8]_i_2_n_3 ;
  wire \sub_ln1351_3_reg_5509_reg[7] ;
  wire \sub_ln1351_3_reg_5509_reg[7]_0 ;
  wire \sub_ln1351_3_reg_5509_reg[8] ;
  wire \sub_ln1351_3_reg_5509_reg[8]_0 ;
  wire [6:0]sub_ln1351_4_fu_2080_p2;
  wire \sub_ln1351_4_reg_5519[0]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519[1]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519[2]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519[2]_i_3_n_3 ;
  wire \sub_ln1351_4_reg_5519[3]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519[4]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519[4]_i_3_n_3 ;
  wire \sub_ln1351_4_reg_5519[5]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519[6]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519[6]_i_3_n_3 ;
  wire \sub_ln1351_4_reg_5519[7]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519[7]_i_3_n_3 ;
  wire \sub_ln1351_4_reg_5519[7]_i_4_n_3 ;
  wire \sub_ln1351_4_reg_5519[8]_i_2_n_3 ;
  wire \sub_ln1351_4_reg_5519_reg[7] ;
  wire \sub_ln1351_4_reg_5519_reg[7]_0 ;
  wire [7:0]\sub_ln1351_4_reg_5519_reg[8] ;
  wire [7:0]\sub_ln1351_4_reg_5519_reg[8]_0 ;
  wire \sub_ln1351_4_reg_5519_reg[8]_1 ;
  wire \sub_ln1351_5_reg_5529[0]_i_2_n_3 ;
  wire \sub_ln1351_5_reg_5529[1]_i_2_n_3 ;
  wire \sub_ln1351_5_reg_5529[1]_i_3_n_3 ;
  wire \sub_ln1351_5_reg_5529[2]_i_2_n_3 ;
  wire \sub_ln1351_5_reg_5529[2]_i_3_n_3 ;
  wire \sub_ln1351_5_reg_5529[2]_i_4_n_3 ;
  wire \sub_ln1351_5_reg_5529[3]_i_2_n_3 ;
  wire \sub_ln1351_5_reg_5529[3]_i_3_n_3 ;
  wire \sub_ln1351_5_reg_5529[3]_i_4_n_3 ;
  wire \sub_ln1351_5_reg_5529[4]_i_2_n_3 ;
  wire \sub_ln1351_5_reg_5529[4]_i_3_n_3 ;
  wire \sub_ln1351_5_reg_5529[4]_i_4_n_3 ;
  wire \sub_ln1351_5_reg_5529[7]_i_2_n_3 ;
  wire \sub_ln1351_5_reg_5529[7]_i_3_n_3 ;
  wire \sub_ln1351_5_reg_5529[7]_i_4_n_3 ;
  wire \sub_ln1351_5_reg_5529[7]_i_5_n_3 ;
  wire \sub_ln1351_5_reg_5529[7]_i_6_n_3 ;
  wire \sub_ln1351_5_reg_5529[7]_i_8_n_3 ;
  wire \sub_ln1351_5_reg_5529[8]_i_2_n_3 ;
  wire \sub_ln1351_5_reg_5529[8]_i_3_n_3 ;
  wire \sub_ln1351_5_reg_5529[8]_i_5_n_3 ;
  wire [1:0]sub_ln1351_6_fu_2100_p2;
  wire [0:0]sub_ln1351_7_fu_2110_p2;
  wire [0:0]sub_ln1351_8_fu_2120_p2;
  wire [2:0]tmp_5_fu_1871_p9;
  wire \trunc_ln324_3_reg_5349_reg[2] ;
  wire \trunc_ln324_4_reg_5354_reg[2] ;
  wire \trunc_ln324_5_reg_5359_reg[2] ;
  wire \trunc_ln324_5_reg_5359_reg[2]_0 ;
  wire \trunc_ln324_5_reg_5359_reg[2]_1 ;
  wire \trunc_ln324_5_reg_5359_reg[2]_2 ;
  wire \trunc_ln324_6_reg_5364_reg[2] ;
  wire \trunc_ln324_6_reg_5364_reg[2]_0 ;
  wire \trunc_ln324_6_reg_5364_reg[2]_1 ;
  wire \trunc_ln324_6_reg_5364_reg[2]_2 ;
  wire [7:5]\NLW_icmp_ln59_reg_5671_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln59_reg_5671_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_icmp_ln60_reg_5676_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln60_reg_5676_reg[0]_i_1_O_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:5]\NLW_select_ln54_1_reg_5641_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln54_1_reg_5641_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln54_1_reg_5641_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln54_1_reg_5641_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln54_1_reg_5641_reg[8]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln54_1_reg_5641_reg[8]_i_5_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln54_2_reg_5657_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln54_2_reg_5657_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln54_reg_5627_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln54_reg_5627_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln55_1_reg_5649_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln55_1_reg_5649_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln55_1_reg_5649_reg[8]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln55_1_reg_5649_reg[8]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln55_2_reg_5664_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln55_2_reg_5664_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln55_reg_5634_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln55_reg_5634_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_select_ln55_reg_5634_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_select_ln55_reg_5634_reg[8]_i_2_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[0]_i_1 
       (.I0(\src_buf_V_0_3_1_reg_1318[0]_i_2_n_3 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 [0]),
        .O(\src_buf_V_0_2_reg_1030_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[1]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_31 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 [1]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 [1]),
        .O(\src_buf_V_0_2_reg_1030_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[2]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_32 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 [2]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 [2]),
        .O(\src_buf_V_0_2_reg_1030_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[3]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_33 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 [3]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 [3]),
        .O(\src_buf_V_0_2_reg_1030_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[4]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_34 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 [4]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 [4]),
        .O(\src_buf_V_0_2_reg_1030_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_35 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 [5]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 [5]),
        .O(\src_buf_V_0_2_reg_1030_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_36 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 [6]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 [6]),
        .O(\src_buf_V_0_2_reg_1030_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF888F8F8F8888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_37 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_0 [7]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7]_1 [7]),
        .O(\src_buf_V_0_2_reg_1030_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[0]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_1_1_reg_996_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[1]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_1_1_reg_996_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[2]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_1_1_reg_996_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[3]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_1_1_reg_996_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[4]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_1_1_reg_996_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[5]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_1_1_reg_996_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[6]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_1_1_reg_996_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421[7]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7]_1 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_1_1_reg_996_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[0]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_2_0_reg_951_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[1]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_2_0_reg_951_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[2]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_2_0_reg_951_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[3]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_2_0_reg_951_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[4]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_2_0_reg_951_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[5]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_2_0_reg_951_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[6]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_2_0_reg_951_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409[7]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_2_0_1_reg_1409_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_2_0_reg_951_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[0]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_3_0_reg_895_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[1]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_3_0_reg_895_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[2]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_3_0_reg_895_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[3]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_3_0_reg_895_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[4]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_3_0_reg_895_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[5]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_3_0_reg_895_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[6]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_3_0_reg_895_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397[7]_i_1 
       (.I0(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_3_0_reg_895_reg[7] [7]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[0]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_4_0_reg_839_reg[7] [0]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[1]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_4_0_reg_839_reg[7] [1]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[2]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 [2]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_4_0_reg_839_reg[7] [2]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[3]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 [3]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_4_0_reg_839_reg[7] [3]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[4]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] [4]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 [4]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_4_0_reg_839_reg[7] [4]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[5]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 [5]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_4_0_reg_839_reg[7] [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[6]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 [6]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_4_0_reg_839_reg[7] [6]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385[7]_i_1 
       (.I0(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I1(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ),
        .I2(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_4_0_1_reg_1385_reg[7]_0 [7]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_0_2_1_reg_1433_reg[7] ),
        .O(\src_buf_V_4_0_reg_839_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln59_reg_5671[0]_i_10 
       (.I0(\select_ln54_1_reg_5641[3]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_2_reg_5657_reg[3] ),
        .I3(\select_ln54_reg_5627[3]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627[2]_i_2_n_3 ),
        .I5(\select_ln54_2_reg_5657[2]_i_2_n_3 ),
        .O(\icmp_ln59_reg_5671[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln59_reg_5671[0]_i_11 
       (.I0(\select_ln54_1_reg_5641[1]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_2_reg_5657_reg[1] ),
        .I3(\select_ln54_reg_5627[1]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627[0]_i_2_n_3 ),
        .I5(\select_ln54_2_reg_5657[0]_i_2_n_3 ),
        .O(\icmp_ln59_reg_5671[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h00004700FF004700)) 
    \icmp_ln59_reg_5671[0]_i_2 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln54_2_reg_5657_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(\src_buf_V_0_3_reg_1019_reg[7]_1 [8]),
        .I4(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I5(select_ln49_2_fu_2208_p3),
        .O(\icmp_ln59_reg_5671[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hE8E8E8888888E888)) 
    \icmp_ln59_reg_5671[0]_i_3 
       (.I0(\src_buf_V_6_3_reg_707_reg[7]_0 [7]),
        .I1(\select_ln54_reg_5627[7]_i_2_n_3 ),
        .I2(\src_buf_V_6_3_reg_707_reg[7]_0 [6]),
        .I3(\select_ln54_1_reg_5641[6]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I5(\select_ln54_reg_5627_reg[6] ),
        .O(\icmp_ln59_reg_5671[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h1D001D00FF1D1D00)) 
    \icmp_ln59_reg_5671[0]_i_4 
       (.I0(\select_ln54_2_reg_5657_reg[5] ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_1_reg_5641[5]_i_3_n_3 ),
        .I3(\select_ln54_reg_5627[5]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627[4]_i_2_n_3 ),
        .I5(\select_ln54_2_reg_5657[4]_i_2_n_3 ),
        .O(\icmp_ln59_reg_5671[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \icmp_ln59_reg_5671[0]_i_5 
       (.I0(\select_ln54_1_reg_5641[3]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_2_reg_5657_reg[3] ),
        .I3(\select_ln54_reg_5627[3]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627[2]_i_2_n_3 ),
        .I5(\select_ln54_2_reg_5657[2]_i_2_n_3 ),
        .O(\icmp_ln59_reg_5671[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \icmp_ln59_reg_5671[0]_i_6 
       (.I0(\select_ln54_1_reg_5641[1]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_2_reg_5657_reg[1] ),
        .I3(\select_ln54_reg_5627[1]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627[0]_i_2_n_3 ),
        .I5(\select_ln54_2_reg_5657[0]_i_2_n_3 ),
        .O(\icmp_ln59_reg_5671[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFFB800B80047FF47)) 
    \icmp_ln59_reg_5671[0]_i_7 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln54_2_reg_5657_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I4(select_ln49_2_fu_2208_p3),
        .I5(\src_buf_V_0_3_reg_1019_reg[7]_1 [8]),
        .O(\icmp_ln59_reg_5671[0]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h0600066660666000)) 
    \icmp_ln59_reg_5671[0]_i_8 
       (.I0(\select_ln54_reg_5627[7]_i_2_n_3 ),
        .I1(\src_buf_V_6_3_reg_707_reg[7]_0 [7]),
        .I2(\select_ln54_reg_5627_reg[6] ),
        .I3(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I4(\select_ln54_1_reg_5641[6]_i_2_n_3 ),
        .I5(\src_buf_V_6_3_reg_707_reg[7]_0 [6]),
        .O(\icmp_ln59_reg_5671[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \icmp_ln59_reg_5671[0]_i_9 
       (.I0(\select_ln54_reg_5627[5]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[5]_i_3_n_3 ),
        .I2(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I3(\select_ln54_2_reg_5657_reg[5] ),
        .I4(\select_ln54_reg_5627[4]_i_2_n_3 ),
        .I5(\select_ln54_2_reg_5657[4]_i_2_n_3 ),
        .O(\icmp_ln59_reg_5671[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln59_reg_5671_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln59_reg_5671_reg[0]_i_1_CO_UNCONNECTED [7:5],\icmp_ln59_reg_5671[0]_i_11_0 ,\icmp_ln59_reg_5671_reg[0]_i_1_n_7 ,\icmp_ln59_reg_5671_reg[0]_i_1_n_8 ,\icmp_ln59_reg_5671_reg[0]_i_1_n_9 ,\icmp_ln59_reg_5671_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln59_reg_5671[0]_i_2_n_3 ,\icmp_ln59_reg_5671[0]_i_3_n_3 ,\icmp_ln59_reg_5671[0]_i_4_n_3 ,\icmp_ln59_reg_5671[0]_i_5_n_3 ,\icmp_ln59_reg_5671[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln59_reg_5671_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln59_reg_5671[0]_i_7_n_3 ,\icmp_ln59_reg_5671[0]_i_8_n_3 ,\icmp_ln59_reg_5671[0]_i_9_n_3 ,\icmp_ln59_reg_5671[0]_i_10_n_3 ,\icmp_ln59_reg_5671[0]_i_11_n_3 }));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln60_reg_5676[0]_i_10 
       (.I0(\select_ln55_1_reg_5649[3]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[3]_0 ),
        .I3(\select_ln55_reg_5634[3]_i_2_n_3 ),
        .I4(\select_ln55_2_reg_5664[2]_i_2_n_3 ),
        .I5(\select_ln55_reg_5634[2]_i_2_n_3 ),
        .O(\icmp_ln60_reg_5676[0]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln60_reg_5676[0]_i_11 
       (.I0(\select_ln55_1_reg_5649[1]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[1]_0 ),
        .I3(\select_ln55_reg_5634[1]_i_2_n_3 ),
        .I4(\select_ln55_2_reg_5664[0]_i_2_n_3 ),
        .I5(\select_ln55_reg_5634[0]_i_2_n_3 ),
        .O(\icmp_ln60_reg_5676[0]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hA6A6A6565656A656)) 
    \icmp_ln60_reg_5676[0]_i_12 
       (.I0(\src_buf_V_0_3_reg_1019_reg[7] [7]),
        .I1(\select_ln55_2_reg_5664_reg[7] ),
        .I2(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I3(sub_ln1351_6_fu_2100_p2[0]),
        .I4(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I5(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .O(\icmp_ln60_reg_5676[0]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \icmp_ln60_reg_5676[0]_i_13 
       (.I0(\select_ln55_reg_5634_reg[6] ),
        .I1(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I2(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ),
        .I3(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I4(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ),
        .O(\icmp_ln60_reg_5676[0]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFB800B8)) 
    \icmp_ln60_reg_5676[0]_i_2 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln55_2_reg_5664_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I4(select_ln50_2_fu_2222_p3),
        .I5(\src_buf_V_0_3_reg_1019_reg[7] [8]),
        .O(\icmp_ln60_reg_5676[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h444444F4)) 
    \icmp_ln60_reg_5676[0]_i_3 
       (.I0(\src_buf_V_6_3_reg_707_reg[7] [7]),
        .I1(\src_buf_V_0_3_reg_1019_reg[7] [7]),
        .I2(\icmp_ln60_reg_5676[0]_i_12_n_3 ),
        .I3(\icmp_ln60_reg_5676[0]_i_13_n_3 ),
        .I4(\src_buf_V_6_3_reg_707_reg[7] [6]),
        .O(\icmp_ln60_reg_5676[0]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h54045404FD5D5404)) 
    \icmp_ln60_reg_5676[0]_i_4 
       (.I0(\select_ln55_reg_5634[5]_i_2_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[5]_0 ),
        .I2(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I3(\select_ln55_1_reg_5649[5]_i_3_n_3 ),
        .I4(\select_ln55_2_reg_5664[4]_i_2_n_3 ),
        .I5(\select_ln55_reg_5634[4]_i_2_n_3 ),
        .O(\icmp_ln60_reg_5676[0]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00B800B8B8FF00B8)) 
    \icmp_ln60_reg_5676[0]_i_5 
       (.I0(\select_ln55_1_reg_5649[3]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[3]_0 ),
        .I3(\select_ln55_reg_5634[3]_i_2_n_3 ),
        .I4(\select_ln55_2_reg_5664[2]_i_2_n_3 ),
        .I5(\select_ln55_reg_5634[2]_i_2_n_3 ),
        .O(\icmp_ln60_reg_5676[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00B800B8B8FF00B8)) 
    \icmp_ln60_reg_5676[0]_i_6 
       (.I0(\select_ln55_1_reg_5649[1]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[1]_0 ),
        .I3(\select_ln55_reg_5634[1]_i_2_n_3 ),
        .I4(\select_ln55_2_reg_5664[0]_i_2_n_3 ),
        .I5(\select_ln55_reg_5634[0]_i_2_n_3 ),
        .O(\icmp_ln60_reg_5676[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hFF00B84700FFB847)) 
    \icmp_ln60_reg_5676[0]_i_7 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln55_2_reg_5664_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(\src_buf_V_0_3_reg_1019_reg[7] [8]),
        .I4(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I5(select_ln50_2_fu_2222_p3),
        .O(\icmp_ln60_reg_5676[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h28222888)) 
    \icmp_ln60_reg_5676[0]_i_8 
       (.I0(\icmp_ln60_reg_5676[0]_i_12_n_3 ),
        .I1(\src_buf_V_6_3_reg_707_reg[7] [6]),
        .I2(\select_ln55_reg_5634_reg[6] ),
        .I3(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I4(\select_ln55_1_reg_5649[6]_i_2_n_3 ),
        .O(\icmp_ln60_reg_5676[0]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \icmp_ln60_reg_5676[0]_i_9 
       (.I0(\select_ln55_1_reg_5649[5]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[5]_0 ),
        .I3(\select_ln55_reg_5634[5]_i_2_n_3 ),
        .I4(\select_ln55_2_reg_5664[4]_i_2_n_3 ),
        .I5(\select_ln55_reg_5634[4]_i_2_n_3 ),
        .O(\icmp_ln60_reg_5676[0]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln60_reg_5676_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln60_reg_5676_reg[0]_i_1_CO_UNCONNECTED [7:5],CO,\icmp_ln60_reg_5676_reg[0]_i_1_n_7 ,\icmp_ln60_reg_5676_reg[0]_i_1_n_8 ,\icmp_ln60_reg_5676_reg[0]_i_1_n_9 ,\icmp_ln60_reg_5676_reg[0]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,\icmp_ln60_reg_5676[0]_i_2_n_3 ,\icmp_ln60_reg_5676[0]_i_3_n_3 ,\icmp_ln60_reg_5676[0]_i_4_n_3 ,\icmp_ln60_reg_5676[0]_i_5_n_3 ,\icmp_ln60_reg_5676[0]_i_6_n_3 }),
        .O(\NLW_icmp_ln60_reg_5676_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\icmp_ln60_reg_5676[0]_i_7_n_3 ,\icmp_ln60_reg_5676[0]_i_8_n_3 ,\icmp_ln60_reg_5676[0]_i_9_n_3 ,\icmp_ln60_reg_5676[0]_i_10_n_3 ,\icmp_ln60_reg_5676[0]_i_11_n_3 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_3_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],buf_3_V_q0[7],DOUTBDOUT,buf_3_V_q0[2:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_3_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_1,ram_reg_bram_0_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_3[2]),
        .I1(ram_reg_bram_0_4),
        .I2(ram_reg_bram_0_3[1]),
        .I3(ram_reg_bram_0_3[0]),
        .O(ram_reg_bram_0_i_14_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    ram_reg_bram_0_i_1__2
       (.I0(ram_reg_bram_0_2[2]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ram_reg_bram_0_2[0]),
        .I3(and_ln277_reg_5401),
        .I4(empty_34_reg_6840),
        .I5(ram_reg_bram_0_i_14_n_3),
        .O(buf_3_V_we1));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln54_1_reg_5641[0]_i_1 
       (.I0(\select_ln54_1_reg_5641[0]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[0]_i_3_n_3 ),
        .I2(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[0]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[0]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[0]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \select_ln54_1_reg_5641[0]_i_3 
       (.I0(\sub_ln1351_5_reg_5529[0]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[0] ),
        .I3(\src_buf_V_5_4_1_reg_1078_reg[7] [0]),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I5(\src_buf_V_5_4_1_reg_1078_reg[7]_0 [0]),
        .O(\select_ln54_1_reg_5641[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln54_1_reg_5641[1]_i_1 
       (.I0(\select_ln54_1_reg_5641[1]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[1]_i_3_n_3 ),
        .I2(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[1]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[1]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[1]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[1]_i_3 
       (.I0(\sub_ln1351_5_reg_5529[1]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[1] ),
        .O(\select_ln54_1_reg_5641[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h00FF8B8B)) 
    \select_ln54_1_reg_5641[2]_i_1 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln54_1_reg_5641[2]_i_2_n_3 ),
        .I4(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[2]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[2]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[2]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln54_1_reg_5641[3]_i_1 
       (.I0(\select_ln54_1_reg_5641[3]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[3]_i_3_n_3 ),
        .I2(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[3]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[3]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[3]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln54_1_reg_5641[3]_i_3 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [3]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[3] ),
        .O(\select_ln54_1_reg_5641[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln54_1_reg_5641[4]_i_1 
       (.I0(\select_ln54_1_reg_5641[4]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[4]_i_3_n_3 ),
        .I2(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[4]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[4]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[4]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    \select_ln54_1_reg_5641[4]_i_3 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I1(\sub_ln1351_5_reg_5529[4]_i_3_n_3 ),
        .I2(\sub_ln1351_5_reg_5529[4]_i_2_n_3 ),
        .I3(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I4(\select_ln55_1_reg_5649_reg[4] ),
        .O(\select_ln54_1_reg_5641[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln54_1_reg_5641[5]_i_1 
       (.I0(\select_ln54_1_reg_5641[5]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[5]_i_3_n_3 ),
        .I2(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[5]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[5]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[5]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln54_1_reg_5641[5]_i_3 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [5]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[5] ),
        .O(\select_ln54_1_reg_5641[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln54_1_reg_5641[6]_i_1 
       (.I0(\select_ln54_1_reg_5641[6]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[6]_i_3_n_3 ),
        .I2(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[6]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h95A9FFFF95A90000)) 
    \select_ln54_1_reg_5641[6]_i_3 
       (.I0(\select_ln55_1_reg_5649[6]_i_4_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[7]_i_3_n_3 ),
        .I2(\sub_ln1351_5_reg_5529[7]_i_4_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I4(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I5(\select_ln55_2_reg_5664_reg[6] ),
        .O(\select_ln54_1_reg_5641[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln54_1_reg_5641[7]_i_1 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln54_1_reg_5641[7]_i_3_n_3 ),
        .I4(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln54_1_reg_5641[7]_i_10 
       (.I0(\select_ln55_2_reg_5664_reg[6] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [6]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I3(sub_ln1351_6_fu_2100_p2[0]),
        .O(\select_ln54_1_reg_5641[7]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln54_1_reg_5641[7]_i_11 
       (.I0(\select_ln55_1_reg_5649_reg[4] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [4]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [5]),
        .I3(\select_ln55_2_reg_5664_reg[5] ),
        .O(\select_ln54_1_reg_5641[7]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln54_1_reg_5641[7]_i_12 
       (.I0(\select_ln55_1_reg_5649_reg[2] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [3]),
        .I3(\select_ln55_2_reg_5664_reg[3] ),
        .O(\select_ln54_1_reg_5641[7]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln54_1_reg_5641[7]_i_13 
       (.I0(\sub_ln1351_5_reg_5529[0]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_0 ),
        .I2(\select_ln55_2_reg_5664_reg[1] ),
        .I3(\sub_ln1351_5_reg_5529[1]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[7]_i_3 
       (.I0(\trunc_ln324_3_reg_5349_reg[2] ),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I2(\trunc_ln324_4_reg_5354_reg[2] ),
        .O(\select_ln54_1_reg_5641[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000444DDD4D)) 
    \select_ln54_1_reg_5641[7]_i_4 
       (.I0(\sub_ln1351_5_reg_5529[8]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I5(sub_ln1351_6_fu_2100_p2[1]),
        .O(\select_ln54_1_reg_5641[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h1F01)) 
    \select_ln54_1_reg_5641[7]_i_5 
       (.I0(\select_ln55_2_reg_5664_reg[6] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [6]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I3(sub_ln1351_6_fu_2100_p2[0]),
        .O(\select_ln54_1_reg_5641[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h011F)) 
    \select_ln54_1_reg_5641[7]_i_6 
       (.I0(\select_ln55_1_reg_5649_reg[4] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [4]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [5]),
        .I3(\select_ln55_2_reg_5664_reg[5] ),
        .O(\select_ln54_1_reg_5641[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h011F)) 
    \select_ln54_1_reg_5641[7]_i_7 
       (.I0(\select_ln55_1_reg_5649_reg[2] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [3]),
        .I3(\select_ln55_2_reg_5664_reg[3] ),
        .O(\select_ln54_1_reg_5641[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln54_1_reg_5641[7]_i_8 
       (.I0(\sub_ln1351_5_reg_5529[0]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_0 ),
        .I2(\select_ln55_2_reg_5664_reg[1] ),
        .I3(\sub_ln1351_5_reg_5529[1]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h444DDD4DBBB222B2)) 
    \select_ln54_1_reg_5641[7]_i_9 
       (.I0(\sub_ln1351_5_reg_5529[8]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I5(sub_ln1351_6_fu_2100_p2[1]),
        .O(\select_ln54_1_reg_5641[7]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_1_reg_5641[8]_i_1 
       (.I0(select_ln49_1_fu_2180_p3),
        .I1(\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ),
        .I2(select_ln49_2_fu_2208_p3),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln54_1_reg_5641[8]_i_10 
       (.I0(\select_ln54_1_reg_5641[1]_i_3_n_3 ),
        .I1(\select_ln54_1_reg_5641[1]_i_2_n_3 ),
        .I2(\select_ln54_1_reg_5641[0]_i_2_n_3 ),
        .I3(\select_ln54_1_reg_5641[0]_i_3_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln54_1_reg_5641[8]_i_11 
       (.I0(select_ln49_2_fu_2208_p3),
        .I1(select_ln49_1_fu_2180_p3),
        .O(\select_ln54_1_reg_5641[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln54_1_reg_5641[8]_i_12 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln54_1_reg_5641[7]_i_3_n_3 ),
        .I4(\select_ln54_1_reg_5641[6]_i_2_n_3 ),
        .I5(\select_ln54_1_reg_5641[6]_i_3_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln54_1_reg_5641[8]_i_13 
       (.I0(\select_ln54_1_reg_5641[5]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[5]_i_3_n_3 ),
        .I2(\select_ln54_1_reg_5641[4]_i_2_n_3 ),
        .I3(\select_ln54_1_reg_5641[4]_i_3_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h740000748B00008B)) 
    \select_ln54_1_reg_5641[8]_i_14 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln54_1_reg_5641[3]_i_2_n_3 ),
        .I4(\select_ln54_1_reg_5641[3]_i_3_n_3 ),
        .I5(\select_ln54_1_reg_5641[2]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln54_1_reg_5641[8]_i_15 
       (.I0(\select_ln54_1_reg_5641[1]_i_2_n_3 ),
        .I1(\select_ln54_1_reg_5641[1]_i_3_n_3 ),
        .I2(\select_ln54_1_reg_5641[0]_i_2_n_3 ),
        .I3(\select_ln54_1_reg_5641[0]_i_3_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_15_n_3 ));
  LUT6 #(
    .INIT(64'h00000000ABFB02A2)) 
    \select_ln54_1_reg_5641[8]_i_16 
       (.I0(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I4(\sub_ln1351_3_reg_5509[8]_i_2_n_3 ),
        .I5(\src_buf_V_3_3_1_reg_1186_reg[7]_0 ),
        .O(\select_ln54_1_reg_5641[8]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln54_1_reg_5641[8]_i_17 
       (.I0(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ),
        .I2(\trunc_ln324_3_reg_5349_reg[2] ),
        .I3(\trunc_ln324_4_reg_5354_reg[2] ),
        .O(\select_ln54_1_reg_5641[8]_i_17_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln54_1_reg_5641[8]_i_18 
       (.I0(\sub_ln1351_3_reg_5509[4]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[4]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[5]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[5]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_18_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln54_1_reg_5641[8]_i_19 
       (.I0(\sub_ln1351_3_reg_5509[2]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[2]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[3]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[3]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_19_n_3 ));
  LUT6 #(
    .INIT(64'h8F80EFEF8080EFE0)) 
    \select_ln54_1_reg_5641[8]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .I1(\sub_ln1351_3_reg_5509[8]_i_2_n_3 ),
        .I2(\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ),
        .I3(\src_buf_V_3_5_reg_5697_reg[7]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I5(\sub_ln1351_4_reg_5519[8]_i_2_n_3 ),
        .O(select_ln49_1_fu_2180_p3));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln54_1_reg_5641[8]_i_20 
       (.I0(\sub_ln1351_3_reg_5509[0]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[0]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[1]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[1]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_20_n_3 ));
  LUT6 #(
    .INIT(64'hABFB02A25404FD5D)) 
    \select_ln54_1_reg_5641[8]_i_21 
       (.I0(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I4(\sub_ln1351_3_reg_5509[8]_i_2_n_3 ),
        .I5(\src_buf_V_3_3_1_reg_1186_reg[7]_0 ),
        .O(\select_ln54_1_reg_5641[8]_i_21_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln54_1_reg_5641[8]_i_22 
       (.I0(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ),
        .I2(\trunc_ln324_3_reg_5349_reg[2] ),
        .I3(\trunc_ln324_4_reg_5354_reg[2] ),
        .O(\select_ln54_1_reg_5641[8]_i_22_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln54_1_reg_5641[8]_i_23 
       (.I0(\sub_ln1351_3_reg_5509[4]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[4]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[5]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[5]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_23_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln54_1_reg_5641[8]_i_24 
       (.I0(\sub_ln1351_3_reg_5509[2]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[2]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[3]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[3]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_24_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln54_1_reg_5641[8]_i_25 
       (.I0(\sub_ln1351_3_reg_5509[0]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[0]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[1]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[1]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_25_n_3 ));
  LUT5 #(
    .INIT(32'h4DFF4D00)) 
    \select_ln54_1_reg_5641[8]_i_4 
       (.I0(\sub_ln1351_5_reg_5529[8]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I3(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I4(sub_ln1351_6_fu_2100_p2[1]),
        .O(select_ln49_2_fu_2208_p3));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln54_1_reg_5641[8]_i_6 
       (.I0(select_ln49_1_fu_2180_p3),
        .I1(select_ln49_2_fu_2208_p3),
        .O(\select_ln54_1_reg_5641[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00B800B8B8FF00B8)) 
    \select_ln54_1_reg_5641[8]_i_7 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln54_1_reg_5641[7]_i_3_n_3 ),
        .I4(\select_ln54_1_reg_5641[6]_i_2_n_3 ),
        .I5(\select_ln54_1_reg_5641[6]_i_3_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln54_1_reg_5641[8]_i_8 
       (.I0(\select_ln54_1_reg_5641[5]_i_3_n_3 ),
        .I1(\select_ln54_1_reg_5641[5]_i_2_n_3 ),
        .I2(\select_ln54_1_reg_5641[4]_i_2_n_3 ),
        .I3(\select_ln54_1_reg_5641[4]_i_3_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8BFF008B00FF0000)) 
    \select_ln54_1_reg_5641[8]_i_9 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln54_1_reg_5641[3]_i_3_n_3 ),
        .I4(\select_ln54_1_reg_5641[3]_i_2_n_3 ),
        .I5(\select_ln54_1_reg_5641[2]_i_2_n_3 ),
        .O(\select_ln54_1_reg_5641[8]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln54_1_reg_5641_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln54_1_reg_5641_reg[7]_i_2_CO_UNCONNECTED [7:5],\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ,\select_ln54_1_reg_5641_reg[7]_i_2_n_7 ,\select_ln54_1_reg_5641_reg[7]_i_2_n_8 ,\select_ln54_1_reg_5641_reg[7]_i_2_n_9 ,\select_ln54_1_reg_5641_reg[7]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln54_1_reg_5641[7]_i_4_n_3 ,\select_ln54_1_reg_5641[7]_i_5_n_3 ,\select_ln54_1_reg_5641[7]_i_6_n_3 ,\select_ln54_1_reg_5641[7]_i_7_n_3 ,\select_ln54_1_reg_5641[7]_i_8_n_3 }),
        .O(\NLW_select_ln54_1_reg_5641_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln54_1_reg_5641[7]_i_9_n_3 ,\select_ln54_1_reg_5641[7]_i_10_n_3 ,\select_ln54_1_reg_5641[7]_i_11_n_3 ,\select_ln54_1_reg_5641[7]_i_12_n_3 ,\select_ln54_1_reg_5641[7]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln54_1_reg_5641_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln54_1_reg_5641_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln54_1_reg_5641_reg[8]_i_3_n_6 ,\select_ln54_1_reg_5641_reg[8]_i_3_n_7 ,\select_ln54_1_reg_5641_reg[8]_i_3_n_8 ,\select_ln54_1_reg_5641_reg[8]_i_3_n_9 ,\select_ln54_1_reg_5641_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln54_1_reg_5641[8]_i_6_n_3 ,\select_ln54_1_reg_5641[8]_i_7_n_3 ,\select_ln54_1_reg_5641[8]_i_8_n_3 ,\select_ln54_1_reg_5641[8]_i_9_n_3 ,\select_ln54_1_reg_5641[8]_i_10_n_3 }),
        .O(\NLW_select_ln54_1_reg_5641_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln54_1_reg_5641[8]_i_11_n_3 ,\select_ln54_1_reg_5641[8]_i_12_n_3 ,\select_ln54_1_reg_5641[8]_i_13_n_3 ,\select_ln54_1_reg_5641[8]_i_14_n_3 ,\select_ln54_1_reg_5641[8]_i_15_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln54_1_reg_5641_reg[8]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln54_1_reg_5641_reg[8]_i_5_CO_UNCONNECTED [7:5],\select_ln54_1_reg_5641_reg[8]_i_5_n_6 ,\select_ln54_1_reg_5641_reg[8]_i_5_n_7 ,\select_ln54_1_reg_5641_reg[8]_i_5_n_8 ,\select_ln54_1_reg_5641_reg[8]_i_5_n_9 ,\select_ln54_1_reg_5641_reg[8]_i_5_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln54_1_reg_5641[8]_i_16_n_3 ,\select_ln54_1_reg_5641[8]_i_17_n_3 ,\select_ln54_1_reg_5641[8]_i_18_n_3 ,\select_ln54_1_reg_5641[8]_i_19_n_3 ,\select_ln54_1_reg_5641[8]_i_20_n_3 }),
        .O(\NLW_select_ln54_1_reg_5641_reg[8]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln54_1_reg_5641[8]_i_21_n_3 ,\select_ln54_1_reg_5641[8]_i_22_n_3 ,\select_ln54_1_reg_5641[8]_i_23_n_3 ,\select_ln54_1_reg_5641[8]_i_24_n_3 ,\select_ln54_1_reg_5641[8]_i_25_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_2_reg_5657[0]_i_1 
       (.I0(\select_ln54_2_reg_5657[0]_i_2_n_3 ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_2_reg_5657[0]_i_2 
       (.I0(\select_ln54_1_reg_5641[0]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_2_reg_5657_reg[0] ),
        .O(\select_ln54_2_reg_5657[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln54_2_reg_5657[1]_i_1 
       (.I0(\select_ln54_1_reg_5641[1]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_2_reg_5657_reg[1] ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_2_reg_5657[2]_i_1 
       (.I0(\select_ln54_2_reg_5657[2]_i_2_n_3 ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \select_ln54_2_reg_5657[2]_i_2 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I4(\select_ln54_2_reg_5657_reg[2] ),
        .O(\select_ln54_2_reg_5657[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln54_2_reg_5657[3]_i_1 
       (.I0(\select_ln54_1_reg_5641[3]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_2_reg_5657_reg[3] ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_2_reg_5657[4]_i_1 
       (.I0(\select_ln54_2_reg_5657[4]_i_2_n_3 ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln54_2_reg_5657[4]_i_2 
       (.I0(\select_ln54_2_reg_5657_reg[4] ),
        .I1(\select_ln54_2_reg_5657_reg[8] ),
        .I2(\select_ln54_2_reg_5657_reg[4]_0 ),
        .I3(\select_ln54_1_reg_5641[4]_i_3_n_3 ),
        .I4(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .O(\select_ln54_2_reg_5657[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \select_ln54_2_reg_5657[5]_i_1 
       (.I0(\select_ln54_2_reg_5657_reg[5] ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_1_reg_5641[5]_i_3_n_3 ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln54_2_reg_5657[6]_i_1 
       (.I0(\select_ln54_1_reg_5641[6]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_2_reg_5657_reg[6] ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \select_ln54_2_reg_5657[7]_i_1 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .I4(\select_ln54_2_reg_5657_reg[7] ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln54_2_reg_5657[8]_i_1 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln54_2_reg_5657_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(select_ln49_2_fu_2208_p3),
        .I4(\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ),
        .O(\src_buf_V_6_3_reg_707_reg[7]_0 [8]));
  LUT6 #(
    .INIT(64'hB80000B847000047)) 
    \select_ln54_2_reg_5657[8]_i_10 
       (.I0(\select_ln54_2_reg_5657_reg[4] ),
        .I1(\select_ln54_2_reg_5657_reg[8] ),
        .I2(\select_ln54_2_reg_5657_reg[4]_0 ),
        .I3(\select_ln54_2_reg_5657_reg[5] ),
        .I4(\select_ln54_1_reg_5641[5]_i_3_n_3 ),
        .I5(\select_ln54_1_reg_5641[4]_i_3_n_3 ),
        .O(\select_ln54_2_reg_5657[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h740000748B00008B)) 
    \select_ln54_2_reg_5657[8]_i_11 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln54_2_reg_5657_reg[3] ),
        .I4(\select_ln54_1_reg_5641[3]_i_3_n_3 ),
        .I5(\select_ln54_2_reg_5657_reg[2] ),
        .O(\select_ln54_2_reg_5657[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln54_2_reg_5657[8]_i_12 
       (.I0(\select_ln54_2_reg_5657_reg[1] ),
        .I1(\select_ln54_1_reg_5641[1]_i_3_n_3 ),
        .I2(\select_ln54_2_reg_5657_reg[0] ),
        .I3(\select_ln54_1_reg_5641[0]_i_3_n_3 ),
        .O(\select_ln54_2_reg_5657[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h4700)) 
    \select_ln54_2_reg_5657[8]_i_3 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln54_2_reg_5657_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(select_ln49_2_fu_2208_p3),
        .O(\select_ln54_2_reg_5657[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0047004747FF0047)) 
    \select_ln54_2_reg_5657[8]_i_4 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln54_2_reg_5657_reg[7] ),
        .I4(\select_ln54_1_reg_5641[6]_i_3_n_3 ),
        .I5(\select_ln54_2_reg_5657_reg[6] ),
        .O(\select_ln54_2_reg_5657[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h4700FF470000FF00)) 
    \select_ln54_2_reg_5657[8]_i_5 
       (.I0(\select_ln54_2_reg_5657_reg[4] ),
        .I1(\select_ln54_2_reg_5657_reg[8] ),
        .I2(\select_ln54_2_reg_5657_reg[4]_0 ),
        .I3(\select_ln54_1_reg_5641[5]_i_3_n_3 ),
        .I4(\select_ln54_2_reg_5657_reg[5] ),
        .I5(\select_ln54_1_reg_5641[4]_i_3_n_3 ),
        .O(\select_ln54_2_reg_5657[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h0000FF007400FF74)) 
    \select_ln54_2_reg_5657[8]_i_6 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln54_1_reg_5641[3]_i_3_n_3 ),
        .I4(\select_ln54_2_reg_5657_reg[3] ),
        .I5(\select_ln54_2_reg_5657_reg[2] ),
        .O(\select_ln54_2_reg_5657[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \select_ln54_2_reg_5657[8]_i_7 
       (.I0(\select_ln54_1_reg_5641[1]_i_3_n_3 ),
        .I1(\select_ln54_2_reg_5657_reg[1] ),
        .I2(\select_ln54_1_reg_5641[0]_i_3_n_3 ),
        .I3(\select_ln54_2_reg_5657_reg[0] ),
        .O(\select_ln54_2_reg_5657[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \select_ln54_2_reg_5657[8]_i_8 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln54_2_reg_5657_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(select_ln49_2_fu_2208_p3),
        .O(\select_ln54_2_reg_5657[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h47B80000000047B8)) 
    \select_ln54_2_reg_5657[8]_i_9 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln54_1_reg_5641_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln54_2_reg_5657_reg[7] ),
        .I4(\select_ln54_2_reg_5657_reg[6] ),
        .I5(\select_ln54_1_reg_5641[6]_i_3_n_3 ),
        .O(\select_ln54_2_reg_5657[8]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln54_2_reg_5657_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln54_2_reg_5657_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln54_2_reg_5657_reg[8]_i_2_n_6 ,\select_ln54_2_reg_5657_reg[8]_i_2_n_7 ,\select_ln54_2_reg_5657_reg[8]_i_2_n_8 ,\select_ln54_2_reg_5657_reg[8]_i_2_n_9 ,\select_ln54_2_reg_5657_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln54_2_reg_5657[8]_i_3_n_3 ,\select_ln54_2_reg_5657[8]_i_4_n_3 ,\select_ln54_2_reg_5657[8]_i_5_n_3 ,\select_ln54_2_reg_5657[8]_i_6_n_3 ,\select_ln54_2_reg_5657[8]_i_7_n_3 }),
        .O(\NLW_select_ln54_2_reg_5657_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln54_2_reg_5657[8]_i_8_n_3 ,\select_ln54_2_reg_5657[8]_i_9_n_3 ,\select_ln54_2_reg_5657[8]_i_10_n_3 ,\select_ln54_2_reg_5657[8]_i_11_n_3 ,\select_ln54_2_reg_5657[8]_i_12_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_5627[0]_i_1 
       (.I0(\select_ln54_reg_5627[0]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_5627[0]_i_2 
       (.I0(\select_ln54_reg_5627_reg[0] ),
        .I1(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_1_reg_5641[0]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_5627[1]_i_1 
       (.I0(\select_ln54_reg_5627[1]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln54_reg_5627[1]_i_2 
       (.I0(\select_ln55_reg_5634_reg[1] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[1]_0 ),
        .I3(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I4(\select_ln54_1_reg_5641[1]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_5627[2]_i_1 
       (.I0(\select_ln54_reg_5627[2]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln54_reg_5627[2]_i_2 
       (.I0(\select_ln55_reg_5634_reg[2] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[2]_0 ),
        .I3(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I4(\select_ln54_1_reg_5641[2]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[2]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_5627[3]_i_1 
       (.I0(\select_ln54_reg_5627[3]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_5627[3]_i_2 
       (.I0(\select_ln54_reg_5627_reg[3] ),
        .I1(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_1_reg_5641[3]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_5627[4]_i_1 
       (.I0(\select_ln54_reg_5627[4]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln54_reg_5627[4]_i_2 
       (.I0(\select_ln54_reg_5627_reg[4] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln54_reg_5627_reg[4]_0 ),
        .I3(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I4(\select_ln54_1_reg_5641[4]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_5627[5]_i_1 
       (.I0(\select_ln54_reg_5627[5]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln54_reg_5627[5]_i_2 
       (.I0(\select_ln54_reg_5627_reg[5] ),
        .I1(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_1_reg_5641[5]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \select_ln54_reg_5627[6]_i_1 
       (.I0(\select_ln54_1_reg_5641[6]_i_2_n_3 ),
        .I1(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I2(\select_ln54_reg_5627_reg[6] ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln54_reg_5627[7]_i_1 
       (.I0(\select_ln54_reg_5627[7]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [7]));
  LUT5 #(
    .INIT(32'h470047FF)) 
    \select_ln54_reg_5627[7]_i_2 
       (.I0(sub_ln1351_1_fu_2050_p2[0]),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[0]),
        .I3(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I4(\select_ln54_1_reg_5641[7]_i_3_n_3 ),
        .O(\select_ln54_reg_5627[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln54_reg_5627[8]_i_1 
       (.I0(sub_ln1351_1_fu_2050_p2[1]),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[1]),
        .I3(\select_ln54_reg_5627_reg[8]_i_2_n_6 ),
        .I4(select_ln49_1_fu_2180_p3),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_1 [8]));
  LUT6 #(
    .INIT(64'hB80000B847000047)) 
    \select_ln54_reg_5627[8]_i_10 
       (.I0(\select_ln54_reg_5627_reg[4] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln54_reg_5627_reg[4]_0 ),
        .I3(\select_ln54_reg_5627_reg[5] ),
        .I4(\select_ln54_1_reg_5641[5]_i_2_n_3 ),
        .I5(\select_ln54_1_reg_5641[4]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB80000B847000047)) 
    \select_ln54_reg_5627[8]_i_11 
       (.I0(\select_ln55_reg_5634_reg[2] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[2]_0 ),
        .I3(\select_ln54_reg_5627_reg[3] ),
        .I4(\select_ln54_1_reg_5641[3]_i_2_n_3 ),
        .I5(\select_ln54_1_reg_5641[2]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln54_reg_5627[8]_i_12 
       (.I0(\select_ln55_reg_5634_reg[1] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[1]_0 ),
        .I3(\select_ln54_1_reg_5641[1]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627_reg[0] ),
        .I5(\select_ln54_1_reg_5641[0]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln54_reg_5627[8]_i_3 
       (.I0(sub_ln1351_1_fu_2050_p2[1]),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[1]),
        .I3(select_ln49_1_fu_2180_p3),
        .O(\select_ln54_reg_5627[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \select_ln54_reg_5627[8]_i_4 
       (.I0(sub_ln1351_1_fu_2050_p2[0]),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[0]),
        .I3(\select_ln54_1_reg_5641[7]_i_3_n_3 ),
        .I4(\select_ln54_reg_5627_reg[6] ),
        .I5(\select_ln54_1_reg_5641[6]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00FF0000B8FF00B8)) 
    \select_ln54_reg_5627[8]_i_5 
       (.I0(\select_ln54_reg_5627_reg[4] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln54_reg_5627_reg[4]_0 ),
        .I3(\select_ln54_1_reg_5641[5]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627_reg[5] ),
        .I5(\select_ln54_1_reg_5641[4]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h00FF0000B8FF00B8)) 
    \select_ln54_reg_5627[8]_i_6 
       (.I0(\select_ln55_reg_5634_reg[2] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[2]_0 ),
        .I3(\select_ln54_1_reg_5641[3]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627_reg[3] ),
        .I5(\select_ln54_1_reg_5641[2]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h00B800B8B8FF00B8)) 
    \select_ln54_reg_5627[8]_i_7 
       (.I0(\select_ln55_reg_5634_reg[1] ),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[1]_0 ),
        .I3(\select_ln54_1_reg_5641[1]_i_2_n_3 ),
        .I4(\select_ln54_reg_5627_reg[0] ),
        .I5(\select_ln54_1_reg_5641[0]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \select_ln54_reg_5627[8]_i_8 
       (.I0(sub_ln1351_1_fu_2050_p2[1]),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[1]),
        .I3(select_ln49_1_fu_2180_p3),
        .O(\select_ln54_reg_5627[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln54_reg_5627[8]_i_9 
       (.I0(sub_ln1351_1_fu_2050_p2[0]),
        .I1(\select_ln54_reg_5627_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[0]),
        .I3(\select_ln54_1_reg_5641[7]_i_3_n_3 ),
        .I4(\select_ln54_reg_5627_reg[6] ),
        .I5(\select_ln54_1_reg_5641[6]_i_2_n_3 ),
        .O(\select_ln54_reg_5627[8]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln54_reg_5627_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln54_reg_5627_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln54_reg_5627_reg[8]_i_2_n_6 ,\select_ln54_reg_5627_reg[8]_i_2_n_7 ,\select_ln54_reg_5627_reg[8]_i_2_n_8 ,\select_ln54_reg_5627_reg[8]_i_2_n_9 ,\select_ln54_reg_5627_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln54_reg_5627[8]_i_3_n_3 ,\select_ln54_reg_5627[8]_i_4_n_3 ,\select_ln54_reg_5627[8]_i_5_n_3 ,\select_ln54_reg_5627[8]_i_6_n_3 ,\select_ln54_reg_5627[8]_i_7_n_3 }),
        .O(\NLW_select_ln54_reg_5627_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln54_reg_5627[8]_i_8_n_3 ,\select_ln54_reg_5627[8]_i_9_n_3 ,\select_ln54_reg_5627[8]_i_10_n_3 ,\select_ln54_reg_5627[8]_i_11_n_3 ,\select_ln54_reg_5627[8]_i_12_n_3 }));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln55_1_reg_5649[0]_i_1 
       (.I0(\select_ln55_1_reg_5649[0]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649[0]_i_3_n_3 ),
        .I2(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[0]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[0]_i_2_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[0]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    \select_ln55_1_reg_5649[0]_i_3 
       (.I0(\sub_ln1351_5_reg_5529[0]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[0] ),
        .I3(\src_buf_V_5_4_1_reg_1078_reg[7] [0]),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I5(\src_buf_V_5_4_1_reg_1078_reg[7]_0 [0]),
        .O(\select_ln55_1_reg_5649[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln55_1_reg_5649[1]_i_1 
       (.I0(\select_ln55_1_reg_5649[1]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649[1]_i_3_n_3 ),
        .I2(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[1]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[1]_i_2_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[1]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[1]_i_3 
       (.I0(\sub_ln1351_5_reg_5529[1]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[1] ),
        .O(\select_ln55_1_reg_5649[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h00FF8B8B)) 
    \select_ln55_1_reg_5649[2]_i_1 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln55_1_reg_5649[2]_i_3_n_3 ),
        .I4(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[2]_i_3 
       (.I0(\sub_ln1351_3_reg_5509[2]_i_2_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[2]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln55_1_reg_5649[3]_i_1 
       (.I0(\select_ln55_1_reg_5649[3]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649[3]_i_3_n_3 ),
        .I2(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[3]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[3]_i_2_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[3]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln55_1_reg_5649[3]_i_3 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [3]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[3] ),
        .O(\select_ln55_1_reg_5649[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln55_1_reg_5649[4]_i_1 
       (.I0(\select_ln55_1_reg_5649[4]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649[4]_i_3_n_3 ),
        .I2(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[4]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[4]_i_2_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[4]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    \select_ln55_1_reg_5649[4]_i_3 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I1(\sub_ln1351_5_reg_5529[4]_i_3_n_3 ),
        .I2(\sub_ln1351_5_reg_5529[4]_i_2_n_3 ),
        .I3(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I4(\select_ln55_1_reg_5649_reg[4] ),
        .O(\select_ln55_1_reg_5649[4]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln55_1_reg_5649[5]_i_1 
       (.I0(\select_ln55_1_reg_5649[5]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649[5]_i_3_n_3 ),
        .I2(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[5]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[5]_i_2_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[5]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln55_1_reg_5649[5]_i_3 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [5]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[5] ),
        .O(\select_ln55_1_reg_5649[5]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h53)) 
    \select_ln55_1_reg_5649[6]_i_1 
       (.I0(\select_ln55_1_reg_5649[6]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649[6]_i_3_n_3 ),
        .I2(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[6]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I2(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h95A9FFFF95A90000)) 
    \select_ln55_1_reg_5649[6]_i_3 
       (.I0(\select_ln55_1_reg_5649[6]_i_4_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[7]_i_3_n_3 ),
        .I2(\sub_ln1351_5_reg_5529[7]_i_4_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I4(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I5(\select_ln55_2_reg_5664_reg[6] ),
        .O(\select_ln55_1_reg_5649[6]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \select_ln55_1_reg_5649[6]_i_4 
       (.I0(\sub_ln1351_4_reg_5519_reg[8]_0 [6]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [6]),
        .I3(\sub_ln1351_5_reg_5529[7]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln55_1_reg_5649[7]_i_1 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln55_1_reg_5649[7]_i_3_n_3 ),
        .I4(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [7]));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln55_1_reg_5649[7]_i_10 
       (.I0(\select_ln55_2_reg_5664_reg[6] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [6]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I3(sub_ln1351_6_fu_2100_p2[0]),
        .O(\select_ln55_1_reg_5649[7]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln55_1_reg_5649[7]_i_11 
       (.I0(\select_ln55_1_reg_5649_reg[4] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [4]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [5]),
        .I3(\select_ln55_2_reg_5664_reg[5] ),
        .O(\select_ln55_1_reg_5649[7]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \select_ln55_1_reg_5649[7]_i_12 
       (.I0(\select_ln55_1_reg_5649_reg[2] ),
        .I1(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [3]),
        .I3(\select_ln55_2_reg_5664_reg[3] ),
        .O(\select_ln55_1_reg_5649[7]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln55_1_reg_5649[7]_i_13 
       (.I0(\sub_ln1351_5_reg_5529[0]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_0 ),
        .I2(\select_ln55_2_reg_5664_reg[1] ),
        .I3(\sub_ln1351_5_reg_5529[1]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[7]_i_13_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[7]_i_3 
       (.I0(\trunc_ln324_3_reg_5349_reg[2] ),
        .I1(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I2(\trunc_ln324_4_reg_5354_reg[2] ),
        .O(\select_ln55_1_reg_5649[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hBBB222B200000000)) 
    \select_ln55_1_reg_5649[7]_i_4 
       (.I0(\sub_ln1351_5_reg_5529[8]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I5(sub_ln1351_6_fu_2100_p2[1]),
        .O(\select_ln55_1_reg_5649[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h80F8)) 
    \select_ln55_1_reg_5649[7]_i_5 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [6]),
        .I1(\select_ln55_2_reg_5664_reg[6] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I3(sub_ln1351_6_fu_2100_p2[0]),
        .O(\select_ln55_1_reg_5649[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \select_ln55_1_reg_5649[7]_i_6 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [4]),
        .I1(\select_ln55_1_reg_5649_reg[4] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [5]),
        .I3(\select_ln55_2_reg_5664_reg[5] ),
        .O(\select_ln55_1_reg_5649[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'hF880)) 
    \select_ln55_1_reg_5649[7]_i_7 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln55_1_reg_5649_reg[2] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7] [3]),
        .I3(\select_ln55_2_reg_5664_reg[3] ),
        .O(\select_ln55_1_reg_5649[7]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln55_1_reg_5649[7]_i_8 
       (.I0(\select_ln55_1_reg_5649_reg[7]_i_2_0 ),
        .I1(\sub_ln1351_5_reg_5529[0]_i_2_n_3 ),
        .I2(\sub_ln1351_5_reg_5529[1]_i_2_n_3 ),
        .I3(\select_ln55_2_reg_5664_reg[1] ),
        .O(\select_ln55_1_reg_5649[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h444DDD4DBBB222B2)) 
    \select_ln55_1_reg_5649[7]_i_9 
       (.I0(\sub_ln1351_5_reg_5529[8]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I5(sub_ln1351_6_fu_2100_p2[1]),
        .O(\select_ln55_1_reg_5649[7]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_1_reg_5649[8]_i_1 
       (.I0(select_ln50_1_fu_2194_p3),
        .I1(\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ),
        .I2(select_ln50_2_fu_2222_p3),
        .O(\select_ln55_1_reg_5649[8]_i_4_0 [8]));
  LUT2 #(
    .INIT(4'h9)) 
    \select_ln55_1_reg_5649[8]_i_10 
       (.I0(select_ln50_1_fu_2194_p3),
        .I1(select_ln50_2_fu_2222_p3),
        .O(\select_ln55_1_reg_5649[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln55_1_reg_5649[8]_i_11 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln55_1_reg_5649[7]_i_3_n_3 ),
        .I4(\select_ln55_1_reg_5649[6]_i_3_n_3 ),
        .I5(\select_ln55_1_reg_5649[6]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln55_1_reg_5649[8]_i_12 
       (.I0(\select_ln55_1_reg_5649[5]_i_3_n_3 ),
        .I1(\select_ln55_1_reg_5649[5]_i_2_n_3 ),
        .I2(\select_ln55_1_reg_5649[4]_i_3_n_3 ),
        .I3(\select_ln55_1_reg_5649[4]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[8]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h740000748B00008B)) 
    \select_ln55_1_reg_5649[8]_i_13 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln55_1_reg_5649[3]_i_3_n_3 ),
        .I4(\select_ln55_1_reg_5649[3]_i_2_n_3 ),
        .I5(\select_ln55_1_reg_5649[2]_i_3_n_3 ),
        .O(\select_ln55_1_reg_5649[8]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln55_1_reg_5649[8]_i_14 
       (.I0(\select_ln55_1_reg_5649[1]_i_3_n_3 ),
        .I1(\select_ln55_1_reg_5649[1]_i_2_n_3 ),
        .I2(\select_ln55_1_reg_5649[0]_i_3_n_3 ),
        .I3(\select_ln55_1_reg_5649[0]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[8]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h8F80EFEF8080EFE0)) 
    \select_ln55_1_reg_5649[8]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .I1(\sub_ln1351_3_reg_5509[8]_i_2_n_3 ),
        .I2(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I3(\src_buf_V_3_5_reg_5697_reg[7]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I5(\sub_ln1351_4_reg_5519[8]_i_2_n_3 ),
        .O(select_ln50_1_fu_2194_p3));
  LUT5 #(
    .INIT(32'h4DFF4D00)) 
    \select_ln55_1_reg_5649[8]_i_4 
       (.I0(\sub_ln1351_5_reg_5529[8]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .I2(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[6]),
        .I3(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I4(sub_ln1351_6_fu_2100_p2[1]),
        .O(select_ln50_2_fu_2222_p3));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln55_1_reg_5649[8]_i_5 
       (.I0(select_ln50_2_fu_2222_p3),
        .I1(select_ln50_1_fu_2194_p3),
        .O(\select_ln55_1_reg_5649[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \select_ln55_1_reg_5649[8]_i_6 
       (.I0(\select_ln55_1_reg_5649[7]_i_3_n_3 ),
        .I1(sub_ln1351_6_fu_2100_p2[0]),
        .I2(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I3(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I4(\select_ln55_1_reg_5649[6]_i_3_n_3 ),
        .I5(\select_ln55_1_reg_5649[6]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln55_1_reg_5649[8]_i_7 
       (.I0(\select_ln55_1_reg_5649[5]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649[5]_i_3_n_3 ),
        .I2(\select_ln55_1_reg_5649[4]_i_3_n_3 ),
        .I3(\select_ln55_1_reg_5649[4]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[8]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h00FF000074FF0074)) 
    \select_ln55_1_reg_5649[8]_i_8 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln55_1_reg_5649[3]_i_2_n_3 ),
        .I4(\select_ln55_1_reg_5649[3]_i_3_n_3 ),
        .I5(\select_ln55_1_reg_5649[2]_i_3_n_3 ),
        .O(\select_ln55_1_reg_5649[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln55_1_reg_5649[8]_i_9 
       (.I0(\select_ln55_1_reg_5649[1]_i_2_n_3 ),
        .I1(\select_ln55_1_reg_5649[1]_i_3_n_3 ),
        .I2(\select_ln55_1_reg_5649[0]_i_3_n_3 ),
        .I3(\select_ln55_1_reg_5649[0]_i_2_n_3 ),
        .O(\select_ln55_1_reg_5649[8]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln55_1_reg_5649_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln55_1_reg_5649_reg[7]_i_2_CO_UNCONNECTED [7:5],\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ,\select_ln55_1_reg_5649_reg[7]_i_2_n_7 ,\select_ln55_1_reg_5649_reg[7]_i_2_n_8 ,\select_ln55_1_reg_5649_reg[7]_i_2_n_9 ,\select_ln55_1_reg_5649_reg[7]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln55_1_reg_5649[7]_i_4_n_3 ,\select_ln55_1_reg_5649[7]_i_5_n_3 ,\select_ln55_1_reg_5649[7]_i_6_n_3 ,\select_ln55_1_reg_5649[7]_i_7_n_3 ,\select_ln55_1_reg_5649[7]_i_8_n_3 }),
        .O(\NLW_select_ln55_1_reg_5649_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln55_1_reg_5649[7]_i_9_n_3 ,\select_ln55_1_reg_5649[7]_i_10_n_3 ,\select_ln55_1_reg_5649[7]_i_11_n_3 ,\select_ln55_1_reg_5649[7]_i_12_n_3 ,\select_ln55_1_reg_5649[7]_i_13_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln55_1_reg_5649_reg[8]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln55_1_reg_5649_reg[8]_i_3_CO_UNCONNECTED [7:5],\select_ln55_1_reg_5649_reg[8]_i_3_n_6 ,\select_ln55_1_reg_5649_reg[8]_i_3_n_7 ,\select_ln55_1_reg_5649_reg[8]_i_3_n_8 ,\select_ln55_1_reg_5649_reg[8]_i_3_n_9 ,\select_ln55_1_reg_5649_reg[8]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln55_1_reg_5649[8]_i_5_n_3 ,\select_ln55_1_reg_5649[8]_i_6_n_3 ,\select_ln55_1_reg_5649[8]_i_7_n_3 ,\select_ln55_1_reg_5649[8]_i_8_n_3 ,\select_ln55_1_reg_5649[8]_i_9_n_3 }),
        .O(\NLW_select_ln55_1_reg_5649_reg[8]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln55_1_reg_5649[8]_i_10_n_3 ,\select_ln55_1_reg_5649[8]_i_11_n_3 ,\select_ln55_1_reg_5649[8]_i_12_n_3 ,\select_ln55_1_reg_5649[8]_i_13_n_3 ,\select_ln55_1_reg_5649[8]_i_14_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_2_reg_5664[0]_i_1 
       (.I0(\select_ln55_2_reg_5664[0]_i_2_n_3 ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_2_reg_5664[0]_i_2 
       (.I0(\select_ln55_1_reg_5649[0]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[0] ),
        .O(\select_ln55_2_reg_5664[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln55_2_reg_5664[1]_i_1 
       (.I0(\select_ln55_1_reg_5649[1]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[1]_0 ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_2_reg_5664[2]_i_1 
       (.I0(\select_ln55_2_reg_5664[2]_i_2_n_3 ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [2]));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \select_ln55_2_reg_5664[2]_i_2 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I4(\select_ln55_2_reg_5664_reg[2] ),
        .O(\select_ln55_2_reg_5664[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln55_2_reg_5664[3]_i_1 
       (.I0(\select_ln55_1_reg_5649[3]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[3]_0 ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_2_reg_5664[4]_i_1 
       (.I0(\select_ln55_2_reg_5664[4]_i_2_n_3 ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [4]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln55_2_reg_5664[4]_i_2 
       (.I0(\select_ln54_2_reg_5657_reg[4] ),
        .I1(\select_ln55_2_reg_5664_reg[8] ),
        .I2(\select_ln54_2_reg_5657_reg[4]_0 ),
        .I3(\select_ln55_1_reg_5649[4]_i_3_n_3 ),
        .I4(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .O(\select_ln55_2_reg_5664[4]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \select_ln55_2_reg_5664[5]_i_1 
       (.I0(\select_ln55_2_reg_5664_reg[5]_0 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649[5]_i_3_n_3 ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \select_ln55_2_reg_5664[6]_i_1 
       (.I0(\select_ln55_1_reg_5649[6]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_2_reg_5664_reg[6]_0 ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \select_ln55_2_reg_5664[7]_i_1 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .I4(\select_ln55_2_reg_5664_reg[7] ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \select_ln55_2_reg_5664[8]_i_1 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln55_2_reg_5664_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(select_ln50_2_fu_2222_p3),
        .I4(\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ),
        .O(\src_buf_V_6_3_reg_707_reg[7] [8]));
  LUT6 #(
    .INIT(64'hB80000B847000047)) 
    \select_ln55_2_reg_5664[8]_i_10 
       (.I0(\select_ln54_2_reg_5657_reg[4] ),
        .I1(\select_ln55_2_reg_5664_reg[8] ),
        .I2(\select_ln54_2_reg_5657_reg[4]_0 ),
        .I3(\select_ln55_2_reg_5664_reg[5]_0 ),
        .I4(\select_ln55_1_reg_5649[5]_i_3_n_3 ),
        .I5(\select_ln55_1_reg_5649[4]_i_3_n_3 ),
        .O(\select_ln55_2_reg_5664[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h740000748B00008B)) 
    \select_ln55_2_reg_5664[8]_i_11 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln55_2_reg_5664_reg[3]_0 ),
        .I4(\select_ln55_1_reg_5649[3]_i_3_n_3 ),
        .I5(\select_ln55_2_reg_5664_reg[2] ),
        .O(\select_ln55_2_reg_5664[8]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln55_2_reg_5664[8]_i_12 
       (.I0(\select_ln55_2_reg_5664_reg[1]_0 ),
        .I1(\select_ln55_1_reg_5649[1]_i_3_n_3 ),
        .I2(\select_ln55_2_reg_5664_reg[0] ),
        .I3(\select_ln55_1_reg_5649[0]_i_3_n_3 ),
        .O(\select_ln55_2_reg_5664[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \select_ln55_2_reg_5664[8]_i_3 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln55_2_reg_5664_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(select_ln50_2_fu_2222_p3),
        .O(\select_ln55_2_reg_5664[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB800B800FFB8B800)) 
    \select_ln55_2_reg_5664[8]_i_4 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln55_2_reg_5664_reg[7] ),
        .I4(\select_ln55_2_reg_5664_reg[6]_0 ),
        .I5(\select_ln55_1_reg_5649[6]_i_3_n_3 ),
        .O(\select_ln55_2_reg_5664[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h00FF0000B8FF00B8)) 
    \select_ln55_2_reg_5664[8]_i_5 
       (.I0(\select_ln54_2_reg_5657_reg[4] ),
        .I1(\select_ln55_2_reg_5664_reg[8] ),
        .I2(\select_ln54_2_reg_5657_reg[4]_0 ),
        .I3(\select_ln55_1_reg_5649[5]_i_3_n_3 ),
        .I4(\select_ln55_2_reg_5664_reg[5]_0 ),
        .I5(\select_ln55_1_reg_5649[4]_i_3_n_3 ),
        .O(\select_ln55_2_reg_5664[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8BFF008B00FF0000)) 
    \select_ln55_2_reg_5664[8]_i_6 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [2]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649_reg[2] ),
        .I3(\select_ln55_1_reg_5649[3]_i_3_n_3 ),
        .I4(\select_ln55_2_reg_5664_reg[3]_0 ),
        .I5(\select_ln55_2_reg_5664_reg[2] ),
        .O(\select_ln55_2_reg_5664[8]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \select_ln55_2_reg_5664[8]_i_7 
       (.I0(\select_ln55_1_reg_5649[1]_i_3_n_3 ),
        .I1(\select_ln55_2_reg_5664_reg[1]_0 ),
        .I2(\select_ln55_2_reg_5664_reg[0] ),
        .I3(\select_ln55_1_reg_5649[0]_i_3_n_3 ),
        .O(\select_ln55_2_reg_5664[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \select_ln55_2_reg_5664[8]_i_8 
       (.I0(sub_ln1351_7_fu_2110_p2),
        .I1(\select_ln55_2_reg_5664_reg[8] ),
        .I2(sub_ln1351_8_fu_2120_p2),
        .I3(select_ln50_2_fu_2222_p3),
        .O(\select_ln55_2_reg_5664[8]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h47B80000000047B8)) 
    \select_ln55_2_reg_5664[8]_i_9 
       (.I0(\src_buf_V_3_3_1_reg_1186_reg[7] [7]),
        .I1(\select_ln55_1_reg_5649_reg[7]_i_2_n_6 ),
        .I2(sub_ln1351_6_fu_2100_p2[0]),
        .I3(\select_ln55_2_reg_5664_reg[7] ),
        .I4(\select_ln55_2_reg_5664_reg[6]_0 ),
        .I5(\select_ln55_1_reg_5649[6]_i_3_n_3 ),
        .O(\select_ln55_2_reg_5664[8]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln55_2_reg_5664_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln55_2_reg_5664_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln55_2_reg_5664_reg[8]_i_2_n_6 ,\select_ln55_2_reg_5664_reg[8]_i_2_n_7 ,\select_ln55_2_reg_5664_reg[8]_i_2_n_8 ,\select_ln55_2_reg_5664_reg[8]_i_2_n_9 ,\select_ln55_2_reg_5664_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln55_2_reg_5664[8]_i_3_n_3 ,\select_ln55_2_reg_5664[8]_i_4_n_3 ,\select_ln55_2_reg_5664[8]_i_5_n_3 ,\select_ln55_2_reg_5664[8]_i_6_n_3 ,\select_ln55_2_reg_5664[8]_i_7_n_3 }),
        .O(\NLW_select_ln55_2_reg_5664_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln55_2_reg_5664[8]_i_8_n_3 ,\select_ln55_2_reg_5664[8]_i_9_n_3 ,\select_ln55_2_reg_5664[8]_i_10_n_3 ,\select_ln55_2_reg_5664[8]_i_11_n_3 ,\select_ln55_2_reg_5664[8]_i_12_n_3 }));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_reg_5634[0]_i_1 
       (.I0(\select_ln55_reg_5634[0]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_reg_5634[0]_i_2 
       (.I0(\select_ln55_reg_5634_reg[0] ),
        .I1(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649[0]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_reg_5634[1]_i_1 
       (.I0(\select_ln55_reg_5634[1]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln55_reg_5634[1]_i_2 
       (.I0(\select_ln55_reg_5634_reg[1] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[1]_0 ),
        .I3(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I4(\select_ln55_1_reg_5649[1]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_reg_5634[2]_i_1 
       (.I0(\select_ln55_reg_5634[2]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln55_reg_5634[2]_i_2 
       (.I0(\select_ln55_reg_5634_reg[2] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[2]_0 ),
        .I3(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I4(\select_ln55_1_reg_5649[2]_i_3_n_3 ),
        .O(\select_ln55_reg_5634[2]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_reg_5634[3]_i_1 
       (.I0(\select_ln55_reg_5634[3]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_reg_5634[3]_i_2 
       (.I0(\select_ln55_reg_5634_reg[3] ),
        .I1(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649[3]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_reg_5634[4]_i_1 
       (.I0(\select_ln55_reg_5634[4]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln55_reg_5634[4]_i_2 
       (.I0(\select_ln54_reg_5627_reg[4] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln54_reg_5627_reg[4]_0 ),
        .I3(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I4(\select_ln55_1_reg_5649[4]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln55_reg_5634[5]_i_1 
       (.I0(\select_ln55_reg_5634[5]_i_2_n_3 ),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln55_reg_5634[5]_i_2 
       (.I0(\select_ln55_reg_5634_reg[5] ),
        .I1(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_1_reg_5649[5]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[5]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \select_ln55_reg_5634[6]_i_1 
       (.I0(\select_ln55_1_reg_5649[6]_i_2_n_3 ),
        .I1(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I2(\select_ln55_reg_5634_reg[6] ),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h74777444)) 
    \select_ln55_reg_5634[7]_i_1 
       (.I0(\select_ln55_reg_5634_reg[7] ),
        .I1(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I2(\trunc_ln324_3_reg_5349_reg[2] ),
        .I3(\select_ln55_reg_5634_reg[7]_i_2_n_6 ),
        .I4(\trunc_ln324_4_reg_5354_reg[2] ),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln55_reg_5634[7]_i_10 
       (.I0(\sub_ln1351_3_reg_5509[4]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[4]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[5]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[5]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[7]_i_10_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln55_reg_5634[7]_i_11 
       (.I0(\sub_ln1351_3_reg_5509[2]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[2]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[3]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[3]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[7]_i_11_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln55_reg_5634[7]_i_12 
       (.I0(\sub_ln1351_3_reg_5509[0]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[0]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519[1]_i_2_n_3 ),
        .I3(\sub_ln1351_3_reg_5509[1]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h5404FD5D00000000)) 
    \select_ln55_reg_5634[7]_i_3 
       (.I0(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I4(\sub_ln1351_3_reg_5509[8]_i_2_n_3 ),
        .I5(\src_buf_V_3_3_1_reg_1186_reg[7]_0 ),
        .O(\select_ln55_reg_5634[7]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln55_reg_5634[7]_i_4 
       (.I0(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ),
        .I1(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ),
        .I2(\trunc_ln324_4_reg_5354_reg[2] ),
        .I3(\trunc_ln324_3_reg_5349_reg[2] ),
        .O(\select_ln55_reg_5634[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln55_reg_5634[7]_i_5 
       (.I0(\sub_ln1351_4_reg_5519[4]_i_2_n_3 ),
        .I1(\sub_ln1351_3_reg_5509[4]_i_2_n_3 ),
        .I2(\sub_ln1351_3_reg_5509[5]_i_2_n_3 ),
        .I3(\sub_ln1351_4_reg_5519[5]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln55_reg_5634[7]_i_6 
       (.I0(\sub_ln1351_4_reg_5519[2]_i_2_n_3 ),
        .I1(\sub_ln1351_3_reg_5509[2]_i_2_n_3 ),
        .I2(\sub_ln1351_3_reg_5509[3]_i_2_n_3 ),
        .I3(\sub_ln1351_4_reg_5519[3]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[7]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \select_ln55_reg_5634[7]_i_7 
       (.I0(\sub_ln1351_4_reg_5519[0]_i_2_n_3 ),
        .I1(\sub_ln1351_3_reg_5509[0]_i_2_n_3 ),
        .I2(\sub_ln1351_3_reg_5509[1]_i_2_n_3 ),
        .I3(\sub_ln1351_4_reg_5519[1]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hABFB02A25404FD5D)) 
    \select_ln55_reg_5634[7]_i_8 
       (.I0(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I4(\sub_ln1351_3_reg_5509[8]_i_2_n_3 ),
        .I5(\src_buf_V_3_3_1_reg_1186_reg[7]_0 ),
        .O(\select_ln55_reg_5634[7]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \select_ln55_reg_5634[7]_i_9 
       (.I0(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ),
        .I2(\trunc_ln324_3_reg_5349_reg[2] ),
        .I3(\trunc_ln324_4_reg_5354_reg[2] ),
        .O(\select_ln55_reg_5634[7]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln55_reg_5634[8]_i_1 
       (.I0(sub_ln1351_1_fu_2050_p2[1]),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[1]),
        .I3(\select_ln55_reg_5634_reg[8]_i_2_n_6 ),
        .I4(select_ln50_1_fu_2194_p3),
        .O(\src_buf_V_0_3_reg_1019_reg[7] [8]));
  LUT6 #(
    .INIT(64'hB80000B847000047)) 
    \select_ln55_reg_5634[8]_i_10 
       (.I0(\select_ln54_reg_5627_reg[4] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln54_reg_5627_reg[4]_0 ),
        .I3(\select_ln55_reg_5634_reg[5] ),
        .I4(\select_ln55_1_reg_5649[5]_i_2_n_3 ),
        .I5(\select_ln55_1_reg_5649[4]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[8]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'hB80000B847000047)) 
    \select_ln55_reg_5634[8]_i_11 
       (.I0(\select_ln55_reg_5634_reg[2] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[2]_0 ),
        .I3(\select_ln55_reg_5634_reg[3] ),
        .I4(\select_ln55_1_reg_5649[3]_i_2_n_3 ),
        .I5(\select_ln55_1_reg_5649[2]_i_3_n_3 ),
        .O(\select_ln55_reg_5634[8]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \select_ln55_reg_5634[8]_i_12 
       (.I0(\select_ln55_reg_5634_reg[1] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[1]_0 ),
        .I3(\select_ln55_1_reg_5649[1]_i_2_n_3 ),
        .I4(\select_ln55_reg_5634_reg[0] ),
        .I5(\select_ln55_1_reg_5649[0]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[8]_i_12_n_3 ));
  LUT4 #(
    .INIT(16'h4700)) 
    \select_ln55_reg_5634[8]_i_3 
       (.I0(sub_ln1351_1_fu_2050_p2[1]),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[1]),
        .I3(select_ln50_1_fu_2194_p3),
        .O(\select_ln55_reg_5634[8]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h1171)) 
    \select_ln55_reg_5634[8]_i_4 
       (.I0(\select_ln55_1_reg_5649[7]_i_3_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7] ),
        .I2(\select_ln55_1_reg_5649[6]_i_2_n_3 ),
        .I3(\select_ln55_reg_5634_reg[6] ),
        .O(\select_ln55_reg_5634[8]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h4700FF470000FF00)) 
    \select_ln55_reg_5634[8]_i_5 
       (.I0(\select_ln54_reg_5627_reg[4] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln54_reg_5627_reg[4]_0 ),
        .I3(\select_ln55_1_reg_5649[5]_i_2_n_3 ),
        .I4(\select_ln55_reg_5634_reg[5] ),
        .I5(\select_ln55_1_reg_5649[4]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[8]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h4700FF470000FF00)) 
    \select_ln55_reg_5634[8]_i_6 
       (.I0(\select_ln55_reg_5634_reg[2] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[2]_0 ),
        .I3(\select_ln55_1_reg_5649[3]_i_2_n_3 ),
        .I4(\select_ln55_reg_5634_reg[3] ),
        .I5(\select_ln55_1_reg_5649[2]_i_3_n_3 ),
        .O(\select_ln55_reg_5634[8]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h47004700FF474700)) 
    \select_ln55_reg_5634[8]_i_7 
       (.I0(\select_ln55_reg_5634_reg[1] ),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(\select_ln55_reg_5634_reg[1]_0 ),
        .I3(\select_ln55_1_reg_5649[1]_i_2_n_3 ),
        .I4(\select_ln55_1_reg_5649[0]_i_2_n_3 ),
        .I5(\select_ln55_reg_5634_reg[0] ),
        .O(\select_ln55_reg_5634[8]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'hB847)) 
    \select_ln55_reg_5634[8]_i_8 
       (.I0(sub_ln1351_1_fu_2050_p2[1]),
        .I1(\select_ln55_reg_5634_reg[8] ),
        .I2(sub_ln1351_2_fu_2060_p2[1]),
        .I3(select_ln50_1_fu_2194_p3),
        .O(\select_ln55_reg_5634[8]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \select_ln55_reg_5634[8]_i_9 
       (.I0(\select_ln55_1_reg_5649[7]_i_3_n_3 ),
        .I1(\select_ln55_reg_5634_reg[7] ),
        .I2(\select_ln55_reg_5634_reg[6] ),
        .I3(\select_ln55_1_reg_5649[6]_i_2_n_3 ),
        .O(\select_ln55_reg_5634[8]_i_9_n_3 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln55_reg_5634_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln55_reg_5634_reg[7]_i_2_CO_UNCONNECTED [7:5],\select_ln55_reg_5634_reg[7]_i_2_n_6 ,\select_ln55_reg_5634_reg[7]_i_2_n_7 ,\select_ln55_reg_5634_reg[7]_i_2_n_8 ,\select_ln55_reg_5634_reg[7]_i_2_n_9 ,\select_ln55_reg_5634_reg[7]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln55_reg_5634[7]_i_3_n_3 ,\select_ln55_reg_5634[7]_i_4_n_3 ,\select_ln55_reg_5634[7]_i_5_n_3 ,\select_ln55_reg_5634[7]_i_6_n_3 ,\select_ln55_reg_5634[7]_i_7_n_3 }),
        .O(\NLW_select_ln55_reg_5634_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln55_reg_5634[7]_i_8_n_3 ,\select_ln55_reg_5634[7]_i_9_n_3 ,\select_ln55_reg_5634[7]_i_10_n_3 ,\select_ln55_reg_5634[7]_i_11_n_3 ,\select_ln55_reg_5634[7]_i_12_n_3 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \select_ln55_reg_5634_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln55_reg_5634_reg[8]_i_2_CO_UNCONNECTED [7:5],\select_ln55_reg_5634_reg[8]_i_2_n_6 ,\select_ln55_reg_5634_reg[8]_i_2_n_7 ,\select_ln55_reg_5634_reg[8]_i_2_n_8 ,\select_ln55_reg_5634_reg[8]_i_2_n_9 ,\select_ln55_reg_5634_reg[8]_i_2_n_10 }),
        .DI({1'b0,1'b0,1'b0,\select_ln55_reg_5634[8]_i_3_n_3 ,\select_ln55_reg_5634[8]_i_4_n_3 ,\select_ln55_reg_5634[8]_i_5_n_3 ,\select_ln55_reg_5634[8]_i_6_n_3 ,\select_ln55_reg_5634[8]_i_7_n_3 }),
        .O(\NLW_select_ln55_reg_5634_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\select_ln55_reg_5634[8]_i_8_n_3 ,\select_ln55_reg_5634[8]_i_9_n_3 ,\select_ln55_reg_5634[8]_i_10_n_3 ,\select_ln55_reg_5634[8]_i_11_n_3 ,\select_ln55_reg_5634[8]_i_12_n_3 }));
  LUT5 #(
    .INIT(32'hAAAAEFEA)) 
    \src_buf_V_0_3_1_reg_1318[0]_i_1 
       (.I0(\src_buf_V_0_3_1_reg_1318[0]_i_2_n_3 ),
        .I1(\src_buf_V_0_3_1_reg_1318_reg[7] [0]),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I3(\src_buf_V_0_3_1_reg_1318_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hB8BBB88800000000)) 
    \src_buf_V_0_3_1_reg_1318[0]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .O(\src_buf_V_0_3_1_reg_1318[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1318[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_31 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_3_1_reg_1318_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_3_1_reg_1318_reg[7]_0 [1]),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1318[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_32 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_3_1_reg_1318_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_3_1_reg_1318_reg[7]_0 [2]),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1318[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_33 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_3_1_reg_1318_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_3_1_reg_1318_reg[7]_0 [3]),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1318[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_34 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_3_1_reg_1318_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_3_1_reg_1318_reg[7]_0 [4]),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1318[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_35 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_3_1_reg_1318_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_3_1_reg_1318_reg[7]_0 [5]),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1318[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_36 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_3_1_reg_1318_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_3_1_reg_1318_reg[7]_0 [6]),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_3_1_reg_1318[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_37 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_3_1_reg_1318_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_3_1_reg_1318_reg[7]_0 [7]),
        .O(\src_buf_V_0_3_reg_1019_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hB8BBB888F0FFF000)) 
    \src_buf_V_0_4_1_reg_1306[0]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .O(\src_buf_V_0_6_3_reg_1008_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1306[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_31 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [1]),
        .O(\src_buf_V_0_6_3_reg_1008_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1306[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_32 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [2]),
        .O(\src_buf_V_0_6_3_reg_1008_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1306[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_33 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [3]),
        .O(\src_buf_V_0_6_3_reg_1008_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1306[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_34 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [4]),
        .O(\src_buf_V_0_6_3_reg_1008_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1306[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_35 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [5]),
        .O(\src_buf_V_0_6_3_reg_1008_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1306[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_36 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [6]),
        .O(\src_buf_V_0_6_3_reg_1008_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_4_1_reg_1306[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_37 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [7]),
        .O(\src_buf_V_0_6_3_reg_1008_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[0]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [0]),
        .O(src_buf_V_0_5_fu_2430_p3));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_5_reg_5715[0]_i_3 
       (.I0(buf_3_V_q0[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .I2(\src_buf_V_0_4_1_reg_1306_reg[0] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [0]),
        .I4(\src_buf_V_0_4_1_reg_1306_reg[0] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [0]),
        .O(\src_buf_V_0_5_reg_5715[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[1]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [1]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_31 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_5_reg_5715[1]_i_3 
       (.I0(buf_3_V_q0[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .I2(\src_buf_V_0_4_1_reg_1306_reg[0] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [1]),
        .I4(\src_buf_V_0_4_1_reg_1306_reg[0] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [1]),
        .O(\src_buf_V_0_5_reg_5715[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[2]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [2]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_32 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_5_reg_5715[2]_i_3 
       (.I0(buf_3_V_q0[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .I2(\src_buf_V_0_4_1_reg_1306_reg[0] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [2]),
        .I4(\src_buf_V_0_4_1_reg_1306_reg[0] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [2]),
        .O(\src_buf_V_0_5_reg_5715[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[3]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [3]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_33 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_5_reg_5715[3]_i_3 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .I2(\src_buf_V_0_4_1_reg_1306_reg[0] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [3]),
        .I4(\src_buf_V_0_4_1_reg_1306_reg[0] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [3]),
        .O(\src_buf_V_0_5_reg_5715[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[4]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [4]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_34 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_5_reg_5715[4]_i_3 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .I2(\src_buf_V_0_4_1_reg_1306_reg[0] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [4]),
        .I4(\src_buf_V_0_4_1_reg_1306_reg[0] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [4]),
        .O(\src_buf_V_0_5_reg_5715[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[5]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [5]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_35 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_5_reg_5715[5]_i_3 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .I2(\src_buf_V_0_4_1_reg_1306_reg[0] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [5]),
        .I4(\src_buf_V_0_4_1_reg_1306_reg[0] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [5]),
        .O(\src_buf_V_0_5_reg_5715[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[6]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [6]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_5_reg_5715[6]_i_3 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .I2(\src_buf_V_0_4_1_reg_1306_reg[0] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [6]),
        .I4(\src_buf_V_0_4_1_reg_1306_reg[0] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [6]),
        .O(\src_buf_V_0_5_reg_5715[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_0_5_reg_5715[7]_i_1 
       (.I0(\src_buf_V_0_5_reg_5715_reg[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_0_5_reg_5715_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_0_5_reg_5715_reg[7]_0 [7]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_37 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_0_5_reg_5715[7]_i_3 
       (.I0(buf_3_V_q0[7]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .I2(\src_buf_V_0_4_1_reg_1306_reg[0] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [7]),
        .I4(\src_buf_V_0_4_1_reg_1306_reg[0] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [7]),
        .O(\src_buf_V_0_5_reg_5715[7]_i_3_n_3 ));
  MUXF7 \src_buf_V_0_5_reg_5715_reg[0]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715[0]_i_3_n_3 ),
        .I1(\src_buf_V_0_4_1_reg_1306_reg[0]_0 ),
        .O(\src_buf_V_0_5_reg_5715_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_0_4_1_reg_1306_reg[0] [2]));
  MUXF7 \src_buf_V_0_5_reg_5715_reg[1]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715[1]_i_3_n_3 ),
        .I1(\src_buf_V_0_5_reg_5715_reg[1] ),
        .O(\src_buf_V_0_5_reg_5715_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_0_4_1_reg_1306_reg[0] [2]));
  MUXF7 \src_buf_V_0_5_reg_5715_reg[2]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715[2]_i_3_n_3 ),
        .I1(\src_buf_V_0_5_reg_5715_reg[2] ),
        .O(\src_buf_V_0_5_reg_5715_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_0_4_1_reg_1306_reg[0] [2]));
  MUXF7 \src_buf_V_0_5_reg_5715_reg[3]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715[3]_i_3_n_3 ),
        .I1(\src_buf_V_0_5_reg_5715_reg[3] ),
        .O(\src_buf_V_0_5_reg_5715_reg[3]_i_2_n_3 ),
        .S(\src_buf_V_0_4_1_reg_1306_reg[0] [2]));
  MUXF7 \src_buf_V_0_5_reg_5715_reg[4]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715[4]_i_3_n_3 ),
        .I1(\src_buf_V_0_5_reg_5715_reg[4] ),
        .O(\src_buf_V_0_5_reg_5715_reg[4]_i_2_n_3 ),
        .S(\src_buf_V_0_4_1_reg_1306_reg[0] [2]));
  MUXF7 \src_buf_V_0_5_reg_5715_reg[5]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715[5]_i_3_n_3 ),
        .I1(\src_buf_V_0_5_reg_5715_reg[5] ),
        .O(\src_buf_V_0_5_reg_5715_reg[5]_i_2_n_3 ),
        .S(\src_buf_V_0_4_1_reg_1306_reg[0] [2]));
  MUXF7 \src_buf_V_0_5_reg_5715_reg[6]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715[6]_i_3_n_3 ),
        .I1(\src_buf_V_0_5_reg_5715_reg[6] ),
        .O(\src_buf_V_0_5_reg_5715_reg[6]_i_2_n_3 ),
        .S(\src_buf_V_0_4_1_reg_1306_reg[0] [2]));
  MUXF7 \src_buf_V_0_5_reg_5715_reg[7]_i_2 
       (.I0(\src_buf_V_0_5_reg_5715[7]_i_3_n_3 ),
        .I1(\src_buf_V_0_5_reg_5715_reg[7]_1 ),
        .O(\src_buf_V_0_5_reg_5715_reg[7]_i_2_n_3 ),
        .S(\src_buf_V_0_4_1_reg_1306_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1294[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1294_reg[7] [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_1_2_1_reg_1294_reg[7]_0 [0]),
        .O(\src_buf_V_1_2_reg_985_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1294[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1294_reg[7] [1]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_1_2_1_reg_1294_reg[7]_0 [1]),
        .O(\src_buf_V_1_2_reg_985_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1294[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1294_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_2_1_reg_1294_reg[7]_0 [2]),
        .O(\src_buf_V_1_2_reg_985_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1294[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1294_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_2_1_reg_1294_reg[7]_0 [3]),
        .O(\src_buf_V_1_2_reg_985_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1294[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1294_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_2_1_reg_1294_reg[7]_0 [4]),
        .O(\src_buf_V_1_2_reg_985_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1294[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1294_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_2_1_reg_1294_reg[7]_0 [5]),
        .O(\src_buf_V_1_2_reg_985_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1294[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1294_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_2_1_reg_1294_reg[7]_0 [6]),
        .O(\src_buf_V_1_2_reg_985_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_2_1_reg_1294[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_2_1_reg_1294_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_2_1_reg_1294_reg[7]_0 [7]),
        .O(\src_buf_V_1_2_reg_985_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1282[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1282_reg[7] [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_1_3_1_reg_1282_reg[7]_0 [0]),
        .O(\src_buf_V_1_3_reg_974_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1282[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1282_reg[7] [1]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_1_3_1_reg_1282_reg[7]_0 [1]),
        .O(\src_buf_V_1_3_reg_974_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1282[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1282_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_3_1_reg_1282_reg[7]_0 [2]),
        .O(\src_buf_V_1_3_reg_974_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1282[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1282_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_3_1_reg_1282_reg[7]_0 [3]),
        .O(\src_buf_V_1_3_reg_974_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1282[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1282_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_3_1_reg_1282_reg[7]_0 [4]),
        .O(\src_buf_V_1_3_reg_974_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1282[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1282_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_3_1_reg_1282_reg[7]_0 [5]),
        .O(\src_buf_V_1_3_reg_974_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1282[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1282_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_3_1_reg_1282_reg[7]_0 [6]),
        .O(\src_buf_V_1_3_reg_974_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_3_1_reg_1282[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_3_1_reg_1282_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_3_1_reg_1282_reg[7]_0 [7]),
        .O(\src_buf_V_1_3_reg_974_reg[7] [7]));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \src_buf_V_1_4_1_reg_1270[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_0 [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7] [0]),
        .O(\src_buf_V_1_6_3_reg_963_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1270[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [1]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [1]),
        .O(\src_buf_V_1_6_3_reg_963_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1270[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [2]),
        .O(\src_buf_V_1_6_3_reg_963_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1270[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [3]),
        .O(\src_buf_V_1_6_3_reg_963_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1270[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [4]),
        .O(\src_buf_V_1_6_3_reg_963_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1270[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [5]),
        .O(\src_buf_V_1_6_3_reg_963_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1270[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [6]),
        .O(\src_buf_V_1_6_3_reg_963_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_4_1_reg_1270[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [7]),
        .O(\src_buf_V_1_6_3_reg_963_reg[7] [7]));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \src_buf_V_1_5_reg_5709[0]_i_1 
       (.I0(\src_buf_V_1_5_reg_5709_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_0 [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7] [0]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_23 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_5_reg_5709[0]_i_3 
       (.I0(buf_3_V_q0[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [0]),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [0]),
        .O(\src_buf_V_1_5_reg_5709[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[1]_i_1 
       (.I0(\src_buf_V_1_5_reg_5709_reg[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [1]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [1]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_24 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_5_reg_5709[1]_i_3 
       (.I0(buf_3_V_q0[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [1]),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [1]),
        .O(\src_buf_V_1_5_reg_5709[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[2]_i_1 
       (.I0(\src_buf_V_1_5_reg_5709_reg[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [2]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_25 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_5_reg_5709[2]_i_3 
       (.I0(buf_3_V_q0[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [2]),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [2]),
        .O(\src_buf_V_1_5_reg_5709[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[3]_i_1 
       (.I0(\src_buf_V_1_5_reg_5709_reg[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [3]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_26 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_5_reg_5709[3]_i_3 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [3]),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [3]),
        .O(\src_buf_V_1_5_reg_5709[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[4]_i_1 
       (.I0(\src_buf_V_1_5_reg_5709_reg[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [4]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_27 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_5_reg_5709[4]_i_3 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [4]),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [4]),
        .O(\src_buf_V_1_5_reg_5709[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[5]_i_1 
       (.I0(\src_buf_V_1_5_reg_5709_reg[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [5]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_28 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_5_reg_5709[5]_i_3 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [5]),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [5]),
        .O(\src_buf_V_1_5_reg_5709[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[6]_i_1 
       (.I0(\src_buf_V_1_5_reg_5709_reg[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [6]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_29 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_5_reg_5709[6]_i_3 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [6]),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [6]),
        .O(\src_buf_V_1_5_reg_5709[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_1_5_reg_5709[7]_i_1 
       (.I0(\src_buf_V_1_5_reg_5709_reg[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_1_5_reg_5709_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_0 [7]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_30 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_1_5_reg_5709[7]_i_3 
       (.I0(buf_3_V_q0[7]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .I2(\src_buf_V_1_5_reg_5709_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [7]),
        .I4(\src_buf_V_1_5_reg_5709_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [7]),
        .O(\src_buf_V_1_5_reg_5709[7]_i_3_n_3 ));
  MUXF7 \src_buf_V_1_5_reg_5709_reg[0]_i_2 
       (.I0(\src_buf_V_1_5_reg_5709[0]_i_3_n_3 ),
        .I1(\src_buf_V_1_5_reg_5709_reg[0] ),
        .O(\src_buf_V_1_5_reg_5709_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_1_5_reg_5709_reg[7]_1 [2]));
  MUXF7 \src_buf_V_1_5_reg_5709_reg[1]_i_2 
       (.I0(\src_buf_V_1_5_reg_5709[1]_i_3_n_3 ),
        .I1(\src_buf_V_1_5_reg_5709_reg[1] ),
        .O(\src_buf_V_1_5_reg_5709_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_1_5_reg_5709_reg[7]_1 [2]));
  MUXF7 \src_buf_V_1_5_reg_5709_reg[2]_i_2 
       (.I0(\src_buf_V_1_5_reg_5709[2]_i_3_n_3 ),
        .I1(\src_buf_V_1_5_reg_5709_reg[2] ),
        .O(\src_buf_V_1_5_reg_5709_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_1_5_reg_5709_reg[7]_1 [2]));
  MUXF7 \src_buf_V_1_5_reg_5709_reg[3]_i_2 
       (.I0(\src_buf_V_1_5_reg_5709[3]_i_3_n_3 ),
        .I1(\src_buf_V_1_5_reg_5709_reg[3] ),
        .O(\src_buf_V_1_5_reg_5709_reg[3]_i_2_n_3 ),
        .S(\src_buf_V_1_5_reg_5709_reg[7]_1 [2]));
  MUXF7 \src_buf_V_1_5_reg_5709_reg[4]_i_2 
       (.I0(\src_buf_V_1_5_reg_5709[4]_i_3_n_3 ),
        .I1(\src_buf_V_1_5_reg_5709_reg[4] ),
        .O(\src_buf_V_1_5_reg_5709_reg[4]_i_2_n_3 ),
        .S(\src_buf_V_1_5_reg_5709_reg[7]_1 [2]));
  MUXF7 \src_buf_V_1_5_reg_5709_reg[5]_i_2 
       (.I0(\src_buf_V_1_5_reg_5709[5]_i_3_n_3 ),
        .I1(\src_buf_V_1_5_reg_5709_reg[5] ),
        .O(\src_buf_V_1_5_reg_5709_reg[5]_i_2_n_3 ),
        .S(\src_buf_V_1_5_reg_5709_reg[7]_1 [2]));
  MUXF7 \src_buf_V_1_5_reg_5709_reg[6]_i_2 
       (.I0(\src_buf_V_1_5_reg_5709[6]_i_3_n_3 ),
        .I1(\src_buf_V_1_5_reg_5709_reg[6] ),
        .O(\src_buf_V_1_5_reg_5709_reg[6]_i_2_n_3 ),
        .S(\src_buf_V_1_5_reg_5709_reg[7]_1 [2]));
  MUXF7 \src_buf_V_1_5_reg_5709_reg[7]_i_2 
       (.I0(\src_buf_V_1_5_reg_5709[7]_i_3_n_3 ),
        .I1(\src_buf_V_1_5_reg_5709_reg[7]_2 ),
        .O(\src_buf_V_1_5_reg_5709_reg[7]_i_2_n_3 ),
        .S(\src_buf_V_1_5_reg_5709_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1258[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_1_1_reg_1258_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_1_1_reg_1258_reg[7]_0 [0]),
        .O(\src_buf_V_2_1_reg_940_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1258[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_1_1_reg_1258_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_1_1_reg_1258_reg[7]_0 [1]),
        .O(\src_buf_V_2_1_reg_940_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1258[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_1_1_reg_1258_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_1_1_reg_1258_reg[7]_0 [2]),
        .O(\src_buf_V_2_1_reg_940_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1258[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_1_1_reg_1258_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_1_1_reg_1258_reg[7]_0 [3]),
        .O(\src_buf_V_2_1_reg_940_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1258[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_1_1_reg_1258_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_1_1_reg_1258_reg[7]_0 [4]),
        .O(\src_buf_V_2_1_reg_940_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1258[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_1_1_reg_1258_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_1_1_reg_1258_reg[7]_0 [5]),
        .O(\src_buf_V_2_1_reg_940_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1258[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_1_1_reg_1258_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_1_1_reg_1258_reg[7]_0 [6]),
        .O(\src_buf_V_2_1_reg_940_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_1_1_reg_1258[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_1_1_reg_1258_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_1_1_reg_1258_reg[7]_0 [7]),
        .O(\src_buf_V_2_1_reg_940_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1246[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_2_1_reg_1246_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_2_1_reg_1246_reg[7]_0 [0]),
        .O(\src_buf_V_2_2_reg_929_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1246[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_2_1_reg_1246_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_2_1_reg_1246_reg[7]_0 [1]),
        .O(\src_buf_V_2_2_reg_929_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1246[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_2_1_reg_1246_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_2_1_reg_1246_reg[7]_0 [2]),
        .O(\src_buf_V_2_2_reg_929_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1246[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_2_1_reg_1246_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_2_1_reg_1246_reg[7]_0 [3]),
        .O(\src_buf_V_2_2_reg_929_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1246[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_2_1_reg_1246_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_2_1_reg_1246_reg[7]_0 [4]),
        .O(\src_buf_V_2_2_reg_929_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1246[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_2_1_reg_1246_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_2_1_reg_1246_reg[7]_0 [5]),
        .O(\src_buf_V_2_2_reg_929_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1246[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_2_1_reg_1246_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_2_1_reg_1246_reg[7]_0 [6]),
        .O(\src_buf_V_2_2_reg_929_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_2_1_reg_1246[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_2_1_reg_1246_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_2_1_reg_1246_reg[7]_0 [7]),
        .O(\src_buf_V_2_2_reg_929_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1234[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_3_1_reg_1234_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_3_1_reg_1234_reg[7]_0 [0]),
        .O(\src_buf_V_2_3_reg_918_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1234[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_3_1_reg_1234_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_3_1_reg_1234_reg[7]_0 [1]),
        .O(\src_buf_V_2_3_reg_918_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1234[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_3_1_reg_1234_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_3_1_reg_1234_reg[7]_0 [2]),
        .O(\src_buf_V_2_3_reg_918_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1234[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_3_1_reg_1234_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_3_1_reg_1234_reg[7]_0 [3]),
        .O(\src_buf_V_2_3_reg_918_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1234[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_3_1_reg_1234_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_3_1_reg_1234_reg[7]_0 [4]),
        .O(\src_buf_V_2_3_reg_918_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1234[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_3_1_reg_1234_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_3_1_reg_1234_reg[7]_0 [5]),
        .O(\src_buf_V_2_3_reg_918_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1234[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_3_1_reg_1234_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_3_1_reg_1234_reg[7]_0 [6]),
        .O(\src_buf_V_2_3_reg_918_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_3_1_reg_1234[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_3_1_reg_1234_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_3_1_reg_1234_reg[7]_0 [7]),
        .O(\src_buf_V_2_3_reg_918_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1222[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [0]),
        .O(\src_buf_V_2_6_3_reg_907_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1222[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [1]),
        .O(\src_buf_V_2_6_3_reg_907_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1222[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [2]),
        .O(\src_buf_V_2_6_3_reg_907_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1222[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [3]),
        .O(\src_buf_V_2_6_3_reg_907_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1222[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [4]),
        .O(\src_buf_V_2_6_3_reg_907_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1222[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [5]),
        .O(\src_buf_V_2_6_3_reg_907_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1222[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [6]),
        .O(\src_buf_V_2_6_3_reg_907_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_4_1_reg_1222[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [7]),
        .O(\src_buf_V_2_6_3_reg_907_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[0]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [0]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_15 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_5_reg_5703[0]_i_3 
       (.I0(buf_3_V_q0[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .I2(\src_buf_V_2_5_reg_5703_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [0]),
        .I4(\src_buf_V_2_5_reg_5703_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [0]),
        .O(\src_buf_V_2_5_reg_5703[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[1]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [1]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_16 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_5_reg_5703[1]_i_3 
       (.I0(buf_3_V_q0[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .I2(\src_buf_V_2_5_reg_5703_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [1]),
        .I4(\src_buf_V_2_5_reg_5703_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [1]),
        .O(\src_buf_V_2_5_reg_5703[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[2]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [2]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_17 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_5_reg_5703[2]_i_3 
       (.I0(buf_3_V_q0[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .I2(\src_buf_V_2_5_reg_5703_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [2]),
        .I4(\src_buf_V_2_5_reg_5703_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [2]),
        .O(\src_buf_V_2_5_reg_5703[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[3]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [3]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_18 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_5_reg_5703[3]_i_3 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .I2(\src_buf_V_2_5_reg_5703_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [3]),
        .I4(\src_buf_V_2_5_reg_5703_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [3]),
        .O(\src_buf_V_2_5_reg_5703[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[4]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [4]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_19 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_5_reg_5703[4]_i_3 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .I2(\src_buf_V_2_5_reg_5703_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [4]),
        .I4(\src_buf_V_2_5_reg_5703_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [4]),
        .O(\src_buf_V_2_5_reg_5703[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[5]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [5]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_20 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_5_reg_5703[5]_i_3 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .I2(\src_buf_V_2_5_reg_5703_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [5]),
        .I4(\src_buf_V_2_5_reg_5703_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [5]),
        .O(\src_buf_V_2_5_reg_5703[5]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[6]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [6]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_21 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_5_reg_5703[6]_i_3 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .I2(\src_buf_V_2_5_reg_5703_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [6]),
        .I4(\src_buf_V_2_5_reg_5703_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [6]),
        .O(\src_buf_V_2_5_reg_5703[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_2_5_reg_5703[7]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_2_5_reg_5703_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_2_5_reg_5703_reg[7]_0 [7]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_22 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_2_5_reg_5703[7]_i_3 
       (.I0(buf_3_V_q0[7]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .I2(\src_buf_V_2_5_reg_5703_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [7]),
        .I4(\src_buf_V_2_5_reg_5703_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [7]),
        .O(\src_buf_V_2_5_reg_5703[7]_i_3_n_3 ));
  MUXF7 \src_buf_V_2_5_reg_5703_reg[0]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703[0]_i_3_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[0] ),
        .O(\src_buf_V_2_5_reg_5703_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_2_5_reg_5703_reg[2] [2]));
  MUXF7 \src_buf_V_2_5_reg_5703_reg[1]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703[1]_i_3_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[1] ),
        .O(\src_buf_V_2_5_reg_5703_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_2_5_reg_5703_reg[2] [2]));
  MUXF7 \src_buf_V_2_5_reg_5703_reg[2]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703[2]_i_3_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[2]_0 ),
        .O(\src_buf_V_2_5_reg_5703_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_2_5_reg_5703_reg[2] [2]));
  MUXF7 \src_buf_V_2_5_reg_5703_reg[3]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703[3]_i_3_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[3] ),
        .O(\src_buf_V_2_5_reg_5703_reg[3]_i_2_n_3 ),
        .S(\src_buf_V_2_5_reg_5703_reg[2] [2]));
  MUXF7 \src_buf_V_2_5_reg_5703_reg[4]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703[4]_i_3_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[4] ),
        .O(\src_buf_V_2_5_reg_5703_reg[4]_i_2_n_3 ),
        .S(\src_buf_V_2_5_reg_5703_reg[2] [2]));
  MUXF7 \src_buf_V_2_5_reg_5703_reg[5]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703[5]_i_3_n_3 ),
        .I1(\sub_ln1351_3_reg_5509_reg[7]_0 ),
        .O(\src_buf_V_2_5_reg_5703_reg[5]_i_2_n_3 ),
        .S(\src_buf_V_2_5_reg_5703_reg[2] [2]));
  MUXF7 \src_buf_V_2_5_reg_5703_reg[6]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703[6]_i_3_n_3 ),
        .I1(\sub_ln1351_3_reg_5509_reg[7] ),
        .O(\src_buf_V_2_5_reg_5703_reg[6]_i_2_n_3 ),
        .S(\src_buf_V_2_5_reg_5703_reg[2] [2]));
  MUXF7 \src_buf_V_2_5_reg_5703_reg[7]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703[7]_i_3_n_3 ),
        .I1(\sub_ln1351_3_reg_5509_reg[8]_0 ),
        .O(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .S(\src_buf_V_2_5_reg_5703_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1210[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_1_1_reg_1210_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_1_1_reg_1210_reg[7]_0 [0]),
        .O(\src_buf_V_3_1_reg_884_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1210[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_1_1_reg_1210_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_1_1_reg_1210_reg[7]_0 [1]),
        .O(\src_buf_V_3_1_reg_884_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1210[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_1_1_reg_1210_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_1_1_reg_1210_reg[7]_0 [2]),
        .O(\src_buf_V_3_1_reg_884_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1210[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_1_1_reg_1210_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_1_1_reg_1210_reg[7]_0 [3]),
        .O(\src_buf_V_3_1_reg_884_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1210[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_1_1_reg_1210_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_1_1_reg_1210_reg[7]_0 [4]),
        .O(\src_buf_V_3_1_reg_884_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1210[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_1_1_reg_1210_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_1_1_reg_1210_reg[7]_0 [5]),
        .O(\src_buf_V_3_1_reg_884_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1210[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_1_1_reg_1210_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_3_1_1_reg_1210_reg[7]_0 [6]),
        .O(\src_buf_V_3_1_reg_884_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_1_1_reg_1210[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_1_1_reg_1210_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_3_1_1_reg_1210_reg[7]_0 [7]),
        .O(\src_buf_V_3_1_reg_884_reg[7] [7]));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \src_buf_V_3_2_1_reg_1198[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .O(\src_buf_V_3_2_reg_873_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1198[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [1]),
        .O(\src_buf_V_3_2_reg_873_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1198[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [2]),
        .O(\src_buf_V_3_2_reg_873_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1198[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [3]),
        .O(\src_buf_V_3_2_reg_873_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1198[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [4]),
        .O(\src_buf_V_3_2_reg_873_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1198[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [5]),
        .O(\src_buf_V_3_2_reg_873_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1198[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [6]),
        .O(\src_buf_V_3_2_reg_873_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_2_1_reg_1198[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .O(\src_buf_V_3_2_reg_873_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1186[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7]_1 [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_3_1_reg_1186_reg[7]_2 [0]),
        .O(\src_buf_V_3_3_reg_862_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1186[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7]_1 [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_3_1_reg_1186_reg[7]_2 [1]),
        .O(\src_buf_V_3_3_reg_862_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1186[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7]_1 [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_3_1_reg_1186_reg[7]_2 [2]),
        .O(\src_buf_V_3_3_reg_862_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1186[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7]_1 [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_3_1_reg_1186_reg[7]_2 [3]),
        .O(\src_buf_V_3_3_reg_862_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1186[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7]_1 [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_3_1_reg_1186_reg[7]_2 [4]),
        .O(\src_buf_V_3_3_reg_862_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1186[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7]_1 [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_3_1_reg_1186_reg[7]_2 [5]),
        .O(\src_buf_V_3_3_reg_862_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1186[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7]_1 [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_3_3_1_reg_1186_reg[7]_2 [6]),
        .O(\src_buf_V_3_3_reg_862_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_3_1_reg_1186[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_3_1_reg_1186_reg[7]_1 [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_3_3_1_reg_1186_reg[7]_2 [7]),
        .O(\src_buf_V_3_3_reg_862_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1174[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [0]),
        .O(\src_buf_V_3_6_3_reg_851_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1174[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [1]),
        .O(\src_buf_V_3_6_3_reg_851_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1174[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [2]),
        .O(\src_buf_V_3_6_3_reg_851_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1174[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [3]),
        .O(\src_buf_V_3_6_3_reg_851_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1174[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [4]),
        .O(\src_buf_V_3_6_3_reg_851_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1174[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [5]),
        .O(\src_buf_V_3_6_3_reg_851_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1174[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [6]),
        .O(\src_buf_V_3_6_3_reg_851_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_4_1_reg_1174[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [7]),
        .O(\src_buf_V_3_6_3_reg_851_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[0]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [0]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [0]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_5_reg_5697[0]_i_3 
       (.I0(buf_3_V_q0[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .I2(\src_buf_V_3_5_reg_5697_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [0]),
        .I4(\src_buf_V_3_5_reg_5697_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [0]),
        .O(\src_buf_V_3_5_reg_5697[0]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[1]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [1]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [1]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_5_reg_5697[1]_i_3 
       (.I0(buf_3_V_q0[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .I2(\src_buf_V_3_5_reg_5697_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [1]),
        .I4(\src_buf_V_3_5_reg_5697_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [1]),
        .O(\src_buf_V_3_5_reg_5697[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[2]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[2]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [2]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [2]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_5_reg_5697[2]_i_3 
       (.I0(buf_3_V_q0[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .I2(\src_buf_V_3_5_reg_5697_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [2]),
        .I4(\src_buf_V_3_5_reg_5697_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [2]),
        .O(\src_buf_V_3_5_reg_5697[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[3]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[3]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [3]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_5_reg_5697[3]_i_3 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .I2(\src_buf_V_3_5_reg_5697_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [3]),
        .I4(\src_buf_V_3_5_reg_5697_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [3]),
        .O(\src_buf_V_3_5_reg_5697[3]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[4]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[4]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [4]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_5_reg_5697[4]_i_3 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .I2(\src_buf_V_3_5_reg_5697_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [4]),
        .I4(\src_buf_V_3_5_reg_5697_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [4]),
        .O(\src_buf_V_3_5_reg_5697[4]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[5]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[5]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [5]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_5_reg_5697[5]_i_4 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .I2(\src_buf_V_3_5_reg_5697_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [5]),
        .I4(\src_buf_V_3_5_reg_5697_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [5]),
        .O(\src_buf_V_3_5_reg_5697[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[6]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[6]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [6]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_13 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_5_reg_5697[6]_i_3 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .I2(\src_buf_V_3_5_reg_5697_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [6]),
        .I4(\src_buf_V_3_5_reg_5697_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [6]),
        .O(\src_buf_V_3_5_reg_5697[6]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_3_5_reg_5697[7]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_3_5_reg_5697_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\src_buf_V_3_5_reg_5697_reg[7]_0 [7]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_14 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_3_5_reg_5697[7]_i_4 
       (.I0(buf_3_V_q0[7]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .I2(\src_buf_V_3_5_reg_5697_reg[2] [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [7]),
        .I4(\src_buf_V_3_5_reg_5697_reg[2] [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [7]),
        .O(\src_buf_V_3_5_reg_5697[7]_i_4_n_3 ));
  MUXF7 \src_buf_V_3_5_reg_5697_reg[0]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697[0]_i_3_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[0] ),
        .O(\src_buf_V_3_5_reg_5697_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_3_5_reg_5697_reg[2] [2]));
  MUXF7 \src_buf_V_3_5_reg_5697_reg[1]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697[1]_i_3_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[1] ),
        .O(\src_buf_V_3_5_reg_5697_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_3_5_reg_5697_reg[2] [2]));
  MUXF7 \src_buf_V_3_5_reg_5697_reg[2]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697[2]_i_3_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[2]_0 ),
        .O(\src_buf_V_3_5_reg_5697_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_3_5_reg_5697_reg[2] [2]));
  MUXF7 \src_buf_V_3_5_reg_5697_reg[3]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697[3]_i_3_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[3] ),
        .O(\src_buf_V_3_5_reg_5697_reg[3]_i_2_n_3 ),
        .S(\src_buf_V_3_5_reg_5697_reg[2] [2]));
  MUXF7 \src_buf_V_3_5_reg_5697_reg[4]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697[4]_i_3_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[4] ),
        .O(\src_buf_V_3_5_reg_5697_reg[4]_i_2_n_3 ),
        .S(\src_buf_V_3_5_reg_5697_reg[2] [2]));
  MUXF7 \src_buf_V_3_5_reg_5697_reg[5]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697[5]_i_4_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[7]_0 ),
        .O(\src_buf_V_3_5_reg_5697_reg[5]_i_2_n_3 ),
        .S(\src_buf_V_3_5_reg_5697_reg[2] [2]));
  MUXF7 \src_buf_V_3_5_reg_5697_reg[6]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697[6]_i_3_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[7] ),
        .O(\src_buf_V_3_5_reg_5697_reg[6]_i_2_n_3 ),
        .S(\src_buf_V_3_5_reg_5697_reg[2] [2]));
  MUXF7 \src_buf_V_3_5_reg_5697_reg[7]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697[7]_i_4_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_1 ),
        .O(\src_buf_V_3_5_reg_5697_reg[7]_i_2_n_3 ),
        .S(\src_buf_V_3_5_reg_5697_reg[2] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1162[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_1_1_reg_1162_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_1_1_reg_1162_reg[7]_0 [0]),
        .O(\src_buf_V_4_1_reg_828_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1162[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_1_1_reg_1162_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_1_1_reg_1162_reg[7]_0 [1]),
        .O(\src_buf_V_4_1_reg_828_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1162[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_1_1_reg_1162_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_1_1_reg_1162_reg[7]_0 [2]),
        .O(\src_buf_V_4_1_reg_828_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1162[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_1_1_reg_1162_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_1_1_reg_1162_reg[7]_0 [3]),
        .O(\src_buf_V_4_1_reg_828_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1162[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_1_1_reg_1162_reg[7] [4]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_1_1_reg_1162_reg[7]_0 [4]),
        .O(\src_buf_V_4_1_reg_828_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1162[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_1_1_reg_1162_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1162_reg[7]_0 [5]),
        .O(\src_buf_V_4_1_reg_828_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1162[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_1_1_reg_1162_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1162_reg[7]_0 [6]),
        .O(\src_buf_V_4_1_reg_828_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_1_1_reg_1162[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_1_1_reg_1162_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_1_1_reg_1162_reg[7]_0 [7]),
        .O(\src_buf_V_4_1_reg_828_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1150[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_2_1_reg_1150_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_2_1_reg_1150_reg[7]_0 [0]),
        .O(\src_buf_V_4_2_reg_817_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1150[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_2_1_reg_1150_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_2_1_reg_1150_reg[7]_0 [1]),
        .O(\src_buf_V_4_2_reg_817_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1150[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_2_1_reg_1150_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_2_1_reg_1150_reg[7]_0 [2]),
        .O(\src_buf_V_4_2_reg_817_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1150[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_2_1_reg_1150_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_2_1_reg_1150_reg[7]_0 [3]),
        .O(\src_buf_V_4_2_reg_817_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1150[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_2_1_reg_1150_reg[7] [4]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_2_1_reg_1150_reg[7]_0 [4]),
        .O(\src_buf_V_4_2_reg_817_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1150[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_2_1_reg_1150_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1150_reg[7]_0 [5]),
        .O(\src_buf_V_4_2_reg_817_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1150[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_2_1_reg_1150_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1150_reg[7]_0 [6]),
        .O(\src_buf_V_4_2_reg_817_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_2_1_reg_1150[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_2_1_reg_1150_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_2_1_reg_1150_reg[7]_0 [7]),
        .O(\src_buf_V_4_2_reg_817_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1138[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_3_1_reg_1138_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_3_1_reg_1138_reg[7]_0 [0]),
        .O(\src_buf_V_4_3_reg_806_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1138[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_3_1_reg_1138_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_3_1_reg_1138_reg[7]_0 [1]),
        .O(\src_buf_V_4_3_reg_806_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1138[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_3_1_reg_1138_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_3_1_reg_1138_reg[7]_0 [2]),
        .O(\src_buf_V_4_3_reg_806_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1138[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_3_1_reg_1138_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_3_1_reg_1138_reg[7]_0 [3]),
        .O(\src_buf_V_4_3_reg_806_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1138[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_3_1_reg_1138_reg[7] [4]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_3_1_reg_1138_reg[7]_0 [4]),
        .O(\src_buf_V_4_3_reg_806_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1138[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_3_1_reg_1138_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1138_reg[7]_0 [5]),
        .O(\src_buf_V_4_3_reg_806_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1138[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_3_1_reg_1138_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1138_reg[7]_0 [6]),
        .O(\src_buf_V_4_3_reg_806_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_3_1_reg_1138[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_3_1_reg_1138_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_3_1_reg_1138_reg[7]_0 [7]),
        .O(\src_buf_V_4_3_reg_806_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1126[0]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [0]),
        .O(\src_buf_V_4_6_3_reg_795_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1126[1]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [1]),
        .O(\src_buf_V_4_6_3_reg_795_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1126[2]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [2]),
        .O(\src_buf_V_4_6_3_reg_795_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1126[3]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [3]),
        .O(\src_buf_V_4_6_3_reg_795_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1126[4]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [4]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [4]),
        .O(\src_buf_V_4_6_3_reg_795_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1126[5]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [5]),
        .O(\src_buf_V_4_6_3_reg_795_reg[7] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1126[6]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [6]),
        .O(\src_buf_V_4_6_3_reg_795_reg[7] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_4_1_reg_1126[7]_i_1 
       (.I0(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ),
        .I1(\src_buf_V_1_4_1_reg_1270_reg[0] ),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [7]),
        .O(\src_buf_V_4_6_3_reg_795_reg[7] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[0]_i_1 
       (.I0(\src_buf_V_4_5_reg_5691[0]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [0]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[0]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681_reg[0]_i_2_n_3 ),
        .I1(spec_select5220_reg_5319),
        .I2(\src_buf_V_4_5_reg_5691_reg[0] ),
        .I3(\src_buf_V_4_5_reg_5691_reg[7]_1 [2]),
        .I4(\src_buf_V_4_5_reg_5691[0]_i_4_n_3 ),
        .O(\src_buf_V_4_5_reg_5691[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_5_reg_5691[0]_i_4 
       (.I0(buf_3_V_q0[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [0]),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [0]),
        .O(\src_buf_V_4_5_reg_5691[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[1]_i_1 
       (.I0(\src_buf_V_4_5_reg_5691[1]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [1]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[1]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681_reg[1]_i_2_n_3 ),
        .I1(spec_select5220_reg_5319),
        .I2(\src_buf_V_4_5_reg_5691_reg[1] ),
        .I3(\src_buf_V_4_5_reg_5691_reg[7]_1 [2]),
        .I4(\src_buf_V_4_5_reg_5691[1]_i_4_n_3 ),
        .O(\src_buf_V_4_5_reg_5691[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_4_5_reg_5691[1]_i_4 
       (.I0(buf_3_V_q0[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [1]),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [1]),
        .O(\src_buf_V_4_5_reg_5691[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h74777444)) 
    \src_buf_V_4_5_reg_5691[2]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[2]_i_3_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [2]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[3]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[3]_i_3_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [3]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_2 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[4]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[4]_i_3_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [4]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [4]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[5]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[7]_i_3_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [5]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[6]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[7]_i_2_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [6]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [6]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_4_5_reg_5691[7]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .I1(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I2(\src_buf_V_4_5_reg_5691_reg[7] [7]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[5] ),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_0 [7]),
        .O(\icmp_ln882_2_reg_5388_pp3_iter2_reg_reg[0]_6 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_1_1_reg_1114[0]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_1_1_reg_1114_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_1_1_reg_1114_reg[7]_0 [0]),
        .O(\src_buf_V_5_1_reg_773_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_1_1_reg_1114[1]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_1_1_reg_1114_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_1_1_reg_1114_reg[7]_0 [1]),
        .O(\src_buf_V_5_1_reg_773_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_1_1_reg_1114[2]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_1 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_1_1_reg_1114_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_1_1_reg_1114_reg[7]_0 [2]),
        .O(\src_buf_V_5_1_reg_773_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_1_1_reg_1114[7]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_1_1_reg_1114_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_1_1_reg_1114_reg[7]_0 [3]),
        .O(\src_buf_V_5_1_reg_773_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1102[0]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_2_1_reg_1102_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_2_1_reg_1102_reg[7]_0 [0]),
        .O(\src_buf_V_5_2_reg_762_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1102[1]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_2_1_reg_1102_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_2_1_reg_1102_reg[7]_0 [1]),
        .O(\src_buf_V_5_2_reg_762_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1102[2]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_1 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_2_1_reg_1102_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_2_1_reg_1102_reg[7]_0 [2]),
        .O(\src_buf_V_5_2_reg_762_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_2_1_reg_1102[7]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_2_1_reg_1102_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_2_1_reg_1102_reg[7]_0 [3]),
        .O(\src_buf_V_5_2_reg_762_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_1090[0]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_3_1_reg_1090_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_3_1_reg_1090_reg[7]_0 [0]),
        .O(\src_buf_V_5_3_reg_751_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_1090[1]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_3_1_reg_1090_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_3_1_reg_1090_reg[7]_0 [1]),
        .O(\src_buf_V_5_3_reg_751_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_1090[2]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_1 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_3_1_reg_1090_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_3_1_reg_1090_reg[7]_0 [2]),
        .O(\src_buf_V_5_3_reg_751_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_3_1_reg_1090[7]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_3_1_reg_1090_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_3_1_reg_1090_reg[7]_0 [3]),
        .O(\src_buf_V_5_3_reg_751_reg[7] [3]));
  LUT5 #(
    .INIT(32'hBBB888B8)) 
    \src_buf_V_5_4_1_reg_1078[0]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_4_1_reg_1078_reg[7] [0]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_4_1_reg_1078_reg[7]_0 [0]),
        .O(\src_buf_V_5_6_3_reg_740_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_1078[1]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_4_1_reg_1078_reg[7]_0 [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_4_1_reg_1078_reg[7] [1]),
        .O(\src_buf_V_5_6_3_reg_740_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_1078[2]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_1 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_4_1_reg_1078_reg[7]_0 [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_4_1_reg_1078_reg[7] [2]),
        .O(\src_buf_V_5_6_3_reg_740_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_5_4_1_reg_1078[7]_i_1 
       (.I0(\spec_select5236_reg_5324_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_5_4_1_reg_1078_reg[7]_0 [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_5_4_1_reg_1078_reg[7] [3]),
        .O(\src_buf_V_5_6_3_reg_740_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \src_buf_V_5_5_reg_5686[0]_i_1 
       (.I0(\src_buf_V_6_4_reg_5681_reg[0]_i_2_n_3 ),
        .I1(spec_select5236_reg_5324),
        .I2(\src_buf_V_5_5_reg_5686_reg[0]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_5_5_reg_5686_reg[0] ),
        .O(\spec_select5236_reg_5324_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_5_reg_5686[0]_i_4 
       (.I0(buf_3_V_q0[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [0]),
        .I4(\src_buf_V_5_5_reg_5686_reg[7]_0 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [0]),
        .O(\src_buf_V_5_5_reg_5686[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_5_reg_5686[1]_i_1 
       (.I0(\src_buf_V_6_4_reg_5681_reg[1]_i_2_n_3 ),
        .I1(spec_select5236_reg_5324),
        .I2(\src_buf_V_5_5_reg_5686_reg[1]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_5_5_reg_5686_reg[1] ),
        .O(\spec_select5236_reg_5324_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_5_reg_5686[1]_i_4 
       (.I0(buf_3_V_q0[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [1]),
        .I4(\src_buf_V_5_5_reg_5686_reg[7]_0 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [1]),
        .O(\src_buf_V_5_5_reg_5686[1]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \src_buf_V_5_5_reg_5686[2]_i_1 
       (.I0(\src_buf_V_6_4_reg_5681_reg[2]_i_2_n_3 ),
        .I1(spec_select5236_reg_5324),
        .I2(\src_buf_V_5_5_reg_5686_reg[2]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_5_5_reg_5686_reg[2]_1 ),
        .O(\spec_select5236_reg_5324_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_5_reg_5686[2]_i_4 
       (.I0(buf_3_V_q0[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [2]),
        .I4(\src_buf_V_5_5_reg_5686_reg[7]_0 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [2]),
        .O(\src_buf_V_5_5_reg_5686[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_5_reg_5686[3]_i_4 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [3]),
        .I4(\src_buf_V_5_5_reg_5686_reg[7]_0 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [3]),
        .O(\src_buf_V_5_5_reg_5686[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_5_reg_5686[4]_i_4 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [4]),
        .I4(\src_buf_V_5_5_reg_5686_reg[7]_0 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [4]),
        .O(\src_buf_V_5_5_reg_5686[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_5_reg_5686[5]_i_4 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [5]),
        .I4(\src_buf_V_5_5_reg_5686_reg[7]_0 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [5]),
        .O(\src_buf_V_5_5_reg_5686[5]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_5_reg_5686[6]_i_4 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [6]),
        .I4(\src_buf_V_5_5_reg_5686_reg[7]_0 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [6]),
        .O(\src_buf_V_5_5_reg_5686[6]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_5_5_reg_5686[7]_i_1 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_3_n_3 ),
        .I1(spec_select5236_reg_5324),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_i_2_n_3 ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_5_5_reg_5686_reg[7] ),
        .O(\spec_select5236_reg_5324_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_5_5_reg_5686[7]_i_4 
       (.I0(buf_3_V_q0[7]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .I2(\src_buf_V_5_5_reg_5686_reg[7]_0 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [7]),
        .I4(\src_buf_V_5_5_reg_5686_reg[7]_0 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [7]),
        .O(\src_buf_V_5_5_reg_5686[7]_i_4_n_3 ));
  MUXF7 \src_buf_V_5_5_reg_5686_reg[0]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[0]_i_4_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[0]_0 ),
        .O(\src_buf_V_5_5_reg_5686_reg[0]_i_2_n_3 ),
        .S(\src_buf_V_5_5_reg_5686_reg[7]_0 [2]));
  MUXF7 \src_buf_V_5_5_reg_5686_reg[1]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[1]_i_4_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[1]_0 ),
        .O(\src_buf_V_5_5_reg_5686_reg[1]_i_2_n_3 ),
        .S(\src_buf_V_5_5_reg_5686_reg[7]_0 [2]));
  MUXF7 \src_buf_V_5_5_reg_5686_reg[2]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[2]_i_4_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[2]_0 ),
        .O(\src_buf_V_5_5_reg_5686_reg[2]_i_2_n_3 ),
        .S(\src_buf_V_5_5_reg_5686_reg[7]_0 [2]));
  MUXF7 \src_buf_V_5_5_reg_5686_reg[3]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[3]_i_4_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[3] ),
        .O(\trunc_ln324_6_reg_5364_reg[2] ),
        .S(\src_buf_V_5_5_reg_5686_reg[7]_0 [2]));
  MUXF7 \src_buf_V_5_5_reg_5686_reg[4]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[4]_i_4_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[4] ),
        .O(\trunc_ln324_6_reg_5364_reg[2]_0 ),
        .S(\src_buf_V_5_5_reg_5686_reg[7]_0 [2]));
  MUXF7 \src_buf_V_5_5_reg_5686_reg[5]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[5]_i_4_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[5] ),
        .O(\trunc_ln324_6_reg_5364_reg[2]_1 ),
        .S(\src_buf_V_5_5_reg_5686_reg[7]_0 [2]));
  MUXF7 \src_buf_V_5_5_reg_5686_reg[6]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[6]_i_4_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[6] ),
        .O(\trunc_ln324_6_reg_5364_reg[2]_2 ),
        .S(\src_buf_V_5_5_reg_5686_reg[7]_0 [2]));
  MUXF7 \src_buf_V_5_5_reg_5686_reg[7]_i_2 
       (.I0(\src_buf_V_5_5_reg_5686[7]_i_4_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[7]_1 ),
        .O(\src_buf_V_5_5_reg_5686_reg[7]_i_2_n_3 ),
        .S(\src_buf_V_5_5_reg_5686_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_2_1_reg_1066[0]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_2_1_reg_1066_reg[7] [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_6_2_1_reg_1066_reg[7]_0 [0]),
        .O(\src_buf_V_6_2_reg_718_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_2_1_reg_1066[1]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_2_1_reg_1066_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_2_1_reg_1066_reg[7]_0 [1]),
        .O(\src_buf_V_6_2_reg_718_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_2_1_reg_1066[2]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_1 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_2_1_reg_1066_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_2_1_reg_1066_reg[7]_0 [2]),
        .O(\src_buf_V_6_2_reg_718_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_2_1_reg_1066[7]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_2_1_reg_1066_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_2_1_reg_1066_reg[7]_0 [3]),
        .O(\src_buf_V_6_2_reg_718_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_1054[0]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_3_1_reg_1054_reg[7] [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_6_3_1_reg_1054_reg[7]_0 [0]),
        .O(\src_buf_V_6_3_reg_707_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_1054[1]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_3_1_reg_1054_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_3_1_reg_1054_reg[7]_0 [1]),
        .O(\src_buf_V_6_3_reg_707_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_1054[2]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_1 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_3_1_reg_1054_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_3_1_reg_1054_reg[7]_0 [2]),
        .O(\src_buf_V_6_3_reg_707_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_3_1_reg_1054[7]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_3_1_reg_1054_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_3_1_reg_1054_reg[7]_0 [3]),
        .O(\src_buf_V_6_3_reg_707_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_1042[0]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0] ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[7] [0]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[7]_0 [0]),
        .O(\src_buf_V_6_6_3_reg_696_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_1042[1]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_0 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[7] [1]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[7]_0 [1]),
        .O(\src_buf_V_6_6_3_reg_696_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_1042[2]_i_1 
       (.I0(\spec_select5252_reg_5329_reg[0]_1 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[7] [2]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[7]_0 [2]),
        .O(\src_buf_V_6_6_3_reg_696_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \src_buf_V_6_4_1_reg_1042[7]_i_2 
       (.I0(\spec_select5252_reg_5329_reg[0]_2 ),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_3_0_1_reg_1397_reg[0] ),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[7] [3]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[7]_0 [3]),
        .O(\src_buf_V_6_6_3_reg_696_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_4_reg_5681[0]_i_1 
       (.I0(\src_buf_V_6_4_reg_5681_reg[0]_i_2_n_3 ),
        .I1(spec_select5252_reg_5329),
        .I2(\src_buf_V_6_4_reg_5681_reg[0]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_6_4_reg_5681_reg[0] ),
        .O(\spec_select5252_reg_5329_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[0]_i_5 
       (.I0(buf_3_V_q0[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .I2(tmp_5_fu_1871_p9[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [0]),
        .I4(tmp_5_fu_1871_p9[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [0]),
        .O(\src_buf_V_6_4_reg_5681[0]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[0]_i_7 
       (.I0(buf_3_V_q0[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [0]),
        .I2(ram_reg_bram_0_2[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [0]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [0]),
        .O(\src_buf_V_6_4_reg_5681[0]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_4_reg_5681[1]_i_1 
       (.I0(\src_buf_V_6_4_reg_5681_reg[1]_i_2_n_3 ),
        .I1(spec_select5252_reg_5329),
        .I2(\src_buf_V_6_4_reg_5681_reg[1]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_6_4_reg_5681_reg[1] ),
        .O(\spec_select5252_reg_5329_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[1]_i_5 
       (.I0(buf_3_V_q0[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .I2(tmp_5_fu_1871_p9[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [1]),
        .I4(tmp_5_fu_1871_p9[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [1]),
        .O(\src_buf_V_6_4_reg_5681[1]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[1]_i_7 
       (.I0(buf_3_V_q0[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [1]),
        .I2(ram_reg_bram_0_2[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [1]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [1]),
        .O(\src_buf_V_6_4_reg_5681[1]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \src_buf_V_6_4_reg_5681[2]_i_1 
       (.I0(\src_buf_V_6_4_reg_5681_reg[2]_i_2_n_3 ),
        .I1(spec_select5252_reg_5329),
        .I2(\src_buf_V_6_4_reg_5681_reg[2]_i_3_n_3 ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_6_4_reg_5681_reg[2]_0 ),
        .O(\spec_select5252_reg_5329_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \src_buf_V_6_4_reg_5681[2]_i_5 
       (.I0(buf_3_V_q0[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .I2(tmp_5_fu_1871_p9[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [2]),
        .I4(tmp_5_fu_1871_p9[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [2]),
        .O(\src_buf_V_6_4_reg_5681[2]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[2]_i_7 
       (.I0(buf_3_V_q0[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .I2(ram_reg_bram_0_2[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [2]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [2]),
        .O(\src_buf_V_6_4_reg_5681[2]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[3]_i_7 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .I2(ram_reg_bram_0_2[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [3]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [3]),
        .O(\src_buf_V_6_4_reg_5681[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[4]_i_7 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .I2(ram_reg_bram_0_2[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [4]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [4]),
        .O(\src_buf_V_6_4_reg_5681[4]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[5]_i_7 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .I2(ram_reg_bram_0_2[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [5]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [5]),
        .O(\src_buf_V_6_4_reg_5681[5]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[6]_i_7 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .I2(ram_reg_bram_0_2[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [6]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [6]),
        .O(\src_buf_V_6_4_reg_5681[6]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \src_buf_V_6_4_reg_5681[7]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_3_n_3 ),
        .I1(spec_select5252_reg_5329),
        .I2(\src_buf_V_6_4_reg_5681_reg[7]_i_4_n_3 ),
        .I3(icmp_ln882_2_reg_5388_pp3_iter2_reg),
        .I4(\src_buf_V_6_4_reg_5681_reg[7] ),
        .O(\spec_select5252_reg_5329_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[7]_i_7 
       (.I0(buf_3_V_q0[7]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .I2(tmp_5_fu_1871_p9[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [7]),
        .I4(tmp_5_fu_1871_p9[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [7]),
        .O(\src_buf_V_6_4_reg_5681[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \src_buf_V_6_4_reg_5681[7]_i_9 
       (.I0(buf_3_V_q0[7]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .I2(ram_reg_bram_0_2[1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [7]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [7]),
        .O(\src_buf_V_6_4_reg_5681[7]_i_9_n_3 ));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[0]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681[0]_i_5_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[0]_0 ),
        .O(\src_buf_V_6_4_reg_5681_reg[0]_i_2_n_3 ),
        .S(tmp_5_fu_1871_p9[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[0]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681[0]_i_7_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[0]_1 ),
        .O(\src_buf_V_6_4_reg_5681_reg[0]_i_3_n_3 ),
        .S(ram_reg_bram_0_2[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[1]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681[1]_i_5_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[1]_0 ),
        .O(\src_buf_V_6_4_reg_5681_reg[1]_i_2_n_3 ),
        .S(tmp_5_fu_1871_p9[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[1]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681[1]_i_7_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[1]_1 ),
        .O(\src_buf_V_6_4_reg_5681_reg[1]_i_3_n_3 ),
        .S(ram_reg_bram_0_2[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[2]_i_2 
       (.I0(\src_buf_V_6_4_reg_5681[2]_i_5_n_3 ),
        .I1(\src_buf_V_5_5_reg_5686_reg[2] ),
        .O(\src_buf_V_6_4_reg_5681_reg[2]_i_2_n_3 ),
        .S(tmp_5_fu_1871_p9[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[2]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681[2]_i_7_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[2] ),
        .O(\src_buf_V_6_4_reg_5681_reg[2]_i_3_n_3 ),
        .S(ram_reg_bram_0_2[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[3]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681[3]_i_7_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[3] ),
        .O(\trunc_ln324_5_reg_5359_reg[2]_2 ),
        .S(ram_reg_bram_0_2[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[4]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681[4]_i_7_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[4] ),
        .O(\trunc_ln324_5_reg_5359_reg[2]_1 ),
        .S(ram_reg_bram_0_2[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[5]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681[5]_i_7_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[5] ),
        .O(\trunc_ln324_5_reg_5359_reg[2]_0 ),
        .S(ram_reg_bram_0_2[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[6]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681[6]_i_7_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[6] ),
        .O(\trunc_ln324_5_reg_5359_reg[2] ),
        .S(ram_reg_bram_0_2[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[7]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681[7]_i_7_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_0 ),
        .O(\src_buf_V_6_4_reg_5681_reg[7]_i_3_n_3 ),
        .S(tmp_5_fu_1871_p9[2]));
  MUXF7 \src_buf_V_6_4_reg_5681_reg[7]_i_4 
       (.I0(\src_buf_V_6_4_reg_5681[7]_i_9_n_3 ),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_1 ),
        .O(\src_buf_V_6_4_reg_5681_reg[7]_i_4_n_3 ),
        .S(ram_reg_bram_0_2[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_3_reg_5509[0]_i_1 
       (.I0(\sub_ln1351_3_reg_5509[0]_i_2_n_3 ),
        .O(sub_ln1351_3_fu_2070_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \sub_ln1351_3_reg_5509[0]_i_2 
       (.I0(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I1(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2_n_3 ),
        .O(\sub_ln1351_3_reg_5509[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_3_reg_5509[1]_i_1 
       (.I0(\sub_ln1351_3_reg_5509[1]_i_2_n_3 ),
        .O(sub_ln1351_3_fu_2070_p2[1]));
  LUT6 #(
    .INIT(64'hB8FF47004700B8FF)) 
    \sub_ln1351_3_reg_5509[1]_i_2 
       (.I0(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .I1(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2_n_3 ),
        .I4(\src_buf_V_2_5_reg_5703_reg[1]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .O(\sub_ln1351_3_reg_5509[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_3_reg_5509[2]_i_1 
       (.I0(\sub_ln1351_3_reg_5509[2]_i_2_n_3 ),
        .O(sub_ln1351_3_fu_2070_p2[2]));
  LUT5 #(
    .INIT(32'h96999666)) 
    \sub_ln1351_3_reg_5509[2]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[2]_i_3_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[2]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [2]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [2]),
        .O(\sub_ln1351_3_reg_5509[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBB2B2B2BBB2B)) 
    \sub_ln1351_3_reg_5509[2]_i_3 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .I1(\src_buf_V_2_5_reg_5703_reg[1]_i_2_n_3 ),
        .I2(\src_buf_V_2_5_reg_5703_reg[0]_i_2_n_3 ),
        .I3(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I5(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .O(\sub_ln1351_3_reg_5509[2]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_3_reg_5509[3]_i_1 
       (.I0(\sub_ln1351_3_reg_5509[3]_i_2_n_3 ),
        .O(sub_ln1351_3_fu_2070_p2[3]));
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_3_reg_5509[3]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[7]_i_4_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[3]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [3]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [3]),
        .O(\sub_ln1351_3_reg_5509[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_3_reg_5509[4]_i_1 
       (.I0(\sub_ln1351_3_reg_5509[4]_i_2_n_3 ),
        .O(sub_ln1351_3_fu_2070_p2[4]));
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_3_reg_5509[4]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[4]_i_3_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[4]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [4]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [4]),
        .O(\sub_ln1351_3_reg_5509[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hABFB02A2)) 
    \sub_ln1351_3_reg_5509[4]_i_3 
       (.I0(\src_buf_V_2_5_reg_5703_reg[3]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [3]),
        .I2(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [3]),
        .I4(\sub_ln1351_3_reg_5509[7]_i_4_n_3 ),
        .O(\sub_ln1351_3_reg_5509[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_3_reg_5509[5]_i_1 
       (.I0(\sub_ln1351_3_reg_5509[5]_i_2_n_3 ),
        .O(sub_ln1351_3_fu_2070_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_3_reg_5509[5]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[7]_i_2_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[5]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [5]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [5]),
        .O(\sub_ln1351_3_reg_5509[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_3_reg_5509[6]_i_1 
       (.I0(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ),
        .O(sub_ln1351_3_fu_2070_p2[6]));
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_3_reg_5509[6]_i_2 
       (.I0(\sub_ln1351_3_reg_5509[6]_i_3_n_3 ),
        .I1(\src_buf_V_2_5_reg_5703_reg[6]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [6]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [6]),
        .O(\sub_ln1351_3_reg_5509[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hABFB02A2)) 
    \sub_ln1351_3_reg_5509[6]_i_3 
       (.I0(\src_buf_V_2_5_reg_5703_reg[5]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [5]),
        .I2(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [5]),
        .I4(\sub_ln1351_3_reg_5509[7]_i_2_n_3 ),
        .O(\sub_ln1351_3_reg_5509[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4D00FF4DB2FF00B2)) 
    \sub_ln1351_3_reg_5509[7]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[5]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I2(\sub_ln1351_3_reg_5509[7]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I4(\src_buf_V_2_5_reg_5703_reg[6]_i_2_n_3 ),
        .I5(\sub_ln1351_3_reg_5509[7]_i_3_n_3 ),
        .O(\trunc_ln324_3_reg_5349_reg[2] ));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_3_reg_5509[7]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703_reg[4]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I2(\sub_ln1351_3_reg_5509[7]_i_4_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[2]),
        .I4(\src_buf_V_2_5_reg_5703_reg[3]_i_2_n_3 ),
        .O(\sub_ln1351_3_reg_5509[7]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln1351_3_reg_5509[7]_i_3 
       (.I0(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I1(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I3(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .O(\sub_ln1351_3_reg_5509[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB2222222BBBBB222)) 
    \sub_ln1351_3_reg_5509[7]_i_4 
       (.I0(\src_buf_V_2_5_reg_5703_reg[2]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I2(\select_ln55_1_reg_5649_reg[0] ),
        .I3(\src_buf_V_2_5_reg_5703_reg[0]_i_2_n_3 ),
        .I4(\src_buf_V_2_5_reg_5703_reg[1]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .O(\sub_ln1351_3_reg_5509[7]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hABFB02A2)) 
    \sub_ln1351_3_reg_5509[8]_i_1 
       (.I0(\src_buf_V_2_5_reg_5703_reg[7]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I2(\sub_ln1351_3_reg_5509_reg[8] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I4(\sub_ln1351_3_reg_5509[8]_i_2_n_3 ),
        .O(sub_ln1351_3_fu_2070_p2[7]));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_3_reg_5509[8]_i_2 
       (.I0(\src_buf_V_2_5_reg_5703_reg[6]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I2(\sub_ln1351_3_reg_5509[7]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I4(\src_buf_V_2_5_reg_5703_reg[5]_i_2_n_3 ),
        .O(\sub_ln1351_3_reg_5509[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_4_reg_5519[0]_i_1 
       (.I0(\sub_ln1351_4_reg_5519[0]_i_2_n_3 ),
        .O(sub_ln1351_4_fu_2080_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hE21D)) 
    \sub_ln1351_4_reg_5519[0]_i_2 
       (.I0(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I1(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2_n_3 ),
        .O(\sub_ln1351_4_reg_5519[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_4_reg_5519[1]_i_1 
       (.I0(\sub_ln1351_4_reg_5519[1]_i_2_n_3 ),
        .O(sub_ln1351_4_fu_2080_p2[1]));
  LUT6 #(
    .INIT(64'hB8FF47004700B8FF)) 
    \sub_ln1351_4_reg_5519[1]_i_2 
       (.I0(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .I1(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2_n_3 ),
        .I4(\src_buf_V_3_5_reg_5697_reg[1]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .O(\sub_ln1351_4_reg_5519[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_4_reg_5519[2]_i_1 
       (.I0(\sub_ln1351_4_reg_5519[2]_i_2_n_3 ),
        .O(sub_ln1351_4_fu_2080_p2[2]));
  LUT5 #(
    .INIT(32'h96999666)) 
    \sub_ln1351_4_reg_5519[2]_i_2 
       (.I0(\sub_ln1351_4_reg_5519[2]_i_3_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[2]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [2]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [2]),
        .O(\sub_ln1351_4_reg_5519[2]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hBBBBBB2B2B2BBB2B)) 
    \sub_ln1351_4_reg_5519[2]_i_3 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .I1(\src_buf_V_3_5_reg_5697_reg[1]_i_2_n_3 ),
        .I2(\src_buf_V_3_5_reg_5697_reg[0]_i_2_n_3 ),
        .I3(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I4(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I5(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .O(\sub_ln1351_4_reg_5519[2]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_4_reg_5519[3]_i_1 
       (.I0(\sub_ln1351_4_reg_5519[3]_i_2_n_3 ),
        .O(sub_ln1351_4_fu_2080_p2[3]));
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_4_reg_5519[3]_i_2 
       (.I0(\sub_ln1351_4_reg_5519[7]_i_4_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[3]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [3]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [3]),
        .O(\sub_ln1351_4_reg_5519[3]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_4_reg_5519[4]_i_1 
       (.I0(\sub_ln1351_4_reg_5519[4]_i_2_n_3 ),
        .O(sub_ln1351_4_fu_2080_p2[4]));
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_4_reg_5519[4]_i_2 
       (.I0(\sub_ln1351_4_reg_5519[4]_i_3_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[4]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [4]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [4]),
        .O(\sub_ln1351_4_reg_5519[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hABFB02A2)) 
    \sub_ln1351_4_reg_5519[4]_i_3 
       (.I0(\src_buf_V_3_5_reg_5697_reg[3]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [3]),
        .I2(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [3]),
        .I4(\sub_ln1351_4_reg_5519[7]_i_4_n_3 ),
        .O(\sub_ln1351_4_reg_5519[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_4_reg_5519[5]_i_1 
       (.I0(\sub_ln1351_4_reg_5519[5]_i_2_n_3 ),
        .O(sub_ln1351_4_fu_2080_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_4_reg_5519[5]_i_2 
       (.I0(\sub_ln1351_4_reg_5519[7]_i_2_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[5]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [5]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [5]),
        .O(\sub_ln1351_4_reg_5519[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_4_reg_5519[6]_i_1 
       (.I0(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ),
        .O(sub_ln1351_4_fu_2080_p2[6]));
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_4_reg_5519[6]_i_2 
       (.I0(\sub_ln1351_4_reg_5519[6]_i_3_n_3 ),
        .I1(\src_buf_V_3_5_reg_5697_reg[6]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [6]),
        .I3(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [6]),
        .O(\sub_ln1351_4_reg_5519[6]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hABFB02A2)) 
    \sub_ln1351_4_reg_5519[6]_i_3 
       (.I0(\src_buf_V_3_5_reg_5697_reg[5]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [5]),
        .I2(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [5]),
        .I4(\sub_ln1351_4_reg_5519[7]_i_2_n_3 ),
        .O(\sub_ln1351_4_reg_5519[6]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h4D00FF4DB2FF00B2)) 
    \sub_ln1351_4_reg_5519[7]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[5]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I2(\sub_ln1351_4_reg_5519[7]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I4(\src_buf_V_3_5_reg_5697_reg[6]_i_2_n_3 ),
        .I5(\sub_ln1351_4_reg_5519[7]_i_3_n_3 ),
        .O(\trunc_ln324_4_reg_5354_reg[2] ));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_4_reg_5519[7]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697_reg[4]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .I2(\sub_ln1351_4_reg_5519[7]_i_4_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[2]),
        .I4(\src_buf_V_3_5_reg_5697_reg[3]_i_2_n_3 ),
        .O(\sub_ln1351_4_reg_5519[7]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \sub_ln1351_4_reg_5519[7]_i_3 
       (.I0(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I1(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I3(\src_buf_V_3_5_reg_5697_reg[7]_i_2_n_3 ),
        .O(\sub_ln1351_4_reg_5519[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hB2222222BBBBB222)) 
    \sub_ln1351_4_reg_5519[7]_i_4 
       (.I0(\src_buf_V_3_5_reg_5697_reg[2]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .I2(\select_ln55_1_reg_5649_reg[0] ),
        .I3(\src_buf_V_3_5_reg_5697_reg[0]_i_2_n_3 ),
        .I4(\src_buf_V_3_5_reg_5697_reg[1]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .O(\sub_ln1351_4_reg_5519[7]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hABFB02A2)) 
    \sub_ln1351_4_reg_5519[8]_i_1 
       (.I0(\src_buf_V_3_5_reg_5697_reg[7]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I4(\sub_ln1351_4_reg_5519[8]_i_2_n_3 ),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    \sub_ln1351_4_reg_5519[8]_i_2 
       (.I0(\src_buf_V_3_5_reg_5697_reg[6]_i_2_n_3 ),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I2(\sub_ln1351_4_reg_5519[7]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I4(\src_buf_V_3_5_reg_5697_reg[5]_i_2_n_3 ),
        .O(\sub_ln1351_4_reg_5519[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_5_reg_5529[0]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[0]_i_2_n_3 ),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \sub_ln1351_5_reg_5529[0]_i_2 
       (.I0(\src_buf_V_4_5_reg_5691[0]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .O(\sub_ln1351_5_reg_5529[0]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1351_5_reg_5529[1]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[1]_i_2_n_3 ),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [1]));
  LUT5 #(
    .INIT(32'h656A9A95)) 
    \sub_ln1351_5_reg_5529[1]_i_2 
       (.I0(\sub_ln1351_5_reg_5529[1]_i_3_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8] [1]),
        .I2(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8]_0 [1]),
        .I4(\src_buf_V_4_5_reg_5691[1]_i_2_n_3 ),
        .O(\sub_ln1351_5_reg_5529[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \sub_ln1351_5_reg_5529[1]_i_3 
       (.I0(\src_buf_V_4_5_reg_5691[0]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I2(\src_buf_V_4_4_1_reg_1126_reg[4] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .O(\sub_ln1351_5_reg_5529[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h69666999)) 
    \sub_ln1351_5_reg_5529[2]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[2]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[2]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [2]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [2]),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [2]));
  LUT6 #(
    .INIT(64'h02A20000FFFF02A2)) 
    \sub_ln1351_5_reg_5529[2]_i_2 
       (.I0(\src_buf_V_4_5_reg_5691[0]_i_2_n_3 ),
        .I1(\sub_ln1351_4_reg_5519_reg[8]_0 [0]),
        .I2(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I3(\sub_ln1351_4_reg_5519_reg[8] [0]),
        .I4(\src_buf_V_4_5_reg_5691[1]_i_2_n_3 ),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .O(\sub_ln1351_5_reg_5529[2]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h8888BB8B)) 
    \sub_ln1351_5_reg_5529[2]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681_reg[2]_i_2_n_3 ),
        .I1(spec_select5220_reg_5319),
        .I2(\sub_ln1351_5_reg_5529[2]_i_4_n_3 ),
        .I3(\src_buf_V_4_5_reg_5691_reg[7]_1 [2]),
        .I4(\src_buf_V_4_5_reg_5691_reg[2] ),
        .O(\sub_ln1351_5_reg_5529[2]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sub_ln1351_5_reg_5529[2]_i_4 
       (.I0(buf_3_V_q0[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [2]),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [2]),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [2]),
        .O(\sub_ln1351_5_reg_5529[2]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \sub_ln1351_5_reg_5529[3]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[3]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[3]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [3]),
        .I3(\src_buf_V_6_4_1_reg_1042_reg[0] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [3]),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [3]));
  LUT6 #(
    .INIT(64'h40005540D555FFD5)) 
    \sub_ln1351_5_reg_5529[3]_i_2 
       (.I0(\sub_ln1351_5_reg_5529[2]_i_3_n_3 ),
        .I1(\src_buf_V_4_5_reg_5691[0]_i_2_n_3 ),
        .I2(\select_ln55_1_reg_5649_reg[0] ),
        .I3(\src_buf_V_4_5_reg_5691[1]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[0]),
        .I5(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[1]),
        .O(\sub_ln1351_5_reg_5529[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFF00F2F2)) 
    \sub_ln1351_5_reg_5529[3]_i_3 
       (.I0(\sub_ln1351_5_reg_5529[3]_i_4_n_3 ),
        .I1(\src_buf_V_4_5_reg_5691_reg[7]_1 [2]),
        .I2(\src_buf_V_4_5_reg_5691_reg[3] ),
        .I3(\src_buf_V_4_5_reg_5691_reg[3]_0 ),
        .I4(spec_select5220_reg_5319),
        .O(\sub_ln1351_5_reg_5529[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sub_ln1351_5_reg_5529[3]_i_4 
       (.I0(DOUTBDOUT[0]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [3]),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [3]),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [3]),
        .O(\sub_ln1351_5_reg_5529[3]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \sub_ln1351_5_reg_5529[4]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[4]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[4]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [4]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [4]),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [4]));
  LUT5 #(
    .INIT(32'h8E888EEE)) 
    \sub_ln1351_5_reg_5529[4]_i_2 
       (.I0(\sub_ln1351_5_reg_5529[3]_i_3_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[3]_i_2_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [3]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [3]),
        .O(\sub_ln1351_5_reg_5529[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFF00F2F2)) 
    \sub_ln1351_5_reg_5529[4]_i_3 
       (.I0(\sub_ln1351_5_reg_5529[4]_i_4_n_3 ),
        .I1(\src_buf_V_4_5_reg_5691_reg[7]_1 [2]),
        .I2(\src_buf_V_4_5_reg_5691_reg[4] ),
        .I3(\src_buf_V_4_5_reg_5691_reg[4]_0 ),
        .I4(spec_select5220_reg_5319),
        .O(\sub_ln1351_5_reg_5529[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sub_ln1351_5_reg_5529[4]_i_4 
       (.I0(DOUTBDOUT[1]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [4]),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [4]),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [4]),
        .O(\sub_ln1351_5_reg_5529[4]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h96999666)) 
    \sub_ln1351_5_reg_5529[5]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[7]_i_4_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[7]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [5]),
        .I3(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8]_0 [5]),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \sub_ln1351_5_reg_5529[6]_i_1 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I1(\sub_ln1351_5_reg_5529[7]_i_4_n_3 ),
        .I2(\sub_ln1351_5_reg_5529[7]_i_3_n_3 ),
        .I3(\sub_ln1351_5_reg_5529[7]_i_2_n_3 ),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [6]));
  LUT6 #(
    .INIT(64'h80A8EAFE7F571501)) 
    \sub_ln1351_5_reg_5529[7]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[7]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[7]_i_3_n_3 ),
        .I2(\sub_ln1351_5_reg_5529[7]_i_4_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I5(\sub_ln1351_5_reg_5529[7]_i_5_n_3 ),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [7]));
  LUT5 #(
    .INIT(32'hFF00F2F2)) 
    \sub_ln1351_5_reg_5529[7]_i_2 
       (.I0(\sub_ln1351_5_reg_5529[7]_i_6_n_3 ),
        .I1(\src_buf_V_4_5_reg_5691_reg[7]_1 [2]),
        .I2(\src_buf_V_4_5_reg_5691_reg[6] ),
        .I3(\src_buf_V_4_5_reg_5691_reg[6]_0 ),
        .I4(spec_select5220_reg_5319),
        .O(\sub_ln1351_5_reg_5529[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFF00F2F2)) 
    \sub_ln1351_5_reg_5529[7]_i_3 
       (.I0(\sub_ln1351_5_reg_5529[7]_i_8_n_3 ),
        .I1(\src_buf_V_4_5_reg_5691_reg[7]_1 [2]),
        .I2(\src_buf_V_4_5_reg_5691_reg[5] ),
        .I3(\src_buf_V_4_5_reg_5691_reg[5]_0 ),
        .I4(spec_select5220_reg_5319),
        .O(\sub_ln1351_5_reg_5529[7]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h80A8EAFE)) 
    \sub_ln1351_5_reg_5529[7]_i_4 
       (.I0(\sub_ln1351_5_reg_5529[4]_i_3_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[3]_i_3_n_3 ),
        .I2(\sub_ln1351_5_reg_5529[3]_i_2_n_3 ),
        .I3(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[2]),
        .I4(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[3]),
        .O(\sub_ln1351_5_reg_5529[7]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \sub_ln1351_5_reg_5529[7]_i_5 
       (.I0(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I1(\ap_phi_reg_pp3_iter4_src_buf_V_1_1_1_reg_1421_reg[7] ),
        .I2(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .I3(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .O(\sub_ln1351_5_reg_5529[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sub_ln1351_5_reg_5529[7]_i_6 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [6]),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [6]),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [6]),
        .O(\sub_ln1351_5_reg_5529[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sub_ln1351_5_reg_5529[7]_i_8 
       (.I0(DOUTBDOUT[2]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [5]),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [5]),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [5]),
        .O(\sub_ln1351_5_reg_5529[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h444DDD4D)) 
    \sub_ln1351_5_reg_5529[8]_i_1 
       (.I0(\sub_ln1351_5_reg_5529[8]_i_2_n_3 ),
        .I1(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ),
        .I2(\sub_ln1351_4_reg_5519_reg[8]_0 [7]),
        .I3(\sub_ln1351_3_reg_5509_reg[8] ),
        .I4(\sub_ln1351_4_reg_5519_reg[8] [7]),
        .O(\src_buf_V_3_3_1_reg_1186_reg[7] [8]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h088AAEEF)) 
    \sub_ln1351_5_reg_5529[8]_i_2 
       (.I0(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[5]),
        .I1(ap_phi_mux_src_buf_V_3_2_phi_fu_877_p4[4]),
        .I2(\sub_ln1351_5_reg_5529[7]_i_4_n_3 ),
        .I3(\sub_ln1351_5_reg_5529[7]_i_3_n_3 ),
        .I4(\sub_ln1351_5_reg_5529[7]_i_2_n_3 ),
        .O(\sub_ln1351_5_reg_5529[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \sub_ln1351_5_reg_5529[8]_i_3 
       (.I0(\src_buf_V_6_4_reg_5681_reg[7]_i_3_n_3 ),
        .I1(spec_select5220_reg_5319),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_2 ),
        .I3(\src_buf_V_4_5_reg_5691_reg[7]_1 [2]),
        .I4(\sub_ln1351_5_reg_5529[8]_i_5_n_3 ),
        .O(\sub_ln1351_5_reg_5529[8]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \sub_ln1351_5_reg_5529[8]_i_5 
       (.I0(buf_3_V_q0[7]),
        .I1(\src_buf_V_6_4_reg_5681_reg[7]_i_3_0 [7]),
        .I2(\src_buf_V_4_5_reg_5691_reg[7]_1 [1]),
        .I3(\src_buf_V_6_4_reg_5681_reg[7]_i_3_1 [7]),
        .I4(\src_buf_V_4_5_reg_5691_reg[7]_1 [0]),
        .I5(\src_buf_V_6_4_reg_5681_reg[7]_i_3_2 [7]),
        .O(\sub_ln1351_5_reg_5529[8]_i_5_n_3 ));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_27
   (DOUTBDOUT,
    ADDRARDADDR,
    WEA,
    sel,
    empty_34_reg_6840,
    \empty_31_reg_584_reg[10] ,
    \empty_31_reg_584_reg[5] ,
    ap_clk,
    buf_0_V_ce0,
    Q,
    DINADIN,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    and_ln277_reg_5401,
    ap_block_pp3_stage0_subdone,
    \empty_34_reg_684_reg[0] ,
    ap_enable_reg_pp3_iter1,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7);
  output [7:0]DOUTBDOUT;
  output [10:0]ADDRARDADDR;
  output [0:0]WEA;
  output sel;
  output empty_34_reg_6840;
  output \empty_31_reg_584_reg[10] ;
  output \empty_31_reg_584_reg[5] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [2:0]ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input [1:0]ram_reg_bram_0_2;
  input [0:0]ram_reg_bram_0_3;
  input [2:0]ram_reg_bram_0_4;
  input and_ln277_reg_5401;
  input ap_block_pp3_stage0_subdone;
  input \empty_34_reg_684_reg[0] ;
  input ap_enable_reg_pp3_iter1;
  input [10:0]ram_reg_bram_0_5;
  input [10:0]ram_reg_bram_0_6;
  input [10:0]ram_reg_bram_0_7;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire and_ln277_reg_5401;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire buf_0_V_ce0;
  wire buf_2_V_we1;
  wire \empty_31_reg_584_reg[10] ;
  wire \empty_31_reg_584_reg[5] ;
  wire empty_34_reg_6840;
  wire \empty_34_reg_684_reg[0] ;
  wire [2:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [1:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire [2:0]ram_reg_bram_0_4;
  wire [10:0]ram_reg_bram_0_5;
  wire [10:0]ram_reg_bram_0_6;
  wire [10:0]ram_reg_bram_0_7;
  wire ram_reg_bram_0_i_2__1_n_3;
  wire sel;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ram_reg_bram_0_5[5]),
        .I1(ram_reg_bram_0_5[4]),
        .I2(ram_reg_bram_0_5[9]),
        .I3(ram_reg_bram_0_5[7]),
        .O(\empty_31_reg_584_reg[5] ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(ram_reg_bram_0_5[10]),
        .I1(ram_reg_bram_0_5[8]),
        .I2(ram_reg_bram_0_5[6]),
        .I3(ram_reg_bram_0_5[2]),
        .O(\empty_31_reg_584_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000000)) 
    \empty_31_reg_584[10]_i_2 
       (.I0(\empty_31_reg_584_reg[5] ),
        .I1(ram_reg_bram_0_5[0]),
        .I2(ram_reg_bram_0_5[3]),
        .I3(ram_reg_bram_0_5[1]),
        .I4(\empty_31_reg_584_reg[10] ),
        .I5(ram_reg_bram_0_2[0]),
        .O(sel));
  LUT4 #(
    .INIT(16'h2000)) 
    \empty_34_reg_684[10]_i_2 
       (.I0(ap_block_pp3_stage0_subdone),
        .I1(\empty_34_reg_684_reg[0] ),
        .I2(ram_reg_bram_0_2[1]),
        .I3(ap_enable_reg_pp3_iter1),
        .O(empty_34_reg_6840));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_2_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_2_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_10__0
       (.I0(ram_reg_bram_0_6[3]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[3]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_0_6[2]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[2]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_0_6[1]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[1]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_13__1
       (.I0(ram_reg_bram_0_6[0]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[0]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[0]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    ram_reg_bram_0_i_1__4
       (.I0(ram_reg_bram_0_0[0]),
        .I1(ram_reg_bram_0_0[2]),
        .I2(ram_reg_bram_0_1),
        .I3(ram_reg_bram_0_0[1]),
        .I4(ram_reg_bram_0_i_2__1_n_3),
        .O(buf_2_V_we1));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_22
       (.I0(ram_reg_bram_0_2[0]),
        .I1(ram_reg_bram_0_3),
        .O(WEA));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    ram_reg_bram_0_i_2__1
       (.I0(sel),
        .I1(ram_reg_bram_0_4[2]),
        .I2(ram_reg_bram_0_4[1]),
        .I3(ram_reg_bram_0_4[0]),
        .I4(and_ln277_reg_5401),
        .I5(empty_34_reg_6840),
        .O(ram_reg_bram_0_i_2__1_n_3));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_6[10]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[10]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[10]),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_4__0
       (.I0(ram_reg_bram_0_6[9]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[9]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0_6[8]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[8]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_6[7]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[7]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_7__0
       (.I0(ram_reg_bram_0_6[6]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[6]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0_6[5]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[5]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    ram_reg_bram_0_i_9__0
       (.I0(ram_reg_bram_0_6[4]),
        .I1(ram_reg_bram_0_2[1]),
        .I2(ap_enable_reg_pp3_iter1),
        .I3(ram_reg_bram_0_5[4]),
        .I4(ram_reg_bram_0_2[0]),
        .I5(ram_reg_bram_0_7[4]),
        .O(ADDRARDADDR[4]));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_28
   (DOUTBDOUT,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    \src_buf_V_6_4_reg_5681[6]_i_2 ,
    \src_buf_V_6_4_reg_5681[6]_i_2_0 ,
    tmp_5_fu_1871_p9,
    \src_buf_V_6_4_reg_5681[6]_i_2_1 ,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    sel,
    ram_reg_bram_0_6,
    and_ln277_reg_5401,
    empty_34_reg_6840);
  output [7:0]DOUTBDOUT;
  output ram_reg_bram_0_0;
  output ram_reg_bram_0_1;
  output ram_reg_bram_0_2;
  output ram_reg_bram_0_3;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [3:0]\src_buf_V_6_4_reg_5681[6]_i_2 ;
  input [3:0]\src_buf_V_6_4_reg_5681[6]_i_2_0 ;
  input [1:0]tmp_5_fu_1871_p9;
  input [3:0]\src_buf_V_6_4_reg_5681[6]_i_2_1 ;
  input [2:0]ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input sel;
  input [2:0]ram_reg_bram_0_6;
  input and_ln277_reg_5401;
  input empty_34_reg_6840;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire and_ln277_reg_5401;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire buf_1_V_we1;
  wire empty_34_reg_6840;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [2:0]ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire [2:0]ram_reg_bram_0_6;
  wire ram_reg_bram_0_i_2__0_n_3;
  wire sel;
  wire [3:0]\src_buf_V_6_4_reg_5681[6]_i_2 ;
  wire [3:0]\src_buf_V_6_4_reg_5681[6]_i_2_0 ;
  wire [3:0]\src_buf_V_6_4_reg_5681[6]_i_2_1 ;
  wire [1:0]tmp_5_fu_1871_p9;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_1_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_1_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    ram_reg_bram_0_i_1__3
       (.I0(ram_reg_bram_0_4[0]),
        .I1(ram_reg_bram_0_4[1]),
        .I2(ram_reg_bram_0_5),
        .I3(ram_reg_bram_0_4[2]),
        .I4(ram_reg_bram_0_i_2__0_n_3),
        .O(buf_1_V_we1));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    ram_reg_bram_0_i_2__0
       (.I0(sel),
        .I1(ram_reg_bram_0_6[2]),
        .I2(ram_reg_bram_0_6[0]),
        .I3(ram_reg_bram_0_6[1]),
        .I4(and_ln277_reg_5401),
        .I5(empty_34_reg_6840),
        .O(ram_reg_bram_0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \src_buf_V_6_4_reg_5681[3]_i_6 
       (.I0(DOUTBDOUT[3]),
        .I1(\src_buf_V_6_4_reg_5681[6]_i_2 [0]),
        .I2(\src_buf_V_6_4_reg_5681[6]_i_2_0 [0]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681[6]_i_2_1 [0]),
        .I5(tmp_5_fu_1871_p9[1]),
        .O(ram_reg_bram_0_0));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \src_buf_V_6_4_reg_5681[4]_i_6 
       (.I0(DOUTBDOUT[4]),
        .I1(\src_buf_V_6_4_reg_5681[6]_i_2 [1]),
        .I2(\src_buf_V_6_4_reg_5681[6]_i_2_0 [1]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681[6]_i_2_1 [1]),
        .I5(tmp_5_fu_1871_p9[1]),
        .O(ram_reg_bram_0_1));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \src_buf_V_6_4_reg_5681[5]_i_6 
       (.I0(DOUTBDOUT[5]),
        .I1(\src_buf_V_6_4_reg_5681[6]_i_2 [2]),
        .I2(\src_buf_V_6_4_reg_5681[6]_i_2_0 [2]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681[6]_i_2_1 [2]),
        .I5(tmp_5_fu_1871_p9[1]),
        .O(ram_reg_bram_0_2));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \src_buf_V_6_4_reg_5681[6]_i_6 
       (.I0(DOUTBDOUT[6]),
        .I1(\src_buf_V_6_4_reg_5681[6]_i_2 [3]),
        .I2(\src_buf_V_6_4_reg_5681[6]_i_2_0 [3]),
        .I3(tmp_5_fu_1871_p9[0]),
        .I4(\src_buf_V_6_4_reg_5681[6]_i_2_1 [3]),
        .I5(tmp_5_fu_1871_p9[1]),
        .O(ram_reg_bram_0_3));
endmodule

(* ORIG_REF_NAME = "detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_29
   (DOUTBDOUT,
    \trunc_ln324_5_reg_5359_reg[0] ,
    ap_clk,
    buf_0_V_ce0,
    ADDRARDADDR,
    Q,
    DINADIN,
    WEA,
    ram_reg_bram_0_0,
    pixel_src2_V_we0,
    ram_reg_bram_0_1,
    sel,
    ram_reg_bram_0_2);
  output [7:0]DOUTBDOUT;
  output \trunc_ln324_5_reg_5359_reg[0] ;
  input ap_clk;
  input buf_0_V_ce0;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DINADIN;
  input [0:0]WEA;
  input [2:0]ram_reg_bram_0_0;
  input pixel_src2_V_we0;
  input [2:0]ram_reg_bram_0_1;
  input sel;
  input ram_reg_bram_0_2;

  wire [10:0]ADDRARDADDR;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire buf_0_V_ce0;
  wire buf_0_V_we1;
  wire pixel_src2_V_we0;
  wire [2:0]ram_reg_bram_0_0;
  wire [2:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_i_23_n_3;
  wire sel;
  wire \trunc_ln324_5_reg_5359_reg[0] ;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "buf_0_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_buf_0_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[15:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(buf_0_V_we1),
        .ENBWREN(buf_0_V_ce0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF111111F1)) 
    ram_reg_bram_0_i_1__5
       (.I0(ram_reg_bram_0_i_23_n_3),
        .I1(ram_reg_bram_0_0[1]),
        .I2(pixel_src2_V_we0),
        .I3(\trunc_ln324_5_reg_5359_reg[0] ),
        .I4(ram_reg_bram_0_1[2]),
        .I5(sel),
        .O(buf_0_V_we1));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_bram_0_i_23
       (.I0(ram_reg_bram_0_0[0]),
        .I1(ram_reg_bram_0_0[2]),
        .I2(ram_reg_bram_0_2),
        .O(ram_reg_bram_0_i_23_n_3));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_bram_0_i_24
       (.I0(ram_reg_bram_0_1[0]),
        .I1(ram_reg_bram_0_1[1]),
        .O(\trunc_ln324_5_reg_5359_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V
   (ap_enable_reg_pp1_iter1_reg,
    pixel_src1_V_we0,
    q0,
    ap_enable_reg_pp3_iter6,
    ap_block_pp3_stage0_subdone,
    ram_reg_bram_0,
    img_rgb_src_data_empty_n,
    ram_reg_bram_0_0,
    img_gray_src_data_empty_n,
    Q,
    addr1,
    ram_reg_bram_0_1,
    ap_clk,
    ram_reg_bram_1);
  output ap_enable_reg_pp1_iter1_reg;
  output pixel_src1_V_we0;
  output [23:0]q0;
  input ap_enable_reg_pp3_iter6;
  input ap_block_pp3_stage0_subdone;
  input ram_reg_bram_0;
  input img_rgb_src_data_empty_n;
  input ram_reg_bram_0_0;
  input img_gray_src_data_empty_n;
  input [0:0]Q;
  input [10:0]addr1;
  input [10:0]ram_reg_bram_0_1;
  input ap_clk;
  input [23:0]ram_reg_bram_1;

  wire [0:0]Q;
  wire [10:0]addr1;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp3_iter6;
  wire img_gray_src_data_empty_n;
  wire img_rgb_src_data_empty_n;
  wire pixel_src1_V_we0;
  wire [23:0]q0;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [23:0]ram_reg_bram_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V_ram detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V_ram_U
       (.Q(Q),
        .addr1(addr1),
        .ap_block_pp3_stage0_subdone(ap_block_pp3_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg(ap_enable_reg_pp1_iter1_reg),
        .ap_enable_reg_pp3_iter6(ap_enable_reg_pp3_iter6),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .q0(q0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .we0(pixel_src1_V_we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V_ram
   (ap_enable_reg_pp1_iter1_reg,
    we0,
    q0,
    ap_enable_reg_pp3_iter6,
    ap_block_pp3_stage0_subdone,
    ram_reg_bram_0_0,
    img_rgb_src_data_empty_n,
    ram_reg_bram_0_1,
    img_gray_src_data_empty_n,
    Q,
    addr1,
    ram_reg_bram_0_2,
    ap_clk,
    ram_reg_bram_1_0);
  output ap_enable_reg_pp1_iter1_reg;
  output we0;
  output [23:0]q0;
  input ap_enable_reg_pp3_iter6;
  input ap_block_pp3_stage0_subdone;
  input ram_reg_bram_0_0;
  input img_rgb_src_data_empty_n;
  input ram_reg_bram_0_1;
  input img_gray_src_data_empty_n;
  input [0:0]Q;
  input [10:0]addr1;
  input [10:0]ram_reg_bram_0_2;
  input ap_clk;
  input [23:0]ram_reg_bram_1_0;

  wire [0:0]Q;
  wire [10:0]addr1;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp3_iter6;
  wire img_gray_src_data_empty_n;
  wire img_rgb_src_data_empty_n;
  wire [10:0]pixel_src1_V_address0;
  wire pixel_src1_V_ce0;
  wire [23:0]q0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [23:0]ram_reg_bram_1_0;
  wire we0;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:6]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "pixel_src1_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({pixel_src1_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_0[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_1_0[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:16],q0[15:0]}),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP({NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:2],q0[17:16]}),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(pixel_src1_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_10__1
       (.I0(addr1[2]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[2]),
        .O(pixel_src1_V_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_11__1
       (.I0(addr1[1]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[1]),
        .O(pixel_src1_V_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_12__1
       (.I0(addr1[0]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[0]),
        .O(pixel_src1_V_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_reg_bram_0_i_13__0
       (.I0(img_gray_src_data_empty_n),
        .I1(img_rgb_src_data_empty_n),
        .I2(Q),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_0_1),
        .O(we0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hA8000000)) 
    ram_reg_bram_0_i_14__0
       (.I0(ram_reg_bram_0_0),
        .I1(img_rgb_src_data_empty_n),
        .I2(ram_reg_bram_0_1),
        .I3(img_gray_src_data_empty_n),
        .I4(Q),
        .O(ap_enable_reg_pp1_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    ram_reg_bram_0_i_1__6
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ap_block_pp3_stage0_subdone),
        .O(pixel_src1_V_ce0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_2__5
       (.I0(addr1[10]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[10]),
        .O(pixel_src1_V_address0[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_3__2
       (.I0(addr1[9]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[9]),
        .O(pixel_src1_V_address0[9]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_4__1
       (.I0(addr1[8]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[8]),
        .O(pixel_src1_V_address0[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_5__1
       (.I0(addr1[7]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[7]),
        .O(pixel_src1_V_address0[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_6__1
       (.I0(addr1[6]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[6]),
        .O(pixel_src1_V_address0[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_7__1
       (.I0(addr1[5]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[5]),
        .O(pixel_src1_V_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_8__1
       (.I0(addr1[4]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[4]),
        .O(pixel_src1_V_address0[4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_bram_0_i_9__1
       (.I0(addr1[3]),
        .I1(ap_enable_reg_pp3_iter6),
        .I2(ram_reg_bram_0_2[3]),
        .O(pixel_src1_V_address0[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "pixel_src1_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src1_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_1
       (.ADDRARDADDR({pixel_src1_V_address0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_0[23:18]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[15:6],q0[23:18]}),
        .DOUTBDOUT(NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(pixel_src1_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V
   (pixel_src2_V_we0,
    ap_block_pp3_stage0_subdone,
    WEA,
    if_din,
    and_ln277_reg_5401,
    ap_enable_reg_pp3_iter1,
    Q,
    ram_reg_bram_0,
    img_rgb_dst_data_full_n,
    img_gray_dst_data_full_n,
    icmp_ln886_2_reg_5406_pp3_iter6_reg,
    \conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 ,
    img_rgb_src_data_empty_n,
    img_gray_src_data_empty_n,
    \q_tmp_reg[23] ,
    q0,
    ap_enable_reg_pp3_iter6,
    ap_clk,
    ram_reg_bram_0_0,
    addr1,
    ram_reg_bram_1);
  output pixel_src2_V_we0;
  output ap_block_pp3_stage0_subdone;
  output [0:0]WEA;
  output [23:0]if_din;
  input and_ln277_reg_5401;
  input ap_enable_reg_pp3_iter1;
  input [0:0]Q;
  input ram_reg_bram_0;
  input img_rgb_dst_data_full_n;
  input img_gray_dst_data_full_n;
  input icmp_ln886_2_reg_5406_pp3_iter6_reg;
  input \conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 ;
  input img_rgb_src_data_empty_n;
  input img_gray_src_data_empty_n;
  input \q_tmp_reg[23] ;
  input [23:0]q0;
  input ap_enable_reg_pp3_iter6;
  input ap_clk;
  input [10:0]ram_reg_bram_0_0;
  input [10:0]addr1;
  input [23:0]ram_reg_bram_1;

  wire [0:0]Q;
  wire [0:0]WEA;
  wire [10:0]addr1;
  wire and_ln277_reg_5401;
  wire ap_block_pp3_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter6;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 ;
  wire icmp_ln886_2_reg_5406_pp3_iter6_reg;
  wire [23:0]if_din;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire img_rgb_dst_data_full_n;
  wire img_rgb_src_data_empty_n;
  wire pixel_src2_V_we0;
  wire [23:0]q0;
  wire \q_tmp_reg[23] ;
  wire ram_reg_bram_0;
  wire [10:0]ram_reg_bram_0_0;
  wire [23:0]ram_reg_bram_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V_ram detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V_ram_U
       (.Q(Q),
        .addr1(addr1),
        .and_ln277_reg_5401(and_ln277_reg_5401),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter1(ap_enable_reg_pp3_iter1),
        .ap_enable_reg_pp3_iter6(ap_enable_reg_pp3_iter6),
        .ce0(WEA),
        .\conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 (\conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 ),
        .full_n_reg(ap_block_pp3_stage0_subdone),
        .icmp_ln886_2_reg_5406_pp3_iter6_reg(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .if_din(if_din),
        .img_gray_dst_data_full_n(img_gray_dst_data_full_n),
        .img_gray_src_data_empty_n(img_gray_src_data_empty_n),
        .img_rgb_dst_data_full_n(img_rgb_dst_data_full_n),
        .img_rgb_src_data_empty_n(img_rgb_src_data_empty_n),
        .pixel_src2_V_we0(pixel_src2_V_we0),
        .q0(q0),
        .\q_tmp_reg[23] (\q_tmp_reg[23] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_1_0(ram_reg_bram_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V_ram
   (pixel_src2_V_we0,
    full_n_reg,
    ce0,
    if_din,
    and_ln277_reg_5401,
    ap_enable_reg_pp3_iter1,
    Q,
    ram_reg_bram_0_0,
    img_rgb_dst_data_full_n,
    img_gray_dst_data_full_n,
    icmp_ln886_2_reg_5406_pp3_iter6_reg,
    \conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 ,
    img_rgb_src_data_empty_n,
    img_gray_src_data_empty_n,
    \q_tmp_reg[23] ,
    q0,
    ap_enable_reg_pp3_iter6,
    ap_clk,
    ram_reg_bram_0_1,
    addr1,
    ram_reg_bram_1_0);
  output pixel_src2_V_we0;
  output full_n_reg;
  output ce0;
  output [23:0]if_din;
  input and_ln277_reg_5401;
  input ap_enable_reg_pp3_iter1;
  input [0:0]Q;
  input ram_reg_bram_0_0;
  input img_rgb_dst_data_full_n;
  input img_gray_dst_data_full_n;
  input icmp_ln886_2_reg_5406_pp3_iter6_reg;
  input \conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 ;
  input img_rgb_src_data_empty_n;
  input img_gray_src_data_empty_n;
  input \q_tmp_reg[23] ;
  input [23:0]q0;
  input ap_enable_reg_pp3_iter6;
  input ap_clk;
  input [10:0]ram_reg_bram_0_1;
  input [10:0]addr1;
  input [23:0]ram_reg_bram_1_0;

  wire [0:0]Q;
  wire [10:0]addr1;
  wire and_ln277_reg_5401;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter1;
  wire ap_enable_reg_pp3_iter1_i_2_n_3;
  wire ap_enable_reg_pp3_iter6;
  wire ce0;
  wire \conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 ;
  wire full_n_reg;
  wire icmp_ln886_2_reg_5406_pp3_iter6_reg;
  wire [23:0]if_din;
  wire img_gray_dst_data_full_n;
  wire img_gray_src_data_empty_n;
  wire img_rgb_dst_data_full_n;
  wire img_rgb_src_data_empty_n;
  wire [23:0]pixel_src2_V_q1;
  wire pixel_src2_V_we0;
  wire [23:0]q0;
  wire \q_tmp_reg[23] ;
  wire ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_i_2__6_n_3;
  wire [23:0]ram_reg_bram_1_0;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [15:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [15:6]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h40555555)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter1_i_2_n_3),
        .I1(img_rgb_dst_data_full_n),
        .I2(img_gray_dst_data_full_n),
        .I3(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I4(\conv_i182_i_reg_5410_pp3_iter5_reg_reg[0]__0 ),
        .O(full_n_reg));
  LUT5 #(
    .INIT(32'h00202020)) 
    ap_enable_reg_pp3_iter1_i_2
       (.I0(ap_enable_reg_pp3_iter1),
        .I1(ram_reg_bram_0_0),
        .I2(and_ln277_reg_5401),
        .I3(img_rgb_src_data_empty_n),
        .I4(img_gray_src_data_empty_n),
        .O(ap_enable_reg_pp3_iter1_i_2_n_3));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_12
       (.I0(pixel_src2_V_q1[15]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[15]),
        .O(if_din[15]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_13
       (.I0(pixel_src2_V_q1[14]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[14]),
        .O(if_din[14]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_14
       (.I0(pixel_src2_V_q1[13]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[13]),
        .O(if_din[13]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_15
       (.I0(pixel_src2_V_q1[12]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[12]),
        .O(if_din[12]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_16
       (.I0(pixel_src2_V_q1[11]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[11]),
        .O(if_din[11]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_17
       (.I0(pixel_src2_V_q1[10]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[10]),
        .O(if_din[10]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_18
       (.I0(pixel_src2_V_q1[9]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[9]),
        .O(if_din[9]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_19
       (.I0(pixel_src2_V_q1[8]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[8]),
        .O(if_din[8]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_20
       (.I0(pixel_src2_V_q1[7]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[7]),
        .O(if_din[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_21
       (.I0(pixel_src2_V_q1[6]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[6]),
        .O(if_din[6]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_22
       (.I0(pixel_src2_V_q1[5]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[5]),
        .O(if_din[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_23
       (.I0(pixel_src2_V_q1[4]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[4]),
        .O(if_din[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_24
       (.I0(pixel_src2_V_q1[3]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[3]),
        .O(if_din[3]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_25
       (.I0(pixel_src2_V_q1[2]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[2]),
        .O(if_din[2]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_26
       (.I0(pixel_src2_V_q1[1]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[1]),
        .O(if_din[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_27
       (.I0(pixel_src2_V_q1[0]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[0]),
        .O(if_din[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_28
       (.I0(pixel_src2_V_q1[17]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[17]),
        .O(if_din[17]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_0_i_29
       (.I0(pixel_src2_V_q1[16]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[16]),
        .O(if_din[16]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_1_i_1
       (.I0(pixel_src2_V_q1[23]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[23]),
        .O(if_din[23]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_1_i_2
       (.I0(pixel_src2_V_q1[22]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[22]),
        .O(if_din[22]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_1_i_3
       (.I0(pixel_src2_V_q1[21]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[21]),
        .O(if_din[21]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_1_i_4
       (.I0(pixel_src2_V_q1[20]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[20]),
        .O(if_din[20]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_1_i_5
       (.I0(pixel_src2_V_q1[19]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[19]),
        .O(if_din[19]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_bram_1_i_6
       (.I0(pixel_src2_V_q1[18]),
        .I1(\q_tmp_reg[23] ),
        .I2(icmp_ln886_2_reg_5406_pp3_iter6_reg),
        .I3(q0[18]),
        .O(if_din[18]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "pixel_src2_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addr1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,ram_reg_bram_1_0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],pixel_src2_V_q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:2],pixel_src2_V_q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(pixel_src2_V_we0),
        .ENBWREN(ram_reg_bram_0_i_2__6_n_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ce0,ce0,ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_bram_0_i_1__7
       (.I0(and_ln277_reg_5401),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(Q),
        .I3(ram_reg_bram_0_0),
        .I4(full_n_reg),
        .O(pixel_src2_V_we0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_2__6
       (.I0(full_n_reg),
        .I1(ap_enable_reg_pp3_iter6),
        .O(ram_reg_bram_0_i_2__6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_bram_0_i_3
       (.I0(full_n_reg),
        .I1(ap_enable_reg_pp3_iter1),
        .I2(Q),
        .O(ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "46080" *) 
  (* RTL_RAM_NAME = "pixel_src2_V_U/detectCorner_xFfast7x7_0_1080_1920_0_1_1_1923_7_49_s_pixel_src2_V_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "18" *) 
  (* bram_slice_end = "23" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({addr1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_1_0[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[15:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[15:6],pixel_src2_V_q1[23:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(pixel_src2_V_we0),
        .ENBWREN(ram_reg_bram_0_i_2__6_n_3),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_xfrgb2gray_1080_1920_s
   (P,
    if_din,
    E,
    pop,
    push,
    ap_enable_reg_pp0_iter6_reg_0,
    ap_enable_reg_pp0_iter6_reg_1,
    dout_valid_reg,
    \ap_CS_fsm_reg[2]_0 ,
    ap_clk,
    Q,
    ap_rst_n_inv,
    xfrgb2gray_1080_1920_U0_ap_start,
    ap_rst_n,
    Loop_loop_height_proc1821_U0_img_in_data_write,
    empty_n,
    img_in_data_empty_n,
    img_gray_src_data_full_n,
    img_rgb_src_data_full_n,
    \usedw_reg[0] ,
    \usedw_reg[0]_0 );
  output [7:0]P;
  output [23:0]if_din;
  output [0:0]E;
  output pop;
  output push;
  output [0:0]ap_enable_reg_pp0_iter6_reg_0;
  output [0:0]ap_enable_reg_pp0_iter6_reg_1;
  output dout_valid_reg;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  input ap_clk;
  input [23:0]Q;
  input ap_rst_n_inv;
  input xfrgb2gray_1080_1920_U0_ap_start;
  input ap_rst_n;
  input Loop_loop_height_proc1821_U0_img_in_data_write;
  input empty_n;
  input img_in_data_empty_n;
  input img_gray_src_data_full_n;
  input img_rgb_src_data_full_n;
  input \usedw_reg[0] ;
  input \usedw_reg[0]_0 ;

  wire [0:0]E;
  wire Loop_loop_height_proc1821_U0_img_in_data_write;
  wire [7:0]P;
  wire [23:0]Q;
  wire \ap_CS_fsm[0]_i_1__2_n_3 ;
  wire \ap_CS_fsm[2]_i_2__2_n_3 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire [2:1]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_3;
  wire ap_enable_reg_pp0_iter0_i_2_n_3;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_3;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6_i_1_n_3;
  wire [0:0]ap_enable_reg_pp0_iter6_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter6_reg_1;
  wire ap_enable_reg_pp0_iter6_reg_n_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_valid_reg;
  wire empty_n;
  wire grp_fu_142_ce;
  wire icmp_ln37_fu_95_p2;
  wire \icmp_ln37_reg_166[0]_i_2_n_3 ;
  wire \icmp_ln37_reg_166[0]_i_3_n_3 ;
  wire \icmp_ln37_reg_166[0]_i_4_n_3 ;
  wire \icmp_ln37_reg_166[0]_i_5_n_3 ;
  wire \icmp_ln37_reg_166[0]_i_6_n_3 ;
  wire icmp_ln37_reg_166_pp0_iter1_reg;
  wire \icmp_ln37_reg_166_pp0_iter4_reg_reg[0]_srl3_n_3 ;
  wire \icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0_n_3 ;
  wire \icmp_ln37_reg_166_reg_n_3_[0] ;
  wire [23:0]if_din;
  wire img_gray_src_data_full_n;
  wire img_in_data_empty_n;
  wire img_rgb_src_data_full_n;
  wire indvar_flatten_reg_78;
  wire indvar_flatten_reg_780;
  wire \indvar_flatten_reg_78[0]_i_4_n_3 ;
  wire [20:0]indvar_flatten_reg_78_reg;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_10 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_11 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_12 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_13 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_14 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_15 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_16 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_17 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_18 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_3 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_4 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_5 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_6 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_7 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_8 ;
  wire \indvar_flatten_reg_78_reg[0]_i_3_n_9 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_10 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_14 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_15 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_16 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_17 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_18 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_8 ;
  wire \indvar_flatten_reg_78_reg[16]_i_1_n_9 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_10 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_11 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_12 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_13 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_14 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_15 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_16 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_17 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_18 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_7 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_8 ;
  wire \indvar_flatten_reg_78_reg[8]_i_1_n_9 ;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_10;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_11;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_12;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_13;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_14;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_15;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_16;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_17;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_18;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_19;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_20;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_21;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_22;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_23;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_24;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_3;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_4;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_5;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_6;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_7;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_8;
  wire mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_9;
  wire mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_10;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_11;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_12;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_13;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_14;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_15;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_16;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_17;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_18;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_19;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_20;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_21;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_22;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_23;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_24;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_3;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_4;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_5;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_6;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_7;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_8;
  wire mul_mul_8ns_15ns_22_4_1_U23_n_9;
  wire pop;
  wire push;
  wire rgb_V_1_reg_1800;
  wire [23:0]tmp_V_reg_175;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[0]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[10]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[11]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[12]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[13]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[14]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[15]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[16]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[17]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[18]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[19]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[1]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[20]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[21]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[22]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[23]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[2]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[3]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[4]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[5]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[6]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[7]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[8]_srl3_n_3 ;
  wire \tmp_V_reg_175_pp0_iter4_reg_reg[9]_srl3_n_3 ;
  wire \usedw_reg[0] ;
  wire \usedw_reg[0]_0 ;
  wire xfrgb2gray_1080_1920_U0_ap_start;
  wire [7:4]\NLW_indvar_flatten_reg_78_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_indvar_flatten_reg_78_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .I2(xfrgb2gray_1080_1920_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_3_[0] ),
        .O(\ap_CS_fsm[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT4 #(
    .INIT(16'hFAC0)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm[2]_i_2__2_n_3 ),
        .I1(xfrgb2gray_1080_1920_U0_ap_start),
        .I2(\ap_CS_fsm_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[2]_i_2__2_n_3 ),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFAFFEAEEFAFFFAFF)) 
    \ap_CS_fsm[2]_i_2__2 
       (.I0(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .I1(\icmp_ln37_reg_166[0]_i_2_n_3 ),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_enable_reg_pp0_iter6_reg_n_3),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_2__2_n_3 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1__2_n_3 ),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg[2]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA80AA80AA800000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(xfrgb2gray_1080_1920_U0_ap_start),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\icmp_ln37_reg_166[0]_i_2_n_3 ),
        .I5(ap_enable_reg_pp0_iter0_i_2_n_3),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_3),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE040A000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .I1(\icmp_ln37_reg_166[0]_i_2_n_3 ),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_3),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7000F0F070000000)) 
    ap_enable_reg_pp0_iter6_i_1
       (.I0(xfrgb2gray_1080_1920_U0_ap_start),
        .I1(\ap_CS_fsm_reg_n_3_[0] ),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter6_reg_n_3),
        .I4(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .I5(ap_enable_reg_pp0_iter5),
        .O(ap_enable_reg_pp0_iter6_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6_i_1_n_3),
        .Q(ap_enable_reg_pp0_iter6_reg_n_3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA8AAAAA)) 
    dout_valid_i_1__1
       (.I0(img_in_data_empty_n),
        .I1(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\icmp_ln37_reg_166_reg_n_3_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_3),
        .I5(empty_n),
        .O(dout_valid_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln37_reg_166[0]_i_1 
       (.I0(\icmp_ln37_reg_166[0]_i_2_n_3 ),
        .O(icmp_ln37_fu_95_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln37_reg_166[0]_i_2 
       (.I0(\icmp_ln37_reg_166[0]_i_3_n_3 ),
        .I1(indvar_flatten_reg_78_reg[8]),
        .I2(indvar_flatten_reg_78_reg[12]),
        .I3(indvar_flatten_reg_78_reg[5]),
        .I4(\icmp_ln37_reg_166[0]_i_4_n_3 ),
        .I5(\icmp_ln37_reg_166[0]_i_5_n_3 ),
        .O(\icmp_ln37_reg_166[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \icmp_ln37_reg_166[0]_i_3 
       (.I0(indvar_flatten_reg_78_reg[7]),
        .I1(indvar_flatten_reg_78_reg[17]),
        .I2(indvar_flatten_reg_78_reg[0]),
        .I3(indvar_flatten_reg_78_reg[13]),
        .I4(indvar_flatten_reg_78_reg[9]),
        .I5(indvar_flatten_reg_78_reg[16]),
        .O(\icmp_ln37_reg_166[0]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \icmp_ln37_reg_166[0]_i_4 
       (.I0(indvar_flatten_reg_78_reg[19]),
        .I1(indvar_flatten_reg_78_reg[10]),
        .I2(indvar_flatten_reg_78_reg[15]),
        .I3(indvar_flatten_reg_78_reg[4]),
        .O(\icmp_ln37_reg_166[0]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \icmp_ln37_reg_166[0]_i_5 
       (.I0(indvar_flatten_reg_78_reg[14]),
        .I1(indvar_flatten_reg_78_reg[18]),
        .I2(indvar_flatten_reg_78_reg[3]),
        .I3(indvar_flatten_reg_78_reg[20]),
        .I4(\icmp_ln37_reg_166[0]_i_6_n_3 ),
        .O(\icmp_ln37_reg_166[0]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln37_reg_166[0]_i_6 
       (.I0(indvar_flatten_reg_78_reg[6]),
        .I1(indvar_flatten_reg_78_reg[2]),
        .I2(indvar_flatten_reg_78_reg[11]),
        .I3(indvar_flatten_reg_78_reg[1]),
        .O(\icmp_ln37_reg_166[0]_i_6_n_3 ));
  FDRE \icmp_ln37_reg_166_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_142_ce),
        .D(\icmp_ln37_reg_166_reg_n_3_[0] ),
        .Q(icmp_ln37_reg_166_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/icmp_ln37_reg_166_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/icmp_ln37_reg_166_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \icmp_ln37_reg_166_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln37_reg_166_pp0_iter1_reg),
        .Q(\icmp_ln37_reg_166_pp0_iter4_reg_reg[0]_srl3_n_3 ));
  FDRE \icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln37_reg_166_pp0_iter4_reg_reg[0]_srl3_n_3 ),
        .Q(\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \icmp_ln37_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_142_ce),
        .D(icmp_ln37_fu_95_p2),
        .Q(\icmp_ln37_reg_166_reg_n_3_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \indvar_flatten_reg_78[0]_i_1 
       (.I0(\icmp_ln37_reg_166[0]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm_reg_n_3_[0] ),
        .I5(xfrgb2gray_1080_1920_U0_ap_start),
        .O(indvar_flatten_reg_78));
  LUT4 #(
    .INIT(16'h0800)) 
    \indvar_flatten_reg_78[0]_i_2 
       (.I0(\icmp_ln37_reg_166[0]_i_2_n_3 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(indvar_flatten_reg_780));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_78[0]_i_4 
       (.I0(indvar_flatten_reg_78_reg[0]),
        .O(\indvar_flatten_reg_78[0]_i_4_n_3 ));
  FDRE \indvar_flatten_reg_78_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[0]_i_3_n_18 ),
        .Q(indvar_flatten_reg_78_reg[0]),
        .R(indvar_flatten_reg_78));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_78_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_78_reg[0]_i_3_n_3 ,\indvar_flatten_reg_78_reg[0]_i_3_n_4 ,\indvar_flatten_reg_78_reg[0]_i_3_n_5 ,\indvar_flatten_reg_78_reg[0]_i_3_n_6 ,\indvar_flatten_reg_78_reg[0]_i_3_n_7 ,\indvar_flatten_reg_78_reg[0]_i_3_n_8 ,\indvar_flatten_reg_78_reg[0]_i_3_n_9 ,\indvar_flatten_reg_78_reg[0]_i_3_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_78_reg[0]_i_3_n_11 ,\indvar_flatten_reg_78_reg[0]_i_3_n_12 ,\indvar_flatten_reg_78_reg[0]_i_3_n_13 ,\indvar_flatten_reg_78_reg[0]_i_3_n_14 ,\indvar_flatten_reg_78_reg[0]_i_3_n_15 ,\indvar_flatten_reg_78_reg[0]_i_3_n_16 ,\indvar_flatten_reg_78_reg[0]_i_3_n_17 ,\indvar_flatten_reg_78_reg[0]_i_3_n_18 }),
        .S({indvar_flatten_reg_78_reg[7:1],\indvar_flatten_reg_78[0]_i_4_n_3 }));
  FDRE \indvar_flatten_reg_78_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[8]_i_1_n_16 ),
        .Q(indvar_flatten_reg_78_reg[10]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[8]_i_1_n_15 ),
        .Q(indvar_flatten_reg_78_reg[11]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[8]_i_1_n_14 ),
        .Q(indvar_flatten_reg_78_reg[12]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[8]_i_1_n_13 ),
        .Q(indvar_flatten_reg_78_reg[13]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[8]_i_1_n_12 ),
        .Q(indvar_flatten_reg_78_reg[14]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[8]_i_1_n_11 ),
        .Q(indvar_flatten_reg_78_reg[15]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[16]_i_1_n_18 ),
        .Q(indvar_flatten_reg_78_reg[16]),
        .R(indvar_flatten_reg_78));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_78_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_78_reg[8]_i_1_n_3 ),
        .CI_TOP(1'b0),
        .CO({\NLW_indvar_flatten_reg_78_reg[16]_i_1_CO_UNCONNECTED [7:4],\indvar_flatten_reg_78_reg[16]_i_1_n_7 ,\indvar_flatten_reg_78_reg[16]_i_1_n_8 ,\indvar_flatten_reg_78_reg[16]_i_1_n_9 ,\indvar_flatten_reg_78_reg[16]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_reg_78_reg[16]_i_1_O_UNCONNECTED [7:5],\indvar_flatten_reg_78_reg[16]_i_1_n_14 ,\indvar_flatten_reg_78_reg[16]_i_1_n_15 ,\indvar_flatten_reg_78_reg[16]_i_1_n_16 ,\indvar_flatten_reg_78_reg[16]_i_1_n_17 ,\indvar_flatten_reg_78_reg[16]_i_1_n_18 }),
        .S({1'b0,1'b0,1'b0,indvar_flatten_reg_78_reg[20:16]}));
  FDRE \indvar_flatten_reg_78_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[16]_i_1_n_17 ),
        .Q(indvar_flatten_reg_78_reg[17]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[16]_i_1_n_16 ),
        .Q(indvar_flatten_reg_78_reg[18]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[16]_i_1_n_15 ),
        .Q(indvar_flatten_reg_78_reg[19]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[0]_i_3_n_17 ),
        .Q(indvar_flatten_reg_78_reg[1]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[16]_i_1_n_14 ),
        .Q(indvar_flatten_reg_78_reg[20]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[0]_i_3_n_16 ),
        .Q(indvar_flatten_reg_78_reg[2]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[0]_i_3_n_15 ),
        .Q(indvar_flatten_reg_78_reg[3]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[0]_i_3_n_14 ),
        .Q(indvar_flatten_reg_78_reg[4]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[0]_i_3_n_13 ),
        .Q(indvar_flatten_reg_78_reg[5]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[0]_i_3_n_12 ),
        .Q(indvar_flatten_reg_78_reg[6]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[0]_i_3_n_11 ),
        .Q(indvar_flatten_reg_78_reg[7]),
        .R(indvar_flatten_reg_78));
  FDRE \indvar_flatten_reg_78_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[8]_i_1_n_18 ),
        .Q(indvar_flatten_reg_78_reg[8]),
        .R(indvar_flatten_reg_78));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \indvar_flatten_reg_78_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_78_reg[0]_i_3_n_3 ),
        .CI_TOP(1'b0),
        .CO({\indvar_flatten_reg_78_reg[8]_i_1_n_3 ,\indvar_flatten_reg_78_reg[8]_i_1_n_4 ,\indvar_flatten_reg_78_reg[8]_i_1_n_5 ,\indvar_flatten_reg_78_reg[8]_i_1_n_6 ,\indvar_flatten_reg_78_reg[8]_i_1_n_7 ,\indvar_flatten_reg_78_reg[8]_i_1_n_8 ,\indvar_flatten_reg_78_reg[8]_i_1_n_9 ,\indvar_flatten_reg_78_reg[8]_i_1_n_10 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_78_reg[8]_i_1_n_11 ,\indvar_flatten_reg_78_reg[8]_i_1_n_12 ,\indvar_flatten_reg_78_reg[8]_i_1_n_13 ,\indvar_flatten_reg_78_reg[8]_i_1_n_14 ,\indvar_flatten_reg_78_reg[8]_i_1_n_15 ,\indvar_flatten_reg_78_reg[8]_i_1_n_16 ,\indvar_flatten_reg_78_reg[8]_i_1_n_17 ,\indvar_flatten_reg_78_reg[8]_i_1_n_18 }),
        .S(indvar_flatten_reg_78_reg[15:8]));
  FDRE \indvar_flatten_reg_78_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_780),
        .D(\indvar_flatten_reg_78_reg[8]_i_1_n_17 ),
        .Q(indvar_flatten_reg_78_reg[9]),
        .R(indvar_flatten_reg_78));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_13ns_22ns_22_4_1 mac_muladd_8ns_13ns_22ns_22_4_1_U24
       (.CEA2(grp_fu_142_ce),
        .DSP_ALU_INST({mul_mul_8ns_15ns_22_4_1_U23_n_3,mul_mul_8ns_15ns_22_4_1_U23_n_4,mul_mul_8ns_15ns_22_4_1_U23_n_5,mul_mul_8ns_15ns_22_4_1_U23_n_6,mul_mul_8ns_15ns_22_4_1_U23_n_7,mul_mul_8ns_15ns_22_4_1_U23_n_8,mul_mul_8ns_15ns_22_4_1_U23_n_9,mul_mul_8ns_15ns_22_4_1_U23_n_10,mul_mul_8ns_15ns_22_4_1_U23_n_11,mul_mul_8ns_15ns_22_4_1_U23_n_12,mul_mul_8ns_15ns_22_4_1_U23_n_13,mul_mul_8ns_15ns_22_4_1_U23_n_14,mul_mul_8ns_15ns_22_4_1_U23_n_15,mul_mul_8ns_15ns_22_4_1_U23_n_16,mul_mul_8ns_15ns_22_4_1_U23_n_17,mul_mul_8ns_15ns_22_4_1_U23_n_18,mul_mul_8ns_15ns_22_4_1_U23_n_19,mul_mul_8ns_15ns_22_4_1_U23_n_20,mul_mul_8ns_15ns_22_4_1_U23_n_21,mul_mul_8ns_15ns_22_4_1_U23_n_22,mul_mul_8ns_15ns_22_4_1_U23_n_23,mul_mul_8ns_15ns_22_4_1_U23_n_24}),
        .E(rgb_V_1_reg_1800),
        .P({mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_3,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_4,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_5,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_6,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_7,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_8,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_9,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_10,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_11,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_12,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_13,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_14,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_15,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_16,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_17,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_18,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_19,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_20,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_21,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_22,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_23,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_24}),
        .Q(Q[23:16]),
        .ap_clk(ap_clk),
        .\tmp_V_reg_175_reg[0] (\icmp_ln37_reg_166_reg_n_3_[0] ),
        .\tmp_V_reg_175_reg[0]_0 (ap_CS_fsm_pp0_stage0),
        .\tmp_V_reg_175_reg[0]_1 (mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mac_muladd_8ns_16ns_22ns_23_4_1 mac_muladd_8ns_16ns_22ns_23_4_1_U25
       (.A(tmp_V_reg_175[15:8]),
        .CEA2(grp_fu_142_ce),
        .P(P),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0 (mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .img_gray_src_data_full_n(img_gray_src_data_full_n),
        .img_in_data_empty_n(img_in_data_empty_n),
        .img_rgb_src_data_full_n(img_rgb_src_data_full_n),
        .p_reg_reg_i_2(\icmp_ln37_reg_166_reg_n_3_[0] ),
        .p_reg_reg_i_2_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .\q_tmp_reg[7] ({mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_3,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_4,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_5,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_6,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_7,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_8,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_9,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_10,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_11,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_12,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_13,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_14,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_15,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_16,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_17,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_18,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_19,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_20,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_21,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_22,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_23,mac_muladd_8ns_13ns_22ns_22_4_1_U24_n_24}),
        .\tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 (\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0_n_3 ),
        .\tmp_V_reg_175_pp0_iter5_reg_reg[0]__0_0 (ap_enable_reg_pp0_iter6_reg_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_bram_0_i_12__3
       (.I0(ap_enable_reg_pp0_iter6_reg_n_3),
        .I1(\icmp_ln37_reg_166_pp0_iter5_reg_reg[0]__0_n_3 ),
        .I2(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .O(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_detectCorner_mul_mul_8ns_15ns_22_4_1 mul_mul_8ns_15ns_22_4_1_U23
       (.CEA2(grp_fu_142_ce),
        .P({mul_mul_8ns_15ns_22_4_1_U23_n_3,mul_mul_8ns_15ns_22_4_1_U23_n_4,mul_mul_8ns_15ns_22_4_1_U23_n_5,mul_mul_8ns_15ns_22_4_1_U23_n_6,mul_mul_8ns_15ns_22_4_1_U23_n_7,mul_mul_8ns_15ns_22_4_1_U23_n_8,mul_mul_8ns_15ns_22_4_1_U23_n_9,mul_mul_8ns_15ns_22_4_1_U23_n_10,mul_mul_8ns_15ns_22_4_1_U23_n_11,mul_mul_8ns_15ns_22_4_1_U23_n_12,mul_mul_8ns_15ns_22_4_1_U23_n_13,mul_mul_8ns_15ns_22_4_1_U23_n_14,mul_mul_8ns_15ns_22_4_1_U23_n_15,mul_mul_8ns_15ns_22_4_1_U23_n_16,mul_mul_8ns_15ns_22_4_1_U23_n_17,mul_mul_8ns_15ns_22_4_1_U23_n_18,mul_mul_8ns_15ns_22_4_1_U23_n_19,mul_mul_8ns_15ns_22_4_1_U23_n_20,mul_mul_8ns_15ns_22_4_1_U23_n_21,mul_mul_8ns_15ns_22_4_1_U23_n_22,mul_mul_8ns_15ns_22_4_1_U23_n_23,mul_mul_8ns_15ns_22_4_1_U23_n_24}),
        .Q(Q[7:0]),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    \raddr[6]_i_1 
       (.I0(empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(\icmp_ln37_reg_166_reg_n_3_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(mac_muladd_8ns_16ns_22ns_23_4_1_U25_n_13),
        .I5(img_in_data_empty_n),
        .O(pop));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[0]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[0]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[10]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[10]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[10]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[11]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[11]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[11]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[12]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[12]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[12]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[13]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[13]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[13]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[14]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[14]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[14]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[15]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[15]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[15]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[16]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[16]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[16]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[17]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[17]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[17]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[17]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[18]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[18]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[18]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[18]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[19]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[19]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[19]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[19]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[1]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[1]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[20]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[20]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[20]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[20]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[21]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[21]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[21]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[21]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[22]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[22]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[22]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[22]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[23]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[23]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[23]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[23]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[2]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[2]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[3]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[3]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[4]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[4]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[5]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[5]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[6]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[6]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[7]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[7]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[7]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[8]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[8]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[8]_srl3_n_3 ));
  (* srl_bus_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg " *) 
  (* srl_name = "inst/\xfrgb2gray_1080_1920_U0/tmp_V_reg_175_pp0_iter4_reg_reg[9]_srl3 " *) 
  SRL16E \tmp_V_reg_175_pp0_iter4_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_V_reg_175[9]),
        .Q(\tmp_V_reg_175_pp0_iter4_reg_reg[9]_srl3_n_3 ));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[0]_srl3_n_3 ),
        .Q(if_din[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[10]_srl3_n_3 ),
        .Q(if_din[10]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[11]_srl3_n_3 ),
        .Q(if_din[11]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[12]_srl3_n_3 ),
        .Q(if_din[12]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[13]_srl3_n_3 ),
        .Q(if_din[13]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[14]_srl3_n_3 ),
        .Q(if_din[14]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[15]_srl3_n_3 ),
        .Q(if_din[15]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[16]_srl3_n_3 ),
        .Q(if_din[16]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[17]_srl3_n_3 ),
        .Q(if_din[17]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[18]_srl3_n_3 ),
        .Q(if_din[18]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[19]_srl3_n_3 ),
        .Q(if_din[19]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[1]_srl3_n_3 ),
        .Q(if_din[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[20]_srl3_n_3 ),
        .Q(if_din[20]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[21]_srl3_n_3 ),
        .Q(if_din[21]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[22]_srl3_n_3 ),
        .Q(if_din[22]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[23]_srl3_n_3 ),
        .Q(if_din[23]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[2]_srl3_n_3 ),
        .Q(if_din[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[3]_srl3_n_3 ),
        .Q(if_din[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[4]_srl3_n_3 ),
        .Q(if_din[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[5]_srl3_n_3 ),
        .Q(if_din[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[6]_srl3_n_3 ),
        .Q(if_din[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[7]_srl3_n_3 ),
        .Q(if_din[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[8]_srl3_n_3 ),
        .Q(if_din[8]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_pp0_iter5_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_V_reg_175_pp0_iter4_reg_reg[9]_srl3_n_3 ),
        .Q(if_din[9]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[0] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[0]),
        .Q(tmp_V_reg_175[0]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[10] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[10]),
        .Q(tmp_V_reg_175[10]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[11] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[11]),
        .Q(tmp_V_reg_175[11]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[12] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[12]),
        .Q(tmp_V_reg_175[12]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[13] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[13]),
        .Q(tmp_V_reg_175[13]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[14] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[14]),
        .Q(tmp_V_reg_175[14]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[15] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[15]),
        .Q(tmp_V_reg_175[15]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[16] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[16]),
        .Q(tmp_V_reg_175[16]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[17] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[17]),
        .Q(tmp_V_reg_175[17]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[18] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[18]),
        .Q(tmp_V_reg_175[18]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[19] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[19]),
        .Q(tmp_V_reg_175[19]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[1] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[1]),
        .Q(tmp_V_reg_175[1]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[20] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[20]),
        .Q(tmp_V_reg_175[20]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[21] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[21]),
        .Q(tmp_V_reg_175[21]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[22] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[22]),
        .Q(tmp_V_reg_175[22]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[23] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[23]),
        .Q(tmp_V_reg_175[23]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[2] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[2]),
        .Q(tmp_V_reg_175[2]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[3] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[3]),
        .Q(tmp_V_reg_175[3]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[4] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[4]),
        .Q(tmp_V_reg_175[4]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[5] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[5]),
        .Q(tmp_V_reg_175[5]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[6] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[6]),
        .Q(tmp_V_reg_175[6]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[7] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[7]),
        .Q(tmp_V_reg_175[7]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[8] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[8]),
        .Q(tmp_V_reg_175[8]),
        .R(1'b0));
  FDRE \tmp_V_reg_175_reg[9] 
       (.C(ap_clk),
        .CE(rgb_V_1_reg_1800),
        .D(Q[9]),
        .Q(tmp_V_reg_175[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \usedw[10]_i_1__1 
       (.I0(pop),
        .I1(Loop_loop_height_proc1821_U0_img_in_data_write),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_1__3 
       (.I0(push),
        .I1(\usedw_reg[0] ),
        .O(ap_enable_reg_pp0_iter6_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \usedw[10]_i_1__4 
       (.I0(push),
        .I1(\usedw_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter6_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_0,
    \axi_last_V_1_reg_400_reg[0] ,
    ack_out1,
    \B_V_data_1_state_reg[0]_1 ,
    Loop_loop_height_proc1821_U0_img_in_data_write,
    D,
    SR,
    E,
    ap_rst_n_1,
    S,
    \icmp_ln122_reg_391_reg[0] ,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    \ap_CS_fsm_reg[2] ,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    p_1_in,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    CO,
    axi_last_V_1_reg_400,
    \eol_reg_230_reg[0] ,
    icmp_ln122_reg_391,
    Q,
    eol_2_reg_284,
    video_in_TVALID,
    or_ln131_reg_405,
    or_ln134_reg_409,
    img_in_data_full_n,
    icmp_ln122_fu_319_p2_carry__0,
    B_V_data_1_sel_rd_reg_0,
    B_V_data_1_sel,
    B_V_data_1_sel_rd_reg_1,
    B_V_data_1_sel_0,
    video_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_rst_n_0;
  output \axi_last_V_1_reg_400_reg[0] ;
  output ack_out1;
  output \B_V_data_1_state_reg[0]_1 ;
  output Loop_loop_height_proc1821_U0_img_in_data_write;
  output [1:0]D;
  output [0:0]SR;
  output [0:0]E;
  output ap_rst_n_1;
  output [4:0]S;
  output \icmp_ln122_reg_391_reg[0] ;
  output \B_V_data_1_state_reg[0]_2 ;
  output \B_V_data_1_state_reg[0]_3 ;
  output \ap_CS_fsm_reg[2] ;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input p_1_in;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input [0:0]CO;
  input axi_last_V_1_reg_400;
  input \eol_reg_230_reg[0] ;
  input icmp_ln122_reg_391;
  input [1:0]Q;
  input eol_2_reg_284;
  input video_in_TVALID;
  input or_ln131_reg_405;
  input or_ln134_reg_409;
  input img_in_data_full_n;
  input [9:0]icmp_ln122_fu_319_p2_carry__0;
  input B_V_data_1_sel_rd_reg_0;
  input B_V_data_1_sel;
  input B_V_data_1_sel_rd_reg_1;
  input B_V_data_1_sel_0;
  input [23:0]video_in_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_0;
  wire B_V_data_1_sel__0;
  wire B_V_data_1_sel_rd_i_1_n_3;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc1821_U0_img_in_data_write;
  wire [1:0]Q;
  wire [4:0]S;
  wire [0:0]SR;
  wire ack_out1;
  wire \ap_CS_fsm[2]_i_3_n_3 ;
  wire \ap_CS_fsm[2]_i_4_n_3 ;
  wire \ap_CS_fsm[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_400;
  wire \axi_last_V_1_reg_400_reg[0] ;
  wire eol_2_reg_284;
  wire \eol_reg_230_reg[0] ;
  wire [9:0]icmp_ln122_fu_319_p2_carry__0;
  wire icmp_ln122_reg_391;
  wire \icmp_ln122_reg_391_reg[0] ;
  wire img_in_data_full_n;
  wire or_ln131_reg_405;
  wire or_ln134_reg_409;
  wire p_1_in;
  wire [23:0]video_in_TDATA;
  wire video_in_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(video_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h00BFFF40)) 
    B_V_data_1_sel_rd_i_1
       (.I0(eol_2_reg_284),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(ack_out1),
        .I4(B_V_data_1_sel__0),
        .O(B_V_data_1_sel_rd_i_1_n_3));
  LUT6 #(
    .INIT(64'h5515FFFFAAEA0000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(ack_out1),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(eol_2_reg_284),
        .I4(B_V_data_1_sel_rd_reg_0),
        .I5(B_V_data_1_sel),
        .O(\B_V_data_1_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h5515FFFFAAEA0000)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(ack_out1),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(eol_2_reg_284),
        .I4(B_V_data_1_sel_rd_reg_1),
        .I5(B_V_data_1_sel_0),
        .O(\B_V_data_1_state_reg[0]_3 ));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_3),
        .Q(B_V_data_1_sel__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF88DF88DD88DF88)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(video_in_TVALID),
        .I2(ack_out1),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(Q[1]),
        .I5(eol_2_reg_284),
        .O(\B_V_data_1_state[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hBBFBFFFFBBFBBBFB)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(ack_out1),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(eol_2_reg_284),
        .I4(video_in_TVALID),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \B_V_data_1_state[1]_i_2__0 
       (.I0(ack_out1),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(Q[1]),
        .I3(eol_2_reg_284),
        .O(\B_V_data_1_state_reg[0]_1 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_CS_fsm[2]_i_3_n_3 ),
        .I3(CO),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[2]_i_4_n_3 ),
        .O(\ap_CS_fsm[2]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'h0000D000)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(or_ln131_reg_405),
        .I1(or_ln134_reg_409),
        .I2(icmp_ln122_reg_391),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(img_in_data_full_n),
        .O(\ap_CS_fsm[2]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(CO),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_3 ),
        .I1(Q[0]),
        .O(\ap_CS_fsm[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(CO),
        .I2(ap_rst_n),
        .I3(p_1_in),
        .I4(ap_enable_reg_pp0_iter0),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h40CC400040004000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(p_1_in),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(\ap_CS_fsm[2]_i_3_n_3 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(CO),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V_reg_395[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel__0),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  LUT6 #(
    .INIT(64'h0000A000CCCCACCC)) 
    \eol_reg_230[0]_i_1 
       (.I0(axi_last_V_1_reg_400),
        .I1(\eol_reg_230_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg),
        .I3(icmp_ln122_reg_391),
        .I4(\ap_CS_fsm[3]_i_2_n_3 ),
        .I5(p_1_in),
        .O(\axi_last_V_1_reg_400_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry__0_i_1
       (.I0(icmp_ln122_fu_319_p2_carry__0[9]),
        .I1(icmp_ln122_fu_319_p2_carry__0[8]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry__0_i_2
       (.I0(icmp_ln122_fu_319_p2_carry__0[7]),
        .I1(icmp_ln122_fu_319_p2_carry__0[6]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry__0_i_3
       (.I0(icmp_ln122_fu_319_p2_carry__0[5]),
        .I1(icmp_ln122_fu_319_p2_carry__0[4]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry__0_i_4
       (.I0(icmp_ln122_fu_319_p2_carry__0[3]),
        .I1(icmp_ln122_fu_319_p2_carry__0[2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln122_fu_319_p2_carry__0_i_5
       (.I0(icmp_ln122_fu_319_p2_carry__0[1]),
        .I1(icmp_ln122_fu_319_p2_carry__0[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln122_reg_391[0]_i_1 
       (.I0(icmp_ln122_reg_391),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .I2(CO),
        .O(\icmp_ln122_reg_391_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_242[31]_i_1 
       (.I0(p_1_in),
        .I1(ack_out1),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_reg_242[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(ack_out1));
  LUT5 #(
    .INIT(32'h0D000000)) 
    mem_reg_bram_0_i_12__2
       (.I0(or_ln131_reg_405),
        .I1(or_ln134_reg_409),
        .I2(\ap_CS_fsm[3]_i_2_n_3 ),
        .I3(icmp_ln122_reg_391),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(Loop_loop_height_proc1821_U0_img_in_data_write));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln131_reg_405[0]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm[3]_i_2_n_3 ),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    \or_ln134_reg_409[0]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2_n_3 ),
        .I1(CO),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both_31
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    \sof_2_reg_140_reg[0] ,
    D,
    \ap_CS_fsm_reg[2] ,
    \tmp_last_V_reg_203_reg[0] ,
    E,
    icmp_ln190_reg_1940,
    \icmp_ln190_reg_194_reg[0] ,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[1] ,
    SR,
    video_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg,
    sof_2_reg_140,
    sof_reg_104,
    icmp_ln190_reg_194_pp0_iter1_reg,
    Q,
    icmp_ln190_fu_167_p2,
    \tmp_last_V_reg_203_reg[0]_0 ,
    \tmp_last_V_reg_203_reg[0]_1 ,
    \tmp_last_V_reg_203_reg[0]_2 ,
    \tmp_last_V_reg_203_reg[0]_3 ,
    video_out_TREADY,
    B_V_data_1_sel_wr_reg_0,
    img_out_data_empty_n,
    Loop_loop_height_proc1719_U0_ap_start,
    \j_2_reg_129_reg[0] ,
    \B_V_data_1_payload_B_reg[23]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output \sof_2_reg_140_reg[0] ;
  output [3:0]D;
  output \ap_CS_fsm_reg[2] ;
  output \tmp_last_V_reg_203_reg[0] ;
  output [0:0]E;
  output icmp_ln190_reg_1940;
  output \icmp_ln190_reg_194_reg[0] ;
  output \B_V_data_1_state_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]SR;
  output [23:0]video_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter2_reg;
  input sof_2_reg_140;
  input sof_reg_104;
  input icmp_ln190_reg_194_pp0_iter1_reg;
  input [3:0]Q;
  input icmp_ln190_fu_167_p2;
  input \tmp_last_V_reg_203_reg[0]_0 ;
  input \tmp_last_V_reg_203_reg[0]_1 ;
  input [1:0]\tmp_last_V_reg_203_reg[0]_2 ;
  input \tmp_last_V_reg_203_reg[0]_3 ;
  input video_out_TREADY;
  input B_V_data_1_sel_wr_reg_0;
  input img_out_data_empty_n;
  input Loop_loop_height_proc1719_U0_ap_start;
  input \j_2_reg_129_reg[0] ;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_3_[0] ;
  wire \B_V_data_1_payload_A_reg_n_3_[10] ;
  wire \B_V_data_1_payload_A_reg_n_3_[11] ;
  wire \B_V_data_1_payload_A_reg_n_3_[12] ;
  wire \B_V_data_1_payload_A_reg_n_3_[13] ;
  wire \B_V_data_1_payload_A_reg_n_3_[14] ;
  wire \B_V_data_1_payload_A_reg_n_3_[15] ;
  wire \B_V_data_1_payload_A_reg_n_3_[16] ;
  wire \B_V_data_1_payload_A_reg_n_3_[17] ;
  wire \B_V_data_1_payload_A_reg_n_3_[18] ;
  wire \B_V_data_1_payload_A_reg_n_3_[19] ;
  wire \B_V_data_1_payload_A_reg_n_3_[1] ;
  wire \B_V_data_1_payload_A_reg_n_3_[20] ;
  wire \B_V_data_1_payload_A_reg_n_3_[21] ;
  wire \B_V_data_1_payload_A_reg_n_3_[22] ;
  wire \B_V_data_1_payload_A_reg_n_3_[23] ;
  wire \B_V_data_1_payload_A_reg_n_3_[2] ;
  wire \B_V_data_1_payload_A_reg_n_3_[3] ;
  wire \B_V_data_1_payload_A_reg_n_3_[4] ;
  wire \B_V_data_1_payload_A_reg_n_3_[5] ;
  wire \B_V_data_1_payload_A_reg_n_3_[6] ;
  wire \B_V_data_1_payload_A_reg_n_3_[7] ;
  wire \B_V_data_1_payload_A_reg_n_3_[8] ;
  wire \B_V_data_1_payload_A_reg_n_3_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_3_[0] ;
  wire \B_V_data_1_payload_B_reg_n_3_[10] ;
  wire \B_V_data_1_payload_B_reg_n_3_[11] ;
  wire \B_V_data_1_payload_B_reg_n_3_[12] ;
  wire \B_V_data_1_payload_B_reg_n_3_[13] ;
  wire \B_V_data_1_payload_B_reg_n_3_[14] ;
  wire \B_V_data_1_payload_B_reg_n_3_[15] ;
  wire \B_V_data_1_payload_B_reg_n_3_[16] ;
  wire \B_V_data_1_payload_B_reg_n_3_[17] ;
  wire \B_V_data_1_payload_B_reg_n_3_[18] ;
  wire \B_V_data_1_payload_B_reg_n_3_[19] ;
  wire \B_V_data_1_payload_B_reg_n_3_[1] ;
  wire \B_V_data_1_payload_B_reg_n_3_[20] ;
  wire \B_V_data_1_payload_B_reg_n_3_[21] ;
  wire \B_V_data_1_payload_B_reg_n_3_[22] ;
  wire \B_V_data_1_payload_B_reg_n_3_[23] ;
  wire \B_V_data_1_payload_B_reg_n_3_[2] ;
  wire \B_V_data_1_payload_B_reg_n_3_[3] ;
  wire \B_V_data_1_payload_B_reg_n_3_[4] ;
  wire \B_V_data_1_payload_B_reg_n_3_[5] ;
  wire \B_V_data_1_payload_B_reg_n_3_[6] ;
  wire \B_V_data_1_payload_B_reg_n_3_[7] ;
  wire \B_V_data_1_payload_B_reg_n_3_[8] ;
  wire \B_V_data_1_payload_B_reg_n_3_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_3;
  wire B_V_data_1_sel_wr_reg_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [3:0]D;
  wire [0:0]E;
  wire Loop_loop_height_proc1719_U0_ap_start;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2_n_3 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm18_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln190_fu_167_p2;
  wire icmp_ln190_reg_1940;
  wire \icmp_ln190_reg_194[0]_i_3_n_3 ;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire \icmp_ln190_reg_194_reg[0] ;
  wire img_out_data_empty_n;
  wire \j_2_reg_129_reg[0] ;
  wire p_6_in;
  wire sof_2_reg_140;
  wire \sof_2_reg_140_reg[0] ;
  wire sof_reg_104;
  wire \tmp_last_V_reg_203_reg[0] ;
  wire \tmp_last_V_reg_203_reg[0]_0 ;
  wire \tmp_last_V_reg_203_reg[0]_1 ;
  wire [1:0]\tmp_last_V_reg_203_reg[0]_2 ;
  wire \tmp_last_V_reg_203_reg[0]_3 ;
  wire [23:0]video_out_TDATA;
  wire video_out_TREADY;
  wire video_out_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(video_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(video_out_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\icmp_ln190_reg_194_reg[0] ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY),
        .I3(video_out_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(B_V_data_1_sel_wr_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .O(\icmp_ln190_reg_194_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY_int_regslice),
        .I3(\icmp_ln190_reg_194_reg[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(video_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h4F)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Loop_loop_height_proc1719_U0_ap_start),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h70FFFFFF)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\j_2_reg_129_reg[0] ),
        .O(\B_V_data_1_state_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(\ap_CS_fsm[1]_i_2_n_3 ),
        .I1(Q[1]),
        .I2(Loop_loop_height_proc1719_U0_ap_start),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_NS_fsm18_out),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(video_out_TREADY_int_regslice),
        .I1(video_out_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\j_2_reg_129_reg[0] ),
        .O(ap_NS_fsm18_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hDF00DF00DF000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(icmp_ln190_fu_167_p2),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I2(Q[2]),
        .I3(ap_rst_n),
        .I4(ap_NS_fsm18_out),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I4(ap_NS_fsm18_out),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'h00008800F0008800)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg),
        .I3(ap_rst_n),
        .I4(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I5(ap_NS_fsm18_out),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \i_reg_189[10]_i_1 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_out_TREADY),
        .I3(video_out_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln190_reg_194[0]_i_1 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .O(icmp_ln190_reg_1940));
  LUT6 #(
    .INIT(64'h040404040CFF0C0C)) 
    \icmp_ln190_reg_194[0]_i_3 
       (.I0(img_out_data_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(B_V_data_1_sel_wr_reg_0),
        .I3(icmp_ln190_reg_194_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(video_out_TREADY_int_regslice),
        .O(\icmp_ln190_reg_194[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \j_2_reg_129[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_6_in),
        .I2(ap_NS_fsm18_out),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_2_reg_129[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(p_6_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \j_2_reg_129[10]_i_4 
       (.I0(Q[2]),
        .I1(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I2(icmp_ln190_fu_167_p2),
        .O(p_6_in));
  LUT6 #(
    .INIT(64'hE2E2E200E2E2E2E2)) 
    \sof_2_reg_140[0]_i_1 
       (.I0(sof_2_reg_140),
        .I1(ap_NS_fsm18_out),
        .I2(sof_reg_104),
        .I3(\icmp_ln190_reg_194[0]_i_3_n_3 ),
        .I4(icmp_ln190_reg_194_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter2_reg),
        .O(\sof_2_reg_140_reg[0] ));
  LUT6 #(
    .INIT(64'h2222222222222E22)) 
    \tmp_last_V_reg_203[0]_i_1 
       (.I0(\tmp_last_V_reg_203_reg[0]_0 ),
        .I1(p_6_in),
        .I2(\tmp_last_V_reg_203_reg[0]_1 ),
        .I3(\tmp_last_V_reg_203_reg[0]_2 [1]),
        .I4(\tmp_last_V_reg_203_reg[0]_2 [0]),
        .I5(\tmp_last_V_reg_203_reg[0]_3 ),
        .O(\tmp_last_V_reg_203_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[0] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[10] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[11] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[12] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[13] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[14] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[15] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[16] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[17] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[18] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[19] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[1] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[20] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[21] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[22] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[23] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[2] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[3] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[4] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[5] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[6] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[7] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[8] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_3_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_3_[9] ),
        .I2(B_V_data_1_sel),
        .O(video_out_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \eol_reg_230_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    \B_V_data_1_state_reg[0]_1 ,
    video_in_TVALID,
    video_in_TLAST,
    \eol_2_reg_284_reg[0] ,
    Q,
    \eol_2_reg_284_reg[0]_0 ,
    eol_2_reg_284,
    E,
    axi_last_V_1_reg_400);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \eol_reg_230_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input \B_V_data_1_state_reg[0]_1 ;
  input video_in_TVALID;
  input [0:0]video_in_TLAST;
  input \eol_2_reg_284_reg[0] ;
  input [1:0]Q;
  input \eol_2_reg_284_reg[0]_0 ;
  input eol_2_reg_284;
  input [0:0]E;
  input axi_last_V_1_reg_400;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_3 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]E;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_V_1_reg_400;
  wire eol_2_reg_284;
  wire \eol_2_reg_284_reg[0] ;
  wire \eol_2_reg_284_reg[0]_0 ;
  wire \eol_reg_230_reg[0] ;
  wire [0:0]video_in_TLAST;
  wire video_in_TLAST_int_regslice;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(video_in_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(video_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_in_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_last_V_1_reg_400[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(E),
        .I4(axi_last_V_1_reg_400),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFAFAFAFACA0A0A0)) 
    \eol_2_reg_284[0]_i_1 
       (.I0(\eol_2_reg_284_reg[0] ),
        .I1(video_in_TLAST_int_regslice),
        .I2(Q[0]),
        .I3(\eol_2_reg_284_reg[0]_0 ),
        .I4(Q[1]),
        .I5(eol_2_reg_284),
        .O(\eol_reg_230_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_2_reg_284[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_in_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_30
   (\B_V_data_1_state_reg[0]_0 ,
    B_V_data_1_sel,
    \start_fu_106_reg[0] ,
    or_ln131_fu_345_p2,
    S,
    \start_fu_106_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    B_V_data_1_sel_rd_reg_0,
    \start_fu_106_reg[0]_1 ,
    start_fu_106,
    E,
    \B_V_data_1_state_reg[0]_1 ,
    video_in_TVALID,
    Q,
    CO,
    video_in_TUSER,
    \or_ln134_reg_409_reg[0] ,
    or_ln134_reg_409);
  output \B_V_data_1_state_reg[0]_0 ;
  output B_V_data_1_sel;
  output \start_fu_106_reg[0] ;
  output or_ln131_fu_345_p2;
  output [0:0]S;
  output \start_fu_106_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input B_V_data_1_sel_rd_reg_0;
  input \start_fu_106_reg[0]_1 ;
  input [0:0]start_fu_106;
  input [0:0]E;
  input \B_V_data_1_state_reg[0]_1 ;
  input video_in_TVALID;
  input [0:0]Q;
  input [0:0]CO;
  input [0:0]video_in_TUSER;
  input \or_ln134_reg_409_reg[0] ;
  input or_ln134_reg_409;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_3 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_3 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire or_ln131_fu_345_p2;
  wire or_ln134_reg_409;
  wire \or_ln134_reg_409_reg[0] ;
  wire [0:0]start_fu_106;
  wire \start_fu_106_reg[0] ;
  wire \start_fu_106_reg[0]_0 ;
  wire \start_fu_106_reg[0]_1 ;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_reg_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(video_in_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFD88)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_3_[1] ),
        .I1(video_in_TVALID),
        .I2(\B_V_data_1_state_reg[0]_1 ),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F77)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_1 ),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(video_in_TVALID),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_3 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5555555959595559)) 
    j_3_fu_364_p2_carry_i_1
       (.I0(Q),
        .I1(CO),
        .I2(start_fu_106),
        .I3(B_V_data_1_payload_A),
        .I4(B_V_data_1_sel),
        .I5(B_V_data_1_payload_B),
        .O(S));
  LUT4 #(
    .INIT(16'hBABF)) 
    \or_ln131_reg_405[0]_i_2 
       (.I0(start_fu_106),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .O(or_ln131_fu_345_p2));
  LUT6 #(
    .INIT(64'hFFFFEFEA0000AAAA)) 
    \or_ln134_reg_409[0]_i_1 
       (.I0(start_fu_106),
        .I1(B_V_data_1_payload_B),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_A),
        .I4(\or_ln134_reg_409_reg[0] ),
        .I5(or_ln134_reg_409),
        .O(\start_fu_106_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFCCCFC44444444)) 
    \start_fu_106[0]_i_1 
       (.I0(\start_fu_106_reg[0]_1 ),
        .I1(start_fu_106),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(E),
        .O(\start_fu_106_reg[0] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_32
   (video_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    video_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_payload_A_reg[0]_0 );
  output [0:0]video_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input video_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input \B_V_data_1_payload_A_reg[0]_0 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(\B_V_data_1_payload_A_reg[0]_0 ),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg_n_3_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(video_out_TREADY),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TLAST));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1_33
   (video_out_TUSER,
    ap_rst_n_inv,
    ap_clk,
    video_out_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    sof_2_reg_140,
    \B_V_data_1_payload_A_reg[0]_0 ,
    icmp_ln190_reg_194_pp0_iter1_reg);
  output [0:0]video_out_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input video_out_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input sof_2_reg_140;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input icmp_ln190_reg_194_pp0_iter1_reg;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_3 ;
  wire \B_V_data_1_payload_A[0]_i_2_n_3 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_3 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_3;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_3;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_3 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_3_[0] ;
  wire \B_V_data_1_state_reg_n_3_[1] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire icmp_ln190_reg_194_pp0_iter1_reg;
  wire sof_2_reg_140;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;

  LUT6 #(
    .INIT(64'hFFFFFFA2000000A2)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(sof_2_reg_140),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(icmp_ln190_reg_194_pp0_iter1_reg),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_payload_A[0]_i_2_n_3 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFA2FF0000A200)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_2_reg_140),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(icmp_ln190_reg_194_pp0_iter1_reg),
        .I3(B_V_data_1_sel_wr),
        .I4(\B_V_data_1_payload_A[0]_i_2_n_3 ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_3 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_3 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_3_[0] ),
        .I1(video_out_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_3));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_3),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_3));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_3),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(video_out_TREADY),
        .I3(\B_V_data_1_state_reg_n_3_[1] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(video_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_3_[0] ),
        .I2(\B_V_data_1_state_reg_n_3_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_3 ),
        .Q(\B_V_data_1_state_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(video_out_TUSER));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
