|DRSSTC_MIDI
CLOCK_50 => gen7out.CLK
CLOCK_50 => gen7cnt[0].CLK
CLOCK_50 => gen7cnt[1].CLK
CLOCK_50 => gen7cnt[2].CLK
CLOCK_50 => gen7cnt[3].CLK
CLOCK_50 => gen7cnt[4].CLK
CLOCK_50 => gen7cnt[5].CLK
CLOCK_50 => gen7cnt[6].CLK
CLOCK_50 => gen7cnt[7].CLK
CLOCK_50 => gen7cnt[8].CLK
CLOCK_50 => gen7cnt[9].CLK
CLOCK_50 => gen7cnt[10].CLK
CLOCK_50 => gen7cnt[11].CLK
CLOCK_50 => gen7cnt[12].CLK
CLOCK_50 => gen7cnt[13].CLK
CLOCK_50 => gen7cnt[14].CLK
CLOCK_50 => gen7cnt[15].CLK
CLOCK_50 => gen7cnt[16].CLK
CLOCK_50 => gen7cnt[17].CLK
CLOCK_50 => gen7cnt[18].CLK
CLOCK_50 => gen7cnt[19].CLK
CLOCK_50 => gen7cnt[20].CLK
CLOCK_50 => gen7cnt[21].CLK
CLOCK_50 => gen7cnt[22].CLK
CLOCK_50 => gen7cnt[23].CLK
CLOCK_50 => gen7cnt[24].CLK
CLOCK_50 => gen7cnt[25].CLK
CLOCK_50 => gen7cnt[26].CLK
CLOCK_50 => gen7cnt[27].CLK
CLOCK_50 => gen7cnt[28].CLK
CLOCK_50 => gen7cnt[29].CLK
CLOCK_50 => gen7cnt[30].CLK
CLOCK_50 => gen7cnt[31].CLK
CLOCK_50 => gen6out.CLK
CLOCK_50 => gen6cnt[0].CLK
CLOCK_50 => gen6cnt[1].CLK
CLOCK_50 => gen6cnt[2].CLK
CLOCK_50 => gen6cnt[3].CLK
CLOCK_50 => gen6cnt[4].CLK
CLOCK_50 => gen6cnt[5].CLK
CLOCK_50 => gen6cnt[6].CLK
CLOCK_50 => gen6cnt[7].CLK
CLOCK_50 => gen6cnt[8].CLK
CLOCK_50 => gen6cnt[9].CLK
CLOCK_50 => gen6cnt[10].CLK
CLOCK_50 => gen6cnt[11].CLK
CLOCK_50 => gen6cnt[12].CLK
CLOCK_50 => gen6cnt[13].CLK
CLOCK_50 => gen6cnt[14].CLK
CLOCK_50 => gen6cnt[15].CLK
CLOCK_50 => gen6cnt[16].CLK
CLOCK_50 => gen6cnt[17].CLK
CLOCK_50 => gen6cnt[18].CLK
CLOCK_50 => gen6cnt[19].CLK
CLOCK_50 => gen6cnt[20].CLK
CLOCK_50 => gen6cnt[21].CLK
CLOCK_50 => gen6cnt[22].CLK
CLOCK_50 => gen6cnt[23].CLK
CLOCK_50 => gen6cnt[24].CLK
CLOCK_50 => gen6cnt[25].CLK
CLOCK_50 => gen6cnt[26].CLK
CLOCK_50 => gen6cnt[27].CLK
CLOCK_50 => gen6cnt[28].CLK
CLOCK_50 => gen6cnt[29].CLK
CLOCK_50 => gen6cnt[30].CLK
CLOCK_50 => gen6cnt[31].CLK
CLOCK_50 => gen5out.CLK
CLOCK_50 => gen5cnt[0].CLK
CLOCK_50 => gen5cnt[1].CLK
CLOCK_50 => gen5cnt[2].CLK
CLOCK_50 => gen5cnt[3].CLK
CLOCK_50 => gen5cnt[4].CLK
CLOCK_50 => gen5cnt[5].CLK
CLOCK_50 => gen5cnt[6].CLK
CLOCK_50 => gen5cnt[7].CLK
CLOCK_50 => gen5cnt[8].CLK
CLOCK_50 => gen5cnt[9].CLK
CLOCK_50 => gen5cnt[10].CLK
CLOCK_50 => gen5cnt[11].CLK
CLOCK_50 => gen5cnt[12].CLK
CLOCK_50 => gen5cnt[13].CLK
CLOCK_50 => gen5cnt[14].CLK
CLOCK_50 => gen5cnt[15].CLK
CLOCK_50 => gen5cnt[16].CLK
CLOCK_50 => gen5cnt[17].CLK
CLOCK_50 => gen5cnt[18].CLK
CLOCK_50 => gen5cnt[19].CLK
CLOCK_50 => gen5cnt[20].CLK
CLOCK_50 => gen5cnt[21].CLK
CLOCK_50 => gen5cnt[22].CLK
CLOCK_50 => gen5cnt[23].CLK
CLOCK_50 => gen5cnt[24].CLK
CLOCK_50 => gen5cnt[25].CLK
CLOCK_50 => gen5cnt[26].CLK
CLOCK_50 => gen5cnt[27].CLK
CLOCK_50 => gen5cnt[28].CLK
CLOCK_50 => gen5cnt[29].CLK
CLOCK_50 => gen5cnt[30].CLK
CLOCK_50 => gen5cnt[31].CLK
CLOCK_50 => gen4out.CLK
CLOCK_50 => gen4cnt[0].CLK
CLOCK_50 => gen4cnt[1].CLK
CLOCK_50 => gen4cnt[2].CLK
CLOCK_50 => gen4cnt[3].CLK
CLOCK_50 => gen4cnt[4].CLK
CLOCK_50 => gen4cnt[5].CLK
CLOCK_50 => gen4cnt[6].CLK
CLOCK_50 => gen4cnt[7].CLK
CLOCK_50 => gen4cnt[8].CLK
CLOCK_50 => gen4cnt[9].CLK
CLOCK_50 => gen4cnt[10].CLK
CLOCK_50 => gen4cnt[11].CLK
CLOCK_50 => gen4cnt[12].CLK
CLOCK_50 => gen4cnt[13].CLK
CLOCK_50 => gen4cnt[14].CLK
CLOCK_50 => gen4cnt[15].CLK
CLOCK_50 => gen4cnt[16].CLK
CLOCK_50 => gen4cnt[17].CLK
CLOCK_50 => gen4cnt[18].CLK
CLOCK_50 => gen4cnt[19].CLK
CLOCK_50 => gen4cnt[20].CLK
CLOCK_50 => gen4cnt[21].CLK
CLOCK_50 => gen4cnt[22].CLK
CLOCK_50 => gen4cnt[23].CLK
CLOCK_50 => gen4cnt[24].CLK
CLOCK_50 => gen4cnt[25].CLK
CLOCK_50 => gen4cnt[26].CLK
CLOCK_50 => gen4cnt[27].CLK
CLOCK_50 => gen4cnt[28].CLK
CLOCK_50 => gen4cnt[29].CLK
CLOCK_50 => gen4cnt[30].CLK
CLOCK_50 => gen4cnt[31].CLK
CLOCK_50 => gen3out.CLK
CLOCK_50 => gen3cnt[0].CLK
CLOCK_50 => gen3cnt[1].CLK
CLOCK_50 => gen3cnt[2].CLK
CLOCK_50 => gen3cnt[3].CLK
CLOCK_50 => gen3cnt[4].CLK
CLOCK_50 => gen3cnt[5].CLK
CLOCK_50 => gen3cnt[6].CLK
CLOCK_50 => gen3cnt[7].CLK
CLOCK_50 => gen3cnt[8].CLK
CLOCK_50 => gen3cnt[9].CLK
CLOCK_50 => gen3cnt[10].CLK
CLOCK_50 => gen3cnt[11].CLK
CLOCK_50 => gen3cnt[12].CLK
CLOCK_50 => gen3cnt[13].CLK
CLOCK_50 => gen3cnt[14].CLK
CLOCK_50 => gen3cnt[15].CLK
CLOCK_50 => gen3cnt[16].CLK
CLOCK_50 => gen3cnt[17].CLK
CLOCK_50 => gen3cnt[18].CLK
CLOCK_50 => gen3cnt[19].CLK
CLOCK_50 => gen3cnt[20].CLK
CLOCK_50 => gen3cnt[21].CLK
CLOCK_50 => gen3cnt[22].CLK
CLOCK_50 => gen3cnt[23].CLK
CLOCK_50 => gen3cnt[24].CLK
CLOCK_50 => gen3cnt[25].CLK
CLOCK_50 => gen3cnt[26].CLK
CLOCK_50 => gen3cnt[27].CLK
CLOCK_50 => gen3cnt[28].CLK
CLOCK_50 => gen3cnt[29].CLK
CLOCK_50 => gen3cnt[30].CLK
CLOCK_50 => gen3cnt[31].CLK
CLOCK_50 => gen2out.CLK
CLOCK_50 => gen2cnt[0].CLK
CLOCK_50 => gen2cnt[1].CLK
CLOCK_50 => gen2cnt[2].CLK
CLOCK_50 => gen2cnt[3].CLK
CLOCK_50 => gen2cnt[4].CLK
CLOCK_50 => gen2cnt[5].CLK
CLOCK_50 => gen2cnt[6].CLK
CLOCK_50 => gen2cnt[7].CLK
CLOCK_50 => gen2cnt[8].CLK
CLOCK_50 => gen2cnt[9].CLK
CLOCK_50 => gen2cnt[10].CLK
CLOCK_50 => gen2cnt[11].CLK
CLOCK_50 => gen2cnt[12].CLK
CLOCK_50 => gen2cnt[13].CLK
CLOCK_50 => gen2cnt[14].CLK
CLOCK_50 => gen2cnt[15].CLK
CLOCK_50 => gen2cnt[16].CLK
CLOCK_50 => gen2cnt[17].CLK
CLOCK_50 => gen2cnt[18].CLK
CLOCK_50 => gen2cnt[19].CLK
CLOCK_50 => gen2cnt[20].CLK
CLOCK_50 => gen2cnt[21].CLK
CLOCK_50 => gen2cnt[22].CLK
CLOCK_50 => gen2cnt[23].CLK
CLOCK_50 => gen2cnt[24].CLK
CLOCK_50 => gen2cnt[25].CLK
CLOCK_50 => gen2cnt[26].CLK
CLOCK_50 => gen2cnt[27].CLK
CLOCK_50 => gen2cnt[28].CLK
CLOCK_50 => gen2cnt[29].CLK
CLOCK_50 => gen2cnt[30].CLK
CLOCK_50 => gen2cnt[31].CLK
CLOCK_50 => gen1out.CLK
CLOCK_50 => gen1cnt[0].CLK
CLOCK_50 => gen1cnt[1].CLK
CLOCK_50 => gen1cnt[2].CLK
CLOCK_50 => gen1cnt[3].CLK
CLOCK_50 => gen1cnt[4].CLK
CLOCK_50 => gen1cnt[5].CLK
CLOCK_50 => gen1cnt[6].CLK
CLOCK_50 => gen1cnt[7].CLK
CLOCK_50 => gen1cnt[8].CLK
CLOCK_50 => gen1cnt[9].CLK
CLOCK_50 => gen1cnt[10].CLK
CLOCK_50 => gen1cnt[11].CLK
CLOCK_50 => gen1cnt[12].CLK
CLOCK_50 => gen1cnt[13].CLK
CLOCK_50 => gen1cnt[14].CLK
CLOCK_50 => gen1cnt[15].CLK
CLOCK_50 => gen1cnt[16].CLK
CLOCK_50 => gen1cnt[17].CLK
CLOCK_50 => gen1cnt[18].CLK
CLOCK_50 => gen1cnt[19].CLK
CLOCK_50 => gen1cnt[20].CLK
CLOCK_50 => gen1cnt[21].CLK
CLOCK_50 => gen1cnt[22].CLK
CLOCK_50 => gen1cnt[23].CLK
CLOCK_50 => gen1cnt[24].CLK
CLOCK_50 => gen1cnt[25].CLK
CLOCK_50 => gen1cnt[26].CLK
CLOCK_50 => gen1cnt[27].CLK
CLOCK_50 => gen1cnt[28].CLK
CLOCK_50 => gen1cnt[29].CLK
CLOCK_50 => gen1cnt[30].CLK
CLOCK_50 => gen1cnt[31].CLK
CLOCK_50 => gen0out.CLK
CLOCK_50 => gen0cnt[0].CLK
CLOCK_50 => gen0cnt[1].CLK
CLOCK_50 => gen0cnt[2].CLK
CLOCK_50 => gen0cnt[3].CLK
CLOCK_50 => gen0cnt[4].CLK
CLOCK_50 => gen0cnt[5].CLK
CLOCK_50 => gen0cnt[6].CLK
CLOCK_50 => gen0cnt[7].CLK
CLOCK_50 => gen0cnt[8].CLK
CLOCK_50 => gen0cnt[9].CLK
CLOCK_50 => gen0cnt[10].CLK
CLOCK_50 => gen0cnt[11].CLK
CLOCK_50 => gen0cnt[12].CLK
CLOCK_50 => gen0cnt[13].CLK
CLOCK_50 => gen0cnt[14].CLK
CLOCK_50 => gen0cnt[15].CLK
CLOCK_50 => gen0cnt[16].CLK
CLOCK_50 => gen0cnt[17].CLK
CLOCK_50 => gen0cnt[18].CLK
CLOCK_50 => gen0cnt[19].CLK
CLOCK_50 => gen0cnt[20].CLK
CLOCK_50 => gen0cnt[21].CLK
CLOCK_50 => gen0cnt[22].CLK
CLOCK_50 => gen0cnt[23].CLK
CLOCK_50 => gen0cnt[24].CLK
CLOCK_50 => gen0cnt[25].CLK
CLOCK_50 => gen0cnt[26].CLK
CLOCK_50 => gen0cnt[27].CLK
CLOCK_50 => gen0cnt[28].CLK
CLOCK_50 => gen0cnt[29].CLK
CLOCK_50 => gen0cnt[30].CLK
CLOCK_50 => gen0cnt[31].CLK
CLOCK_50 => offtimecount2[0].CLK
CLOCK_50 => offtimecount2[1].CLK
CLOCK_50 => offtimecount2[2].CLK
CLOCK_50 => offtimecount2[3].CLK
CLOCK_50 => offtimecount2[4].CLK
CLOCK_50 => offtimecount2[5].CLK
CLOCK_50 => offtimecount2[6].CLK
CLOCK_50 => offtimecount2[7].CLK
CLOCK_50 => offtimecount2[8].CLK
CLOCK_50 => offtimecount2[9].CLK
CLOCK_50 => offtimecount2[10].CLK
CLOCK_50 => offtimecount2[11].CLK
CLOCK_50 => offtimecount2[12].CLK
CLOCK_50 => offtimecount2[13].CLK
CLOCK_50 => offtimecount2[14].CLK
CLOCK_50 => offtimecount2[15].CLK
CLOCK_50 => offtimecount2[16].CLK
CLOCK_50 => offtimecount2[17].CLK
CLOCK_50 => offtimecount2[18].CLK
CLOCK_50 => offtimecount2[19].CLK
CLOCK_50 => offtimecount2[20].CLK
CLOCK_50 => offtimecount2[21].CLK
CLOCK_50 => offtimecount2[22].CLK
CLOCK_50 => offtimecount2[23].CLK
CLOCK_50 => offtimecount2[24].CLK
CLOCK_50 => offtimecount2[25].CLK
CLOCK_50 => offtimecount2[26].CLK
CLOCK_50 => offtimecount2[27].CLK
CLOCK_50 => offtimecount2[28].CLK
CLOCK_50 => offtimecount2[29].CLK
CLOCK_50 => offtimecount2[30].CLK
CLOCK_50 => offtimecount2[31].CLK
CLOCK_50 => ontimecount2[0].CLK
CLOCK_50 => ontimecount2[1].CLK
CLOCK_50 => ontimecount2[2].CLK
CLOCK_50 => ontimecount2[3].CLK
CLOCK_50 => ontimecount2[4].CLK
CLOCK_50 => ontimecount2[5].CLK
CLOCK_50 => ontimecount2[6].CLK
CLOCK_50 => ontimecount2[7].CLK
CLOCK_50 => ontimecount2[8].CLK
CLOCK_50 => ontimecount2[9].CLK
CLOCK_50 => ontimecount2[10].CLK
CLOCK_50 => ontimecount2[11].CLK
CLOCK_50 => ontimecount2[12].CLK
CLOCK_50 => ontimecount2[13].CLK
CLOCK_50 => ontimecount2[14].CLK
CLOCK_50 => ontimecount2[15].CLK
CLOCK_50 => ontimecount2[16].CLK
CLOCK_50 => ontimecount2[17].CLK
CLOCK_50 => ontimecount2[18].CLK
CLOCK_50 => ontimecount2[19].CLK
CLOCK_50 => ontimecount2[20].CLK
CLOCK_50 => ontimecount2[21].CLK
CLOCK_50 => ontimecount2[22].CLK
CLOCK_50 => ontimecount2[23].CLK
CLOCK_50 => ontimecount2[24].CLK
CLOCK_50 => ontimecount2[25].CLK
CLOCK_50 => ontimecount2[26].CLK
CLOCK_50 => ontimecount2[27].CLK
CLOCK_50 => ontimecount2[28].CLK
CLOCK_50 => ontimecount2[29].CLK
CLOCK_50 => ontimecount2[30].CLK
CLOCK_50 => ontimecount2[31].CLK
CLOCK_50 => offtimecount1[0].CLK
CLOCK_50 => offtimecount1[1].CLK
CLOCK_50 => offtimecount1[2].CLK
CLOCK_50 => offtimecount1[3].CLK
CLOCK_50 => offtimecount1[4].CLK
CLOCK_50 => offtimecount1[5].CLK
CLOCK_50 => offtimecount1[6].CLK
CLOCK_50 => offtimecount1[7].CLK
CLOCK_50 => offtimecount1[8].CLK
CLOCK_50 => offtimecount1[9].CLK
CLOCK_50 => offtimecount1[10].CLK
CLOCK_50 => offtimecount1[11].CLK
CLOCK_50 => offtimecount1[12].CLK
CLOCK_50 => offtimecount1[13].CLK
CLOCK_50 => offtimecount1[14].CLK
CLOCK_50 => offtimecount1[15].CLK
CLOCK_50 => offtimecount1[16].CLK
CLOCK_50 => offtimecount1[17].CLK
CLOCK_50 => offtimecount1[18].CLK
CLOCK_50 => offtimecount1[19].CLK
CLOCK_50 => offtimecount1[20].CLK
CLOCK_50 => offtimecount1[21].CLK
CLOCK_50 => offtimecount1[22].CLK
CLOCK_50 => offtimecount1[23].CLK
CLOCK_50 => offtimecount1[24].CLK
CLOCK_50 => offtimecount1[25].CLK
CLOCK_50 => offtimecount1[26].CLK
CLOCK_50 => offtimecount1[27].CLK
CLOCK_50 => offtimecount1[28].CLK
CLOCK_50 => offtimecount1[29].CLK
CLOCK_50 => offtimecount1[30].CLK
CLOCK_50 => offtimecount1[31].CLK
CLOCK_50 => ontimecount1[0].CLK
CLOCK_50 => ontimecount1[1].CLK
CLOCK_50 => ontimecount1[2].CLK
CLOCK_50 => ontimecount1[3].CLK
CLOCK_50 => ontimecount1[4].CLK
CLOCK_50 => ontimecount1[5].CLK
CLOCK_50 => ontimecount1[6].CLK
CLOCK_50 => ontimecount1[7].CLK
CLOCK_50 => ontimecount1[8].CLK
CLOCK_50 => ontimecount1[9].CLK
CLOCK_50 => ontimecount1[10].CLK
CLOCK_50 => ontimecount1[11].CLK
CLOCK_50 => ontimecount1[12].CLK
CLOCK_50 => ontimecount1[13].CLK
CLOCK_50 => ontimecount1[14].CLK
CLOCK_50 => ontimecount1[15].CLK
CLOCK_50 => ontimecount1[16].CLK
CLOCK_50 => ontimecount1[17].CLK
CLOCK_50 => ontimecount1[18].CLK
CLOCK_50 => ontimecount1[19].CLK
CLOCK_50 => ontimecount1[20].CLK
CLOCK_50 => ontimecount1[21].CLK
CLOCK_50 => ontimecount1[22].CLK
CLOCK_50 => ontimecount1[23].CLK
CLOCK_50 => ontimecount1[24].CLK
CLOCK_50 => ontimecount1[25].CLK
CLOCK_50 => ontimecount1[26].CLK
CLOCK_50 => ontimecount1[27].CLK
CLOCK_50 => ontimecount1[28].CLK
CLOCK_50 => ontimecount1[29].CLK
CLOCK_50 => ontimecount1[30].CLK
CLOCK_50 => ontimecount1[31].CLK
CLOCK_50 => OUT_PR[0].CLK
CLOCK_50 => OUT_PR[1].CLK
ORG_BUTTON[0] => ~NO_FANOUT~
ORG_BUTTON[1] => ~NO_FANOUT~
ORG_BUTTON[2] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
LEDG[8] <= <GND>
LEDG[9] <= <GND>
ARD_D[0] => ~NO_FANOUT~
ARD_D[1] => ~NO_FANOUT~
ARD_D[2] => offtime2.DATAB
ARD_D[2] => offtime2.DATAB
ARD_D[2] => offtime2.DATAB
ARD_D[2] => offtime2.DATAB
ARD_D[2] => offtime1.DATAB
ARD_D[2] => offtime1.DATAB
ARD_D[2] => offtime1.DATAB
ARD_D[2] => offtime1.DATAB
ARD_D[2] => ontime2.DATAB
ARD_D[2] => ontime2.DATAB
ARD_D[2] => ontime2.DATAB
ARD_D[2] => ontime2.DATAB
ARD_D[2] => buff1.DATAB
ARD_D[2] => buff1.DATAB
ARD_D[2] => buff1.DATAB
ARD_D[2] => ontime1.DATAB
ARD_D[2] => gen7lim.DATAB
ARD_D[2] => gen7lim.DATAB
ARD_D[2] => gen7lim.DATAB
ARD_D[2] => gen7lim.DATAB
ARD_D[2] => gen6lim.DATAB
ARD_D[2] => gen6lim.DATAB
ARD_D[2] => gen6lim.DATAB
ARD_D[2] => gen6lim.DATAB
ARD_D[2] => gen5lim.DATAB
ARD_D[2] => gen5lim.DATAB
ARD_D[2] => gen5lim.DATAB
ARD_D[2] => gen5lim.DATAB
ARD_D[2] => gen4lim.DATAB
ARD_D[2] => gen4lim.DATAB
ARD_D[2] => gen4lim.DATAB
ARD_D[2] => gen4lim.DATAB
ARD_D[2] => gen3lim.DATAB
ARD_D[2] => gen3lim.DATAB
ARD_D[2] => gen3lim.DATAB
ARD_D[2] => gen3lim.DATAB
ARD_D[2] => gen2lim.DATAB
ARD_D[2] => gen2lim.DATAB
ARD_D[2] => gen2lim.DATAB
ARD_D[2] => gen2lim.DATAB
ARD_D[2] => gen1lim.DATAB
ARD_D[2] => gen1lim.DATAB
ARD_D[2] => gen1lim.DATAB
ARD_D[2] => gen1lim.DATAB
ARD_D[2] => buff.DATAB
ARD_D[2] => buff.DATAB
ARD_D[2] => buff.DATAB
ARD_D[2] => gen0lim.DATAB
ARD_D[3] => offtime2.DATAB
ARD_D[3] => offtime2.DATAB
ARD_D[3] => offtime2.DATAB
ARD_D[3] => offtime2.DATAB
ARD_D[3] => offtime1.DATAB
ARD_D[3] => offtime1.DATAB
ARD_D[3] => offtime1.DATAB
ARD_D[3] => offtime1.DATAB
ARD_D[3] => ontime2.DATAB
ARD_D[3] => ontime2.DATAB
ARD_D[3] => ontime2.DATAB
ARD_D[3] => ontime2.DATAB
ARD_D[3] => buff1.DATAB
ARD_D[3] => buff1.DATAB
ARD_D[3] => buff1.DATAB
ARD_D[3] => ontime1.DATAB
ARD_D[3] => gen7lim.DATAB
ARD_D[3] => gen7lim.DATAB
ARD_D[3] => gen7lim.DATAB
ARD_D[3] => gen7lim.DATAB
ARD_D[3] => gen6lim.DATAB
ARD_D[3] => gen6lim.DATAB
ARD_D[3] => gen6lim.DATAB
ARD_D[3] => gen6lim.DATAB
ARD_D[3] => gen5lim.DATAB
ARD_D[3] => gen5lim.DATAB
ARD_D[3] => gen5lim.DATAB
ARD_D[3] => gen5lim.DATAB
ARD_D[3] => gen4lim.DATAB
ARD_D[3] => gen4lim.DATAB
ARD_D[3] => gen4lim.DATAB
ARD_D[3] => gen4lim.DATAB
ARD_D[3] => gen3lim.DATAB
ARD_D[3] => gen3lim.DATAB
ARD_D[3] => gen3lim.DATAB
ARD_D[3] => gen3lim.DATAB
ARD_D[3] => gen2lim.DATAB
ARD_D[3] => gen2lim.DATAB
ARD_D[3] => gen2lim.DATAB
ARD_D[3] => gen2lim.DATAB
ARD_D[3] => gen1lim.DATAB
ARD_D[3] => gen1lim.DATAB
ARD_D[3] => gen1lim.DATAB
ARD_D[3] => gen1lim.DATAB
ARD_D[3] => buff.DATAB
ARD_D[3] => buff.DATAB
ARD_D[3] => buff.DATAB
ARD_D[3] => gen0lim.DATAB
ARD_D[4] => offtime2.DATAB
ARD_D[4] => offtime2.DATAB
ARD_D[4] => offtime2.DATAB
ARD_D[4] => offtime2.DATAB
ARD_D[4] => offtime1.DATAB
ARD_D[4] => offtime1.DATAB
ARD_D[4] => offtime1.DATAB
ARD_D[4] => offtime1.DATAB
ARD_D[4] => ontime2.DATAB
ARD_D[4] => ontime2.DATAB
ARD_D[4] => ontime2.DATAB
ARD_D[4] => ontime2.DATAB
ARD_D[4] => buff1.DATAB
ARD_D[4] => buff1.DATAB
ARD_D[4] => buff1.DATAB
ARD_D[4] => ontime1.DATAB
ARD_D[4] => gen7lim.DATAB
ARD_D[4] => gen7lim.DATAB
ARD_D[4] => gen7lim.DATAB
ARD_D[4] => gen7lim.DATAB
ARD_D[4] => gen6lim.DATAB
ARD_D[4] => gen6lim.DATAB
ARD_D[4] => gen6lim.DATAB
ARD_D[4] => gen6lim.DATAB
ARD_D[4] => gen5lim.DATAB
ARD_D[4] => gen5lim.DATAB
ARD_D[4] => gen5lim.DATAB
ARD_D[4] => gen5lim.DATAB
ARD_D[4] => gen4lim.DATAB
ARD_D[4] => gen4lim.DATAB
ARD_D[4] => gen4lim.DATAB
ARD_D[4] => gen4lim.DATAB
ARD_D[4] => gen3lim.DATAB
ARD_D[4] => gen3lim.DATAB
ARD_D[4] => gen3lim.DATAB
ARD_D[4] => gen3lim.DATAB
ARD_D[4] => gen2lim.DATAB
ARD_D[4] => gen2lim.DATAB
ARD_D[4] => gen2lim.DATAB
ARD_D[4] => gen2lim.DATAB
ARD_D[4] => gen1lim.DATAB
ARD_D[4] => gen1lim.DATAB
ARD_D[4] => gen1lim.DATAB
ARD_D[4] => gen1lim.DATAB
ARD_D[4] => buff.DATAB
ARD_D[4] => buff.DATAB
ARD_D[4] => buff.DATAB
ARD_D[4] => gen0lim.DATAB
ARD_D[5] => offtime2.DATAB
ARD_D[5] => offtime2.DATAB
ARD_D[5] => offtime2.DATAB
ARD_D[5] => offtime2.DATAB
ARD_D[5] => offtime1.DATAB
ARD_D[5] => offtime1.DATAB
ARD_D[5] => offtime1.DATAB
ARD_D[5] => offtime1.DATAB
ARD_D[5] => ontime2.DATAB
ARD_D[5] => ontime2.DATAB
ARD_D[5] => ontime2.DATAB
ARD_D[5] => ontime2.DATAB
ARD_D[5] => buff1.DATAB
ARD_D[5] => buff1.DATAB
ARD_D[5] => buff1.DATAB
ARD_D[5] => ontime1.DATAB
ARD_D[5] => gen7lim.DATAB
ARD_D[5] => gen7lim.DATAB
ARD_D[5] => gen7lim.DATAB
ARD_D[5] => gen7lim.DATAB
ARD_D[5] => gen6lim.DATAB
ARD_D[5] => gen6lim.DATAB
ARD_D[5] => gen6lim.DATAB
ARD_D[5] => gen6lim.DATAB
ARD_D[5] => gen5lim.DATAB
ARD_D[5] => gen5lim.DATAB
ARD_D[5] => gen5lim.DATAB
ARD_D[5] => gen5lim.DATAB
ARD_D[5] => gen4lim.DATAB
ARD_D[5] => gen4lim.DATAB
ARD_D[5] => gen4lim.DATAB
ARD_D[5] => gen4lim.DATAB
ARD_D[5] => gen3lim.DATAB
ARD_D[5] => gen3lim.DATAB
ARD_D[5] => gen3lim.DATAB
ARD_D[5] => gen3lim.DATAB
ARD_D[5] => gen2lim.DATAB
ARD_D[5] => gen2lim.DATAB
ARD_D[5] => gen2lim.DATAB
ARD_D[5] => gen2lim.DATAB
ARD_D[5] => gen1lim.DATAB
ARD_D[5] => gen1lim.DATAB
ARD_D[5] => gen1lim.DATAB
ARD_D[5] => gen1lim.DATAB
ARD_D[5] => buff.DATAB
ARD_D[5] => buff.DATAB
ARD_D[5] => buff.DATAB
ARD_D[5] => gen0lim.DATAB
ARD_D[6] => offtime2.DATAB
ARD_D[6] => offtime2.DATAB
ARD_D[6] => offtime2.DATAB
ARD_D[6] => offtime2.DATAB
ARD_D[6] => offtime1.DATAB
ARD_D[6] => offtime1.DATAB
ARD_D[6] => offtime1.DATAB
ARD_D[6] => offtime1.DATAB
ARD_D[6] => ontime2.DATAB
ARD_D[6] => ontime2.DATAB
ARD_D[6] => ontime2.DATAB
ARD_D[6] => ontime2.DATAB
ARD_D[6] => buff1.DATAB
ARD_D[6] => buff1.DATAB
ARD_D[6] => buff1.DATAB
ARD_D[6] => ontime1.DATAB
ARD_D[6] => gen7lim.DATAB
ARD_D[6] => gen7lim.DATAB
ARD_D[6] => gen7lim.DATAB
ARD_D[6] => gen7lim.DATAB
ARD_D[6] => gen6lim.DATAB
ARD_D[6] => gen6lim.DATAB
ARD_D[6] => gen6lim.DATAB
ARD_D[6] => gen6lim.DATAB
ARD_D[6] => gen5lim.DATAB
ARD_D[6] => gen5lim.DATAB
ARD_D[6] => gen5lim.DATAB
ARD_D[6] => gen5lim.DATAB
ARD_D[6] => gen4lim.DATAB
ARD_D[6] => gen4lim.DATAB
ARD_D[6] => gen4lim.DATAB
ARD_D[6] => gen4lim.DATAB
ARD_D[6] => gen3lim.DATAB
ARD_D[6] => gen3lim.DATAB
ARD_D[6] => gen3lim.DATAB
ARD_D[6] => gen3lim.DATAB
ARD_D[6] => gen2lim.DATAB
ARD_D[6] => gen2lim.DATAB
ARD_D[6] => gen2lim.DATAB
ARD_D[6] => gen2lim.DATAB
ARD_D[6] => gen1lim.DATAB
ARD_D[6] => gen1lim.DATAB
ARD_D[6] => gen1lim.DATAB
ARD_D[6] => gen1lim.DATAB
ARD_D[6] => buff.DATAB
ARD_D[6] => buff.DATAB
ARD_D[6] => buff.DATAB
ARD_D[6] => gen0lim.DATAB
ARD_D[7] => offtime2.DATAB
ARD_D[7] => offtime2.DATAB
ARD_D[7] => offtime2.DATAB
ARD_D[7] => offtime2.DATAB
ARD_D[7] => offtime1.DATAB
ARD_D[7] => offtime1.DATAB
ARD_D[7] => offtime1.DATAB
ARD_D[7] => offtime1.DATAB
ARD_D[7] => ontime2.DATAB
ARD_D[7] => ontime2.DATAB
ARD_D[7] => ontime2.DATAB
ARD_D[7] => ontime2.DATAB
ARD_D[7] => buff1.DATAB
ARD_D[7] => buff1.DATAB
ARD_D[7] => buff1.DATAB
ARD_D[7] => ontime1.DATAB
ARD_D[7] => gen7lim.DATAB
ARD_D[7] => gen7lim.DATAB
ARD_D[7] => gen7lim.DATAB
ARD_D[7] => gen7lim.DATAB
ARD_D[7] => gen6lim.DATAB
ARD_D[7] => gen6lim.DATAB
ARD_D[7] => gen6lim.DATAB
ARD_D[7] => gen6lim.DATAB
ARD_D[7] => gen5lim.DATAB
ARD_D[7] => gen5lim.DATAB
ARD_D[7] => gen5lim.DATAB
ARD_D[7] => gen5lim.DATAB
ARD_D[7] => gen4lim.DATAB
ARD_D[7] => gen4lim.DATAB
ARD_D[7] => gen4lim.DATAB
ARD_D[7] => gen4lim.DATAB
ARD_D[7] => gen3lim.DATAB
ARD_D[7] => gen3lim.DATAB
ARD_D[7] => gen3lim.DATAB
ARD_D[7] => gen3lim.DATAB
ARD_D[7] => gen2lim.DATAB
ARD_D[7] => gen2lim.DATAB
ARD_D[7] => gen2lim.DATAB
ARD_D[7] => gen2lim.DATAB
ARD_D[7] => gen1lim.DATAB
ARD_D[7] => gen1lim.DATAB
ARD_D[7] => gen1lim.DATAB
ARD_D[7] => gen1lim.DATAB
ARD_D[7] => buff.DATAB
ARD_D[7] => buff.DATAB
ARD_D[7] => buff.DATAB
ARD_D[7] => gen0lim.DATAB
ARD_D[8] => offtime2.DATAB
ARD_D[8] => offtime2.DATAB
ARD_D[8] => offtime2.DATAB
ARD_D[8] => offtime2.DATAB
ARD_D[8] => offtime1.DATAB
ARD_D[8] => offtime1.DATAB
ARD_D[8] => offtime1.DATAB
ARD_D[8] => offtime1.DATAB
ARD_D[8] => ontime2.DATAB
ARD_D[8] => ontime2.DATAB
ARD_D[8] => ontime2.DATAB
ARD_D[8] => ontime2.DATAB
ARD_D[8] => buff1.DATAB
ARD_D[8] => buff1.DATAB
ARD_D[8] => buff1.DATAB
ARD_D[8] => ontime1.DATAB
ARD_D[8] => gen7lim.DATAB
ARD_D[8] => gen7lim.DATAB
ARD_D[8] => gen7lim.DATAB
ARD_D[8] => gen7lim.DATAB
ARD_D[8] => gen6lim.DATAB
ARD_D[8] => gen6lim.DATAB
ARD_D[8] => gen6lim.DATAB
ARD_D[8] => gen6lim.DATAB
ARD_D[8] => gen5lim.DATAB
ARD_D[8] => gen5lim.DATAB
ARD_D[8] => gen5lim.DATAB
ARD_D[8] => gen5lim.DATAB
ARD_D[8] => gen4lim.DATAB
ARD_D[8] => gen4lim.DATAB
ARD_D[8] => gen4lim.DATAB
ARD_D[8] => gen4lim.DATAB
ARD_D[8] => gen3lim.DATAB
ARD_D[8] => gen3lim.DATAB
ARD_D[8] => gen3lim.DATAB
ARD_D[8] => gen3lim.DATAB
ARD_D[8] => gen2lim.DATAB
ARD_D[8] => gen2lim.DATAB
ARD_D[8] => gen2lim.DATAB
ARD_D[8] => gen2lim.DATAB
ARD_D[8] => gen1lim.DATAB
ARD_D[8] => gen1lim.DATAB
ARD_D[8] => gen1lim.DATAB
ARD_D[8] => gen1lim.DATAB
ARD_D[8] => buff.DATAB
ARD_D[8] => buff.DATAB
ARD_D[8] => buff.DATAB
ARD_D[8] => gen0lim.DATAB
ARD_D[9] => offtime2.DATAB
ARD_D[9] => offtime2.DATAB
ARD_D[9] => offtime2.DATAB
ARD_D[9] => offtime2.DATAB
ARD_D[9] => offtime1.DATAB
ARD_D[9] => offtime1.DATAB
ARD_D[9] => offtime1.DATAB
ARD_D[9] => offtime1.DATAB
ARD_D[9] => ontime2.DATAB
ARD_D[9] => ontime2.DATAB
ARD_D[9] => ontime2.DATAB
ARD_D[9] => ontime2.DATAB
ARD_D[9] => buff1.DATAB
ARD_D[9] => buff1.DATAB
ARD_D[9] => buff1.DATAB
ARD_D[9] => ontime1.DATAB
ARD_D[9] => gen7lim.DATAB
ARD_D[9] => gen7lim.DATAB
ARD_D[9] => gen7lim.DATAB
ARD_D[9] => gen7lim.DATAB
ARD_D[9] => gen6lim.DATAB
ARD_D[9] => gen6lim.DATAB
ARD_D[9] => gen6lim.DATAB
ARD_D[9] => gen6lim.DATAB
ARD_D[9] => gen5lim.DATAB
ARD_D[9] => gen5lim.DATAB
ARD_D[9] => gen5lim.DATAB
ARD_D[9] => gen5lim.DATAB
ARD_D[9] => gen4lim.DATAB
ARD_D[9] => gen4lim.DATAB
ARD_D[9] => gen4lim.DATAB
ARD_D[9] => gen4lim.DATAB
ARD_D[9] => gen3lim.DATAB
ARD_D[9] => gen3lim.DATAB
ARD_D[9] => gen3lim.DATAB
ARD_D[9] => gen3lim.DATAB
ARD_D[9] => gen2lim.DATAB
ARD_D[9] => gen2lim.DATAB
ARD_D[9] => gen2lim.DATAB
ARD_D[9] => gen2lim.DATAB
ARD_D[9] => gen1lim.DATAB
ARD_D[9] => gen1lim.DATAB
ARD_D[9] => gen1lim.DATAB
ARD_D[9] => gen1lim.DATAB
ARD_D[9] => buff.DATAB
ARD_D[9] => buff.DATAB
ARD_D[9] => buff.DATAB
ARD_D[9] => gen0lim.DATAB
ARD_D[10] => gen0lim[0].CLK
ARD_D[10] => gen0lim[1].CLK
ARD_D[10] => gen0lim[2].CLK
ARD_D[10] => gen0lim[3].CLK
ARD_D[10] => gen0lim[4].CLK
ARD_D[10] => gen0lim[5].CLK
ARD_D[10] => gen0lim[6].CLK
ARD_D[10] => gen0lim[7].CLK
ARD_D[10] => gen0lim[8].CLK
ARD_D[10] => gen0lim[9].CLK
ARD_D[10] => gen0lim[10].CLK
ARD_D[10] => gen0lim[11].CLK
ARD_D[10] => gen0lim[12].CLK
ARD_D[10] => gen0lim[13].CLK
ARD_D[10] => gen0lim[14].CLK
ARD_D[10] => gen0lim[15].CLK
ARD_D[10] => gen0lim[16].CLK
ARD_D[10] => gen0lim[17].CLK
ARD_D[10] => gen0lim[18].CLK
ARD_D[10] => gen0lim[19].CLK
ARD_D[10] => gen0lim[20].CLK
ARD_D[10] => gen0lim[21].CLK
ARD_D[10] => gen0lim[22].CLK
ARD_D[10] => gen0lim[23].CLK
ARD_D[10] => gen0lim[24].CLK
ARD_D[10] => gen0lim[25].CLK
ARD_D[10] => gen0lim[26].CLK
ARD_D[10] => gen0lim[27].CLK
ARD_D[10] => gen0lim[28].CLK
ARD_D[10] => gen0lim[29].CLK
ARD_D[10] => gen0lim[30].CLK
ARD_D[10] => gen0lim[31].CLK
ARD_D[10] => buff[0].CLK
ARD_D[10] => buff[1].CLK
ARD_D[10] => buff[2].CLK
ARD_D[10] => buff[3].CLK
ARD_D[10] => buff[4].CLK
ARD_D[10] => buff[5].CLK
ARD_D[10] => buff[6].CLK
ARD_D[10] => buff[7].CLK
ARD_D[10] => buff[8].CLK
ARD_D[10] => buff[9].CLK
ARD_D[10] => buff[10].CLK
ARD_D[10] => buff[11].CLK
ARD_D[10] => buff[12].CLK
ARD_D[10] => buff[13].CLK
ARD_D[10] => buff[14].CLK
ARD_D[10] => buff[15].CLK
ARD_D[10] => buff[16].CLK
ARD_D[10] => buff[17].CLK
ARD_D[10] => buff[18].CLK
ARD_D[10] => buff[19].CLK
ARD_D[10] => buff[20].CLK
ARD_D[10] => buff[21].CLK
ARD_D[10] => buff[22].CLK
ARD_D[10] => buff[23].CLK
ARD_D[10] => gen1lim[0].CLK
ARD_D[10] => gen1lim[1].CLK
ARD_D[10] => gen1lim[2].CLK
ARD_D[10] => gen1lim[3].CLK
ARD_D[10] => gen1lim[4].CLK
ARD_D[10] => gen1lim[5].CLK
ARD_D[10] => gen1lim[6].CLK
ARD_D[10] => gen1lim[7].CLK
ARD_D[10] => gen1lim[8].CLK
ARD_D[10] => gen1lim[9].CLK
ARD_D[10] => gen1lim[10].CLK
ARD_D[10] => gen1lim[11].CLK
ARD_D[10] => gen1lim[12].CLK
ARD_D[10] => gen1lim[13].CLK
ARD_D[10] => gen1lim[14].CLK
ARD_D[10] => gen1lim[15].CLK
ARD_D[10] => gen1lim[16].CLK
ARD_D[10] => gen1lim[17].CLK
ARD_D[10] => gen1lim[18].CLK
ARD_D[10] => gen1lim[19].CLK
ARD_D[10] => gen1lim[20].CLK
ARD_D[10] => gen1lim[21].CLK
ARD_D[10] => gen1lim[22].CLK
ARD_D[10] => gen1lim[23].CLK
ARD_D[10] => gen1lim[24].CLK
ARD_D[10] => gen1lim[25].CLK
ARD_D[10] => gen1lim[26].CLK
ARD_D[10] => gen1lim[27].CLK
ARD_D[10] => gen1lim[28].CLK
ARD_D[10] => gen1lim[29].CLK
ARD_D[10] => gen1lim[30].CLK
ARD_D[10] => gen1lim[31].CLK
ARD_D[10] => gen2lim[0].CLK
ARD_D[10] => gen2lim[1].CLK
ARD_D[10] => gen2lim[2].CLK
ARD_D[10] => gen2lim[3].CLK
ARD_D[10] => gen2lim[4].CLK
ARD_D[10] => gen2lim[5].CLK
ARD_D[10] => gen2lim[6].CLK
ARD_D[10] => gen2lim[7].CLK
ARD_D[10] => gen2lim[8].CLK
ARD_D[10] => gen2lim[9].CLK
ARD_D[10] => gen2lim[10].CLK
ARD_D[10] => gen2lim[11].CLK
ARD_D[10] => gen2lim[12].CLK
ARD_D[10] => gen2lim[13].CLK
ARD_D[10] => gen2lim[14].CLK
ARD_D[10] => gen2lim[15].CLK
ARD_D[10] => gen2lim[16].CLK
ARD_D[10] => gen2lim[17].CLK
ARD_D[10] => gen2lim[18].CLK
ARD_D[10] => gen2lim[19].CLK
ARD_D[10] => gen2lim[20].CLK
ARD_D[10] => gen2lim[21].CLK
ARD_D[10] => gen2lim[22].CLK
ARD_D[10] => gen2lim[23].CLK
ARD_D[10] => gen2lim[24].CLK
ARD_D[10] => gen2lim[25].CLK
ARD_D[10] => gen2lim[26].CLK
ARD_D[10] => gen2lim[27].CLK
ARD_D[10] => gen2lim[28].CLK
ARD_D[10] => gen2lim[29].CLK
ARD_D[10] => gen2lim[30].CLK
ARD_D[10] => gen2lim[31].CLK
ARD_D[10] => gen3lim[0].CLK
ARD_D[10] => gen3lim[1].CLK
ARD_D[10] => gen3lim[2].CLK
ARD_D[10] => gen3lim[3].CLK
ARD_D[10] => gen3lim[4].CLK
ARD_D[10] => gen3lim[5].CLK
ARD_D[10] => gen3lim[6].CLK
ARD_D[10] => gen3lim[7].CLK
ARD_D[10] => gen3lim[8].CLK
ARD_D[10] => gen3lim[9].CLK
ARD_D[10] => gen3lim[10].CLK
ARD_D[10] => gen3lim[11].CLK
ARD_D[10] => gen3lim[12].CLK
ARD_D[10] => gen3lim[13].CLK
ARD_D[10] => gen3lim[14].CLK
ARD_D[10] => gen3lim[15].CLK
ARD_D[10] => gen3lim[16].CLK
ARD_D[10] => gen3lim[17].CLK
ARD_D[10] => gen3lim[18].CLK
ARD_D[10] => gen3lim[19].CLK
ARD_D[10] => gen3lim[20].CLK
ARD_D[10] => gen3lim[21].CLK
ARD_D[10] => gen3lim[22].CLK
ARD_D[10] => gen3lim[23].CLK
ARD_D[10] => gen3lim[24].CLK
ARD_D[10] => gen3lim[25].CLK
ARD_D[10] => gen3lim[26].CLK
ARD_D[10] => gen3lim[27].CLK
ARD_D[10] => gen3lim[28].CLK
ARD_D[10] => gen3lim[29].CLK
ARD_D[10] => gen3lim[30].CLK
ARD_D[10] => gen3lim[31].CLK
ARD_D[10] => gen4lim[0].CLK
ARD_D[10] => gen4lim[1].CLK
ARD_D[10] => gen4lim[2].CLK
ARD_D[10] => gen4lim[3].CLK
ARD_D[10] => gen4lim[4].CLK
ARD_D[10] => gen4lim[5].CLK
ARD_D[10] => gen4lim[6].CLK
ARD_D[10] => gen4lim[7].CLK
ARD_D[10] => gen4lim[8].CLK
ARD_D[10] => gen4lim[9].CLK
ARD_D[10] => gen4lim[10].CLK
ARD_D[10] => gen4lim[11].CLK
ARD_D[10] => gen4lim[12].CLK
ARD_D[10] => gen4lim[13].CLK
ARD_D[10] => gen4lim[14].CLK
ARD_D[10] => gen4lim[15].CLK
ARD_D[10] => gen4lim[16].CLK
ARD_D[10] => gen4lim[17].CLK
ARD_D[10] => gen4lim[18].CLK
ARD_D[10] => gen4lim[19].CLK
ARD_D[10] => gen4lim[20].CLK
ARD_D[10] => gen4lim[21].CLK
ARD_D[10] => gen4lim[22].CLK
ARD_D[10] => gen4lim[23].CLK
ARD_D[10] => gen4lim[24].CLK
ARD_D[10] => gen4lim[25].CLK
ARD_D[10] => gen4lim[26].CLK
ARD_D[10] => gen4lim[27].CLK
ARD_D[10] => gen4lim[28].CLK
ARD_D[10] => gen4lim[29].CLK
ARD_D[10] => gen4lim[30].CLK
ARD_D[10] => gen4lim[31].CLK
ARD_D[10] => gen5lim[0].CLK
ARD_D[10] => gen5lim[1].CLK
ARD_D[10] => gen5lim[2].CLK
ARD_D[10] => gen5lim[3].CLK
ARD_D[10] => gen5lim[4].CLK
ARD_D[10] => gen5lim[5].CLK
ARD_D[10] => gen5lim[6].CLK
ARD_D[10] => gen5lim[7].CLK
ARD_D[10] => gen5lim[8].CLK
ARD_D[10] => gen5lim[9].CLK
ARD_D[10] => gen5lim[10].CLK
ARD_D[10] => gen5lim[11].CLK
ARD_D[10] => gen5lim[12].CLK
ARD_D[10] => gen5lim[13].CLK
ARD_D[10] => gen5lim[14].CLK
ARD_D[10] => gen5lim[15].CLK
ARD_D[10] => gen5lim[16].CLK
ARD_D[10] => gen5lim[17].CLK
ARD_D[10] => gen5lim[18].CLK
ARD_D[10] => gen5lim[19].CLK
ARD_D[10] => gen5lim[20].CLK
ARD_D[10] => gen5lim[21].CLK
ARD_D[10] => gen5lim[22].CLK
ARD_D[10] => gen5lim[23].CLK
ARD_D[10] => gen5lim[24].CLK
ARD_D[10] => gen5lim[25].CLK
ARD_D[10] => gen5lim[26].CLK
ARD_D[10] => gen5lim[27].CLK
ARD_D[10] => gen5lim[28].CLK
ARD_D[10] => gen5lim[29].CLK
ARD_D[10] => gen5lim[30].CLK
ARD_D[10] => gen5lim[31].CLK
ARD_D[10] => gen6lim[0].CLK
ARD_D[10] => gen6lim[1].CLK
ARD_D[10] => gen6lim[2].CLK
ARD_D[10] => gen6lim[3].CLK
ARD_D[10] => gen6lim[4].CLK
ARD_D[10] => gen6lim[5].CLK
ARD_D[10] => gen6lim[6].CLK
ARD_D[10] => gen6lim[7].CLK
ARD_D[10] => gen6lim[8].CLK
ARD_D[10] => gen6lim[9].CLK
ARD_D[10] => gen6lim[10].CLK
ARD_D[10] => gen6lim[11].CLK
ARD_D[10] => gen6lim[12].CLK
ARD_D[10] => gen6lim[13].CLK
ARD_D[10] => gen6lim[14].CLK
ARD_D[10] => gen6lim[15].CLK
ARD_D[10] => gen6lim[16].CLK
ARD_D[10] => gen6lim[17].CLK
ARD_D[10] => gen6lim[18].CLK
ARD_D[10] => gen6lim[19].CLK
ARD_D[10] => gen6lim[20].CLK
ARD_D[10] => gen6lim[21].CLK
ARD_D[10] => gen6lim[22].CLK
ARD_D[10] => gen6lim[23].CLK
ARD_D[10] => gen6lim[24].CLK
ARD_D[10] => gen6lim[25].CLK
ARD_D[10] => gen6lim[26].CLK
ARD_D[10] => gen6lim[27].CLK
ARD_D[10] => gen6lim[28].CLK
ARD_D[10] => gen6lim[29].CLK
ARD_D[10] => gen6lim[30].CLK
ARD_D[10] => gen6lim[31].CLK
ARD_D[10] => gen7lim[0].CLK
ARD_D[10] => gen7lim[1].CLK
ARD_D[10] => gen7lim[2].CLK
ARD_D[10] => gen7lim[3].CLK
ARD_D[10] => gen7lim[4].CLK
ARD_D[10] => gen7lim[5].CLK
ARD_D[10] => gen7lim[6].CLK
ARD_D[10] => gen7lim[7].CLK
ARD_D[10] => gen7lim[8].CLK
ARD_D[10] => gen7lim[9].CLK
ARD_D[10] => gen7lim[10].CLK
ARD_D[10] => gen7lim[11].CLK
ARD_D[10] => gen7lim[12].CLK
ARD_D[10] => gen7lim[13].CLK
ARD_D[10] => gen7lim[14].CLK
ARD_D[10] => gen7lim[15].CLK
ARD_D[10] => gen7lim[16].CLK
ARD_D[10] => gen7lim[17].CLK
ARD_D[10] => gen7lim[18].CLK
ARD_D[10] => gen7lim[19].CLK
ARD_D[10] => gen7lim[20].CLK
ARD_D[10] => gen7lim[21].CLK
ARD_D[10] => gen7lim[22].CLK
ARD_D[10] => gen7lim[23].CLK
ARD_D[10] => gen7lim[24].CLK
ARD_D[10] => gen7lim[25].CLK
ARD_D[10] => gen7lim[26].CLK
ARD_D[10] => gen7lim[27].CLK
ARD_D[10] => gen7lim[28].CLK
ARD_D[10] => gen7lim[29].CLK
ARD_D[10] => gen7lim[30].CLK
ARD_D[10] => gen7lim[31].CLK
ARD_D[10] => ontime1[0].CLK
ARD_D[10] => ontime1[1].CLK
ARD_D[10] => ontime1[2].CLK
ARD_D[10] => ontime1[3].CLK
ARD_D[10] => ontime1[4].CLK
ARD_D[10] => ontime1[5].CLK
ARD_D[10] => ontime1[6].CLK
ARD_D[10] => ontime1[7].CLK
ARD_D[10] => ontime1[8].CLK
ARD_D[10] => ontime1[9].CLK
ARD_D[10] => ontime1[10].CLK
ARD_D[10] => ontime1[11].CLK
ARD_D[10] => ontime1[12].CLK
ARD_D[10] => ontime1[13].CLK
ARD_D[10] => ontime1[14].CLK
ARD_D[10] => ontime1[15].CLK
ARD_D[10] => ontime1[16].CLK
ARD_D[10] => ontime1[17].CLK
ARD_D[10] => ontime1[18].CLK
ARD_D[10] => ontime1[19].CLK
ARD_D[10] => ontime1[20].CLK
ARD_D[10] => ontime1[21].CLK
ARD_D[10] => ontime1[22].CLK
ARD_D[10] => ontime1[23].CLK
ARD_D[10] => ontime1[24].CLK
ARD_D[10] => ontime1[25].CLK
ARD_D[10] => ontime1[26].CLK
ARD_D[10] => ontime1[27].CLK
ARD_D[10] => ontime1[28].CLK
ARD_D[10] => ontime1[29].CLK
ARD_D[10] => ontime1[30].CLK
ARD_D[10] => ontime1[31].CLK
ARD_D[10] => buff1[0].CLK
ARD_D[10] => buff1[1].CLK
ARD_D[10] => buff1[2].CLK
ARD_D[10] => buff1[3].CLK
ARD_D[10] => buff1[4].CLK
ARD_D[10] => buff1[5].CLK
ARD_D[10] => buff1[6].CLK
ARD_D[10] => buff1[7].CLK
ARD_D[10] => buff1[8].CLK
ARD_D[10] => buff1[9].CLK
ARD_D[10] => buff1[10].CLK
ARD_D[10] => buff1[11].CLK
ARD_D[10] => buff1[12].CLK
ARD_D[10] => buff1[13].CLK
ARD_D[10] => buff1[14].CLK
ARD_D[10] => buff1[15].CLK
ARD_D[10] => buff1[16].CLK
ARD_D[10] => buff1[17].CLK
ARD_D[10] => buff1[18].CLK
ARD_D[10] => buff1[19].CLK
ARD_D[10] => buff1[20].CLK
ARD_D[10] => buff1[21].CLK
ARD_D[10] => buff1[22].CLK
ARD_D[10] => buff1[23].CLK
ARD_D[10] => ontime2[0].CLK
ARD_D[10] => ontime2[1].CLK
ARD_D[10] => ontime2[2].CLK
ARD_D[10] => ontime2[3].CLK
ARD_D[10] => ontime2[4].CLK
ARD_D[10] => ontime2[5].CLK
ARD_D[10] => ontime2[6].CLK
ARD_D[10] => ontime2[7].CLK
ARD_D[10] => ontime2[8].CLK
ARD_D[10] => ontime2[9].CLK
ARD_D[10] => ontime2[10].CLK
ARD_D[10] => ontime2[11].CLK
ARD_D[10] => ontime2[12].CLK
ARD_D[10] => ontime2[13].CLK
ARD_D[10] => ontime2[14].CLK
ARD_D[10] => ontime2[15].CLK
ARD_D[10] => ontime2[16].CLK
ARD_D[10] => ontime2[17].CLK
ARD_D[10] => ontime2[18].CLK
ARD_D[10] => ontime2[19].CLK
ARD_D[10] => ontime2[20].CLK
ARD_D[10] => ontime2[21].CLK
ARD_D[10] => ontime2[22].CLK
ARD_D[10] => ontime2[23].CLK
ARD_D[10] => ontime2[24].CLK
ARD_D[10] => ontime2[25].CLK
ARD_D[10] => ontime2[26].CLK
ARD_D[10] => ontime2[27].CLK
ARD_D[10] => ontime2[28].CLK
ARD_D[10] => ontime2[29].CLK
ARD_D[10] => ontime2[30].CLK
ARD_D[10] => ontime2[31].CLK
ARD_D[10] => offtime1[0].CLK
ARD_D[10] => offtime1[1].CLK
ARD_D[10] => offtime1[2].CLK
ARD_D[10] => offtime1[3].CLK
ARD_D[10] => offtime1[4].CLK
ARD_D[10] => offtime1[5].CLK
ARD_D[10] => offtime1[6].CLK
ARD_D[10] => offtime1[7].CLK
ARD_D[10] => offtime1[8].CLK
ARD_D[10] => offtime1[9].CLK
ARD_D[10] => offtime1[10].CLK
ARD_D[10] => offtime1[11].CLK
ARD_D[10] => offtime1[12].CLK
ARD_D[10] => offtime1[13].CLK
ARD_D[10] => offtime1[14].CLK
ARD_D[10] => offtime1[15].CLK
ARD_D[10] => offtime1[16].CLK
ARD_D[10] => offtime1[17].CLK
ARD_D[10] => offtime1[18].CLK
ARD_D[10] => offtime1[19].CLK
ARD_D[10] => offtime1[20].CLK
ARD_D[10] => offtime1[21].CLK
ARD_D[10] => offtime1[22].CLK
ARD_D[10] => offtime1[23].CLK
ARD_D[10] => offtime1[24].CLK
ARD_D[10] => offtime1[25].CLK
ARD_D[10] => offtime1[26].CLK
ARD_D[10] => offtime1[27].CLK
ARD_D[10] => offtime1[28].CLK
ARD_D[10] => offtime1[29].CLK
ARD_D[10] => offtime1[30].CLK
ARD_D[10] => offtime1[31].CLK
ARD_D[10] => offtime2[0].CLK
ARD_D[10] => offtime2[1].CLK
ARD_D[10] => offtime2[2].CLK
ARD_D[10] => offtime2[3].CLK
ARD_D[10] => offtime2[4].CLK
ARD_D[10] => offtime2[5].CLK
ARD_D[10] => offtime2[6].CLK
ARD_D[10] => offtime2[7].CLK
ARD_D[10] => offtime2[8].CLK
ARD_D[10] => offtime2[9].CLK
ARD_D[10] => offtime2[10].CLK
ARD_D[10] => offtime2[11].CLK
ARD_D[10] => offtime2[12].CLK
ARD_D[10] => offtime2[13].CLK
ARD_D[10] => offtime2[14].CLK
ARD_D[10] => offtime2[15].CLK
ARD_D[10] => offtime2[16].CLK
ARD_D[10] => offtime2[17].CLK
ARD_D[10] => offtime2[18].CLK
ARD_D[10] => offtime2[19].CLK
ARD_D[10] => offtime2[20].CLK
ARD_D[10] => offtime2[21].CLK
ARD_D[10] => offtime2[22].CLK
ARD_D[10] => offtime2[23].CLK
ARD_D[10] => offtime2[24].CLK
ARD_D[10] => offtime2[25].CLK
ARD_D[10] => offtime2[26].CLK
ARD_D[10] => offtime2[27].CLK
ARD_D[10] => offtime2[28].CLK
ARD_D[10] => offtime2[29].CLK
ARD_D[10] => offtime2[30].CLK
ARD_D[10] => offtime2[31].CLK
ARD_D[10] => readcnt[0].CLK
ARD_D[10] => readcnt[1].CLK
ARD_D[10] => readcnt[2].CLK
ARD_D[10] => readcnt[3].CLK
ARD_D[10] => readcnt[4].CLK
ARD_D[11] => readcnt.OUTPUTSELECT
ARD_D[11] => readcnt.OUTPUTSELECT
ARD_D[11] => readcnt.OUTPUTSELECT
ARD_D[11] => readcnt.OUTPUTSELECT
ARD_D[11] => readcnt.OUTPUTSELECT
ARD_D[12] => Equal0.IN0
ARD_D[12] => Equal1.IN1
ARD_D[13] => Equal0.IN1
ARD_D[13] => Equal1.IN0
OUT[0] <= OUT_PR[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT_PR[1].DB_MAX_OUTPUT_PORT_TYPE
ELCD_D[0] <= <GND>
ELCD_D[1] <= <GND>
ELCD_D[2] <= <GND>
ELCD_D[3] <= <GND>
ELCD_D[4] <= <GND>
ELCD_D[5] <= <GND>
ELCD_D[6] <= <GND>
ELCD_D[7] <= <GND>
ELCD_ENA <= <GND>
ELCD_RS <= <GND>
ELCD_RW <= <GND>


