<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/booth_multiplier/emulation/Gowin/booth_multiplier_wrapper/impl/gwsynthesis/booth_multiplier_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/booth_multiplier/emulation/Gowin/booth_multiplier_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/booth_multiplier/emulation/Gowin/booth_multiplier_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun  8 20:08:59 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>197</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>218</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>252.349(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk_dut!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>983.979</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[14]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>15.992</td>
</tr>
<tr>
<td>2</td>
<td>984.030</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[13]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>15.941</td>
</tr>
<tr>
<td>3</td>
<td>984.349</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[12]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>15.622</td>
</tr>
<tr>
<td>4</td>
<td>985.374</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>14.530</td>
</tr>
<tr>
<td>5</td>
<td>985.903</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>14.001</td>
</tr>
<tr>
<td>6</td>
<td>987.098</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[9]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>12.804</td>
</tr>
<tr>
<td>7</td>
<td>987.755</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[8]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>12.156</td>
</tr>
<tr>
<td>8</td>
<td>989.919</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>9.973</td>
</tr>
<tr>
<td>9</td>
<td>991.705</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[6]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>8.187</td>
</tr>
<tr>
<td>10</td>
<td>993.248</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[5]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>6.656</td>
</tr>
<tr>
<td>11</td>
<td>994.831</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[4]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.022</td>
<td>5.049</td>
</tr>
<tr>
<td>12</td>
<td>995.414</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.036</td>
<td>4.524</td>
</tr>
<tr>
<td>13</td>
<td>996.037</td>
<td>vectOut[1][5]_DFFE_Q/Q</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.013</td>
<td>3.886</td>
</tr>
<tr>
<td>14</td>
<td>996.688</td>
<td>vectOut[1][2]_DFFE_Q/Q</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>3.214</td>
</tr>
<tr>
<td>15</td>
<td>996.701</td>
<td>vectOut[1][4]_DFFE_Q/Q</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.034</td>
<td>3.270</td>
</tr>
<tr>
<td>16</td>
<td>996.738</td>
<td>vectOut[0][3]_DFFE_Q/Q</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.028</td>
<td>3.170</td>
</tr>
<tr>
<td>17</td>
<td>996.759</td>
<td>u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.039</td>
<td>3.181</td>
</tr>
<tr>
<td>18</td>
<td>997.332</td>
<td>vectOut[1][1]_DFFE_Q/Q</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>2.609</td>
</tr>
<tr>
<td>19</td>
<td>997.359</td>
<td>vectOut[0][0]_DFFE_Q/Q</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.007</td>
<td>2.584</td>
</tr>
<tr>
<td>20</td>
<td>997.584</td>
<td>vectOut[1][6]_DFFE_Q/Q</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>2.339</td>
</tr>
<tr>
<td>21</td>
<td>997.618</td>
<td>vectOut[1][6]_DFFE_Q/Q</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>2.314</td>
</tr>
<tr>
<td>22</td>
<td>998.260</td>
<td>u_booth_multiplier.__product[12]_DFF_Q/Q</td>
<td>vectOut[1][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>1.601</td>
</tr>
<tr>
<td>23</td>
<td>998.343</td>
<td>u_booth_multiplier.__product[4]_DFF_Q/Q</td>
<td>vectOut[0][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.025</td>
<td>1.534</td>
</tr>
<tr>
<td>24</td>
<td>998.384</td>
<td>stimIn[1][3]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>1.553</td>
</tr>
<tr>
<td>25</td>
<td>998.420</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[1]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>1.481</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.329</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/Q</td>
<td>vectOut[0][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.383</td>
</tr>
<tr>
<td>2</td>
<td>0.331</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/Q</td>
<td>vectOut[0][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>3</td>
<td>0.333</td>
<td>u_booth_multiplier.__product[1]_DFF_Q/Q</td>
<td>vectOut[0][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.385</td>
</tr>
<tr>
<td>4</td>
<td>0.335</td>
<td>u_booth_multiplier.__product[13]_DFF_Q/Q</td>
<td>vectOut[1][5]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>5</td>
<td>0.335</td>
<td>u_booth_multiplier.__product[9]_DFF_Q/Q</td>
<td>vectOut[1][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>stimIn[0][4]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>stimIn[1][6]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>stimIn[1][5]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>stimIn[1][4]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.341</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/Q</td>
<td>vectOut[1][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.383</td>
</tr>
<tr>
<td>13</td>
<td>0.341</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q/Q</td>
<td>vectOut[0][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.389</td>
</tr>
<tr>
<td>14</td>
<td>0.345</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/Q</td>
<td>vectOut[0][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.389</td>
</tr>
<tr>
<td>15</td>
<td>0.350</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>16</td>
<td>0.370</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>17</td>
<td>0.370</td>
<td>stimIn[1][7]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.370</td>
<td>stimIn[0][7]_DFFE_Q/Q</td>
<td>u_booth_multiplier.qout_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>19</td>
<td>0.376</td>
<td>stimIn[1][2]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.389</td>
</tr>
<tr>
<td>20</td>
<td>0.380</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.393</td>
</tr>
<tr>
<td>21</td>
<td>0.384</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.393</td>
</tr>
<tr>
<td>22</td>
<td>0.421</td>
<td>u_booth_multiplier.__product[6]_DFF_Q/Q</td>
<td>vectOut[0][6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.479</td>
</tr>
<tr>
<td>23</td>
<td>0.422</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/Q</td>
<td>vectOut[1][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.464</td>
</tr>
<tr>
<td>24</td>
<td>0.443</td>
<td>stimIn[0][6]_DFFE_Q/Q</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.464</td>
</tr>
<tr>
<td>25</td>
<td>0.450</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/Q</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.506</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_booth_multiplier.__product[8]_DFF_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.897</td>
<td>499.147</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>983.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[14]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.052</td>
<td>1.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>4.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.016</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.537</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.674</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>6.846</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.876</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.129</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.024</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.276</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>9.377</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>9.575</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>10.091</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>10.466</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.987</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.124</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>11.210</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.025</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT2_F_I1_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.277</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C36[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT2_F_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.767</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>13.020</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.106</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C36[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.737</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.990</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.745</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1/I2</td>
</tr>
<tr>
<td>15.271</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1/F</td>
</tr>
<tr>
<td>16.304</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_LUT4_I1_1/I2</td>
</tr>
<tr>
<td>16.539</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_LUT4_I1_1/F</td>
</tr>
<tr>
<td>16.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>16.735</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>17.070</td>
<td>0.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>17.322</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>17.657</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td>u_booth_multiplier.__product[14]_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>17.910</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C38[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[14]_DFF_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>u_booth_multiplier.__product[14]_DFF_Q_D_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>18.011</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[14]_DFF_Q_D_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>18.016</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[14]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>u_booth_multiplier.__product[14]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[14]_DFF_Q</td>
</tr>
<tr>
<td>1001.995</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C38[0][B]</td>
<td>u_booth_multiplier.__product[14]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.529, 34.572%; route: 10.081, 63.036%; tC2Q: 0.382, 2.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.052</td>
<td>1.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>4.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.016</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.537</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.674</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>6.846</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.876</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.129</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.024</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.276</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>9.377</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>9.575</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>10.091</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>10.466</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.987</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.124</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>11.210</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.025</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT2_F_I1_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.277</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C36[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT2_F_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.767</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>13.020</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.106</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C36[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.737</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.990</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.745</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1/I2</td>
</tr>
<tr>
<td>15.271</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1/F</td>
</tr>
<tr>
<td>16.304</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_LUT4_I1_1/I2</td>
</tr>
<tr>
<td>16.539</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_LUT4_I1_1/F</td>
</tr>
<tr>
<td>16.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>16.735</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>17.070</td>
<td>0.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>17.322</td>
<td>0.252</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0_O_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>17.529</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.764</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.960</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[13]_DFF_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[13]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[13]_DFF_Q</td>
</tr>
<tr>
<td>1001.995</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.606, 35.170%; route: 9.952, 62.431%; tC2Q: 0.382, 2.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.052</td>
<td>1.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>4.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.016</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.537</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.674</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>6.846</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.876</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.129</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C35[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.024</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>9.276</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>9.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>9.377</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT6_O_S0_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>9.575</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C40[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F/I0</td>
</tr>
<tr>
<td>10.091</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C40[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>10.466</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.987</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>11.124</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>11.210</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.025</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT2_F_I1_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>12.277</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C36[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_S0_LUT2_F_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.767</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>13.020</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.106</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.106</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>13.192</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C36[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>13.737</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C40[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_MUX2_LUT8_O/S0</td>
</tr>
<tr>
<td>13.990</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C40[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>14.745</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1/I2</td>
</tr>
<tr>
<td>15.271</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R5C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1/F</td>
</tr>
<tr>
<td>16.304</td>
<td>1.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_LUT4_I1_1/I2</td>
</tr>
<tr>
<td>16.539</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_O_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT3_I1_I2_LUT4_I1_1/F</td>
</tr>
<tr>
<td>16.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>16.735</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>17.155</td>
<td>0.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_booth_multiplier.__product[12]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>17.445</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[12]_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>17.445</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_booth_multiplier.__product[12]_DFF_Q_D_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>17.641</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[12]_DFF_Q_D_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>17.646</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_booth_multiplier.__product[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.983</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[12]_DFF_Q</td>
</tr>
<tr>
<td>1001.995</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_booth_multiplier.__product[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.409, 34.623%; route: 9.831, 62.929%; tC2Q: 0.382, 2.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R4C38[2][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.057</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I1</td>
</tr>
<tr>
<td>4.583</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>4.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.719</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.806</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>4.892</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>4.978</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R11C34[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.819</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I0_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I0_LUT4_I2_1/F</td>
</tr>
<tr>
<td>6.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.417</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>6.574</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>7.091</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>7.968</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>8.221</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.956</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>9.246</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>9.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.442</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.543</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C34[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.794</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>11.133</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.616</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>11.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.302</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>12.828</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>12.964</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>13.051</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.137</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.737</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1/S0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R4C36[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>14.504</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_S0_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.021</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_S0_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>15.157</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.509</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I3_LUT3_F/I1</td>
</tr>
<tr>
<td>16.026</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F_I3_LUT3_F/F</td>
</tr>
<tr>
<td>16.028</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>16.554</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[11]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.249, 43.006%; route: 7.914, 54.465%; tC2Q: 0.368, 2.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R4C38[2][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.057</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>4.583</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.719</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.806</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>4.892</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>4.978</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R11C34[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.819</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I0_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I0_LUT4_I2_1/F</td>
</tr>
<tr>
<td>6.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.417</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>6.574</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>7.091</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>7.968</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>8.221</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.956</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>9.246</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>9.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.442</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.543</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C34[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.794</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>11.133</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.616</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>11.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.302</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F/F</td>
</tr>
<tr>
<td>12.828</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>12.964</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>13.051</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.137</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.737</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1/S0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R4C36[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>14.504</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_S0_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>15.021</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_S0_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>15.157</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>15.509</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>u_booth_multiplier.__product[10]_DFF_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>16.026</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[10]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>16.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[10]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.722, 40.871%; route: 7.911, 56.504%; tC2Q: 0.368, 2.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R4C38[2][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.057</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F/I1</td>
</tr>
<tr>
<td>4.583</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.719</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>4.806</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>4.892</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>4.978</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R11C34[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.819</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I0_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I0_LUT4_I2_1/F</td>
</tr>
<tr>
<td>6.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.417</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>6.574</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>7.091</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>7.968</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>8.221</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R5C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>8.956</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I0</td>
</tr>
<tr>
<td>9.246</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>9.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>9.442</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>9.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>9.543</td>
<td>0.101</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C34[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>10.794</td>
<td>1.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>11.047</td>
<td>0.252</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0/I0</td>
</tr>
<tr>
<td>11.133</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_S0_MUX2_LUT8_S0/O</td>
</tr>
<tr>
<td>11.616</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>11.868</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R6C38[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>12.302</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/I0</td>
</tr>
<tr>
<td>12.828</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F/F</td>
</tr>
<tr>
<td>12.828</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>12.964</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>12.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>13.051</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>13.137</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R5C39[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT8_S0_O_LUT3_I2_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>13.737</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1/S0</td>
</tr>
<tr>
<td>13.989</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R4C36[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT8_S0_O_MUX2_LUT5_S0_O_MUX2_LUT6_I1/O</td>
</tr>
<tr>
<td>14.367</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>14.828</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[9]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>14.828</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[9]_DFF_Q</td>
</tr>
<tr>
<td>1001.926</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.015, 39.168%; route: 7.421, 57.962%; tC2Q: 0.368, 2.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.052</td>
<td>1.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>4.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.016</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.537</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.674</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>6.846</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.876</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.129</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.996</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>9.335</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C33[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>10.122</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.375</td>
<td>0.252</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.937</td>
<td>0.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/I0</td>
</tr>
<tr>
<td>11.464</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F/F</td>
</tr>
<tr>
<td>11.464</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>11.600</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>11.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>11.686</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>11.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>11.772</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>11.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[3][B]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>11.859</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R6C40[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_I3_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>12.674</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>13.195</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>13.195</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[3][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>13.331</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R6C39[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>13.719</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>14.180</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[8]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>14.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[8]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.999</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[8]_DFF_Q</td>
</tr>
<tr>
<td>1001.935</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C40[1][A]</td>
<td>u_booth_multiplier.__product[8]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 33.338%; route: 7.721, 63.515%; tC2Q: 0.382, 3.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>989.919</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.052</td>
<td>1.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>4.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.016</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.537</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.674</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>6.846</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.876</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.129</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.996</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>9.335</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C33[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>10.122</td>
<td>0.787</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_S0/S0</td>
</tr>
<tr>
<td>10.375</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>10.537</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_MUX2_LUT5_S0_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>10.999</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_MUX2_LUT5_S0_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>11.135</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I1_LUT4_I1_F_MUX2_LUT5_I1_O_MUX2_LUT6_I0_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT4_I1_F_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>11.735</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>11.997</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>11.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
<tr>
<td>1001.916</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.872, 28.802%; route: 6.718, 67.362%; tC2Q: 0.382, 3.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>991.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.052</td>
<td>1.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>4.305</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.305</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>4.391</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R12C37[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3_I1_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>6.016</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>6.537</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>6.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.674</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/I0</td>
</tr>
<tr>
<td>6.760</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT6_S0_1/O</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/I0</td>
</tr>
<tr>
<td>6.846</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R11C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_S0/O</td>
</tr>
<tr>
<td>7.876</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[3][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.129</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C35[3][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.996</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>9.249</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>9.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[3][B]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O/I1</td>
</tr>
<tr>
<td>9.335</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C33[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>9.685</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>10.211</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[6]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>10.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.980</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[6]_DFF_Q</td>
</tr>
<tr>
<td>1001.916</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.286, 27.926%; route: 5.518, 67.402%; tC2Q: 0.382, 4.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R4C38[2][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.057</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/I1</td>
</tr>
<tr>
<td>4.583</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>4.719</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>4.806</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>4.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>4.892</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C35[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>4.892</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[3][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O/I0</td>
</tr>
<tr>
<td>4.978</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R11C34[3][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I2_MUX2_LUT8_O/O</td>
</tr>
<tr>
<td>5.819</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I0_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>6.281</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I0_LUT4_I2_1/F</td>
</tr>
<tr>
<td>6.281</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>6.417</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>6.574</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3/I3</td>
</tr>
<tr>
<td>7.091</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT5_S0_O_LUT4_I3/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_booth_multiplier.__product[5]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O/S0</td>
</tr>
<tr>
<td>8.033</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C34[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[5]_DFF_Q_D_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>8.418</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>u_booth_multiplier.__product[5]_DFF_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>8.681</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[5]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>8.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[5]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>u_booth_multiplier.__product[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[5]_DFF_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C35[1][A]</td>
<td>u_booth_multiplier.__product[5]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.550, 38.310%; route: 3.739, 56.169%; tC2Q: 0.368, 5.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>88</td>
<td>R4C38[2][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.483</td>
<td>2.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I1</td>
</tr>
<tr>
<td>5.009</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.146</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.146</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>5.232</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_O_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.232</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_O/I1</td>
</tr>
<tr>
<td>5.318</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>6.022</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][B]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F/I3</td>
</tr>
<tr>
<td>6.483</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>6.811</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>7.073</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[4]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>7.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[4]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[4]_DFF_Q</td>
</tr>
<tr>
<td>1001.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.559, 30.874%; route: 3.122, 61.847%; tC2Q: 0.368, 7.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>139</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>4.880</td>
<td>2.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.341</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>5.477</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>5.563</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F_I2_LUT4_F_I1_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>5.721</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][B]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F_I2_LUT4_F/I1</td>
</tr>
<tr>
<td>5.983</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F_I2_LUT4_F/F</td>
</tr>
<tr>
<td>5.986</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>6.512</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[3]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>6.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[3]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
<tr>
<td>1001.926</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.472, 32.548%; route: 2.669, 58.997%; tC2Q: 0.382, 8.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.537</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][B]</td>
<td>vectOut[1][5]_LUT3_I1/I1</td>
</tr>
<tr>
<td>3.054</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][5]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.904</td>
<td>2.850</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">Dout_emu[5]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.941</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 13.284%; route: 2.988, 76.874%; tC2Q: 0.382, 9.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>vectOut[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.745</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>vectOut[1][2]_LUT3_I1/I1</td>
</tr>
<tr>
<td>3.271</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.229</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 16.375%; route: 2.305, 71.723%; tC2Q: 0.382, 11.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.978</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.360</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.498</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>vectOut[0][4]_LUT3_I1/I2</td>
</tr>
<tr>
<td>3.014</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][4]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.248</td>
<td>2.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">Dout_emu[4]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.012</td>
<td>1.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.948</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 15.787%; route: 2.371, 72.515%; tC2Q: 0.382, 11.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.924%; route: 1.329, 66.076%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>vectOut[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.535</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td>vectOut[0][3]_LUT3_I1/I1</td>
</tr>
<tr>
<td>3.056</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C35[3][B]</td>
<td style=" background: #97FFFF;">vectOut[0][3]_LUT3_I1/F</td>
</tr>
<tr>
<td>5.185</td>
<td>2.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">Dout_emu[3]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.987</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.923</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 16.443%; route: 2.266, 71.491%; tC2Q: 0.382, 12.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.350%; route: 1.304, 65.650%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>127</td>
<td>R11C36[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.638</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F/I2</td>
</tr>
<tr>
<td>4.164</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F/F</td>
</tr>
<tr>
<td>4.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O/I1</td>
</tr>
<tr>
<td>4.301</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R5C33[1][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F_I2_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>4.653</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>5.169</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[2]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>5.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[2]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.992</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
<tr>
<td>1001.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.179, 37.053%; route: 1.620, 50.923%; tC2Q: 0.382, 12.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][B]</td>
<td>vectOut[0][1]_LUT3_I1/I2</td>
</tr>
<tr>
<td>3.251</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][B]</td>
<td style=" background: #97FFFF;">vectOut[0][1]_LUT3_I1/F</td>
</tr>
<tr>
<td>4.633</td>
<td>1.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">Dout_emu[1]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 17.681%; route: 1.765, 67.657%; tC2Q: 0.382, 14.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>vectOut[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.544</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td>vectOut[0][0]_LUT3_I1/I1</td>
</tr>
<tr>
<td>3.071</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][0]_LUT3_I1/F</td>
</tr>
<tr>
<td>4.608</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">Dout_emu[0]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.031</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 20.368%; route: 1.675, 64.828%; tC2Q: 0.382, 14.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.600%; route: 1.349, 66.400%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.559</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][B]</td>
<td>vectOut[0][6]_LUT3_I2/I0</td>
</tr>
<tr>
<td>3.075</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][B]</td>
<td style=" background: #97FFFF;">vectOut[0][6]_LUT3_I2/F</td>
</tr>
<tr>
<td>4.375</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">Dout_emu[6]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.023</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.959</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.517%; route: 1.354, 66.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 22.074%; route: 1.440, 61.571%; tC2Q: 0.382, 16.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.745%; route: 1.340, 66.255%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.618</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][A]</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.419</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C33[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.559</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td>vectOut[0][7]_LUT3_I2/I0</td>
</tr>
<tr>
<td>3.085</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C33[2][B]</td>
<td style=" background: #97FFFF;">vectOut[0][7]_LUT3_I2/F</td>
</tr>
<tr>
<td>4.350</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">Dout_emu[7]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.032</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.517%; route: 1.354, 66.483%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 22.744%; route: 1.405, 60.724%; tC2Q: 0.382, 16.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.590%; route: 1.349, 66.410%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td>u_booth_multiplier.__product[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C38[3][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[12]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.619</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td>1001.879</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[1][A]</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 76.112%; tC2Q: 0.382, 23.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>u_booth_multiplier.__product[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[4]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.536</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>vectOut[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.943</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>1001.879</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[1][B]</td>
<td>vectOut[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.151, 75.061%; tC2Q: 0.382, 24.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.371</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][A]</td>
<td style=" font-weight:bold;">stimIn[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>3.541</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_booth_multiplier.step1.myadd.x3.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.170, 75.362%; tC2Q: 0.382, 24.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>998.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R4C38[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.cin_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.979</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>u_booth_multiplier.__product[1]_DFF_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>3.506</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[1]_DFF_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>3.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>u_booth_multiplier.__product[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[1]_DFF_Q</td>
</tr>
<tr>
<td>1001.926</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>u_booth_multiplier.__product[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 35.527%; route: 0.572, 38.650%; tC2Q: 0.382, 25.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[7]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[0][A]</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>u_booth_multiplier.__product[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[2]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">vectOut[0][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>u_booth_multiplier.__product[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td style=" font-weight:bold;">vectOut[0][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.220</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>1.233</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td>u_booth_multiplier.__product[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C38[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[13]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C39[1][A]</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td>u_booth_multiplier.__product[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C37[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[9]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C38[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step5.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[1][A]</td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C38[1][A]</td>
<td>u_booth_multiplier.step5.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step3.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>u_booth_multiplier.step3.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>stimIn[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" font-weight:bold;">stimIn[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>u_booth_multiplier.step1.myadd.x6.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_booth_multiplier.step1.myadd.x5.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.296</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" font-weight:bold;">stimIn[1][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.515</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.180</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_booth_multiplier.step1.myadd.x4.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>u_booth_multiplier.step1.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td>u_booth_multiplier.__product[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C35[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[10]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>vectOut[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C35[1][A]</td>
<td>vectOut[1][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[0]_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td style=" font-weight:bold;">vectOut[0][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>vectOut[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>vectOut[0][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>u_booth_multiplier.__product[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>vectOut[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C35[2][A]</td>
<td>vectOut[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>74</td>
<td>R4C36[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.579</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[0]_DFFR_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[0]_DFFR_Q</td>
</tr>
<tr>
<td>1.229</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C35[0][A]</td>
<td>u_booth_multiplier.__product[0]_DFFR_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 63.819%; tC2Q: 0.144, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step4.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>u_booth_multiplier.step4.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>stimIn[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.188</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x7.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.qout_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>stimIn[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.qout_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>u_booth_multiplier.qout_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[1][A]</td>
<td>u_booth_multiplier.qout_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][B]</td>
<td>stimIn[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C36[3][B]</td>
<td style=" font-weight:bold;">stimIn[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.168</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x2.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step2.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>u_booth_multiplier.step2.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 63.359%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C37[2][B]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.578</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[2][B]</td>
<td>u_booth_multiplier.step1.myadd.x1.i0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 63.359%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>u_booth_multiplier.__product[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[6]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.656</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td style=" font-weight:bold;">vectOut[0][6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.__product[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td>u_booth_multiplier.__product[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C35[2][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[11]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.646</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td style=" font-weight:bold;">vectOut[1][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C35[1][B]</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 68.966%; tC2Q: 0.144, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td>stimIn[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.641</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step7.myadd.cin_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 68.966%; tC2Q: 0.144, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.450</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][B]</td>
<td>u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>74</td>
<td>R4C36[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.step1.myadd.x0.i0_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.439</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F/I0</td>
</tr>
<tr>
<td>1.687</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" background: #97FFFF;">u_booth_multiplier.__product[7]_DFF_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td style=" font-weight:bold;">u_booth_multiplier.__product[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>IOT61[A]</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[1][B]</td>
<td>u_booth_multiplier.__product[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 49.012%; route: 0.114, 22.530%; tC2Q: 0.144, 28.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][0]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_booth_multiplier.step7.myadd.cin_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_booth_multiplier.__product[8]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_booth_multiplier.__product[8]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_booth_multiplier.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_booth_multiplier.__product[8]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.897</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.147</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.036</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>158</td>
<td>u_booth_multiplier.step5.myadd.cin</td>
<td>986.646</td>
<td>2.028</td>
</tr>
<tr>
<td>155</td>
<td>u_booth_multiplier.step1.myadd.x4.i0</td>
<td>984.032</td>
<td>2.039</td>
</tr>
<tr>
<td>139</td>
<td>u_booth_multiplier.step1.myadd.x3.i0</td>
<td>984.413</td>
<td>2.522</td>
</tr>
<tr>
<td>127</td>
<td>u_booth_multiplier.step1.myadd.x2.i0</td>
<td>984.663</td>
<td>2.170</td>
</tr>
<tr>
<td>116</td>
<td>u_booth_multiplier.step4.myadd.cin</td>
<td>985.308</td>
<td>1.708</td>
</tr>
<tr>
<td>116</td>
<td>u_booth_multiplier.step6.myadd.cin</td>
<td>988.103</td>
<td>1.761</td>
</tr>
<tr>
<td>115</td>
<td>u_booth_multiplier.step1.myadd.x5.i0</td>
<td>984.865</td>
<td>2.568</td>
</tr>
<tr>
<td>88</td>
<td>u_booth_multiplier.step1.myadd.x1.i0</td>
<td>983.997</td>
<td>2.091</td>
</tr>
<tr>
<td>74</td>
<td>u_booth_multiplier.step1.myadd.x0.i0</td>
<td>984.142</td>
<td>2.092</td>
</tr>
<tr>
<td>64</td>
<td>u_booth_multiplier.step3.myadd.cin</td>
<td>984.658</td>
<td>1.953</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C38</td>
<td>41.67%</td>
</tr>
<tr>
<td>R4C35</td>
<td>40.28%</td>
</tr>
<tr>
<td>R11C36</td>
<td>34.72%</td>
</tr>
<tr>
<td>R4C37</td>
<td>34.72%</td>
</tr>
<tr>
<td>R4C39</td>
<td>34.72%</td>
</tr>
<tr>
<td>R7C36</td>
<td>33.33%</td>
</tr>
<tr>
<td>R8C36</td>
<td>33.33%</td>
</tr>
<tr>
<td>R4C36</td>
<td>31.94%</td>
</tr>
<tr>
<td>R5C36</td>
<td>30.56%</td>
</tr>
<tr>
<td>R8C37</td>
<td>29.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
