INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/Top_project1.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
