

================================================================
== Vivado HLS Report for 'float_div2'
================================================================
* Date:           Mon Jul  9 14:45:35 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.231|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     247|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|     247|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |new_exp_V_1_fu_102_p2   |     +    |      0|  0|  15|           2|           8|
    |new_mant_V_fu_210_p2    |     +    |      0|  0|  30|           1|          23|
    |sel_tmp3_fu_126_p2      |    and   |      0|  0|   6|           1|           1|
    |sel_tmp4_fu_240_p2      |    and   |      0|  0|   6|           1|           1|
    |tmp_1_fu_204_p2         |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_172_p2          |   icmp   |      0|  0|  11|           7|           1|
    |sel_tmp1_fu_114_p2      |   icmp   |      0|  0|  11|           8|           1|
    |sel_tmp_fu_108_p2       |   icmp   |      0|  0|  11|           8|           2|
    |tmp_4_fu_84_p2          |   icmp   |      0|  0|  11|           8|           1|
    |tmp_6_fu_90_p2          |   icmp   |      0|  0|  18|          23|           2|
    |tmp_s_fu_156_p2         |   icmp   |      0|  0|  11|           8|           1|
    |sel_tmp2_fu_120_p2      |    or    |      0|  0|   6|           1|           1|
    |tmp_fu_96_p2            |    or    |      0|  0|   6|           1|           1|
    |new_exp_V_2_fu_132_p3   |  select  |      0|  0|   8|           1|           8|
    |new_exp_V_3_fu_140_p3   |  select  |      0|  0|   8|           1|           8|
    |new_exp_V_fu_148_p3     |  select  |      0|  0|   8|           1|           8|
    |new_mant_V_2_fu_216_p3  |  select  |      0|  0|  23|           1|          23|
    |new_mant_V_7_fu_224_p3  |  select  |      0|  0|  23|           1|          23|
    |new_mant_V_8_fu_262_p3  |  select  |      0|  0|  23|           1|          23|
    |not_sel_tmp_fu_246_p2   |    xor   |      0|  0|   6|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 247|          77|         139|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |  in |    1| ap_ctrl_hs |  float_div2  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  float_div2  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  float_div2  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  float_div2  | return value |
|ap_return  | out |   32| ap_ctrl_hs |  float_div2  | return value |
|in_r       |  in |   32|   ap_none  |     in_r     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

