Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:57:47.456185] Configured Lic search path (21.01-s002): 27001@200.132.35.25

Version: 21.18-s082_1, built Tue Jul 18 09:08:41 PDT 2023
Options: -abort_on_error -lic_startup Genus_Synthesis -lic_startup_options Genus_Physical_Opt -log genus -overwrite -files /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/Carry_Look_Ahead.tcl 
Date:    Tue Sep 02 17:57:47 2025
Host:    gmicro02 (x86_64 w/Linux 4.18.0-553.37.1.el8_10.x86_64) (16cores*32cpus*2physical cpus*Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz 16384KB) (124344312KB)
PID:     3271161
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)


[17:57:47.024737] Periodic Lic check successful
[17:57:47.024747] Feature usage summary:
[17:57:47.024747] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (11 seconds elapsed).


[17:57:58.260008] Periodic Lic check successful
[17:57:58.260035] Feature usage summary:
[17:57:58.260035] Genus_Synthesis
[17:57:58.260035] Genus_Physical_Opt
Checking out license: Genus_Physical_Opt

#@ Processing -files option
@genus 1> source /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/Carry_Look_Ahead.tcl
#@ Begin verbose source /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/Carry_Look_Ahead.tcl
@file(Carry_Look_Ahead.tcl) 16: set PROJECT_DIR $env(PROJECT_DIR)
@file(Carry_Look_Ahead.tcl) 17: set TECH_DIR $env(TECH_DIR)
@file(Carry_Look_Ahead.tcl) 18: set DESIGNS $env(DESIGNS)
@file(Carry_Look_Ahead.tcl) 19: set HDL_NAME $env(HDL_NAME)
@file(Carry_Look_Ahead.tcl) 20: set INTERCONNECT_MODE ple
@file(Carry_Look_Ahead.tcl) 21: set OP_CORNER $env(OP_CORNER)
@file(Carry_Look_Ahead.tcl) 22: set HDL_LANG $env(HDL_LANG)
@file(Carry_Look_Ahead.tcl) 23: set USE_VCD_POWER_ANALYSIS 1
@file(Carry_Look_Ahead.tcl) 25: set freq_mhz $env(FREQ_MHZ)
@file(Carry_Look_Ahead.tcl) 30: set MAIN_CLOCK_NAME clk_i
@file(Carry_Look_Ahead.tcl) 31: set MAIN_RST_NAME rst_i
@file(Carry_Look_Ahead.tcl) 32: set BEST_LIB_OPERATING_CONDITION PVT_1P32V_0C
@file(Carry_Look_Ahead.tcl) 33: set WORST_LIB_OPERATING_CONDITION PVT_0P9V_125C
@file(Carry_Look_Ahead.tcl) 34: set period_clk [format "%.2f" [expr 1000.0 / $freq_mhz]] ;# (100 ns = 10 MHz) (10 ns = 100 MHz) (2 ns = 500 MHz) (1 ns = 1 GHz)
@file(Carry_Look_Ahead.tcl) 35: set clk_uncertainty 0.05 ;# ns (“a guess”)
@file(Carry_Look_Ahead.tcl) 36: set clk_latency 0.10 ;# ns (“a guess”)
@file(Carry_Look_Ahead.tcl) 37: set in_delay 0.30 ;# ns
@file(Carry_Look_Ahead.tcl) 38: set out_delay 0.30;#ns 
@file(Carry_Look_Ahead.tcl) 39: set out_load 0.045 ;#pF 
@file(Carry_Look_Ahead.tcl) 40: set slew "146 164 264 252" ;#minimum rise, minimum fall, maximum rise and maximum fall 
@file(Carry_Look_Ahead.tcl) 41: set slew_min_rise 0.146 ;# ns
@file(Carry_Look_Ahead.tcl) 42: set slew_min_fall 0.164 ;# ns
@file(Carry_Look_Ahead.tcl) 43: set slew_max_rise 0.264 ;# ns
@file(Carry_Look_Ahead.tcl) 44: set slew_max_fall 0.252 ;# ns
@file(Carry_Look_Ahead.tcl) 46: set WORST_LIST {slow_vdd1v0_basicCells.lib} 
@file(Carry_Look_Ahead.tcl) 47: set BEST_LIST {fast_vdd1v2_basicCells.lib} 
@file(Carry_Look_Ahead.tcl) 48: set LEF_LIST {gsclib045_tech.lef gsclib045_macro.lef}
@file(Carry_Look_Ahead.tcl) 49: set WORST_CAP_LIST ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
@file(Carry_Look_Ahead.tcl) 50: set QRC_LIST ${TECH_DIR}/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
@file(Carry_Look_Ahead.tcl) 57: source ${PROJECT_DIR}/synthesis/scripts/common/path.tcl
Sourcing '/home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/common/path.tcl' (Tue Sep 02 17:57:58 -03 2025)...
#@ Begin verbose source /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/common/path.tcl
@file(path.tcl) 5: set SYNT_DIR ${PROJECT_DIR}/synthesis
@file(path.tcl) 6: set SCRIPT_DIR ${SYNT_DIR}/scripts
@file(path.tcl) 7: set RPT_DIR ${SYNT_DIR}/reports
@file(path.tcl) 8: set DEV_DIR ${SYNT_DIR}/deliverables
@file(path.tcl) 13: set FRONTEND_DIR ${PROJECT_DIR}/frontend
@file(path.tcl) 14: set HDL_DIR ${PROJECT_DIR}/frontend/hdl
@file(path.tcl) 15: set OTHERS ""
@file(path.tcl) 16: lappend FRONTEND_DIR $OTHERS
@file(path.tcl) 21: set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/timing
@file(path.tcl) 24: set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/gsclib045/lef
@file(path.tcl) 25: lappend LEF_DIR ${TECH_DIR}/giolib045_v3.3/lef
#@ End verbose source /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/common/path.tcl
@file(Carry_Look_Ahead.tcl) 62: source ${SCRIPT_DIR}/common/tech.tcl
Sourcing '/home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/common/tech.tcl' (Tue Sep 02 17:57:58 -03 2025)...
#@ Begin verbose source /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/common/tech.tcl
@file(tech.tcl) 5: create_library_domain {worst best} 
@file(tech.tcl) 6: get_db library_domains *
@file(tech.tcl) 12: set_db lib_search_path "${LIB_DIR} ${LEF_DIR}"
  Setting attribute of root '/': 'lib_search_path' = /home/tools/design_kits/cadence/GPDK045//gsclib045_svt_v4.4/gsclib045/timing /home/tools/design_kits/cadence/GPDK045//gsclib045_svt_v4.4/gsclib045/lef /home/tools/design_kits/cadence/GPDK045//giolib045_v3.3/lef
@file(tech.tcl) 13: set_db [get_db library_domains worst] .library ${WORST_LIST}

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:worst'.
  Setting attribute of library_domain 'worst': 'library' = slow_vdd1v0_basicCells.lib
@file(tech.tcl) 14: set_db [get_db library_domains best] .library ${BEST_LIST}

Threads Configured:3

  Message Summary for Library fast_vdd1v2_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of library_domain 'best': 'library' = fast_vdd1v2_basicCells.lib
@file(tech.tcl) 20: get_db [get_db library_domains *worst] .operating_conditions
@file(tech.tcl) 21: set_db [get_db library_domains *worst] .operating_conditions ${WORST_LIB_OPERATING_CONDITION}
  Setting attribute of library_domain 'worst': 'operating_conditions' = operating_condition:ls_of_ld_worst/slow_vdd1v0/PVT_0P9V_125C
@file(tech.tcl) 22: get_db [get_db library_domains *worst] .operating_conditions
@file(tech.tcl) 24: get_db [get_db library_domains *best] .operating_conditions
@file(tech.tcl) 25: set_db [get_db library_domains *best] .operating_conditions ${BEST_LIB_OPERATING_CONDITION}
  Setting attribute of library_domain 'best': 'operating_conditions' = operating_condition:ls_of_ld_best/fast_vdd1v2/PVT_1P32V_0C
@file(tech.tcl) 26: get_db [get_db library_domains *best] .operating_conditions
@file(tech.tcl) 28: get_db [get_db library_domain *worst] .default
@file(tech.tcl) 29: get_db [get_db library_domain *best] .default 
@file(tech.tcl) 31: get_db [vfind /libraries -library_domain worst] .active_operating_conditions
  Library has 324 usable logic and 128 usable sequential lib-cells.
  Library has 324 usable logic and 128 usable sequential lib-cells.
@file(tech.tcl) 32: get_db [vfind /libraries -library_domain best] .active_operating_conditions 
@file(tech.tcl) 44: set_db lef_library ${LEF_LIST}
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-279'.
  Setting attribute of root '/': 'lef_library' = /home/tools/design_kits/cadence/GPDK045//gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /home/tools/design_kits/cadence/GPDK045//gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef
@file(tech.tcl) 52: set_db qrc_tech_file ${QRC_LIST}

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

  Setting attribute of root '/': 'qrc_tech_file' = /home/tools/design_kits/cadence/GPDK045//gpdk045_v_6_0/qrc/rcworst/qrcTechFile
@file(tech.tcl) 56: get_db interconnect_mode
@file(tech.tcl) 57: set_db interconnect_mode ple ;# global
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(tech.tcl) 67: get_lib_cells
@file(tech.tcl) 68: get_db lib_cells *SDFF*
@file(tech.tcl) 69: get_db base_cell:SDFFRHQX1 .dont_use
@file(tech.tcl) 70: set_db base_cell:SDFFRHQX1 .dont_use true
  Setting attribute of base_cell 'SDFFRHQX1': 'dont_use' = true
@file(tech.tcl) 72: foreach lc [get_db base_cells -if {.name == "SDFF*"}] {
  get_db $lc .dont_use
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'SDFFHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFF2RX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFF2RX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFF4RX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFF4RX2': 'dont_use' = true
@file(tech.tcl) 78: foreach lc [get_db base_cells -if {.name == "TLATS*"}] {
  get_db $lc .dont_use
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'TLATSRX1': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRX2': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRX4': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRXL': 'dont_use' = true
@file(tech.tcl) 83: if { $OP_CORNER eq "WORST" } {
    puts "\n Setting WORST LIB! \n"
    set_db [get_db library_domain *worst] .default true
} else {
    puts "\n Setting BEST LIB! \n"
    set_db [get_db library_domain *best] .default true
}

 Setting WORST LIB! 

  Setting attribute of library_domain 'worst': 'default' = true
@file(tech.tcl) 96: get_db [get_db library_sets *worst] .libraries
@file(tech.tcl) 97: get_db [get_db library_sets *best] .libraries
@file(tech.tcl) 99: get_db [get_db library_sets *worst] .libraries.lib_cells
@file(tech.tcl) 100: get_db [get_db library_sets *best] .libraries.lib_cells
@file(tech.tcl) 102: get_db [get_db [get_db library_sets *worst] .libraries *slow_vdd1v0] .lib_cells
@file(tech.tcl) 103: get_db [get_db [get_db library_sets *best] .libraries *fast_vdd1v2] .lib_cells 
@file(tech.tcl) 105: get_db [get_db library_sets *worst] .libraries.lib_cells -regexp XOR
@file(tech.tcl) 106: get_db [get_db library_sets *best] .libraries.lib_cells -regexp XOR
@file(tech.tcl) 108: get_db [get_db [get_db library_sets *worst] .libraries.lib_cells -regexp CLKXOR2X1] .*
Object: lib_cell:ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  area:                  2.736
  area_multiplier:       1.0
  async_clear_pins:      {}
  async_preset_pins:     {}
  avoid:                 false
  backup_power_pins:     {}
  base_cell:             base_cell:CLKXOR2X1
  base_name:             CLKXOR2X1
  bbox:                  {0.0 0.0 1.6 1.71}
  bit_width:             1
  bottom_padding:        0
  cell_delay_multiplier:  1.0
  cell_min_delay_multiplier:  1.0
  clock_gating_integrated_cell:  {}
  clock_pins:            {}
  combinational:         true
  congestion_avoid:      false
  constraint_multiplier:  1.0
  data_pins:             {}
  dont_touch:            false
  dont_use:              false
  escaped_name:          ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  failure_probability:   0.0
  has_lvf:               false
  has_non_seq_setup_arc:  false
  internal_power:        no_value
  is_always_on:          false
  is_black_box:          false
  is_buffer:             false
  is_clock_isolation_cell:  false
  is_combinational:      true
  is_dummy_scmr_iw_cell:  false
  is_eeq_cell:           false
  is_fall_edge_triggered:  false
  is_fixed_mask:         false
  is_flop:               false
  is_inferred_macro:     false
  is_integrated_clock_gating:  false
  is_interface_timing:   false
  is_inverter:           false
  is_isolation_cell:     false
  is_latch:              false
  is_level_shifter:      false
  is_macro:              false
  is_master_eeq_cell:    false
  is_master_slave_flop:  false
  is_master_slave_lssd_flop:  false
  is_memory:             false
  is_negative_level_sensitive:  false
  is_pad:                false
  is_pll:                false
  is_positive_level_sensitive:  false
  is_power_switch:       false
  is_retention:          false
  is_rise_edge_triggered:  false
  is_sequential:         false
  is_timing_model:       false
  is_tristate:           false
  is_usable:             true
  keep_as_physical:      false
  latch_enable:          {}
  latch_enable_pins:     {}
  leakage_power:         0.0
  leakage_scale_factor:  1.0
  lef_inconsistent:      false
  left_padding:          0
  level_shifter_direction:  {}
  level_shifter_type:    {}
  level_shifter_valid_location:  {}
  lib_arcs:              NC
  lib_pins:              NC
  liberty_attributes:    area 2.736 
  library:               library:ls_of_ld_worst/slow_vdd1v0
  master_physical_variant_cell:  {}
  max_ground_input_voltage:  0.0
  max_ground_output_voltage:  0.0
  max_input_voltage:     0.0
  max_output_voltage:    0.0
  min_ground_input_voltage:  0.0
  min_ground_output_voltage:  0.0
  min_input_voltage:     0.0
  min_output_voltage:    0.0
  mode_definition:       NC
  name:                  ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  obj_type:              lib_cell
  pg_lib_pins:           NC
  physical_variant_cells:  {}
  power_gating_cell_type:  {}
  preserve:              false
  preserve_avoid:        false
  primary_power:         {}
  required_condition:    {}
  right_padding:         0
  scan_enable_pins:      {}
  scan_in_pins:          {}
  scan_out:              {}
  scan_out_pins:         {}
  seq_functions:         NC
  sequential:            false
  short:                 {}
  std_cell_main_rail_pin:  pg_lib_pin:ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1/VDD
  switch_off_enables:    {}
  switched_power:        {}
  symmetry:              xy
  sync_clear_pins:       {}
  sync_enable_pins:      {}
  sync_preset_pins:      {}
  timing_model_reason:   {}
  timing_model_type:     {}
  top_padding:           0
  tristate:              false
  type_changed_pin_names:  {}
  unusable_reason:       {}
  usable_flop:           false
  usable_latch:          false
#@ End verbose source /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/scripts/common/tech.tcl
@file(Carry_Look_Ahead.tcl) 67: set_db init_hdl_search_path "${DEV_DIR} ${FRONTEND_DIR} ${HDL_DIR}"
  Setting attribute of root '/': 'init_hdl_search_path' = /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/deliverables /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/frontend {} /home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/frontend/hdl
@file(Carry_Look_Ahead.tcl) 77: read_hdl -language ${HDL_LANG} Carry_Look_Ahead.v
@file(Carry_Look_Ahead.tcl) 83: elaborate ${HDL_NAME}
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'Carry_Look_Ahead' from file '/home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/frontend/hdl/Carry_Look_Ahead.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'Carry_Look_Ahead' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'Carry_Look_Ahead'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: Carry_Look_Ahead, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: Carry_Look_Ahead, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Carry_Look_Ahead.tcl) 84: set_top_module ${HDL_NAME}
@file(Carry_Look_Ahead.tcl) 85: check_design -unresolved ${HDL_NAME}


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'Carry_Look_Ahead'

No empty modules in design 'Carry_Look_Ahead'

  Done Checking the design.
@file(Carry_Look_Ahead.tcl) 86: get_db current_design
@file(Carry_Look_Ahead.tcl) 87: check_library
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 02 2025  05:58:04 pm
  Module:                 Carry_Look_Ahead
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                                              
==============================================================================
Library Domain   Total cells   LS cell   ISO cell   Combo (LS+ISO)   SR Flops 
------------------------------------------------------------------------------
best(1.32)       426           0         0          0                0        
worst(0.9)       426           0         0          0                0        
------------------------------------------------------------------------------

Unusable libcells
=================
                                                                              
==============================================================================
Library Domain   Total cells   LS cell   ISO cell   Combo (LS+ISO)   SR Flops 
------------------------------------------------------------------------------
best(1.32)       157           0         0          0                0        
worst(0.9)       157           0         0          0                0        
------------------------------------------------------------------------------
@file(Carry_Look_Ahead.tcl) 93: read_sdc ${PROJECT_DIR}/synthesis/constraints/${HDL_NAME}.sdc
Warning : Could not find requested search value. [SDC-208] [get_nets]
        : The 'get_nets' command on line '17' of the SDC file '/home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/constraints/Carry_Look_Ahead.sdc'  cannot find any nets named 'clk_i'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'hnet' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '17' of the SDC file '/home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/constraints/Carry_Look_Ahead.sdc': set_ideal_net [get_nets ${MAIN_CLOCK_NAME}].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_nets]
        : The 'get_nets' command on line '18' of the SDC file '/home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/constraints/Carry_Look_Ahead.sdc'  cannot find any nets named 'rst_i'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'hnet' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '18' of the SDC file '/home/schultz/Documents/ARQIII_Works/ACTV_03_LogicalSynthesis/Carry_Look_Ahead/synthesis/constraints/Carry_Look_Ahead.sdc': set_ideal_net [get_nets ${MAIN_RST_NAME}].
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      5 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_nets"                 - successful      0 , failed      2 (runtime  0.00)
 "get_ports"                - successful      7 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      5 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_net"            - successful      0 , failed      2 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      4 , failed      0 (runtime  0.03)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Warning : Total failed commands during read_sdc are 4
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Carry_Look_Ahead.tcl) 94: report timing -lint
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 02 2025  05:58:05 pm
  Module:                 Carry_Look_Ahead
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0
@file(Carry_Look_Ahead.tcl) 99: set_db auto_ungroup both ;# (none|both) ungrouping will not be performed
  Setting attribute of root '/': 'auto_ungroup' = both
@file(Carry_Look_Ahead.tcl) 112: syn_generic ${HDL_NAME} 

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: worst typical gate delay: 152.5 ps std_slew: 18.2 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Carry_Look_Ahead, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001755  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'Carry_Look_Ahead' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 1.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:58:06 (Sep02) |  428.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: Carry_Look_Ahead, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: Carry_Look_Ahead, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001755  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         1.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         2.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         1.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'Carry_Look_Ahead'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'Carry_Look_Ahead'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: Carry_Look_Ahead, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: Carry_Look_Ahead, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.014s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        14.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                      Message Text                                                                        |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250 |Info    |    7 |Processing multi-dimensional arrays.                                                                                                                      |
| CDFG-500 |Info    |    2 |Unused module input port.                                                                                                                                 |
|          |        |      |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.        |
| CDFG-818 |Warning |    1 |Using default parameter value for module elaboration.                                                                                                     |
| DPOPT-5  |Info    |    1 |Skipping datapath optimization.                                                                                                                           |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                             |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                       |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                  |
| LBR-9    |Warning |   40 |Library cell has no output pins defined.                                                                                                                  |
|          |        |      |Add the missing output pin(s)                                                                                                                             |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any        |
|          |        |      | defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the       |
|          |        |      | libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute             |
|          |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the |
|          |        |      | power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)                                                      |
|          |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                       |
| LBR-41   |Info    |    2 |An output library pin lacks a function attribute.                                                                                                         |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                           |
|          |        |      | (because one of its outputs does not have a valid function.                                                                                              |
| LBR-109  |Info    |    1 |Set default library domain.                                                                                                                               |
| LBR-155  |Info    | 2112 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                  |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                           |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                |
| LBR-162  |Info    |  248 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                   |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                  |
| LBR-412  |Info    |    2 |Created nominal operating condition.                                                                                                                      |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                          |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                              |
| LBR-518  |Info    |    2 |Missing a function attribute in the output pin definition.                                                                                                |
| PHYS-129 |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                          |
|          |        |      |If this is the expected behavior, this message can be ignored.                                                                                            |
| PHYS-279 |Warning |  188 |Physical cell not defined in library.                                                                                                                     |
|          |        |      |Ensure that the proper library files are available and have been imported.                                                                                |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                              |
| SDC-202  |Error   |    2 |Could not interpret SDC command.                                                                                                                          |
|          |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable                  |
|          |        |      | $::dc::sdc_failed_commands.                                                                                                                              |
| SDC-208  |Warning |    2 |Could not find requested search value.                                                                                                                    |
|          |        |      |Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming    |
|          |        |      | style.                                                                                                                                                   |
| SDC-209  |Warning |    1 |One or more commands failed when these constraints were applied.                                                                                          |
|          |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                                       |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                             |
| TUI-61   |Error   |    2 |A required object parameter could not be found.                                                                                                           |
|          |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.              |
| TUI-280  |Info    |    1 |An additional product license has been checked out.                                                                                                       |
|          |        |      |The command 'license checkin' can be used to check the license back in when it is no longer needed.                                                       |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001755  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Mapper: Libraries have:
	domain worst: 324 combo usable cells and 84 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 32 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk_i' target slack:    35 ps
Target path end-point (Port: Carry_Look_Ahead/S_o[16])

PBS_Generic_Opt-Post - Elapsed_Time 4, CPU_Time 3.734482
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:58:06 (Sep02) |  428.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:03(00:00:04) | 100.0(100.0) |   17:58:10 (Sep02) |  428.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:58:06 (Sep02) |  428.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:03(00:00:04) | 100.0(100.0) |   17:58:10 (Sep02) |  428.8 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:58:10 (Sep02) |  428.8 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       372      1356       428
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       297       793       428
##>G:Misc                               4
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'Carry_Look_Ahead' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Carry_Look_Ahead.tcl) 113: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .preserve true
Design Carry_Look_Ahead contains unmapped logic.
Please synthesize it to mapped logic first.
Error   : Cannot preserve partially unmapped or empty design or subdesign. [TUI-209] [set_db]
        : Cannot preserve design 'design:Carry_Look_Ahead' to 'true' because it is partially unmapped or empty.
        : You can only change the value of the 'preserve' attribute of a fully mapped non-empty design or subdesign to one of the following values: true, false, size_ok, delete_ok, or size_delete_ok.To get around, you can preserve the mapped instances within the partially mapped design/sub-design so that the unmapped portion of the design/sub-design will get synthesized
Error   : The data value for this attribute is invalid. [TUI-24] [set_db]
        : The value 'true' cannot be set for attribute 'preserve'.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> write_hdl > netlist_gen.v
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .dont_touch
Error   : Argument 'value' is required for command 'set_db'. [TUI-192] [set_db]
        : Argument 'value' is required for command 'set_db'.
        : Refer to the Command Reference for details.
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .dont_touch true
Design Carry_Look_Ahead contains unmapped logic.
Please synthesize it to mapped logic first.
Error   : Cannot preserve partially unmapped or empty design or subdesign. [TUI-209] [set_db]
        : Cannot preserve design 'design:Carry_Look_Ahead' to 'true' because it is partially unmapped or empty.
Warning : The attribute is not applicable to the object. [TUI-67]
        : Cannot set attribute 'dont_touch' on: 
	design:Carry_Look_Ahead
        : To see the description and usage for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .dont_touch true
Design Carry_Look_Ahead contains unmapped logic.
Please synthesize it to mapped logic first.
Error   : Cannot preserve partially unmapped or empty design or subdesign. [TUI-209] [set_db]
        : Cannot preserve design 'design:Carry_Look_Ahead' to 'true' because it is partially unmapped or empty.
Warning : The attribute is not applicable to the object. [TUI-67]
        : Cannot set attribute 'dont_touch' on: 
	design:Carry_Look_Ahead
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .preserve true
Design Carry_Look_Ahead contains unmapped logic.
Please synthesize it to mapped logic first.
Error   : Cannot preserve partially unmapped or empty design or subdesign. [TUI-209] [set_db]
        : Cannot preserve design 'design:Carry_Look_Ahead' to 'true' because it is partially unmapped or empty.
Error   : The data value for this attribute is invalid. [TUI-24] [set_db]
        : The value 'true' cannot be set for attribute 'preserve'.
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> get_db [get_db designs] .preserve
false
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .preserve true
Design Carry_Look_Ahead contains unmapped logic.
Please synthesize it to mapped logic first.
Error   : Cannot preserve partially unmapped or empty design or subdesign. [TUI-209] [set_db]
        : Cannot preserve design 'design:Carry_Look_Ahead' to 'true' because it is partially unmapped or empty.
Error   : The data value for this attribute is invalid. [TUI-24] [set_db]
        : The value 'true' cannot be set for attribute 'preserve'.
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .preserve dont_optimize
Error   : Invalid attribute value. [TUI-16] [set_db]
        : 'dont_optimize' is not a valid value for the attribute.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
Error   : Failed to parse attribute string. [TUI-23] [set_db]
        : Unable to convert the string 'dont_optimize' to type 'enum' for the attribute 'preserve'.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .preserve -h
  set_db: set attributes on objects 

Usage: set_db [-quiet] [-verbose] [-dbu] [-index <string>] <string> <string> [<string>]

    [-quiet]:
        keeps quiet unless there are problems 
    [-verbose]:
        enables verbose 
    [-dbu]:
        indicates that attribute (coord, pt, rect, polygon, area, etc.) will be in database units 
    [-index <string>]:
        list of indices in a form of pairs of index_name value or a object name 
    <string>:
        <start> can be any object list (or collection) or <shorthand> (e.g., nets, insts, etc) 
    <string>:
        the <chain> is in the form [.<attribute_name1>[.<attribute_name2>]...] 
    [<string>]:
        the attribute value 
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .preserve false
  Setting attribute of design 'Carry_Look_Ahead': 'preserve' = false
1 false
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .preserve true
Design Carry_Look_Ahead contains unmapped logic.
Please synthesize it to mapped logic first.
Error   : Cannot preserve partially unmapped or empty design or subdesign. [TUI-209] [set_db]
        : Cannot preserve design 'design:Carry_Look_Ahead' to 'true' because it is partially unmapped or empty.
Error   : The data value for this attribute is invalid. [TUI-24] [set_db]
        : The value 'true' cannot be set for attribute 'preserve'.
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> set_db [get_db designs] .preserve True
Design Carry_Look_Ahead contains unmapped logic.
Please synthesize it to mapped logic first.
Error   : Cannot preserve partially unmapped or empty design or subdesign. [TUI-209] [set_db]
        : Cannot preserve design 'design:Carry_Look_Ahead' to 'true' because it is partially unmapped or empty.
Error   : The data value for this attribute is invalid. [TUI-24] [set_db]
        : The value 'True' cannot be set for attribute 'preserve'.
1
[SUSPEND]genus:design:Carry_Look_Ahead 1> get_db modules
[SUSPEND]genus:design:Carry_Look_Ahead 1> get_db insts
inst:Carry_Look_Ahead/g709 inst:Carry_Look_Ahead/g746 inst:Carry_Look_Ahead/g747 inst:Carry_Look_Ahead/g1141 inst:Carry_Look_Ahead/g1143 inst:Carry_Look_Ahead/g1195 inst:Carry_Look_Ahead/g1223 inst:Carry_Look_Ahead/g1227 inst:Carry_Look_Ahead/g1232 inst:Carry_Look_Ahead/g1241 inst:Carry_Look_Ahead/g1242 inst:Carry_Look_Ahead/g1245 inst:Carry_Look_Ahead/g1256 inst:Carry_Look_Ahead/g1269 inst:Carry_Look_Ahead/g1270 inst:Carry_Look_Ahead/g1322 inst:Carry_Look_Ahead/g1367 inst:Carry_Look_Ahead/g1613 inst:Carry_Look_Ahead/g1628 inst:Carry_Look_Ahead/g2794 inst:Carry_Look_Ahead/g2795 inst:Carry_Look_Ahead/g2796 inst:Carry_Look_Ahead/g2798 inst:Carry_Look_Ahead/g2799 inst:Carry_Look_Ahead/g2800 inst:Carry_Look_Ahead/g2801 inst:Carry_Look_Ahead/g2802 inst:Carry_Look_Ahead/g2803 inst:Carry_Look_Ahead/g2804 inst:Carry_Look_Ahead/g2805 inst:Carry_Look_Ahead/g2806 inst:Carry_Look_Ahead/g2807 inst:Carry_Look_Ahead/g2808 inst:Carry_Look_Ahead/g2809 inst:Carry_Look_Ahead/g2810 inst:Carry_Look_Ahead/g2811 inst:Carry_Look_Ahead/g2812 inst:Carry_Look_Ahead/g2813 inst:Carry_Look_Ahead/g2814 inst:Carry_Look_Ahead/g2815 inst:Carry_Look_Ahead/g2816 inst:Carry_Look_Ahead/g2817 inst:Carry_Look_Ahead/g2818 inst:Carry_Look_Ahead/g2819 inst:Carry_Look_Ahead/g2821 inst:Carry_Look_Ahead/g2822 inst:Carry_Look_Ahead/g2823 inst:Carry_Look_Ahead/g2825 inst:Carry_Look_Ahead/g2826 inst:Carry_Look_Ahead/g2827 inst:Carry_Look_Ahead/g2828 inst:Carry_Look_Ahead/g2829 inst:Carry_Look_Ahead/g2830 inst:Carry_Look_Ahead/g2831 inst:Carry_Look_Ahead/g2832 inst:Carry_Look_Ahead/g2833 inst:Carry_Look_Ahead/g2834 inst:Carry_Look_Ahead/g2835 inst:Carry_Look_Ahead/g2836 inst:Carry_Look_Ahead/g2837 inst:Carry_Look_Ahead/g2838 inst:Carry_Look_Ahead/g2843 inst:Carry_Look_Ahead/g2844 inst:Carry_Look_Ahead/g2845 inst:Carry_Look_Ahead/g2846 inst:Carry_Look_Ahead/g2848 inst:Carry_Look_Ahead/g2849 inst:Carry_Look_Ahead/g2850 inst:Carry_Look_Ahead/g2851 inst:Carry_Look_Ahead/g2852 inst:Carry_Look_Ahead/g2853 inst:Carry_Look_Ahead/g2855 inst:Carry_Look_Ahead/g2856 inst:Carry_Look_Ahead/g2859 inst:Carry_Look_Ahead/g2860 inst:Carry_Look_Ahead/g2862 inst:Carry_Look_Ahead/g2863 inst:Carry_Look_Ahead/g2866 inst:Carry_Look_Ahead/g2868 inst:Carry_Look_Ahead/g2869 inst:Carry_Look_Ahead/g2870 inst:Carry_Look_Ahead/g2871 inst:Carry_Look_Ahead/g2872 inst:Carry_Look_Ahead/g2873 inst:Carry_Look_Ahead/g2874 inst:Carry_Look_Ahead/g2875 inst:Carry_Look_Ahead/g2877 inst:Carry_Look_Ahead/g2878 inst:Carry_Look_Ahead/g2879 inst:Carry_Look_Ahead/g2880 inst:Carry_Look_Ahead/g2881 inst:Carry_Look_Ahead/g2882 inst:Carry_Look_Ahead/g2883 inst:Carry_Look_Ahead/g2885 inst:Carry_Look_Ahead/g2887 inst:Carry_Look_Ahead/g2890 inst:Carry_Look_Ahead/g2891 inst:Carry_Look_Ahead/g2893 inst:Carry_Look_Ahead/g2894 inst:Carry_Look_Ahead/g2896 inst:Carry_Look_Ahead/g2897 inst:Carry_Look_Ahead/g2900 inst:Carry_Look_Ahead/g2901 inst:Carry_Look_Ahead/g2902 inst:Carry_Look_Ahead/g2903 inst:Carry_Look_Ahead/g2905 inst:Carry_Look_Ahead/g2906 inst:Carry_Look_Ahead/g2907 inst:Carry_Look_Ahead/g2908 inst:Carry_Look_Ahead/g2909 inst:Carry_Look_Ahead/g2910 inst:Carry_Look_Ahead/g2913 inst:Carry_Look_Ahead/g2914 inst:Carry_Look_Ahead/g2915 inst:Carry_Look_Ahead/g2917 inst:Carry_Look_Ahead/g2918 inst:Carry_Look_Ahead/g2921 inst:Carry_Look_Ahead/g2922 inst:Carry_Look_Ahead/g2923 inst:Carry_Look_Ahead/g2924 inst:Carry_Look_Ahead/g2926 inst:Carry_Look_Ahead/g2927 inst:Carry_Look_Ahead/g2928 inst:Carry_Look_Ahead/g2930 inst:Carry_Look_Ahead/g2931 inst:Carry_Look_Ahead/g2933 inst:Carry_Look_Ahead/g2934 inst:Carry_Look_Ahead/g2935 inst:Carry_Look_Ahead/g2937 inst:Carry_Look_Ahead/g2938 inst:Carry_Look_Ahead/g2940 inst:Carry_Look_Ahead/g2941 inst:Carry_Look_Ahead/g2942 inst:Carry_Look_Ahead/g2943 inst:Carry_Look_Ahead/g2944 inst:Carry_Look_Ahead/g2945 inst:Carry_Look_Ahead/g2946 inst:Carry_Look_Ahead/g2947 inst:Carry_Look_Ahead/g2948 inst:Carry_Look_Ahead/g2949 inst:Carry_Look_Ahead/g2950 inst:Carry_Look_Ahead/g2951 inst:Carry_Look_Ahead/g2952 inst:Carry_Look_Ahead/g2954 inst:Carry_Look_Ahead/g2955 inst:Carry_Look_Ahead/g2956 inst:Carry_... <result is 8312 characters long and printing is truncated to 4096 characters, use 'puts [command]' to view the entire result>
[SUSPEND]genus:design:Carry_Look_Ahead 1> get_db hinsts
[SUSPEND]genus:design:Carry_Look_Ahead 1> get_db hinsts
[SUSPEND]genus:design:Carry_Look_Ahead 1> get_db designs
design:Carry_Look_Ahead
