

================================================================
== Vivado HLS Report for 'loop_functions'
================================================================
* Date:           Fri Apr 26 14:59:37 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_loop_functions
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|      6.66|        3.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   64|    2|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ylimit_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %ylimit) nounwind"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%xlimit_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %xlimit) nounwind"
ST_1 : Operation 5 [2/2] (1.76ns)   --->   "call fastcc void @sub_func([32 x i8]* %A, [32 x i13]* %X, i5 zeroext %xlimit_read) nounwind" [loop_functions.c:110]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (1.76ns)   --->   "call fastcc void @sub_func([32 x i8]* %B, [32 x i13]* %Y, i5 zeroext %ylimit_read) nounwind" [loop_functions.c:111]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %A) nounwind, !map !13"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B) nounwind, !map !19"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i13]* %X) nounwind, !map !23"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i13]* %Y) nounwind, !map !27"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5 %xlimit) nounwind, !map !31"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5 %ylimit) nounwind, !map !37"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_functions_str) nounwind"
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @sub_func([32 x i8]* %A, [32 x i13]* %X, i5 zeroext %xlimit_read) nounwind" [loop_functions.c:110]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @sub_func([32 x i8]* %B, [32 x i13]* %Y, i5 zeroext %ylimit_read) nounwind" [loop_functions.c:111]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [loop_functions.c:112]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25ns, clock uncertainty: 3.13ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	wire read on port 'ylimit' [14]  (0 ns)
	'call' operation (loop_functions.c:111) to 'sub_func' [17]  (1.77 ns)

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
