strict digraph "compose( ,  )" {
	node [label="\N"];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f964c73dc90>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f964c73dc90>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f964c7b5110>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"8:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f964c724e50>",
		fillcolor=springgreen,
		label="8:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"7:BL" -> "8:IF"	[cond="[]",
		lineno=None];
	"8:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f964c724650>",
		fillcolor=cadetblue,
		label="8:BS
pos = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f964c724650>]",
		style=filled,
		typ=BlockingSubstitution];
	"8:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f964d7d3490>",
		fillcolor=springgreen,
		label="10:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f964c398810>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"10:IF" -> "11:IF"	[cond="['in', 'in']",
		label="!(((in[0] == 0) && (in[1] == 1)))",
		lineno=10];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f964ca9ee10>",
		fillcolor=cadetblue,
		label="10:BS
pos = 3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f964ca9ee10>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:IF" -> "10:BS"	[cond="['in', 'in']",
		label="((in[0] == 0) && (in[1] == 1))",
		lineno=10];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f964c398fd0>",
		fillcolor=cadetblue,
		label="11:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f964c398fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:IF" -> "11:BS"	[cond="['in', 'in']",
		label="((in[0] == 0) && (in[1] == 0))",
		lineno=11];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f964c73d510>",
		fillcolor=springgreen,
		label="9:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"9:IF" -> "9:BS"	[cond="['in', 'in']",
		label="((in[0] == 1) && (in[1] == 0))",
		lineno=9];
	"9:IF" -> "10:IF"	[cond="['in', 'in']",
		label="!(((in[0] == 1) && (in[1] == 0)))",
		lineno=9];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f964c7b53d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:IF" -> "8:BS"	[cond="['in', 'in']",
		label="((in[0] == 1) && (in[1] == 1))",
		lineno=8];
	"8:IF" -> "9:IF"	[cond="['in', 'in']",
		label="!(((in[0] == 1) && (in[1] == 1)))",
		lineno=8];
}
