{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 20:46:25 2022 " "Info: Processing started: Thu Jun 09 20:46:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab3/ram_mem/ram_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab3/ram_mem/ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_mem-arch1 " "Info: Found design unit 1: RAM_mem-arch1" {  } { { "../../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/RAM_Mem/RAM_mem.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_mem " "Info: Found entity 1: RAM_mem" {  } { { "../../trab3/RAM_Mem/RAM_mem.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/RAM_Mem/RAM_mem.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab3/port_io/port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab3/port_io/port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Port_io-arch1 " "Info: Found design unit 1: Port_io-arch1" {  } { { "../../trab3/Port_io/Port_io.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/Port_io/Port_io.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Port_io " "Info: Found entity 1: Port_io" {  } { { "../../trab3/Port_io/Port_io.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab3/Port_io/Port_io.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/w_reg/w_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/w_reg/w_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w_reg-arch1 " "Info: Found design unit 1: w_reg-arch1" {  } { { "../../trab2/w_reg/w_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/w_reg/w_reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 w_reg " "Info: Found entity 1: w_reg" {  } { { "../../trab2/w_reg/w_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/w_reg/w_reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/status_reg/status_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/status_reg/status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Status_reg-arch1 " "Info: Found design unit 1: Status_reg-arch1" {  } { { "../../trab2/Status_reg/Status_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/Status_reg/Status_reg.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Status_reg " "Info: Found entity 1: Status_reg" {  } { { "../../trab2/Status_reg/Status_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/Status_reg/Status_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/stack/stack.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/stack/stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stack-arch1 " "Info: Found design unit 1: Stack-arch1" {  } { { "../../trab2/Stack/Stack.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/Stack/Stack.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "../../trab2/Stack/Stack.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/Stack/Stack.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/pc_reg/pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/pc_reg/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-arch1 " "Info: Found design unit 1: PC_reg-arch1" {  } { { "../../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Info: Found entity 1: PC_reg" {  } { { "../../trab2/PC_reg/PC_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/PC_reg/PC_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab2/fsr_reg/fsr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab2/fsr_reg/fsr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSR_reg-arch1 " "Info: Found design unit 1: FSR_reg-arch1" {  } { { "../../trab2/FSR_reg/FSR_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/FSR_reg/FSR_reg.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSR_reg " "Info: Found entity 1: FSR_reg" {  } { { "../../trab2/FSR_reg/FSR_reg.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab2/FSR_reg/FSR_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab1/mux/addr_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab1/mux/addr_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_mux-arch " "Info: Found design unit 1: addr_mux-arch" {  } { { "../../trab1/mux/addr_mux.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab1/mux/addr_mux.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_mux " "Info: Found entity 1: addr_mux" {  } { { "../../trab1/mux/addr_mux.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab1/mux/addr_mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/1203016/desktop/trab_final_git/trabsreconfig/trab1/alu/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/1203016/desktop/trab_final_git/trabsreconfig/trab1/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Info: Found design unit 1: alu-arch" {  } { { "../../trab1/alu/alu.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab1/alu/alu.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../../trab1/alu/alu.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab1/alu/alu.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch1 " "Info: Found design unit 1: control_unit-arch1" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Info: Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Info: Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z control_unit.vhd(213) " "Warning (10492): VHDL Process Statement warning at control_unit.vhd(213): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z control_unit.vhd(240) " "Warning (10492): VHDL Process Statement warning at control_unit.vhd(240): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(331) " "Warning (10620): VHDL warning at control_unit.vhd(331): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 331 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(339) " "Warning (10620): VHDL warning at control_unit.vhd(339): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 339 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(347) " "Warning (10620): VHDL warning at control_unit.vhd(347): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 347 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(358) " "Warning (10620): VHDL warning at control_unit.vhd(358): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 358 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(369) " "Warning (10620): VHDL warning at control_unit.vhd(369): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 369 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(383) " "Warning (10620): VHDL warning at control_unit.vhd(383): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 383 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(393) " "Warning (10620): VHDL warning at control_unit.vhd(393): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 393 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(398) " "Warning (10620): VHDL warning at control_unit.vhd(398): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 398 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(414) " "Warning (10620): VHDL warning at control_unit.vhd(414): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 414 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(421) " "Warning (10620): VHDL warning at control_unit.vhd(421): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 421 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(426) " "Warning (10620): VHDL warning at control_unit.vhd(426): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 426 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(437) " "Warning (10620): VHDL warning at control_unit.vhd(437): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 437 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(444) " "Warning (10620): VHDL warning at control_unit.vhd(444): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 444 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE control_unit.vhd(449) " "Warning (10620): VHDL warning at control_unit.vhd(449): comparison between unequal length operands always returns FALSE" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 449 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "bit_sel\[0\] GND " "Warning (13410): Pin \"bit_sel\[0\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "bit_sel\[1\] GND " "Warning (13410): Pin \"bit_sel\[1\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "bit_sel\[2\] GND " "Warning (13410): Pin \"bit_sel\[2\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "inc_pc VCC " "Warning (13410): Pin \"inc_pc\" is stuck at VCC" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stack_push GND " "Warning (13410): Pin \"stack_push\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "stack_pop GND " "Warning (13410): Pin \"stack_pop\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "d:/users/1203016/Desktop/trab_final_git/TrabsReconfig/trab4/control_unit/control_unit.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Info: Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Info: Implemented 94 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 20:46:27 2022 " "Info: Processing ended: Thu Jun 09 20:46:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
