Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov 25 22:07:21 2019
| Host         : DESKTOP-O87H8O4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_control_sets_placed.rpt
| Design       : lab8
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           17 |
| Yes          | No                    | No                     |              43 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             212 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+----------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+----------------------------+------------------+----------------+
|  clk_sel_BUFG  |                                  |                            |                1 |              1 |
|  clk_sel_BUFG  | sd_card0/cs_reg_i_1_n_0          | sd_card0/reset0            |                1 |              1 |
|  clk_IBUF_BUFG |                                  |                            |                1 |              3 |
|  clk_IBUF_BUFG | lcd0/icode                       |                            |                1 |              4 |
|  clk_IBUF_BUFG | lcd0/tcode[3]_i_1_n_0            |                            |                2 |              4 |
|  clk_sel_BUFG  |                                  | sd_card0/reset0            |                3 |              4 |
|  clk_sel_BUFG  | sd_card0/return_state[3]_i_1_n_0 | sd_card0/reset0            |                2 |              4 |
|  clk_sel_BUFG  | sd_card0/c_state[4]_i_1_n_0      | sd_card0/reset0            |                3 |              5 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0     | sd_card0/reset0            |                4 |              7 |
|  clk_sel_BUFG  | sd_card0/recv_data_0             | sd_card0/reset0            |                2 |              7 |
|  clk_sel_BUFG  | sd_card0/bit_counter             | sd_card0/reset0            |                5 |              8 |
|  clk_sel_BUFG  | sd_card0/dout[7]_i_1_n_0         |                            |                2 |              8 |
|  clk_IBUF_BUFG | row_B[81]_i_1_n_0                | row_B[76]_i_1_n_0          |                3 |              9 |
|  clk_sel_BUFG  | sd_card0/byte_counter[8]_i_1_n_0 | sd_card0/reset0            |                3 |              9 |
|  clk_IBUF_BUFG | sd_card0/E[0]                    | sd_card0/SR[0]             |                3 |             10 |
|  clk_IBUF_BUFG |                                  | sd_card0/reset0            |                8 |             15 |
|  clk_IBUF_BUFG |                                  | btn_db0/clear              |                6 |             22 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0     | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |
|  clk_IBUF_BUFG | row_B[81]_i_1_n_0                |                            |                7 |             27 |
|  clk_IBUF_BUFG | lcd0/init_e_i_2_n_0              | sd_card0/reset0            |               10 |             32 |
|  clk_sel_BUFG  | sd_card0/R7_response             | sd_card0/reset0            |                8 |             40 |
|  clk_sel_BUFG  | sd_card0/cmd_out[55]_i_1_n_0     | sd_card0/reset0            |               10 |             55 |
+----------------+----------------------------------+----------------------------+------------------+----------------+


