<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* Physical memory model.
 *
 * This assumes that the platform memory map has been defined, so that accesses
 * to MMIO regions can be dispatched.
 *
 * The implementation below supports the reading and writing of memory
 * metadata in addition to raw memory data.
 *
 * The external API for this module is composed of three central functions
 *
 *   mem_read_priv_meta
 *   mem_write_ea
 *   mem_write_value_priv_meta
 *
 * and some special cases which partially apply these functions:
 *
 *   mem_read_priv - strips metadata from reads
 *   mem_read_meta - uses effectivePrivilege
 *   mem_read      - both of the above partial applications
 *
 *   mem_write_value_meta - uses effectivePrivilege
 *   mem_write_value_priv - uses a default value for metadata
 *   mem_write_value      - both of the above partial applications
 *
 * The internal implementation first performs a PMP check (if PMP is
 * enabled), and then dispatches to MMIO regions or physical memory as
 * per the platform memory map.
 *
 * A helper to check address alignment is also provided in the external API.
 *
 *   is_aligned_addr - checks for alignment of a physical or virtual address
 */</span>

<span class="sail-keyword">function</span> <span class="sail-id">is_aligned_paddr</span>(<span class="sail-id">Physaddr</span>(<span class="sail-id">addr</span>) : <span class="sail-id">physaddr</span>, <span class="sail-id">width</span> : <span class="sail-id">nat1</span>) -&gt; <span class="sail-id">bool</span> =
  <span class="sail-id">unsigned</span>(<span class="sail-id">addr</span>) <span class="sail-operator">%</span> <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span>

<span class="sail-keyword">function</span> <span class="sail-id">is_aligned_vaddr</span>(<span class="sail-id">Virtaddr</span>(<span class="sail-id">addr</span>) : <span class="sail-id">virtaddr</span>, <span class="sail-id">width</span> : <span class="sail-id">nat1</span>) -&gt; <span class="sail-id">bool</span> =
  <span class="sail-id">unsigned</span>(<span class="sail-id">addr</span>) <span class="sail-operator">%</span> <span class="sail-id">width</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span>

<span class="sail-keyword">function</span> <span class="sail-id">is_aligned_bits</span>(<span class="sail-id">vaddr</span> : <span class="sail-id">xlenbits</span>, <span class="sail-id">width</span> : <span class="sail-id">word_width</span>) -&gt; <span class="sail-id">bool</span> =
  <span class="sail-keyword">match</span> <span class="sail-id">width</span> {
    <span class="sail-literal">1</span> =&gt; <span class="sail-literal">true</span>,
    <span class="sail-literal">2</span> =&gt; <span class="sail-id">vaddr</span>[<span class="sail-literal">0</span>..<span class="sail-literal">0</span>] <span class="sail-operator">==</span> <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>(),
    <span class="sail-literal">4</span> =&gt; <span class="sail-id">vaddr</span>[<span class="sail-literal">1</span>..<span class="sail-literal">0</span>] <span class="sail-operator">==</span> <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>(),
    <span class="sail-literal">8</span> =&gt; <span class="sail-id">vaddr</span>[<span class="sail-literal">2</span>..<span class="sail-literal">0</span>] <span class="sail-operator">==</span> <a href=".././prelude.html#L89"><span class="sail-id">zeros</span></a>(),
  }

<span class="sail-keyword">overload</span> <span class="sail-id">is_aligned_addr</span> = {<a href=".././riscv_mem.html#L42"><span class="sail-id">is_aligned_paddr</span></a>, <a href=".././riscv_mem.html#L45"><span class="sail-id">is_aligned_vaddr</span></a>, <a href=".././riscv_mem.html#L48"><span class="sail-id">is_aligned_bits</span></a>}

<span class="sail-keyword">function</span> <span class="sail-id">read_kind_of_flags</span> (<span class="sail-id">aq</span> : <span class="sail-id">bool</span>, <span class="sail-id">rl</span> : <span class="sail-id">bool</span>, <span class="sail-id">res</span> : <span class="sail-id">bool</span>) -&gt; <span class="sail-id">option</span>(<span class="sail-id">read_kind</span>) =
  <span class="sail-keyword">match</span> (<span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) {
    (<span class="sail-literal">false</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>) =&gt; <span class="sail-id">Some</span>(<span class="sail-id">Read_plain</span>),
    (<span class="sail-literal">true</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>)  =&gt; <span class="sail-id">Some</span>(<span class="sail-id">Read_RISCV_acquire</span>),
    (<span class="sail-literal">true</span>, <span class="sail-literal">true</span>, <span class="sail-literal">false</span>)   =&gt; <span class="sail-id">Some</span>(<span class="sail-id">Read_RISCV_strong_acquire</span>),
    (<span class="sail-literal">false</span>, <span class="sail-literal">false</span>, <span class="sail-literal">true</span>)  =&gt; <span class="sail-id">Some</span>(<span class="sail-id">Read_RISCV_reserved</span>),
    (<span class="sail-literal">true</span>, <span class="sail-literal">false</span>, <span class="sail-literal">true</span>)   =&gt; <span class="sail-id">Some</span>(<span class="sail-id">Read_RISCV_reserved_acquire</span>),
    (<span class="sail-literal">true</span>, <span class="sail-literal">true</span>, <span class="sail-literal">true</span>)    =&gt; <span class="sail-id">Some</span>(<span class="sail-id">Read_RISCV_reserved_strong_acquire</span>),
    (<span class="sail-literal">false</span>, <span class="sail-literal">true</span>, <span class="sail-literal">false</span>)  =&gt; <span class="sail-id">None</span>(), <span class="sail-comment">/* should these be instead throwing error_not_implemented as below? */</span>
    (<span class="sail-literal">false</span>, <span class="sail-literal">true</span>, <span class="sail-literal">true</span>)   =&gt; <span class="sail-id">None</span>()
  }

<span class="sail-keyword">function</span> <span class="sail-id">write_kind_of_flags</span> (<span class="sail-id">aq</span> : <span class="sail-id">bool</span>, <span class="sail-id">rl</span> : <span class="sail-id">bool</span>, <span class="sail-id">con</span> : <span class="sail-id">bool</span>) -&gt; <span class="sail-id">write_kind</span> =
  <span class="sail-keyword">match</span> (<span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>) {
    (<span class="sail-literal">false</span>, <span class="sail-literal">false</span>, <span class="sail-literal">false</span>) =&gt; <span class="sail-id">Write_plain</span>,
    (<span class="sail-literal">false</span>, <span class="sail-literal">true</span>,  <span class="sail-literal">false</span>) =&gt; <span class="sail-id">Write_RISCV_release</span>,
    (<span class="sail-literal">false</span>, <span class="sail-literal">false</span>, <span class="sail-literal">true</span>)  =&gt; <span class="sail-id">Write_RISCV_conditional</span>,
    (<span class="sail-literal">false</span>, <span class="sail-literal">true</span> , <span class="sail-literal">true</span>)  =&gt; <span class="sail-id">Write_RISCV_conditional_release</span>,
    (<span class="sail-literal">true</span>,  <span class="sail-literal">true</span>,  <span class="sail-literal">false</span>) =&gt; <span class="sail-id">Write_RISCV_strong_release</span>,
    (<span class="sail-literal">true</span>,  <span class="sail-literal">true</span> , <span class="sail-literal">true</span>)  =&gt; <span class="sail-id">Write_RISCV_conditional_strong_release</span>,
    <span class="sail-comment">// throw an illegal instruction here?
</span>    (<span class="sail-literal">true</span>,  <span class="sail-literal">false</span>, <span class="sail-literal">false</span>) =&gt; <span class="sail-keyword">throw</span>(<span class="sail-id">Error_not_implemented</span>(<span class="sail-string">"store.aq"</span>)),
    (<span class="sail-literal">true</span>,  <span class="sail-literal">false</span>, <span class="sail-literal">true</span>)  =&gt; <span class="sail-keyword">throw</span>(<span class="sail-id">Error_not_implemented</span>(<span class="sail-string">"sc.aq"</span>))
  }

<span class="sail-comment">// only used for actual memory regions, to avoid MMIO effects
</span><span class="sail-keyword">function</span> <span class="sail-id">phys_mem_read</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">t</span> : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">paddr</span> : <span class="sail-id">physaddr</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">aq</span> : <span class="sail-id">bool</span>, <span class="sail-id">rl</span>: <span class="sail-id">bool</span>, <span class="sail-id">res</span> : <span class="sail-id">bool</span>, <span class="sail-id">meta</span> : <span class="sail-id">bool</span>) -&gt; <span class="sail-id">MemoryOpResult</span>((<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">mem_meta</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">result</span> = (<span class="sail-keyword">match</span> <a href=".././riscv_mem.html#L58"><span class="sail-id">read_kind_of_flags</span></a>(<span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) {
    <span class="sail-id">Some</span>(<span class="sail-id">rk</span>) =&gt; <span class="sail-id">Some</span>(<a href=".././prelude_mem.html#L123"><span class="sail-id">read_ram</span></a>(<span class="sail-id">rk</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">meta</span>)),
    <span class="sail-id">None</span>()   =&gt; <span class="sail-id">None</span>()
  }) : <span class="sail-id">option</span>((<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">mem_meta</span>));
  <span class="sail-keyword">match</span> (<span class="sail-id">t</span>, <span class="sail-id">result</span>) {
    (<span class="sail-id">InstructionFetch</span>(), <span class="sail-id">None</span>()) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">E_Fetch_Access_Fault</span>()),
    (<span class="sail-id">Read</span>(<span class="sail-id">Data</span>), <span class="sail-id">None</span>()) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">E_Load_Access_Fault</span>()),
    (_,          <span class="sail-id">None</span>()) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">E_SAMO_Access_Fault</span>()),
    (_,      <span class="sail-id">Some</span>(<span class="sail-id">v</span>, <span class="sail-id">m</span>)) =&gt; <span class="sail-id">Ok</span>(<span class="sail-id">v</span>, <span class="sail-id">m</span>),
  }
}

<span class="sail-comment">// Check if access is permitted according to PMPs and PMAs.
</span><span class="sail-keyword">val</span> <span class="sail-id">phys_access_check</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">Privilege</span>, <span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>)) -&gt; <span class="sail-id">option</span>(<span class="sail-id">ExceptionType</span>)
<span class="sail-keyword">function</span> <span class="sail-id">phys_access_check</span> (<span class="sail-id">t</span>, <span class="sail-id">p</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">pmpError</span> : <span class="sail-id">option</span>(<span class="sail-id">ExceptionType</span>) = <span class="sail-keyword">if</span> <span class="sail-id">sys_pmp_count</span> <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-id">None</span>() <span class="sail-keyword">else</span> <a href=".././riscv_pmp_control.html#L92"><span class="sail-id">pmpCheck</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">t</span>, <span class="sail-id">p</span>);
  <span class="sail-comment">// TODO: Also check PMAs and select the highest priority fault.
</span>  <span class="sail-id">pmpError</span>
}

<span class="sail-comment">/* dispatches to MMIO regions or physical memory regions depending on physical memory map */</span>
<span class="sail-keyword">function</span> <span class="sail-id">checked_mem_read</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (
  <span class="sail-id">t</span> : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>),
  <span class="sail-id">priv</span> : <span class="sail-id">Privilege</span>,
  <span class="sail-id">paddr</span> : <span class="sail-id">physaddr</span>,
  <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>),
  <span class="sail-id">aq</span> : <span class="sail-id">bool</span>,
  <span class="sail-id">rl</span> : <span class="sail-id">bool</span>,
  <span class="sail-id">res</span>: <span class="sail-id">bool</span>,
  <span class="sail-id">meta</span> : <span class="sail-id">bool</span>,
) -&gt; <span class="sail-id">MemoryOpResult</span>((<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">mem_meta</span>)) =
  <span class="sail-keyword">match</span> <a href=".././riscv_mem.html#L99"><span class="sail-id">phys_access_check</span></a>(<span class="sail-id">t</span>, <span class="sail-id">priv</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>) {
    <span class="sail-id">Some</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">e</span>),
    <span class="sail-id">None</span>() =&gt; {
      <span class="sail-keyword">if</span>   <a href=".././riscv_platform.html#L408"><span class="sail-id">within_mmio_readable</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>)
      <span class="sail-keyword">then</span> <a href=".././riscv_sys_control.html#L416"><span class="sail-id">MemoryOpResult_add_meta</span></a>(<a href=".././riscv_platform.html#L418"><span class="sail-id">mmio_read</span></a>(<span class="sail-id">t</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>), <span class="sail-id">default_meta</span>)
      <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <a href=".././riscv_platform.html#L74"><span class="sail-id">within_phys_mem</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>)
      <span class="sail-keyword">then</span> <span class="sail-keyword">match</span> <a href=".././riscv_addr_checks.html#L66"><span class="sail-id">ext_check_phys_mem_read</span></a>(<span class="sail-id">t</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>, <span class="sail-id">meta</span>) {
        <span class="sail-id">Ext_PhysAddr_OK</span>()     =&gt; <a href=".././riscv_mem.html#L84"><span class="sail-id">phys_mem_read</span></a>(<span class="sail-id">t</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>, <span class="sail-id">meta</span>),
        <span class="sail-id">Ext_PhysAddr_Error</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">e</span>)
      } <span class="sail-keyword">else</span> <span class="sail-keyword">match</span> <span class="sail-id">t</span> {
        <span class="sail-id">InstructionFetch</span>() =&gt; <span class="sail-id">Err</span>(<span class="sail-id">E_Fetch_Access_Fault</span>()),
        <span class="sail-id">Read</span>(<span class="sail-id">Data</span>) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">E_Load_Access_Fault</span>()),
        _          =&gt; <span class="sail-id">Err</span>(<span class="sail-id">E_SAMO_Access_Fault</span>())
      }
    }
  }

<span class="sail-comment">/* Atomic accesses can be done to MMIO regions, e.g. in kernel access to device registers. */</span>

<span class="sail-keyword">val</span> <span class="sail-id">mem_read</span>      : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>)       -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>))
<span class="sail-keyword">val</span> <span class="sail-id">mem_read_priv</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">Privilege</span>, <span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>)       -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>))
<span class="sail-keyword">val</span> <span class="sail-id">mem_read_meta</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>) -&gt; <span class="sail-id">MemoryOpResult</span>((<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">mem_meta</span>))
<span class="sail-keyword">val</span> <span class="sail-id">mem_read_priv_meta</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">Privilege</span>, <span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>) -&gt; <span class="sail-id">MemoryOpResult</span>((<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">mem_meta</span>))

<span class="sail-comment">/* The most generic memory read operation */</span>
<span class="sail-keyword">function</span> <span class="sail-id">mem_read_priv_meta</span> (<span class="sail-id">typ</span>, <span class="sail-id">priv</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>, <span class="sail-id">meta</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">result</span> : <span class="sail-id">MemoryOpResult</span>((<span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">mem_meta</span>)) =
    <span class="sail-keyword">if</span> (<span class="sail-id">aq</span> <span class="sail-operator">|</span> <span class="sail-id">res</span>) <span class="sail-operator">&amp;</span> <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">is_aligned_addr</span>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>))
    <span class="sail-keyword">then</span> <span class="sail-id">Err</span>(<span class="sail-id">E_Load_Addr_Align</span>())
    <span class="sail-keyword">else</span> <span class="sail-keyword">match</span> (<span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) {
      (<span class="sail-literal">false</span>, <span class="sail-literal">true</span>,  <span class="sail-literal">false</span>) =&gt; <span class="sail-keyword">throw</span>(<span class="sail-id">Error_not_implemented</span>(<span class="sail-string">"load.rl"</span>)),
      (<span class="sail-literal">false</span>, <span class="sail-literal">true</span>,  <span class="sail-literal">true</span>)  =&gt; <span class="sail-keyword">throw</span>(<span class="sail-id">Error_not_implemented</span>(<span class="sail-string">"lr.rl"</span>)),
      (_, _, _)             =&gt; <a href=".././riscv_mem.html#L106"><span class="sail-id">checked_mem_read</span></a>(<span class="sail-id">typ</span>, <span class="sail-id">priv</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>, <span class="sail-id">meta</span>)
    };
  <span class="sail-keyword">match</span> <span class="sail-id">result</span> {
    <span class="sail-id">Ok</span>(<span class="sail-id">value</span>, _) =&gt; <a href=".././riscv_callbacks.html#L14"><span class="sail-id">mem_read_callback</span></a>(<span class="sail-id">to_str</span>(<span class="sail-id">typ</span>), <span class="sail-id">bits_of</span>(<span class="sail-id">paddr</span>), <span class="sail-id">width</span>, <span class="sail-id">value</span>),
    <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <a href=".././riscv_callbacks.html#L17"><span class="sail-id">mem_exception_callback</span></a>(<span class="sail-id">bits_of</span>(<span class="sail-id">paddr</span>), <a href=".././riscv_types.html#L169"><span class="sail-id">num_of_ExceptionType</span></a>(<span class="sail-id">e</span>)),
  };
  <span class="sail-id">result</span>
}

<span class="sail-keyword">function</span> <span class="sail-id">mem_read_meta</span> (<span class="sail-id">typ</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>, <span class="sail-id">meta</span>) =
  <a href=".././riscv_mem.html#L141"><span class="sail-id">mem_read_priv_meta</span></a>(<span class="sail-id">typ</span>, <a href=".././riscv_sys_control.html#L11"><span class="sail-id">effectivePrivilege</span></a>(<span class="sail-id">typ</span>, <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>, <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>), <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>, <span class="sail-id">meta</span>)

<span class="sail-comment">/* Specialized mem_read_meta that drops the metadata */</span>
<span class="sail-keyword">function</span> <span class="sail-id">mem_read_priv</span> (<span class="sail-id">typ</span>, <span class="sail-id">priv</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>) =
  <a href=".././riscv_sys_control.html#L422"><span class="sail-id">MemoryOpResult_drop_meta</span></a>(<a href=".././riscv_mem.html#L141"><span class="sail-id">mem_read_priv_meta</span></a>(<span class="sail-id">typ</span>, <span class="sail-id">priv</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">res</span>, <span class="sail-literal">false</span>))

<span class="sail-comment">/* Specialized mem_read_priv that operates at the default effective privilege */</span>
<span class="sail-keyword">function</span> <span class="sail-id">mem_read</span> (<span class="sail-id">typ</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rel</span>, <span class="sail-id">res</span>) =
  <a href=".././riscv_mem.html#L161"><span class="sail-id">mem_read_priv</span></a>(<span class="sail-id">typ</span>, <a href=".././riscv_sys_control.html#L11"><span class="sail-id">effectivePrivilege</span></a>(<span class="sail-id">typ</span>, <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>, <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>), <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rel</span>, <span class="sail-id">res</span>)

<span class="sail-keyword">val</span> <span class="sail-id">mem_write_ea</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">unit</span>)
<span class="sail-keyword">function</span> <span class="sail-id">mem_write_ea</span> (<span class="sail-id">addr</span>, <span class="sail-id">width</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>) =
  <span class="sail-keyword">if</span> (<span class="sail-id">rl</span> <span class="sail-operator">|</span> <span class="sail-id">con</span>) <span class="sail-operator">&amp;</span> <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">is_aligned_addr</span>(<span class="sail-id">addr</span>, <span class="sail-id">width</span>))
  <span class="sail-keyword">then</span> <span class="sail-id">Err</span>(<span class="sail-id">E_SAMO_Addr_Align</span>())
  <span class="sail-keyword">else</span> <span class="sail-id">Ok</span>(<a href=".././prelude_mem.html#L117"><span class="sail-id">write_ram_ea</span></a>(<a href=".././riscv_mem.html#L70"><span class="sail-id">write_kind_of_flags</span></a>(<span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>), <span class="sail-id">addr</span>, <span class="sail-id">width</span>))

<span class="sail-comment">// only used for actual memory regions, to avoid MMIO effects
</span><span class="sail-keyword">function</span> <span class="sail-id">phys_mem_write</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">wk</span> : <span class="sail-id">write_kind</span>, <span class="sail-id">paddr</span> : <span class="sail-id">physaddr</span>, <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">data</span> : <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">meta</span> : <span class="sail-id">mem_meta</span>) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>) =
  <span class="sail-id">Ok</span>(<a href=".././prelude_mem.html#L83"><span class="sail-id">write_ram</span></a>(<span class="sail-id">wk</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>, <span class="sail-id">meta</span>))

<span class="sail-comment">/* dispatches to MMIO regions or physical memory regions depending on physical memory map */</span>
<span class="sail-keyword">function</span> <span class="sail-id">checked_mem_write</span> <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (
  <span class="sail-id">paddr</span> : <span class="sail-id">physaddr</span>,
  <span class="sail-id">width</span> : <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>),
  <span class="sail-id">data</span>: <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>),
  <span class="sail-id">typ</span> : <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>),
  <span class="sail-id">priv</span> : <span class="sail-id">Privilege</span>,
  <span class="sail-id">meta</span>: <span class="sail-id">mem_meta</span>,
  <span class="sail-id">aq</span> : <span class="sail-id">bool</span>,
  <span class="sail-id">rl</span> : <span class="sail-id">bool</span>,
  <span class="sail-id">con</span> : <span class="sail-id">bool</span>,
) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>) =
  <span class="sail-keyword">match</span> <a href=".././riscv_mem.html#L99"><span class="sail-id">phys_access_check</span></a>(<span class="sail-id">typ</span>, <span class="sail-id">priv</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>) {
    <span class="sail-id">Some</span>(<span class="sail-id">e</span>) =&gt; <span class="sail-id">Err</span>(<span class="sail-id">e</span>),
    <span class="sail-id">None</span>() =&gt; {
      <span class="sail-keyword">if</span>   <a href=".././riscv_platform.html#L413"><span class="sail-id">within_mmio_writable</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>)
      <span class="sail-keyword">then</span> <a href=".././riscv_platform.html#L429"><span class="sail-id">mmio_write</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>)
      <span class="sail-keyword">else</span> <span class="sail-keyword">if</span> <a href=".././riscv_platform.html#L74"><span class="sail-id">within_phys_mem</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>)
      <span class="sail-keyword">then</span> {
        <span class="sail-keyword">let</span> <span class="sail-id">wk</span> = <a href=".././riscv_mem.html#L70"><span class="sail-id">write_kind_of_flags</span></a>(<span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>);
        <span class="sail-keyword">match</span> <a href=".././riscv_addr_checks.html#L69"><span class="sail-id">ext_check_phys_mem_write</span></a> (<span class="sail-id">wk</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>, <span class="sail-id">meta</span>) {
          <span class="sail-id">Ext_PhysAddr_OK</span>() =&gt; <a href=".././riscv_mem.html#L175"><span class="sail-id">phys_mem_write</span></a>(<span class="sail-id">wk</span>, <span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">data</span>, <span class="sail-id">meta</span>),
          <span class="sail-id">Ext_PhysAddr_Error</span>(<span class="sail-id">e</span>)  =&gt; <span class="sail-id">Err</span>(<span class="sail-id">e</span>),
        }
      } <span class="sail-keyword">else</span> <span class="sail-id">Err</span>(<span class="sail-id">E_SAMO_Access_Fault</span>())
    }
  }

<span class="sail-comment">/* Atomic accesses can be done to MMIO regions, e.g. in kernel access to device registers. */</span>

<span class="sail-comment">/* Memory write with an explicit metadata value.  Metadata writes are
 * currently assumed to have the same alignment constraints as their
 * data.
 */</span>
<span class="sail-keyword">val</span> <span class="sail-id">mem_write_value_priv_meta</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">AccessType</span>(<span class="sail-id">ext_access_type</span>), <span class="sail-id">Privilege</span>, <span class="sail-id">mem_meta</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>)
<span class="sail-keyword">function</span> <span class="sail-id">mem_write_value_priv_meta</span> (<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>, <span class="sail-id">typ</span>, <span class="sail-id">priv</span>, <span class="sail-id">meta</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>) = {
  <span class="sail-keyword">if</span> (<span class="sail-id">rl</span> <span class="sail-operator">|</span> <span class="sail-id">con</span>) <span class="sail-operator">&amp;</span> <a href=".././prelude.html#L29"><span class="sail-id">not</span></a>(<span class="sail-id">is_aligned_addr</span>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>))
  <span class="sail-keyword">then</span> <span class="sail-id">Err</span>(<span class="sail-id">E_SAMO_Addr_Align</span>())
  <span class="sail-keyword">else</span> {
    <span class="sail-keyword">let</span> <span class="sail-id">result</span> = <a href=".././riscv_mem.html#L179"><span class="sail-id">checked_mem_write</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>, <span class="sail-id">typ</span>, <span class="sail-id">priv</span>, <span class="sail-id">meta</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>);
    <span class="sail-keyword">match</span> <span class="sail-id">result</span> {
      <span class="sail-id">Ok</span>(_) =&gt; <a href=".././riscv_callbacks.html#L11"><span class="sail-id">mem_write_callback</span></a>(<span class="sail-id">to_str</span>(<span class="sail-id">typ</span>), <span class="sail-id">bits_of</span>(<span class="sail-id">paddr</span>), <span class="sail-id">width</span>, <span class="sail-id">value</span>),
      <span class="sail-id">Err</span>(<span class="sail-id">e</span>) =&gt; <a href=".././riscv_callbacks.html#L17"><span class="sail-id">mem_exception_callback</span></a>(<span class="sail-id">bits_of</span>(<span class="sail-id">paddr</span>), <a href=".././riscv_types.html#L169"><span class="sail-id">num_of_ExceptionType</span></a>(<span class="sail-id">e</span>)),
    };
    <span class="sail-id">result</span>
  }
}

<span class="sail-comment">/* Memory write with explicit Privilege, implicit AccessType and metadata */</span>
<span class="sail-keyword">val</span> <span class="sail-id">mem_write_value_priv</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">Privilege</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>)
<span class="sail-keyword">function</span> <span class="sail-id">mem_write_value_priv</span> (<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>, <span class="sail-id">priv</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>) =
  <a href=".././riscv_mem.html#L213"><span class="sail-id">mem_write_value_priv_meta</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>, <span class="sail-id">Write</span>(<span class="sail-id">default_write_acc</span>), <span class="sail-id">priv</span>, <span class="sail-id">default_meta</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>)

<span class="sail-comment">/* Memory write with explicit metadata and AccessType, implicit and Privilege */</span>
<span class="sail-keyword">val</span> <span class="sail-id">mem_write_value_meta</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">ext_access_type</span>, <span class="sail-id">mem_meta</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>)
<span class="sail-keyword">function</span> <span class="sail-id">mem_write_value_meta</span> (<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>, <span class="sail-id">ext_acc</span>, <span class="sail-id">meta</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">typ</span> = <span class="sail-id">Write</span>(<span class="sail-id">ext_acc</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">ep</span> = <a href=".././riscv_sys_control.html#L11"><span class="sail-id">effectivePrivilege</span></a>(<span class="sail-id">typ</span>, <a href=".././riscv_sys_regs.html#L263"><span class="sail-id">mstatus</span></a>, <a href=".././riscv_sys_regs.html#L13"><span class="sail-id">cur_privilege</span></a>);
  <a href=".././riscv_mem.html#L213"><span class="sail-id">mem_write_value_priv_meta</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>, <span class="sail-id">typ</span>, <span class="sail-id">ep</span>, <span class="sail-id">meta</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>)
}

<span class="sail-comment">/* Memory write with default AccessType, Privilege, and metadata */</span>
<span class="sail-keyword">val</span> <span class="sail-id">mem_write_value</span> : <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span>, <span class="sail-literal">0</span> <span class="sail-operator">&lt;</span> <span class="sail-ty-var">'n</span> <span class="sail-operator">&lt;=</span> <span class="sail-id">max_mem_access</span> . (<span class="sail-id">physaddr</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">bits</span>(<span class="sail-literal">8</span> <span class="sail-operator">*</span> <span class="sail-ty-var">'n</span>), <span class="sail-id">bool</span>, <span class="sail-id">bool</span>, <span class="sail-id">bool</span>) -&gt; <span class="sail-id">MemoryOpResult</span>(<span class="sail-id">bool</span>)
<span class="sail-keyword">function</span> <span class="sail-id">mem_write_value</span> (<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>) = {
  <a href=".././riscv_mem.html#L233"><span class="sail-id">mem_write_value_meta</span></a>(<span class="sail-id">paddr</span>, <span class="sail-id">width</span>, <span class="sail-id">value</span>, <span class="sail-id">default_write_acc</span>, <span class="sail-id">default_meta</span>, <span class="sail-id">aq</span>, <span class="sail-id">rl</span>, <span class="sail-id">con</span>)
}
</pre>
</div>
</div>
</body>
</html>