Analysis & Synthesis report for FinalProject
Thu Apr 23 14:55:09 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io
  7. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
  8. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
  9. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 10. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 11. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 12. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 13. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 14. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 15. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 16. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 17. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 18. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 19. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 20. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 21. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 22. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 23. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 24. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 25. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u
 26. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u
 27. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u
 28. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 29. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 30. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 31. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 32. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 33. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 34. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u
 35. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u
 36. Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u
 37. Source assignments for finalproject:usbsys_instance|finalproject_clocks:clocks
 38. Source assignments for finalproject:usbsys_instance|finalproject_clocks:clocks|finalproject_clocks_stdsync_sv6:stdsync2|finalproject_clocks_dffpipe_l2c:dffpipe3
 39. Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated
 40. Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3mg1:auto_generated
 41. Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 42. Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ls81:auto_generated
 43. Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 44. Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 45. Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 46. Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 47. Source assignments for finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 48. Source assignments for finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_r:the_finalproject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 49. Source assignments for finalproject:usbsys_instance|finalproject_sdram:sdram
 50. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_demux:cmd_demux
 51. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 52. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux
 53. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 54. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 55. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux_003
 56. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux_004
 57. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 58. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 59. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 60. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 61. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 62. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 63. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 64. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 65. Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 66. Source assignments for finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 67. Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_001
 70. Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 74. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io
 75. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo
 76. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 77. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 78. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 79. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 80. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 81. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 82. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 83. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
 84. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 85. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 86. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 87. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 88. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 89. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 90. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo
 91. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 92. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 93. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 94. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 95. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 96. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 97. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 98. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u
 99. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u
100. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u
101. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
102. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
103. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
104. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
105. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
106. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
107. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
108. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u
109. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u
110. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u
111. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a
112. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b
114. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b|altsyncram:the_altsyncram
115. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
116. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram
117. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram|altsyncram:the_altsyncram
118. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
119. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
120. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
121. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
122. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy
123. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo
124. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_r:the_finalproject_jtag_uart_scfifo_r|scfifo:rfifo
125. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
126. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
127. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
128. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
129. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clocks_pll_slave_translator
130. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_crossing_io_s0_translator
131. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
132. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
133. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
134. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
135. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
136. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent
139. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clocks_pll_slave_agent
142. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clocks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clocks_pll_slave_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent
145. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
148. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
151. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
152. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
153. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
154. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router:router|finalproject_mm_interconnect_0_router_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_001:router_001|finalproject_mm_interconnect_0_router_001_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_002|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_003|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_004|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_005|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_006|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_007|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
173. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
174. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
175. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
176. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
177. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
178. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
179. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
180. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
181. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
182. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
183. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
184. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
185. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
186. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
187. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
188. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clock_crossing_io_m0_translator
189. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator
190. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer
191. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
192. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller
193. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
194. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
195. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_001
196. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
197. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
198. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_002
199. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
200. Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
201. Parameter Settings for User Entity Instance: vga_controller:vga_instance
202. Parameter Settings for User Entity Instance: ball:ball_instance
203. Parameter Settings for User Entity Instance: block:block1
204. Parameter Settings for User Entity Instance: block:block2
205. Port Connectivity Checks: "block:block2"
206. Port Connectivity Checks: "block:block1"
207. Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller_002"
208. Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
209. Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller_001"
210. Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
211. Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller"
212. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator"
213. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clock_crossing_io_m0_translator"
214. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
215. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
216. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
217. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
218. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
219. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
220. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
221. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_003|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode"
222. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_002|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode"
223. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_001:router_001|finalproject_mm_interconnect_0_router_001_default_decode:the_default_decode"
224. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router:router|finalproject_mm_interconnect_0_router_default_decode:the_default_decode"
225. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
226. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
227. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
228. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
229. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
230. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo"
231. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent"
232. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clocks_pll_slave_agent_rsp_fifo"
233. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clocks_pll_slave_agent"
234. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo"
235. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent"
236. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
237. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
238. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
239. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
240. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
241. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
242. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_crossing_io_s0_translator"
243. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clocks_pll_slave_translator"
244. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
245. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
246. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
247. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
248. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_sdram:sdram|finalproject_sdram_input_efifo_module:the_finalproject_sdram_input_efifo_module"
249. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic"
250. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart"
251. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy"
252. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
253. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
254. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_pib:the_finalproject_cpu_nios2_oci_pib"
255. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo|finalproject_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_cpu_nios2_oci_fifo_wrptr_inc"
256. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_dtrace:the_finalproject_cpu_nios2_oci_dtrace|finalproject_cpu_nios2_oci_td_mode:finalproject_cpu_nios2_oci_trc_ctrl_td_mode"
257. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_itrace:the_finalproject_cpu_nios2_oci_itrace"
258. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_dbrk:the_finalproject_cpu_nios2_oci_dbrk"
259. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_xbrk:the_finalproject_cpu_nios2_oci_xbrk"
260. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug"
261. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci"
262. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_test_bench:the_finalproject_cpu_test_bench"
263. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu"
264. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_clocks:clocks|finalproject_clocks_altpll_pqa2:sd1"
265. Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_clocks:clocks"
266. Port Connectivity Checks: "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo"
267. Port Connectivity Checks: "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo"
268. Port Connectivity Checks: "finalproject:usbsys_instance"
269. Analysis & Synthesis Messages
270. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Apr 23 14:55:09 2015           ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; FinalProject                                ;
; Top-level Entity Name              ; FinalProject                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; FinalProject       ; FinalProject       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                   ; IP Include File                                ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; N/A    ; Qsys                                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance                                                                                                                        ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_mm_clock_crossing_bridge   ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io                                                               ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altpll                                   ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_clocks:clocks                                                                                             ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_nios2_qsys                        ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_cpu:cpu                                                                                                   ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_irq_mapper                        ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_irq_mapper:irq_mapper                                                                                     ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer                                                                              ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart                                                                                       ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_pio                        ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_keycode:keycode                                                                                           ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_mm_interconnect                   ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0                                                                       ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo             ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_crossing_io_s0_translator        ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clocks_pll_slave_agent                      ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clocks_pll_slave_agent_rsp_fifo                 ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clocks_pll_slave_translator            ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_demux:cmd_demux                    ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001            ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux:cmd_mux                        ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001                ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002                ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux:cmd_mux_003                    ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux:cmd_mux_004                    ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_005                ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                      ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator            ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent               ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator     ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent                 ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo            ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator       ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                      ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent           ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo      ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                            ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                       ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router:router                          ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_001:router_001                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_002                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_003                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_004                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_005                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_006                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_router                     ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_007                  ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux                    ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001            ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_002            ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux_003                ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux_004                ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_005            ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux                        ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001                ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                              ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                       ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                         ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                    ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_mm_interconnect                   ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1                                                                       ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clock_crossing_io_m0_translator       ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator          ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_reset_controller                  ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|altera_reset_controller:rst_controller                                                                                 ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_reset_controller                  ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|altera_reset_controller:rst_controller_001                                                                             ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_reset_controller                  ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|altera_reset_controller:rst_controller_002                                                                             ; finalproject/synthesis/../../finalproject.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 14.1    ; N/A          ; N/A          ; |FinalProject|finalproject:usbsys_instance|finalproject_sdram:sdram                                                                                               ; finalproject/synthesis/../../finalproject.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io ;
+------------------------------------+-------+------+----------------------------------------------------------+
; Assignment                         ; Value ; From ; To                                                       ;
+------------------------------------+-------+------+----------------------------------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo                           ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo                           ;
+------------------------------------+-------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_clocks:clocks ;
+----------------+-------+------+------------------------------------------------+
; Assignment     ; Value ; From ; To                                             ;
+----------------+-------+------+------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                     ;
+----------------+-------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_clocks:clocks|finalproject_clocks_stdsync_sv6:stdsync2|finalproject_clocks_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3mg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ls81:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_r:the_finalproject_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_sdram:sdram ;
+-----------------------------+-------+------+---------------------------------+
; Assignment                  ; Value ; From ; To                              ;
+-----------------------------+-------+------+---------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                 ;
+-----------------------------+-------+------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                          ;
+-------------------+-------+------+-------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                      ;
+-------------------+-------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for finalproject:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                                       ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                                       ;
; HDL_ADDR_WIDTH      ; 22    ; Signed Integer                                                                                       ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                                       ;
; COMMAND_FIFO_DEPTH  ; 32    ; Signed Integer                                                                                       ;
; RESPONSE_FIFO_DEPTH ; 256   ; Signed Integer                                                                                       ;
; MASTER_SYNC_DEPTH   ; 3     ; Signed Integer                                                                                       ;
; SLAVE_SYNC_DEPTH    ; 3     ; Signed Integer                                                                                       ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL           ; 62    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH                ; 32    ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                                ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                                ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                ;
; WR_SYNC_DEPTH             ; 3     ; Signed Integer                                                                                                                ;
; RD_SYNC_DEPTH             ; 3     ; Signed Integer                                                                                                                ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                                ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                                ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                                                ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                                ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                                ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                           ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                          ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH                ; 256   ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                                ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                                ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                                ;
; WR_SYNC_DEPTH             ; 3     ; Signed Integer                                                                                                                ;
; RD_SYNC_DEPTH             ; 3     ; Signed Integer                                                                                                                ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                                ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                                ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                                ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                                ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                                ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                           ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[7].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[8].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                          ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[7].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[8].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a ;
+----------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                                   ;
+----------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; finalproject_cpu_rf_ram_a.mif ; String                                                                                                                 ;
+----------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                                         ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                               ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                               ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                                      ;
; INIT_FILE                          ; finalproject_cpu_rf_ram_a.mif ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2mg1               ; Untyped                                                                                                                      ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b ;
+----------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                         ; Type                                                                                                                   ;
+----------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; finalproject_cpu_rf_ram_b.mif ; String                                                                                                                 ;
+----------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                                                         ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 32                            ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 5                             ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 32                            ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 32                            ; Signed Integer                                                                                                               ;
; WIDTHAD_B                          ; 5                             ; Signed Integer                                                                                                               ;
; NUMWORDS_B                         ; 32                            ; Signed Integer                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                                                      ;
; INIT_FILE                          ; finalproject_cpu_rf_ram_b.mif ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                             ; Signed Integer                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_3mg1               ; Untyped                                                                                                                      ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram ;
+----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                        ; Type                                                                                                                                                                                                                          ;
+----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; finalproject_cpu_ociram_default_contents.mif ; String                                                                                                                                                                                                                        ;
+----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                                                                                                                ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                                                                                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT                                  ; Untyped                                                                                                                                                                                                                             ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                                                                                                                                                                                                      ;
; WIDTHAD_A                          ; 8                                            ; Signed Integer                                                                                                                                                                                                                      ;
; NUMWORDS_A                         ; 256                                          ; Signed Integer                                                                                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; WIDTH_B                            ; 1                                            ; Untyped                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 4                                            ; Signed Integer                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                                                                                                             ;
; INIT_FILE                          ; finalproject_cpu_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                                            ; Signed Integer                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped                                                                                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ls81                              ; Untyped                                                                                                                                                                                                                             ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_r:the_finalproject_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                               ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                            ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                  ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W               ; 29    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clocks_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_crossing_io_s0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 29    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                          ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                          ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                          ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                                                 ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                 ;
; ID                        ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_W                ; 29    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clocks_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clocks_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clocks_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 129   ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 64    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 29    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 29    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router:router|finalproject_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_001:router_001|finalproject_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_002|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_003|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_004|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_005|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_006|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_007|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                                    ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                    ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                    ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                                             ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                             ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clock_crossing_io_m0_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 22    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                       ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W               ; 22    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 2     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 2     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 2     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 2     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                   ;
+--------------------+-------+----------------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                         ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                         ;
+--------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                 ;
; depth          ; 3     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                ;
+---------------------------+----------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: finalproject:usbsys_instance|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_instance ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                            ;
; vlines         ; 1000001100 ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:ball_instance ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; Ball_X_Center  ; 0101000000 ; Unsigned Binary                   ;
; Ball_Y_Center  ; 0011110000 ; Unsigned Binary                   ;
; Ball_X_Min     ; 0000000000 ; Unsigned Binary                   ;
; Ball_X_Max     ; 1001111111 ; Unsigned Binary                   ;
; Ball_Y_Min     ; 0000000000 ; Unsigned Binary                   ;
; Ball_Y_Max     ; 0111011111 ; Unsigned Binary                   ;
; Ball_X_Step    ; 0000000001 ; Unsigned Binary                   ;
; Ball_Y_Step    ; 0000000001 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: block:block1 ;
+----------------+------------+-----------------------------+
; Parameter Name ; Value      ; Type                        ;
+----------------+------------+-----------------------------+
; Block_X_Min    ; 0000000000 ; Unsigned Binary             ;
; Block_X_Max    ; 1001111111 ; Unsigned Binary             ;
; Block_Y_Min    ; 0000000000 ; Unsigned Binary             ;
; Block_Y_Max    ; 0111011111 ; Unsigned Binary             ;
; Block_X_Step   ; 0000000001 ; Unsigned Binary             ;
; Block_Y_Step   ; 0000000001 ; Unsigned Binary             ;
+----------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: block:block2 ;
+----------------+------------+-----------------------------+
; Parameter Name ; Value      ; Type                        ;
+----------------+------------+-----------------------------+
; Block_X_Min    ; 0000000000 ; Unsigned Binary             ;
; Block_X_Max    ; 1001111111 ; Unsigned Binary             ;
; Block_Y_Min    ; 0000000000 ; Unsigned Binary             ;
; Block_Y_Max    ; 0111011111 ; Unsigned Binary             ;
; Block_X_Step   ; 0000000001 ; Unsigned Binary             ;
; Block_Y_Step   ; 0000000001 ; Unsigned Binary             ;
+----------------+------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Port Connectivity Checks: "block:block2"               ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; Block_X_Center[7..6] ; Input ; Info     ; Stuck at VCC ;
; Block_X_Center[4..2] ; Input ; Info     ; Stuck at VCC ;
; Block_X_Center[9..8] ; Input ; Info     ; Stuck at GND ;
; Block_X_Center[1..0] ; Input ; Info     ; Stuck at GND ;
; Block_X_Center[5]    ; Input ; Info     ; Stuck at GND ;
; Block_Y_Center[6..3] ; Input ; Info     ; Stuck at VCC ;
; Block_Y_Center[9..7] ; Input ; Info     ; Stuck at GND ;
; Block_Y_Center[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "block:block1"               ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; Block_X_Center[8..7] ; Input ; Info     ; Stuck at VCC ;
; Block_X_Center[5..3] ; Input ; Info     ; Stuck at VCC ;
; Block_X_Center[2..0] ; Input ; Info     ; Stuck at GND ;
; Block_X_Center[9]    ; Input ; Info     ; Stuck at GND ;
; Block_X_Center[6]    ; Input ; Info     ; Stuck at GND ;
; Block_Y_Center[6..3] ; Input ; Info     ; Stuck at VCC ;
; Block_Y_Center[9..7] ; Input ; Info     ; Stuck at GND ;
; Block_Y_Center[2..0] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                        ;
+----------------+--------+----------+----------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                   ;
+----------------+--------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-----------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                         ;
+----------------+-------+----------+-----------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                    ;
+----------------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                    ;
+----------------+--------+----------+------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                               ;
+----------------+--------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clock_crossing_io_m0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                        ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_003|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_002|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_001:router_001|finalproject_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router:router|finalproject_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_io_s0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clocks_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clocks_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_jtag_debug_module_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                               ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                        ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_crossing_io_s0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clocks_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_sdram:sdram|finalproject_sdram_input_efifo_module:the_finalproject_sdram_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic"                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart"                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_pib:the_finalproject_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo|finalproject_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_dtrace:the_finalproject_cpu_nios2_oci_dtrace|finalproject_cpu_nios2_oci_td_mode:finalproject_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_itrace:the_finalproject_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_dbrk:the_finalproject_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_xbrk:the_finalproject_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                         ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                    ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+
; oci_ienable[31..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_test_bench:the_finalproject_cpu_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                              ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                         ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_cpu:cpu" ;
+--------------+--------+----------+--------------------------------------------+
; Port         ; Type   ; Severity ; Details                                    ;
+--------------+--------+----------+--------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                     ;
+--------------+--------+----------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_clocks:clocks|finalproject_clocks_altpll_pqa2:sd1" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|finalproject_clocks:clocks" ;
+-----------+--------+----------+-----------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                             ;
+-----------+--------+----------+-----------------------------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected                              ;
; locked    ; Output ; Info     ; Explicitly unconnected                              ;
; phasedone ; Output ; Info     ; Explicitly unconnected                              ;
+-----------+--------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo"  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo"  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "finalproject:usbsys_instance"                                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_reset_n   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; usb_out_clk_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Thu Apr 23 14:54:50 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file finalproject.sv
    Info (12023): Found entity 1: FinalProject
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/finalproject.v
    Info (12023): Found entity 1: finalproject
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_irq_mapper.sv
    Info (12023): Found entity 1: finalproject_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v
    Info (12023): Found entity 1: finalproject_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v
    Info (12023): Found entity 1: finalproject_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: finalproject_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: finalproject_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: finalproject_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: finalproject_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: finalproject_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_sdram.v
    Info (12023): Found entity 1: finalproject_sdram_input_efifo_module
    Info (12023): Found entity 2: finalproject_sdram
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_keycode.v
    Info (12023): Found entity 1: finalproject_keycode
Info (12021): Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/finalproject_jtag_uart.v
    Info (12023): Found entity 1: finalproject_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: finalproject_jtag_uart_scfifo_w
    Info (12023): Found entity 3: finalproject_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: finalproject_jtag_uart_scfifo_r
    Info (12023): Found entity 5: finalproject_jtag_uart
Info (12021): Found 21 design units, including 21 entities, in source file finalproject/synthesis/submodules/finalproject_cpu.v
    Info (12023): Found entity 1: finalproject_cpu_register_bank_a_module
    Info (12023): Found entity 2: finalproject_cpu_register_bank_b_module
    Info (12023): Found entity 3: finalproject_cpu_nios2_oci_debug
    Info (12023): Found entity 4: finalproject_cpu_ociram_sp_ram_module
    Info (12023): Found entity 5: finalproject_cpu_nios2_ocimem
    Info (12023): Found entity 6: finalproject_cpu_nios2_avalon_reg
    Info (12023): Found entity 7: finalproject_cpu_nios2_oci_break
    Info (12023): Found entity 8: finalproject_cpu_nios2_oci_xbrk
    Info (12023): Found entity 9: finalproject_cpu_nios2_oci_dbrk
    Info (12023): Found entity 10: finalproject_cpu_nios2_oci_itrace
    Info (12023): Found entity 11: finalproject_cpu_nios2_oci_td_mode
    Info (12023): Found entity 12: finalproject_cpu_nios2_oci_dtrace
    Info (12023): Found entity 13: finalproject_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: finalproject_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: finalproject_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: finalproject_cpu_nios2_oci_fifo
    Info (12023): Found entity 17: finalproject_cpu_nios2_oci_pib
    Info (12023): Found entity 18: finalproject_cpu_nios2_oci_im
    Info (12023): Found entity 19: finalproject_cpu_nios2_performance_monitors
    Info (12023): Found entity 20: finalproject_cpu_nios2_oci
    Info (12023): Found entity 21: finalproject_cpu
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: finalproject_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: finalproject_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: finalproject_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v
    Info (12023): Found entity 1: finalproject_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_test_bench.v
    Info (12023): Found entity 1: finalproject_cpu_test_bench
Info (12021): Found 4 design units, including 4 entities, in source file finalproject/synthesis/submodules/finalproject_clocks.v
    Info (12023): Found entity 1: finalproject_clocks_dffpipe_l2c
    Info (12023): Found entity 2: finalproject_clocks_stdsync_sv6
    Info (12023): Found entity 3: finalproject_clocks_altpll_pqa2
    Info (12023): Found entity 4: finalproject_clocks
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut
Info (12021): Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/cy7c67200_if.v
    Info (12023): Found entity 1: CY7C67200_IF
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file lab8_usb.sv
    Info (12023): Found entity 1: lab8_usb
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper
Info (12021): Found 1 design units, including 1 entities, in source file ball.sv
    Info (12023): Found entity 1: ball
Info (12021): Found 1 design units, including 1 entities, in source file block.sv
    Info (12023): Found entity 1: block
Warning (10236): Verilog HDL Implicit Net warning at FinalProject.sv(55): created implicit net for "OTG_FSPEED"
Warning (10236): Verilog HDL Implicit Net warning at FinalProject.sv(56): created implicit net for "OTG_LSPEED"
Warning (10236): Verilog HDL Implicit Net warning at lab8_usb.sv(54): created implicit net for "OTG_FSPEED"
Warning (10236): Verilog HDL Implicit Net warning at lab8_usb.sv(55): created implicit net for "OTG_LSPEED"
Warning (10037): Verilog HDL or VHDL warning at finalproject_cpu.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at finalproject_cpu.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at finalproject_cpu.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at finalproject_cpu.v(2587): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at finalproject_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at finalproject_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at finalproject_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at finalproject_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "FinalProject" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FinalProject.sv(55): object "OTG_FSPEED" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at FinalProject.sv(56): object "OTG_LSPEED" assigned a value but never read
Warning (10034): Output port "HEX2" at FinalProject.sv(15) has no driver
Warning (10034): Output port "HEX3" at FinalProject.sv(15) has no driver
Warning (10034): Output port "HEX4" at FinalProject.sv(15) has no driver
Warning (10034): Output port "HEX5" at FinalProject.sv(15) has no driver
Warning (10034): Output port "HEX6" at FinalProject.sv(15) has no driver
Warning (10034): Output port "HEX7" at FinalProject.sv(15) has no driver
Warning (10034): Output port "LEDG" at FinalProject.sv(16) has no driver
Warning (10034): Output port "LEDR" at FinalProject.sv(17) has no driver
Info (12128): Elaborating entity "finalproject" for hierarchy "finalproject:usbsys_instance"
Info (12128): Elaborating entity "CY7C67200_IF" for hierarchy "finalproject:usbsys_instance|CY7C67200_IF:cy7c67200_if_0"
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo"
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser"
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u"
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo"
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "finalproject:usbsys_instance|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser"
Info (12128): Elaborating entity "finalproject_clocks" for hierarchy "finalproject:usbsys_instance|finalproject_clocks:clocks"
Info (12128): Elaborating entity "finalproject_clocks_stdsync_sv6" for hierarchy "finalproject:usbsys_instance|finalproject_clocks:clocks|finalproject_clocks_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "finalproject_clocks_dffpipe_l2c" for hierarchy "finalproject:usbsys_instance|finalproject_clocks:clocks|finalproject_clocks_stdsync_sv6:stdsync2|finalproject_clocks_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "finalproject_clocks_altpll_pqa2" for hierarchy "finalproject:usbsys_instance|finalproject_clocks:clocks|finalproject_clocks_altpll_pqa2:sd1"
Info (12128): Elaborating entity "finalproject_cpu" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu"
Info (12128): Elaborating entity "finalproject_cpu_test_bench" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_test_bench:the_finalproject_cpu_test_bench"
Info (12128): Elaborating entity "finalproject_cpu_register_bank_a_module" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "finalproject_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2mg1.tdf
    Info (12023): Found entity 1: altsyncram_2mg1
Info (12128): Elaborating entity "altsyncram_2mg1" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_a_module:finalproject_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2mg1:auto_generated"
Info (12128): Elaborating entity "finalproject_cpu_register_bank_b_module" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "finalproject_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3mg1.tdf
    Info (12023): Found entity 1: altsyncram_3mg1
Info (12128): Elaborating entity "altsyncram_3mg1" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_register_bank_b_module:finalproject_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3mg1:auto_generated"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_debug" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_debug:the_finalproject_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "finalproject_cpu_nios2_ocimem" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem"
Info (12128): Elaborating entity "finalproject_cpu_ociram_sp_ram_module" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "finalproject_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ls81.tdf
    Info (12023): Found entity 1: altsyncram_ls81
Info (12128): Elaborating entity "altsyncram_ls81" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_ocimem:the_finalproject_cpu_nios2_ocimem|finalproject_cpu_ociram_sp_ram_module:finalproject_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ls81:auto_generated"
Info (12128): Elaborating entity "finalproject_cpu_nios2_avalon_reg" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_avalon_reg:the_finalproject_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_break" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_break:the_finalproject_cpu_nios2_oci_break"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_xbrk" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_xbrk:the_finalproject_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_dbrk" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_dbrk:the_finalproject_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_itrace" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_itrace:the_finalproject_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_dtrace" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_dtrace:the_finalproject_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_td_mode" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_dtrace:the_finalproject_cpu_nios2_oci_dtrace|finalproject_cpu_nios2_oci_td_mode:finalproject_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_fifo" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo|finalproject_cpu_nios2_oci_compute_input_tm_cnt:the_finalproject_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo|finalproject_cpu_nios2_oci_fifo_wrptr_inc:the_finalproject_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo|finalproject_cpu_nios2_oci_fifo_cnt_inc:the_finalproject_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "finalproject_cpu_oci_test_bench" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_fifo:the_finalproject_cpu_nios2_oci_fifo|finalproject_cpu_oci_test_bench:the_finalproject_cpu_oci_test_bench"
Warning (12158): Entity "finalproject_cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_pib" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_pib:the_finalproject_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "finalproject_cpu_nios2_oci_im" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_nios2_oci_im:the_finalproject_cpu_nios2_oci_im"
Info (12128): Elaborating entity "finalproject_cpu_jtag_debug_module_wrapper" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "finalproject_cpu_jtag_debug_module_tck" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_tck:the_finalproject_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "finalproject_cpu_jtag_debug_module_sysclk" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|finalproject_cpu_jtag_debug_module_sysclk:the_finalproject_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "finalproject:usbsys_instance|finalproject_cpu:cpu|finalproject_cpu_nios2_oci:the_finalproject_cpu_nios2_oci|finalproject_cpu_jtag_debug_module_wrapper:the_finalproject_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:finalproject_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "finalproject_jtag_uart" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "finalproject_jtag_uart_scfifo_w" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_w:the_finalproject_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "finalproject_jtag_uart_scfifo_r" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|finalproject_jtag_uart_scfifo_r:the_finalproject_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "finalproject:usbsys_instance|finalproject_jtag_uart:jtag_uart|alt_jtag_atlantic:finalproject_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "finalproject_keycode" for hierarchy "finalproject:usbsys_instance|finalproject_keycode:keycode"
Info (12128): Elaborating entity "finalproject_sdram" for hierarchy "finalproject:usbsys_instance|finalproject_sdram:sdram"
Info (12128): Elaborating entity "finalproject_sdram_input_efifo_module" for hierarchy "finalproject:usbsys_instance|finalproject_sdram:sdram|finalproject_sdram_input_efifo_module:the_finalproject_sdram_input_efifo_module"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clocks_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:clock_crossing_io_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_io_s0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_router" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_router_default_decode" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router:router|finalproject_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_router_001" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_router_001_default_decode" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_001:router_001|finalproject_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_router_002" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_router_002_default_decode" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_002:router_002|finalproject_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_router_003" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_router_003_default_decode" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_router_003:router_003|finalproject_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_cmd_demux" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_cmd_demux_001" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_cmd_mux" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_cmd_mux_001" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_rsp_demux" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_rsp_demux_001" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_rsp_mux" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "finalproject_mm_interconnect_0_rsp_mux_001" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|finalproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "finalproject_mm_interconnect_1" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:clock_crossing_io_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "finalproject:usbsys_instance|finalproject_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator"
Info (12128): Elaborating entity "finalproject_irq_mapper" for hierarchy "finalproject:usbsys_instance|finalproject_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "finalproject:usbsys_instance|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalproject:usbsys_instance|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "finalproject:usbsys_instance|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "finalproject:usbsys_instance|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_instance"
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:color_instance"
Info (12128): Elaborating entity "ball" for hierarchy "ball:ball_instance"
Info (12128): Elaborating entity "block" for hierarchy "block:block1"
Warning (10036): Verilog HDL or VHDL warning at block.sv(20): object "Block_X_Pos" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at block.sv(20): object "Block_X_Motion" assigned a value but never read
Warning (12125): Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HexDriver
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_inst_0"
Error (12014): Net "BlockX[9]", which fans out to "color_mapper:color_instance|BlockX[9]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[9]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[9]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[8]", which fans out to "color_mapper:color_instance|BlockX[8]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[8]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[8]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[7]", which fans out to "color_mapper:color_instance|BlockX[7]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[7]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[7]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[6]", which fans out to "color_mapper:color_instance|BlockX[6]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[6]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[6]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[5]", which fans out to "color_mapper:color_instance|BlockX[5]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[5]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[5]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[4]", which fans out to "color_mapper:color_instance|BlockX[4]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[4]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[4]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[3]", which fans out to "color_mapper:color_instance|BlockX[3]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[3]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[3]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[2]", which fans out to "color_mapper:color_instance|BlockX[2]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[2]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[2]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[1]", which fans out to "color_mapper:color_instance|BlockX[1]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[1]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[1]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockX[0]", which fans out to "color_mapper:color_instance|BlockX[0]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockX[0]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockX[0]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[9]", which fans out to "color_mapper:color_instance|BlockY[9]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[9]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[9]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[8]", which fans out to "color_mapper:color_instance|BlockY[8]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[8]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[8]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[7]", which fans out to "color_mapper:color_instance|BlockY[7]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[7]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[7]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[6]", which fans out to "color_mapper:color_instance|BlockY[6]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[6]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[6]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[5]", which fans out to "color_mapper:color_instance|BlockY[5]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[5]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[5]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[4]", which fans out to "color_mapper:color_instance|BlockY[4]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[4]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[4]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[3]", which fans out to "color_mapper:color_instance|BlockY[3]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[3]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[3]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[2]", which fans out to "color_mapper:color_instance|BlockY[2]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[2]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[2]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[1]", which fans out to "color_mapper:color_instance|BlockY[1]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[1]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[1]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockY[0]", which fans out to "color_mapper:color_instance|BlockY[0]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockY[0]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockY[0]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[9]", which fans out to "color_mapper:color_instance|Block_size[9]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[9]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[9]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[8]", which fans out to "color_mapper:color_instance|Block_size[8]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[8]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[8]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[7]", which fans out to "color_mapper:color_instance|Block_size[7]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[7]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[7]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[6]", which fans out to "color_mapper:color_instance|Block_size[6]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[6]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[6]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[5]", which fans out to "color_mapper:color_instance|Block_size[5]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[5]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[5]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[4]", which fans out to "color_mapper:color_instance|Block_size[4]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[4]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[4]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[3]", which fans out to "color_mapper:color_instance|Block_size[3]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[3]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[3]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[2]", which fans out to "color_mapper:color_instance|Block_size[2]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[2]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[2]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[1]", which fans out to "color_mapper:color_instance|Block_size[1]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[1]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[1]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Error (12014): Net "BlockS[0]", which fans out to "color_mapper:color_instance|Block_size[0]", cannot be assigned more than one value File: U:/ECE385/ece385final/trunk/FinalProject.sv Line: 52
    Error (12015): Net is fed by "block:block1|BlockS[0]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
    Error (12015): Net is fed by "block:block2|BlockS[0]" File: U:/ECE385/ece385final/trunk/block.sv Line: 18
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file U:/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 90 errors, 31 warnings
    Error: Peak virtual memory: 682 megabytes
    Error: Processing ended: Thu Apr 23 14:55:11 2015
    Error: Elapsed time: 00:00:21
    Error: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg.


