$date
	Sun Oct 30 12:31:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FIFO_MEM_test $end
$var wire 1 ! com $end
$var reg 8 " base_address [7:0] $end
$var reg 1 # clk $end
$var reg 32 $ in0 [31:0] $end
$var reg 32 % in1 [31:0] $end
$var reg 32 & in2 [31:0] $end
$var reg 32 ' in3 [31:0] $end
$var reg 32 ( in4 [31:0] $end
$var reg 1 ) init $end
$var reg 1 * rst $end
$var reg 5 + wr_en [4:0] $end
$var integer 32 , i [31:0] $end
$scope module DUT $end
$var wire 8 - base_address [7:0] $end
$var wire 1 # clk $end
$var wire 32 . in0 [31:0] $end
$var wire 32 / in1 [31:0] $end
$var wire 32 0 in2 [31:0] $end
$var wire 32 1 in3 [31:0] $end
$var wire 32 2 in4 [31:0] $end
$var wire 1 ) init $end
$var wire 1 * rst $end
$var wire 5 3 wr_en [4:0] $end
$var wire 5 4 rd_en [4:0] $end
$var wire 32 5 out4 [31:0] $end
$var wire 32 6 out3 [31:0] $end
$var wire 32 7 out2 [31:0] $end
$var wire 32 8 out1 [31:0] $end
$var wire 32 9 out0 [31:0] $end
$var wire 3 : mux_sel_out [2:0] $end
$var wire 1 ; mux_clr_out $end
$var wire 1 < en $end
$var wire 1 ! com $end
$var wire 5 = buf_full [4:0] $end
$var wire 5 > buf_empty [4:0] $end
$scope module F0 $end
$var wire 32 ? buf_in [31:0] $end
$var wire 1 # clk $end
$var wire 1 @ rd_en $end
$var wire 1 * rst $end
$var wire 1 A wr_en $end
$var reg 1 B buf_empty $end
$var reg 1 C buf_full $end
$var reg 32 D buf_out [31:0] $end
$var reg 7 E fifo_counter [6:0] $end
$var reg 6 F rd_ptr [5:0] $end
$var reg 6 G wr_ptr [5:0] $end
$upscope $end
$scope module F1 $end
$var wire 32 H buf_in [31:0] $end
$var wire 1 # clk $end
$var wire 1 I rd_en $end
$var wire 1 * rst $end
$var wire 1 J wr_en $end
$var reg 1 K buf_empty $end
$var reg 1 L buf_full $end
$var reg 32 M buf_out [31:0] $end
$var reg 7 N fifo_counter [6:0] $end
$var reg 6 O rd_ptr [5:0] $end
$var reg 6 P wr_ptr [5:0] $end
$upscope $end
$scope module F2 $end
$var wire 32 Q buf_in [31:0] $end
$var wire 1 # clk $end
$var wire 1 R rd_en $end
$var wire 1 * rst $end
$var wire 1 S wr_en $end
$var reg 1 T buf_empty $end
$var reg 1 U buf_full $end
$var reg 32 V buf_out [31:0] $end
$var reg 7 W fifo_counter [6:0] $end
$var reg 6 X rd_ptr [5:0] $end
$var reg 6 Y wr_ptr [5:0] $end
$upscope $end
$scope module F3 $end
$var wire 32 Z buf_in [31:0] $end
$var wire 1 # clk $end
$var wire 1 [ rd_en $end
$var wire 1 * rst $end
$var wire 1 \ wr_en $end
$var reg 1 ] buf_empty $end
$var reg 1 ^ buf_full $end
$var reg 32 _ buf_out [31:0] $end
$var reg 7 ` fifo_counter [6:0] $end
$var reg 6 a rd_ptr [5:0] $end
$var reg 6 b wr_ptr [5:0] $end
$upscope $end
$scope module F4 $end
$var wire 32 c buf_in [31:0] $end
$var wire 1 # clk $end
$var wire 1 d rd_en $end
$var wire 1 * rst $end
$var wire 1 e wr_en $end
$var reg 1 f buf_empty $end
$var reg 1 g buf_full $end
$var reg 32 h buf_out [31:0] $end
$var reg 7 i fifo_counter [6:0] $end
$var reg 6 j rd_ptr [5:0] $end
$var reg 6 k wr_ptr [5:0] $end
$upscope $end
$scope module SM $end
$var wire 8 l base_address [7:0] $end
$var wire 1 # clk $end
$var wire 1 ! com $end
$var wire 32 m in0 [31:0] $end
$var wire 32 n in1 [31:0] $end
$var wire 32 o in2 [31:0] $end
$var wire 32 p in3 [31:0] $end
$var wire 32 q in4 [31:0] $end
$var wire 1 r init $end
$var wire 1 ; mux_clr_out $end
$var wire 3 s mux_sel_out [2:0] $end
$var wire 3 t mux_sel [2:0] $end
$var wire 1 u mux_clr $end
$var wire 1 v complete $end
$var wire 8 w base_address_ctrl [7:0] $end
$var wire 1 x LM_clr $end
$scope module CB $end
$var wire 1 # clk $end
$var wire 32 y in0 [31:0] $end
$var wire 32 z in1 [31:0] $end
$var wire 32 { in2 [31:0] $end
$var wire 32 | in3 [31:0] $end
$var wire 32 } in4 [31:0] $end
$var wire 3 ~ mux_sel_out [2:0] $end
$var wire 3 !" mux_sel [2:0] $end
$var wire 1 u mux_clr $end
$var wire 32 "" mem_data [31:0] $end
$var wire 8 #" mem_address [7:0] $end
$var wire 3 $" d_mux_sel [2:0] $end
$var wire 1 v com $end
$var wire 8 %" base_address [7:0] $end
$var wire 8 &" LM_data [7:0] $end
$var wire 6 '" LM_counter_out [5:0] $end
$var wire 1 x LM_clr $end
$scope module D $end
$var wire 1 # clk $end
$var wire 3 (" in [2:0] $end
$var wire 1 u clr $end
$var reg 3 )" out [2:0] $end
$upscope $end
$scope module DM $end
$var wire 32 *" in0 [31:0] $end
$var wire 32 +" in1 [31:0] $end
$var wire 32 ," in2 [31:0] $end
$var wire 32 -" in3 [31:0] $end
$var wire 32 ." in4 [31:0] $end
$var wire 3 /" sel [2:0] $end
$var reg 32 0" out [31:0] $end
$upscope $end
$scope module DMC $end
$var wire 1 # clk $end
$var wire 3 1" out [2:0] $end
$var wire 1 u clr $end
$var reg 3 2" counter [2:0] $end
$upscope $end
$scope module LM $end
$var wire 1 # clk $end
$var wire 6 3" in [5:0] $end
$var reg 8 4" out [7:0] $end
$upscope $end
$scope module LMC $end
$var wire 1 # clk $end
$var wire 6 5" out [5:0] $end
$var wire 1 x clr $end
$var reg 1 v com $end
$var reg 6 6" counter [5:0] $end
$upscope $end
$scope module LtoI $end
$var wire 8 7" location_memory_out [7:0] $end
$var wire 8 8" base_address [7:0] $end
$var reg 8 9" memory_in [7:0] $end
$upscope $end
$scope module MEM $end
$var wire 1 # clk $end
$var wire 32 :" data_in [31:0] $end
$var wire 8 ;" index [7:0] $end
$upscope $end
$upscope $end
$scope module CN $end
$var wire 8 <" base_address_in [7:0] $end
$var wire 1 # clk $end
$var wire 1 v com $end
$var wire 1 r init $end
$var reg 1 x LM_clr $end
$var reg 8 =" base_address [7:0] $end
$var reg 1 u mux_clr $end
$var reg 2 >" state [1:0] $end
$upscope $end
$upscope $end
$scope module STF $end
$var wire 1 ; mux_clr $end
$var wire 3 ?" mux_sel [2:0] $end
$var reg 5 @" read_en [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 @"
bx ?"
b0 >"
b0 ="
b0 <"
bx ;"
b0 :"
bx 9"
b0 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
b0 0"
bx /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
bx )"
bx ("
bx '"
bx &"
b0 %"
bx $"
bx #"
b0 ""
bx !"
bx ~
b0 }
b0 |
b0 {
b0 z
b0 y
1x
b0 w
xv
1u
bx t
bx s
0r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
0g
1f
0e
0d
b101 c
b0 b
b0 a
b0 `
b0 _
0^
1]
0\
0[
b100111 Z
b0 Y
b0 X
b0 W
b0 V
0U
1T
0S
0R
b1001 Q
b0 P
b0 O
b0 N
b0 M
0L
1K
0J
0I
b110001 H
b0 G
b0 F
b0 E
b0 D
0C
1B
0A
0@
b1100000 ?
b11111 >
b0 =
1<
1;
bx :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b101 2
b100111 1
b1001 0
b110001 /
b1100000 .
b0 -
bx ,
b0 +
1*
0)
b101 (
b100111 '
b1001 &
b110001 %
b1100000 $
0#
b0 "
x!
$end
#5
0!
0v
b0 '"
b0 3"
b0 5"
b0 6"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b0 $"
b0 )"
b0 /"
1#
#10
1A
1J
1S
1\
1e
0#
b11111 +
b11111 3
#15
b10100 #"
b10100 9"
b10100 ;"
b1000000 &"
b1000000 4"
b1000000 7"
1#
#20
0#
0*
#25
0f
0]
0T
0K
0<
b0 >
0B
b1 k
b1 i
b1 b
b1 `
b1 Y
b1 W
b1 P
b1 N
b1 G
b1 E
1#
#30
1r
0#
1)
#35
b10 E
b10 G
b10 N
b10 P
b10 W
b10 Y
b10 `
b10 b
b10 i
b10 k
b1 >"
1#
#40
0r
0#
0)
#45
1@
b1 4
b1 @"
0;
0u
0x
b11 k
b11 i
b11 b
b11 `
b11 Y
b11 W
b11 P
b11 N
b11 G
b11 E
b10 >"
1#
#50
0#
#55
1I
0@
b1100000 ""
b1100000 0"
b1100000 :"
b10 4
b10 @"
b1100000 9
b1100000 D
b1100000 m
b1100000 y
b1100000 *"
b1 F
b100 G
b100 N
b100 P
b100 W
b100 Y
b100 `
b100 b
b100 i
b100 k
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b1 '"
b1 3"
b1 5"
b1 6"
1#
#60
0#
#65
1R
0I
b10101 #"
b10101 9"
b10101 ;"
b100 4
b100 @"
b110001 ""
b110001 0"
b110001 :"
b101 k
b101 i
b101 b
b101 `
b101 Y
b101 W
b1 O
b101 P
b110001 8
b110001 M
b110001 n
b110001 z
b110001 +"
b101 G
b100 E
b10 '"
b10 3"
b10 5"
b10 6"
b1000001 &"
b1000001 4"
b1000001 7"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b1 $"
b1 )"
b1 /"
1#
#70
0#
#75
1[
0R
b1001 ""
b1001 0"
b1001 :"
b1000 4
b1000 @"
b10110 #"
b10110 9"
b10110 ;"
b101 E
b110 G
b101 N
b110 P
b1001 7
b1001 V
b1001 o
b1001 {
b1001 ,"
b1 X
b110 Y
b110 `
b110 b
b110 i
b110 k
b10 $"
b10 )"
b10 /"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b1000010 &"
b1000010 4"
b1000010 7"
b11 '"
b11 3"
b11 5"
b11 6"
1#
#80
0#
#85
1d
0[
b10111 #"
b10111 9"
b10111 ;"
b10000 4
b10000 @"
b100111 ""
b100111 0"
b100111 :"
b111 k
b111 i
b1 a
b111 b
b100111 6
b100111 _
b100111 p
b100111 |
b100111 -"
b111 Y
b110 W
b111 P
b110 N
b111 G
b110 E
b100 '"
b100 3"
b100 5"
b100 6"
b1000011 &"
b1000011 4"
b1000011 7"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b11 $"
b11 )"
b11 /"
1#
#90
0#
#95
0d
1@
b101 ""
b101 0"
b101 :"
b1 4
b1 @"
b11000 #"
b11000 9"
b11000 ;"
b111 E
b1000 G
b111 N
b1000 P
b111 W
b1000 Y
b111 `
b1000 b
b101 5
b101 h
b101 q
b101 }
b101 ."
b1 j
b1000 k
b100 $"
b100 )"
b100 /"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b1000100 &"
b1000100 4"
b1000100 7"
b101 '"
b101 3"
b101 5"
b101 6"
1#
#100
0#
#105
1I
0@
b1111 #"
b1111 9"
b1111 ;"
b10 4
b10 @"
b1100000 ""
b1100000 0"
b1100000 :"
b1001 k
b1000 i
b1001 b
b1000 `
b1001 Y
b1000 W
b1001 P
b1000 N
b10 F
b1001 G
b110 '"
b110 3"
b110 5"
b110 6"
b110000 &"
b110000 4"
b110000 7"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b0 $"
b0 )"
b0 /"
1#
#110
0#
#115
1R
0I
b110001 ""
b110001 0"
b110001 :"
b100 4
b100 @"
b10000 #"
b10000 9"
b10000 ;"
b1000 E
b1010 G
b10 O
b1010 P
b1001 W
b1010 Y
b1001 `
b1010 b
b1001 i
b1010 k
b1 $"
b1 )"
b1 /"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b110001 &"
b110001 4"
b110001 7"
b111 '"
b111 3"
b111 5"
b111 6"
1#
#120
0#
#125
1[
0R
b10001 #"
b10001 9"
b10001 ;"
b1000 4
b1000 @"
b1001 ""
b1001 0"
b1001 :"
b1011 k
b1010 i
b1011 b
b1010 `
b10 X
b1011 Y
b1011 P
b1001 N
b1011 G
b1001 E
b1000 '"
b1000 3"
b1000 5"
b1000 6"
b110010 &"
b110010 4"
b110010 7"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b10 $"
b10 )"
b10 /"
1#
#130
0#
#135
1d
0[
b100111 ""
b100111 0"
b100111 :"
b10000 4
b10000 @"
b10010 #"
b10010 9"
b10010 ;"
b1010 E
b1100 G
b1010 N
b1100 P
b1010 W
b1100 Y
b10 a
b1100 b
b1011 i
b1100 k
b11 $"
b11 )"
b11 /"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b110011 &"
b110011 4"
b110011 7"
b1001 '"
b1001 3"
b1001 5"
b1001 6"
1#
#140
0#
#145
0d
1@
b10011 #"
b10011 9"
b10011 ;"
b1 4
b1 @"
b101 ""
b101 0"
b101 :"
b10 j
b1101 k
b1101 b
b1011 `
b1101 Y
b1011 W
b1101 P
b1011 N
b1101 G
b1011 E
b1010 '"
b1010 3"
b1010 5"
b1010 6"
b110100 &"
b110100 4"
b110100 7"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b100 $"
b100 )"
b100 /"
1#
#150
0#
#155
1I
0@
b1100000 ""
b1100000 0"
b1100000 :"
b10 4
b10 @"
b1010 #"
b1010 9"
b1010 ;"
b11 F
b1110 G
b1100 N
b1110 P
b1100 W
b1110 Y
b1100 `
b1110 b
b1100 i
b1110 k
b0 $"
b0 )"
b0 /"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b100000 &"
b100000 4"
b100000 7"
b1011 '"
b1011 3"
b1011 5"
b1011 6"
1#
#160
0#
#165
1R
0I
b1011 #"
b1011 9"
b1011 ;"
b100 4
b100 @"
b110001 ""
b110001 0"
b110001 :"
b1111 k
b1101 i
b1111 b
b1101 `
b1111 Y
b1101 W
b11 O
b1111 P
b1111 G
b1100 E
b1100 '"
b1100 3"
b1100 5"
b1100 6"
b100001 &"
b100001 4"
b100001 7"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b1 $"
b1 )"
b1 /"
1#
#170
0#
#175
1[
0R
b1001 ""
b1001 0"
b1001 :"
b1000 4
b1000 @"
b1100 #"
b1100 9"
b1100 ;"
b1101 E
b10000 G
b1101 N
b10000 P
b11 X
b10000 Y
b1110 `
b10000 b
b1110 i
b10000 k
b10 $"
b10 )"
b10 /"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b100010 &"
b100010 4"
b100010 7"
b1101 '"
b1101 3"
b1101 5"
b1101 6"
1#
#180
0#
#185
1d
0[
b1101 #"
b1101 9"
b1101 ;"
b10000 4
b10000 @"
b100111 ""
b100111 0"
b100111 :"
b10001 k
b1111 i
b11 a
b10001 b
b10001 Y
b1110 W
b10001 P
b1110 N
b10001 G
b1110 E
b1110 '"
b1110 3"
b1110 5"
b1110 6"
b100011 &"
b100011 4"
b100011 7"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b11 $"
b11 )"
b11 /"
1#
#190
0#
#195
0d
1@
b101 ""
b101 0"
b101 :"
b1 4
b1 @"
b1110 #"
b1110 9"
b1110 ;"
b1111 E
b10010 G
b1111 N
b10010 P
b1111 W
b10010 Y
b1111 `
b10010 b
b11 j
b10010 k
b100 $"
b100 )"
b100 /"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b100100 &"
b100100 4"
b100100 7"
b1111 '"
b1111 3"
b1111 5"
b1111 6"
1#
#200
0#
#205
1I
0@
b101 #"
b101 9"
b101 ;"
b10 4
b10 @"
b1100000 ""
b1100000 0"
b1100000 :"
b10011 k
b10000 i
b10011 b
b10000 `
b10011 Y
b10000 W
b10011 P
b10000 N
b100 F
b10011 G
b10000 '"
b10000 3"
b10000 5"
b10000 6"
b10000 &"
b10000 4"
b10000 7"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b0 $"
b0 )"
b0 /"
1#
#210
0#
#215
1R
0I
b110001 ""
b110001 0"
b110001 :"
b100 4
b100 @"
b110 #"
b110 9"
b110 ;"
b10000 E
b10100 G
b100 O
b10100 P
b10001 W
b10100 Y
b10001 `
b10100 b
b10001 i
b10100 k
b1 $"
b1 )"
b1 /"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b10001 &"
b10001 4"
b10001 7"
b10001 '"
b10001 3"
b10001 5"
b10001 6"
1#
#220
0#
#225
1[
0R
b111 #"
b111 9"
b111 ;"
b1000 4
b1000 @"
b1001 ""
b1001 0"
b1001 :"
b10101 k
b10010 i
b10101 b
b10010 `
b100 X
b10101 Y
b10101 P
b10001 N
b10101 G
b10001 E
b10010 '"
b10010 3"
b10010 5"
b10010 6"
b10010 &"
b10010 4"
b10010 7"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b10 $"
b10 )"
b10 /"
1#
#230
0#
#235
1d
0[
b100111 ""
b100111 0"
b100111 :"
b10000 4
b10000 @"
b1000 #"
b1000 9"
b1000 ;"
b10010 E
b10110 G
b10010 N
b10110 P
b10010 W
b10110 Y
b100 a
b10110 b
b10011 i
b10110 k
b11 $"
b11 )"
b11 /"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b10011 &"
b10011 4"
b10011 7"
b10011 '"
b10011 3"
b10011 5"
b10011 6"
1#
#240
0#
#245
0d
1@
b1001 #"
b1001 9"
b1001 ;"
b1 4
b1 @"
b101 ""
b101 0"
b101 :"
b100 j
b10111 k
b10111 b
b10011 `
b10111 Y
b10011 W
b10111 P
b10011 N
b10111 G
b10011 E
b10100 '"
b10100 3"
b10100 5"
b10100 6"
b10100 &"
b10100 4"
b10100 7"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b100 $"
b100 )"
b100 /"
1#
#250
0#
#255
1I
0@
b1100000 ""
b1100000 0"
b1100000 :"
b10 4
b10 @"
b0 #"
b0 9"
b0 ;"
b101 F
b11000 G
b10100 N
b11000 P
b10100 W
b11000 Y
b10100 `
b11000 b
b10100 i
b11000 k
b0 $"
b0 )"
b0 /"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b0 &"
b0 4"
b0 7"
b10101 '"
b10101 3"
b10101 5"
b10101 6"
1#
#260
0#
#265
1R
0I
b1 #"
b1 9"
b1 ;"
b100 4
b100 @"
b110001 ""
b110001 0"
b110001 :"
b11001 k
b10101 i
b11001 b
b10101 `
b11001 Y
b10101 W
b101 O
b11001 P
b11001 G
b10100 E
b10110 '"
b10110 3"
b10110 5"
b10110 6"
b1 &"
b1 4"
b1 7"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b1 $"
b1 )"
b1 /"
1#
#270
0#
#275
1[
0R
b1001 ""
b1001 0"
b1001 :"
b1000 4
b1000 @"
b10 #"
b10 9"
b10 ;"
b10101 E
b11010 G
b10101 N
b11010 P
b101 X
b11010 Y
b10110 `
b11010 b
b10110 i
b11010 k
b10 $"
b10 )"
b10 /"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b10 &"
b10 4"
b10 7"
b10111 '"
b10111 3"
b10111 5"
b10111 6"
1#
#280
0#
#285
1d
0[
b11 #"
b11 9"
b11 ;"
b10000 4
b10000 @"
b100111 ""
b100111 0"
b100111 :"
b11011 k
b10111 i
b101 a
b11011 b
b11011 Y
b10110 W
b11011 P
b10110 N
b11011 G
b10110 E
b11000 '"
b11000 3"
b11000 5"
b11000 6"
b11 &"
b11 4"
b11 7"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b11 $"
b11 )"
b11 /"
1#
#290
0#
#295
0d
1@
b101 ""
b101 0"
b101 :"
b1 4
b1 @"
b100 #"
b100 9"
b100 ;"
b10111 E
b11100 G
b10111 N
b11100 P
b10111 W
b11100 Y
b10111 `
b11100 b
b101 j
b11100 k
b100 $"
b100 )"
b100 /"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b100 &"
b100 4"
b100 7"
b11001 '"
b11001 3"
b11001 5"
b11001 6"
1#
#300
0#
#305
1I
0@
bx #"
bx 9"
bx ;"
b10 4
b10 @"
b1100000 ""
b1100000 0"
b1100000 :"
b11101 k
b11000 i
b11101 b
b11000 `
b11101 Y
b11000 W
b11101 P
b11000 N
b110 F
b11101 G
b11010 '"
b11010 3"
b11010 5"
b11010 6"
bx &"
bx 4"
bx 7"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b0 $"
b0 )"
b0 /"
1#
#310
0#
#315
1R
0I
b110001 ""
b110001 0"
b110001 :"
b100 4
b100 @"
b11000 E
b11110 G
b110 O
b11110 P
b11001 W
b11110 Y
b11001 `
b11110 b
b11001 i
b11110 k
b1 $"
b1 )"
b1 /"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b11011 '"
b11011 3"
b11011 5"
b11011 6"
1#
#320
0#
#325
1[
0R
b1000 4
b1000 @"
b1001 ""
b1001 0"
b1001 :"
b11111 k
b11010 i
b11111 b
b11010 `
b110 X
b11111 Y
b11111 P
b11001 N
b11111 G
b11001 E
b11100 '"
b11100 3"
b11100 5"
b11100 6"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b10 $"
b10 )"
b10 /"
1#
#330
0#
#335
1d
0[
b100111 ""
b100111 0"
b100111 :"
b10000 4
b10000 @"
b11010 E
b100000 G
b11010 N
b100000 P
b11010 W
b100000 Y
b110 a
b100000 b
b11011 i
b100000 k
b11 $"
b11 )"
b11 /"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b11101 '"
b11101 3"
b11101 5"
b11101 6"
1#
#340
0#
#345
0d
1@
b1 4
b1 @"
b101 ""
b101 0"
b101 :"
b110 j
b100001 k
b100001 b
b11011 `
b100001 Y
b11011 W
b100001 P
b11011 N
b100001 G
b11011 E
b11110 '"
b11110 3"
b11110 5"
b11110 6"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b100 $"
b100 )"
b100 /"
1#
#350
0#
#355
1I
0@
b1100000 ""
b1100000 0"
b1100000 :"
b10 4
b10 @"
b111 F
b100010 G
b11100 N
b100010 P
b11100 W
b100010 Y
b11100 `
b100010 b
b11100 i
b100010 k
b0 $"
b0 )"
b0 /"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b11111 '"
b11111 3"
b11111 5"
b11111 6"
1#
#360
0#
#365
1R
0I
b100 4
b100 @"
b110001 ""
b110001 0"
b110001 :"
b100011 k
b11101 i
b100011 b
b11101 `
b100011 Y
b11101 W
b111 O
b100011 P
b100011 G
b11100 E
b100000 '"
b100000 3"
b100000 5"
b100000 6"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b1 $"
b1 )"
b1 /"
1#
#370
0#
#375
1[
0R
b1001 ""
b1001 0"
b1001 :"
b1000 4
b1000 @"
b11101 E
b100100 G
b11101 N
b100100 P
b111 X
b100100 Y
b11110 `
b100100 b
b11110 i
b100100 k
b10 $"
b10 )"
b10 /"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b100001 '"
b100001 3"
b100001 5"
b100001 6"
1#
#380
0#
#385
1d
0[
b10000 4
b10000 @"
b100111 ""
b100111 0"
b100111 :"
b100101 k
b11111 i
b111 a
b100101 b
b100101 Y
b11110 W
b100101 P
b11110 N
b100101 G
b11110 E
b100010 '"
b100010 3"
b100010 5"
b100010 6"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b11 $"
b11 )"
b11 /"
1#
#390
0#
#395
0d
1@
b101 ""
b101 0"
b101 :"
b1 4
b1 @"
b11111 E
b100110 G
b11111 N
b100110 P
b11111 W
b100110 Y
b11111 `
b100110 b
b111 j
b100110 k
b100 $"
b100 )"
b100 /"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b100011 '"
b100011 3"
b100011 5"
b100011 6"
1#
#400
0#
#405
1I
0@
b10 4
b10 @"
b1100000 ""
b1100000 0"
b1100000 :"
b100111 k
b100000 i
b100111 b
b100000 `
b100111 Y
b100000 W
b100111 P
b100000 N
b1000 F
b100111 G
b100100 '"
b100100 3"
b100100 5"
b100100 6"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b0 $"
b0 )"
b0 /"
1#
#410
0#
#415
1R
0I
b110001 ""
b110001 0"
b110001 :"
b100 4
b100 @"
b100000 E
b101000 G
b1000 O
b101000 P
b100001 W
b101000 Y
b100001 `
b101000 b
b100001 i
b101000 k
b1 $"
b1 )"
b1 /"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b100101 '"
b100101 3"
b100101 5"
b100101 6"
1#
#420
0#
#425
1[
0R
b1000 4
b1000 @"
b1001 ""
b1001 0"
b1001 :"
b101001 k
b100010 i
b101001 b
b100010 `
b1000 X
b101001 Y
b101001 P
b100001 N
b101001 G
b100001 E
b100110 '"
b100110 3"
b100110 5"
b100110 6"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b10 $"
b10 )"
b10 /"
1#
#430
0#
#435
1d
0[
b100111 ""
b100111 0"
b100111 :"
b10000 4
b10000 @"
b100010 E
b101010 G
b100010 N
b101010 P
b100010 W
b101010 Y
b1000 a
b101010 b
b100011 i
b101010 k
b11 $"
b11 )"
b11 /"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b100111 '"
b100111 3"
b100111 5"
b100111 6"
1#
#440
0#
#445
0d
1@
b1 4
b1 @"
b101 ""
b101 0"
b101 :"
b1000 j
b101011 k
b101011 b
b100011 `
b101011 Y
b100011 W
b101011 P
b100011 N
b101011 G
b100011 E
b101000 '"
b101000 3"
b101000 5"
b101000 6"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b100 $"
b100 )"
b100 /"
1#
#450
0#
#455
1I
0@
b1100000 ""
b1100000 0"
b1100000 :"
b10 4
b10 @"
b1001 F
b101100 G
b100100 N
b101100 P
b100100 W
b101100 Y
b100100 `
b101100 b
b100100 i
b101100 k
b0 $"
b0 )"
b0 /"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b101001 '"
b101001 3"
b101001 5"
b101001 6"
1#
#460
0#
#465
1R
0I
b100 4
b100 @"
b110001 ""
b110001 0"
b110001 :"
b101101 k
b100101 i
b101101 b
b100101 `
b101101 Y
b100101 W
b1001 O
b101101 P
b101101 G
b100100 E
b101010 '"
b101010 3"
b101010 5"
b101010 6"
b10 :
b10 s
b10 ?"
b10 t
b10 ~
b10 !"
b10 ("
b10 1"
b10 2"
b1 $"
b1 )"
b1 /"
1#
#470
0#
#475
1[
0R
b1001 ""
b1001 0"
b1001 :"
b1000 4
b1000 @"
b100101 E
b101110 G
b100101 N
b101110 P
b1001 X
b101110 Y
b100110 `
b101110 b
b100110 i
b101110 k
b10 $"
b10 )"
b10 /"
b11 :
b11 s
b11 ?"
b11 t
b11 ~
b11 !"
b11 ("
b11 1"
b11 2"
b101011 '"
b101011 3"
b101011 5"
b101011 6"
1#
#480
0#
#485
1d
0[
b10000 4
b10000 @"
b100111 ""
b100111 0"
b100111 :"
b101111 k
b100111 i
b1001 a
b101111 b
b101111 Y
b100110 W
b101111 P
b100110 N
b101111 G
b100110 E
b101100 '"
b101100 3"
b101100 5"
b101100 6"
b100 :
b100 s
b100 ?"
b100 t
b100 ~
b100 !"
b100 ("
b100 1"
b100 2"
b11 $"
b11 )"
b11 /"
1#
#490
0#
b11001 ,
b0 $
b0 .
b0 ?
#495
0d
1@
b101 ""
b101 0"
b101 :"
b1 4
b1 @"
b100111 E
b110000 G
b100111 N
b110000 P
b100111 W
b110000 Y
b100111 `
b110000 b
b1001 j
b110000 k
b100 $"
b100 )"
b100 /"
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
1!
1v
b0 '"
b0 3"
b0 5"
b0 6"
1#
#500
0#
#505
0I
0@
b10100 #"
b10100 9"
b10100 ;"
b0 4
b0 @"
b1100000 ""
b1100000 0"
b1100000 :"
1;
1u
1x
b110001 k
b101000 i
b110001 b
b101000 `
b110001 Y
b101000 W
b110001 P
b101000 N
b1010 F
b110001 G
0!
0v
b1 '"
b1 3"
b1 5"
b1 6"
b1000000 &"
b1000000 4"
b1000000 7"
b1 :
b1 s
b1 ?"
b1 t
b1 ~
b1 !"
b1 ("
b1 1"
b1 2"
b0 $"
b0 )"
b0 /"
b0 >"
1#
#510
0#
#515
b10101 #"
b10101 9"
b10101 ;"
b101000 E
b110010 G
b101001 N
b110010 P
b101001 W
b110010 Y
b101001 `
b110010 b
b101001 i
b110010 k
b0 :
b0 s
b0 ?"
b0 t
b0 ~
b0 !"
b0 ("
b0 1"
b0 2"
b1000001 &"
b1000001 4"
b1000001 7"
b0 '"
b0 3"
b0 5"
b0 6"
1#
#520
0#
#525
b10100 #"
b10100 9"
b10100 ;"
b110011 k
b101010 i
b110011 b
b101010 `
b110011 Y
b101010 W
b110011 P
b101010 N
b110011 G
b101001 E
b1000000 &"
b1000000 4"
b1000000 7"
1#
#530
0#
#535
b101010 E
b110100 G
b101011 N
b110100 P
b101011 W
b110100 Y
b101011 `
b110100 b
b101011 i
b110100 k
1#
#540
0#
#545
b110101 k
b101100 i
b110101 b
b101100 `
b110101 Y
b101100 W
b110101 P
b101100 N
b110101 G
b101011 E
1#
#550
0#
#555
b101100 E
b110110 G
b101101 N
b110110 P
b101101 W
b110110 Y
b101101 `
b110110 b
b101101 i
b110110 k
1#
#560
0#
#565
b110111 k
b101110 i
b110111 b
b101110 `
b110111 Y
b101110 W
b110111 P
b101110 N
b110111 G
b101101 E
1#
#570
0#
#575
b101110 E
b111000 G
b101111 N
b111000 P
b101111 W
b111000 Y
b101111 `
b111000 b
b101111 i
b111000 k
1#
#580
0#
#585
b111001 k
b110000 i
b111001 b
b110000 `
b111001 Y
b110000 W
b111001 P
b110000 N
b111001 G
b101111 E
1#
#590
0#
#595
b110000 E
b111010 G
b110001 N
b111010 P
b110001 W
b111010 Y
b110001 `
b111010 b
b110001 i
b111010 k
1#
#600
0#
#605
b111011 k
b110010 i
b111011 b
b110010 `
b111011 Y
b110010 W
b111011 P
b110010 N
b111011 G
b110001 E
1#
#610
0#
#615
b110010 E
b111100 G
b110011 N
b111100 P
b110011 W
b111100 Y
b110011 `
b111100 b
b110011 i
b111100 k
1#
#620
0#
#625
b111101 k
b110100 i
b111101 b
b110100 `
b111101 Y
b110100 W
b111101 P
b110100 N
b111101 G
b110011 E
1#
#630
0#
#635
b110100 E
b111110 G
b110101 N
b111110 P
b110101 W
b111110 Y
b110101 `
b111110 b
b110101 i
b111110 k
1#
#640
0#
#645
b111111 k
b110110 i
b111111 b
b110110 `
b111111 Y
b110110 W
b111111 P
b110110 N
b111111 G
b110101 E
1#
#650
0#
#655
b110110 E
b0 G
b110111 N
b0 P
b110111 W
b0 Y
b110111 `
b0 b
b110111 i
b0 k
1#
#660
0#
#665
b1 k
b111000 i
b1 b
b111000 `
b1 Y
b111000 W
b1 P
b111000 N
b1 G
b110111 E
1#
#670
0#
#675
b111000 E
b10 G
b111001 N
b10 P
b111001 W
b10 Y
b111001 `
b10 b
b111001 i
b10 k
1#
#680
0#
#685
b11 k
b111010 i
b11 b
b111010 `
b11 Y
b111010 W
b11 P
b111010 N
b11 G
b111001 E
1#
#690
0#
#695
b111010 E
b100 G
b111011 N
b100 P
b111011 W
b100 Y
b111011 `
b100 b
b111011 i
b100 k
1#
#700
0#
#705
b101 k
b111100 i
b101 b
b111100 `
b101 Y
b111100 W
b101 P
b111100 N
b101 G
b111011 E
1#
#710
0#
#715
b111100 E
b110 G
b111101 N
b110 P
b111101 W
b110 Y
b111101 `
b110 b
b111101 i
b110 k
1#
#720
0#
#725
b111 k
b111110 i
b111 b
b111110 `
b111 Y
b111110 W
b111 P
b111110 N
b111 G
b111101 E
1#
#730
0#
#735
b111110 E
b1000 G
b111111 N
b1000 P
b111111 W
b1000 Y
b111111 `
b1000 b
b111111 i
b1000 k
1#
#740
0#
#745
1g
1^
1U
b11110 =
1L
b1001 k
b1000000 i
b1001 b
b1000000 `
b1001 Y
b1000000 W
b1001 P
b1000000 N
b1001 G
b111111 E
1#
#750
0#
#755
b11111 =
1C
b1000000 E
b1010 G
1#
#760
0#
#765
1#
#770
0#
#775
1#
#780
0#
#785
1#
#790
0#
#795
1#
#800
0#
#805
1#
#810
0#
#815
1#
#820
0#
#825
1#
#830
0#
#835
1#
#840
0#
#845
1#
#850
0#
#855
1#
#860
0#
#865
1#
#870
0#
#875
1#
#880
0#
#885
1#
#890
0#
#895
1#
#900
0#
#905
1#
#910
0#
#915
1#
#920
0#
#925
1#
#930
0#
#935
1#
#940
0#
#945
1#
#950
0#
#955
1#
#960
0#
#965
1#
#970
0#
#975
1#
#980
0#
#985
1#
#990
0#
