                                                          Log file                                                       

Generated by MIG MIG Version 3.6.1Build NumberSW_VERSION on Πεμ 14. Ιουλ 18:07:47 2011


Reading design libraries of xc5vlx50t-ff1136... successful !
Creating the temp directory E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_designCreating the directory E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design...successful.
...successful!
Creating the directory E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/par...successful!
Creating the directory E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/docs ...successful! 
Creating the directory E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/synth ...successful! 
Creating the directory E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/sim ...successful! 
Creating the directory E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl ...successful! 
Creating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/par/ddr2_ctrl_v5.ucf...successful!
Writing the headers to E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/par/ddr2_ctrl_v5.ucf  ...successful!

/*******************************************************/
/*                    Controller 0                                                 
/*******************************************************/
Checking pins allocated to Data bits ...
Checking pins allocated to Strobe bits ... 
Checking pins allocated to Mask bits ...
Checking pins allocated to Clock bits ... 
Checking pins allocated to Control bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to user_interface bits ...
Checking pins allocated to Control bits ...
Checking pins allocated to Address bits ...
Checking pins allocated to BankAddress bits ...
Allocating pins for data signals, strobes, Read enables, clocks and data masks ...successful!
Allocating pins for memory clock signals ...successful!
Allocating pins for address signals ...successful!
Allocating pins for bank address signals ...successful!
Allocating pins for memory control signals ...successful!
Allocating pins to System Control signals  ...successful!
Allocating pins to system clock signals  ...successful!
Copying all the files from docs ...
copying E:/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/nt64/../../data/docs/virtex5/ddr2_sdram/adr_cntrl_timing.xls to E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/docs
copying E:/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/nt64/../../data/docs/virtex5/ddr2_sdram/read_data_timing.xls to E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/docs
copying E:/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/nt64/../../data/docs/virtex5/ddr2_sdram/write_data_timing.xls to E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/docs
copying E:/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_v3_61/bin/nt64/../../data/docs/virtex5/ddr2_sdram/xapp858.url to E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/docs
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_chipscope.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_ctrl.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_top.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_idelay_ctrl.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_infrastructure.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_mem_if_top.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_calib.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_ctl_io.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_dm_iob.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_dq_iob.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_dqs_iob.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_init.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_io.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_top.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_phy_write.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_tb_test_addr_gen.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_tb_test_cmp.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_tb_test_data_gen.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_tb_test_gen.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_tb_top.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_usr_addr_fifo.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_usr_rd.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_usr_top.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_usr_wr.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/sim/ddr2_model_parameters.vh ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/sim/ddr2_model.v ...successful!
 ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_ctrl_v5_ucf_constraints_0.vhd ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/synth/ddr2_ctrl_v5_dcm_constraints.sdc ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/sim/sim_tb_top.vhd ...successful!

Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/par/ddr2_ctrl_v5.ucf ...successful!
...successful!
Writing the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/par/ddr2_ctrl_v5_docinfo_0.xml ...successful!
Generating the file E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl/ddr2_ctrl_v5.vhd......successful! 


Result:
        Successful!
The design output files are located in E:/Documents/UoA/Ptyxiakh/plasma_soc/ise/mig_v5/tmp/_cg/ddr2_ctrl_v5/example_design/rtl and ..example_design/par for rtl & ucf files respectively.