// Seed: 2902527815
module module_0 (
    input wire id_0,
    input supply0 id_1
);
  assign id_3 = 1'b0;
  assign id_3 = ~id_1 ? 1'b0 : ~id_1 ? 1'b0 == 1 : 1 == id_0 - id_3;
  always_ff @(*) id_3 = 1'b0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output supply1 id_6,
    output logic id_7
);
  initial begin : LABEL_0
    id_7 <= "";
  end
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.type_1 = 0;
endmodule
