
Mini_project3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002428  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000126  00800060  00002428  0000249c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001d7c  00000000  00000000  000025c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000da5  00000000  00000000  00004340  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000001e0  00000000  00000000  000050e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000232  00000000  00000000  000052c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002891  00000000  00000000  000054f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001628  00000000  00000000  00007d88  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013de  00000000  00000000  000093b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000200  00000000  00000000  0000a790  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000030f  00000000  00000000  0000a990  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a56  00000000  00000000  0000ac9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000b6f5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e2       	ldi	r30, 0x28	; 40
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 38       	cpi	r26, 0x86	; 134
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 92 10 	call	0x2124	; 0x2124 <main>
      7a:	0c 94 12 12 	jmp	0x2424	; 0x2424 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 1d 04 	call	0x83a	; 0x83a <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 db 04 	call	0x9b6	; 0x9b6 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 db 04 	call	0x9b6	; 0x9b6 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 aa 11 	jmp	0x2354	; 0x2354 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	ae e7       	ldi	r26, 0x7E	; 126
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 c6 11 	jmp	0x238c	; 0x238c <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 b6 11 	jmp	0x236c	; 0x236c <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f7 05 	call	0xbee	; 0xbee <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 b6 11 	jmp	0x236c	; 0x236c <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f7 05 	call	0xbee	; 0xbee <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 aa 11 	jmp	0x2354	; 0x2354 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__stack+0x2f>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__stack+0x45>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__stack+0x1d>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__stack+0x2f>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__stack+0x25>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__stack+0x2b>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__stack+0x45>
     484:	8e e7       	ldi	r24, 0x7E	; 126
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__stack+0x1b7>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__stack+0x41>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__stack+0x1b7>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__stack+0x57>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__stack+0x1b7>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__stack+0xc3>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__stack+0xb7>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__stack+0xdf>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__stack+0xf9>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__stack+0x7f>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__stack+0x13d>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__stack+0x131>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__stack+0x10f>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__stack+0x15b>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__stack+0x143>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__stack+0x19d>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__stack+0x19d>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__stack+0x19d>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__stack+0x1a7>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f7 05 	call	0xbee	; 0xbee <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 c6 11 	jmp	0x238c	; 0x238c <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 b2 11 	jmp	0x2364	; 0x2364 <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	6e e7       	ldi	r22, 0x7E	; 126
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 f7 05 	call	0xbee	; 0xbee <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__epilogue_restores__+0x10>

0000077a <__eqsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 b6 11 	jmp	0x236c	; 0x236c <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__eqsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__eqsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 44 07 	call	0xe88	; 0xe88 <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__eqsf2+0x58>
     7d0:	81 e0       	ldi	r24, 0x01	; 1
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__epilogue_restores__+0x18>

000007da <__gtsf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 b6 11 	jmp	0x236c	; 0x236c <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gtsf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gtsf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 44 07 	call	0xe88	; 0xe88 <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gtsf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__epilogue_restores__+0x18>

0000083a <__gesf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 b6 11 	jmp	0x236c	; 0x236c <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__gesf2+0x56>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__gesf2+0x56>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 44 07 	call	0xe88	; 0xe88 <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__gesf2+0x58>
     890:	8f ef       	ldi	r24, 0xFF	; 255
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__epilogue_restores__+0x18>

0000089a <__ltsf2>:
     89a:	a8 e1       	ldi	r26, 0x18	; 24
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 b6 11 	jmp	0x236c	; 0x236c <__prologue_saves__+0x18>
     8a6:	69 83       	std	Y+1, r22	; 0x01
     8a8:	7a 83       	std	Y+2, r23	; 0x02
     8aa:	8b 83       	std	Y+3, r24	; 0x03
     8ac:	9c 83       	std	Y+4, r25	; 0x04
     8ae:	2d 83       	std	Y+5, r18	; 0x05
     8b0:	3e 83       	std	Y+6, r19	; 0x06
     8b2:	4f 83       	std	Y+7, r20	; 0x07
     8b4:	58 87       	std	Y+8, r21	; 0x08
     8b6:	89 e0       	ldi	r24, 0x09	; 9
     8b8:	e8 2e       	mov	r14, r24
     8ba:	f1 2c       	mov	r15, r1
     8bc:	ec 0e       	add	r14, r28
     8be:	fd 1e       	adc	r15, r29
     8c0:	ce 01       	movw	r24, r28
     8c2:	01 96       	adiw	r24, 0x01	; 1
     8c4:	b7 01       	movw	r22, r14
     8c6:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     8ca:	8e 01       	movw	r16, r28
     8cc:	0f 5e       	subi	r16, 0xEF	; 239
     8ce:	1f 4f       	sbci	r17, 0xFF	; 255
     8d0:	ce 01       	movw	r24, r28
     8d2:	05 96       	adiw	r24, 0x05	; 5
     8d4:	b8 01       	movw	r22, r16
     8d6:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     8da:	89 85       	ldd	r24, Y+9	; 0x09
     8dc:	82 30       	cpi	r24, 0x02	; 2
     8de:	40 f0       	brcs	.+16     	; 0x8f0 <__ltsf2+0x56>
     8e0:	89 89       	ldd	r24, Y+17	; 0x11
     8e2:	82 30       	cpi	r24, 0x02	; 2
     8e4:	28 f0       	brcs	.+10     	; 0x8f0 <__ltsf2+0x56>
     8e6:	c7 01       	movw	r24, r14
     8e8:	b8 01       	movw	r22, r16
     8ea:	0e 94 44 07 	call	0xe88	; 0xe88 <__fpcmp_parts_f>
     8ee:	01 c0       	rjmp	.+2      	; 0x8f2 <__ltsf2+0x58>
     8f0:	81 e0       	ldi	r24, 0x01	; 1
     8f2:	68 96       	adiw	r28, 0x18	; 24
     8f4:	e6 e0       	ldi	r30, 0x06	; 6
     8f6:	0c 94 d2 11 	jmp	0x23a4	; 0x23a4 <__epilogue_restores__+0x18>

000008fa <__floatsisf>:
     8fa:	a8 e0       	ldi	r26, 0x08	; 8
     8fc:	b0 e0       	ldi	r27, 0x00	; 0
     8fe:	e3 e8       	ldi	r30, 0x83	; 131
     900:	f4 e0       	ldi	r31, 0x04	; 4
     902:	0c 94 b3 11 	jmp	0x2366	; 0x2366 <__prologue_saves__+0x12>
     906:	9b 01       	movw	r18, r22
     908:	ac 01       	movw	r20, r24
     90a:	83 e0       	ldi	r24, 0x03	; 3
     90c:	89 83       	std	Y+1, r24	; 0x01
     90e:	da 01       	movw	r26, r20
     910:	c9 01       	movw	r24, r18
     912:	88 27       	eor	r24, r24
     914:	b7 fd       	sbrc	r27, 7
     916:	83 95       	inc	r24
     918:	99 27       	eor	r25, r25
     91a:	aa 27       	eor	r26, r26
     91c:	bb 27       	eor	r27, r27
     91e:	b8 2e       	mov	r11, r24
     920:	21 15       	cp	r18, r1
     922:	31 05       	cpc	r19, r1
     924:	41 05       	cpc	r20, r1
     926:	51 05       	cpc	r21, r1
     928:	19 f4       	brne	.+6      	; 0x930 <__floatsisf+0x36>
     92a:	82 e0       	ldi	r24, 0x02	; 2
     92c:	89 83       	std	Y+1, r24	; 0x01
     92e:	3a c0       	rjmp	.+116    	; 0x9a4 <__floatsisf+0xaa>
     930:	88 23       	and	r24, r24
     932:	a9 f0       	breq	.+42     	; 0x95e <__floatsisf+0x64>
     934:	20 30       	cpi	r18, 0x00	; 0
     936:	80 e0       	ldi	r24, 0x00	; 0
     938:	38 07       	cpc	r19, r24
     93a:	80 e0       	ldi	r24, 0x00	; 0
     93c:	48 07       	cpc	r20, r24
     93e:	80 e8       	ldi	r24, 0x80	; 128
     940:	58 07       	cpc	r21, r24
     942:	29 f4       	brne	.+10     	; 0x94e <__floatsisf+0x54>
     944:	60 e0       	ldi	r22, 0x00	; 0
     946:	70 e0       	ldi	r23, 0x00	; 0
     948:	80 e0       	ldi	r24, 0x00	; 0
     94a:	9f ec       	ldi	r25, 0xCF	; 207
     94c:	30 c0       	rjmp	.+96     	; 0x9ae <__floatsisf+0xb4>
     94e:	ee 24       	eor	r14, r14
     950:	ff 24       	eor	r15, r15
     952:	87 01       	movw	r16, r14
     954:	e2 1a       	sub	r14, r18
     956:	f3 0a       	sbc	r15, r19
     958:	04 0b       	sbc	r16, r20
     95a:	15 0b       	sbc	r17, r21
     95c:	02 c0       	rjmp	.+4      	; 0x962 <__floatsisf+0x68>
     95e:	79 01       	movw	r14, r18
     960:	8a 01       	movw	r16, r20
     962:	8e e1       	ldi	r24, 0x1E	; 30
     964:	c8 2e       	mov	r12, r24
     966:	d1 2c       	mov	r13, r1
     968:	dc 82       	std	Y+4, r13	; 0x04
     96a:	cb 82       	std	Y+3, r12	; 0x03
     96c:	ed 82       	std	Y+5, r14	; 0x05
     96e:	fe 82       	std	Y+6, r15	; 0x06
     970:	0f 83       	std	Y+7, r16	; 0x07
     972:	18 87       	std	Y+8, r17	; 0x08
     974:	c8 01       	movw	r24, r16
     976:	b7 01       	movw	r22, r14
     978:	0e 94 a8 05 	call	0xb50	; 0xb50 <__clzsi2>
     97c:	01 97       	sbiw	r24, 0x01	; 1
     97e:	18 16       	cp	r1, r24
     980:	19 06       	cpc	r1, r25
     982:	84 f4       	brge	.+32     	; 0x9a4 <__floatsisf+0xaa>
     984:	08 2e       	mov	r0, r24
     986:	04 c0       	rjmp	.+8      	; 0x990 <__floatsisf+0x96>
     988:	ee 0c       	add	r14, r14
     98a:	ff 1c       	adc	r15, r15
     98c:	00 1f       	adc	r16, r16
     98e:	11 1f       	adc	r17, r17
     990:	0a 94       	dec	r0
     992:	d2 f7       	brpl	.-12     	; 0x988 <__floatsisf+0x8e>
     994:	ed 82       	std	Y+5, r14	; 0x05
     996:	fe 82       	std	Y+6, r15	; 0x06
     998:	0f 83       	std	Y+7, r16	; 0x07
     99a:	18 87       	std	Y+8, r17	; 0x08
     99c:	c8 1a       	sub	r12, r24
     99e:	d9 0a       	sbc	r13, r25
     9a0:	dc 82       	std	Y+4, r13	; 0x04
     9a2:	cb 82       	std	Y+3, r12	; 0x03
     9a4:	ba 82       	std	Y+2, r11	; 0x02
     9a6:	ce 01       	movw	r24, r28
     9a8:	01 96       	adiw	r24, 0x01	; 1
     9aa:	0e 94 f7 05 	call	0xbee	; 0xbee <__pack_f>
     9ae:	28 96       	adiw	r28, 0x08	; 8
     9b0:	e9 e0       	ldi	r30, 0x09	; 9
     9b2:	0c 94 cf 11 	jmp	0x239e	; 0x239e <__epilogue_restores__+0x12>

000009b6 <__fixsfsi>:
     9b6:	ac e0       	ldi	r26, 0x0C	; 12
     9b8:	b0 e0       	ldi	r27, 0x00	; 0
     9ba:	e1 ee       	ldi	r30, 0xE1	; 225
     9bc:	f4 e0       	ldi	r31, 0x04	; 4
     9be:	0c 94 ba 11 	jmp	0x2374	; 0x2374 <__prologue_saves__+0x20>
     9c2:	69 83       	std	Y+1, r22	; 0x01
     9c4:	7a 83       	std	Y+2, r23	; 0x02
     9c6:	8b 83       	std	Y+3, r24	; 0x03
     9c8:	9c 83       	std	Y+4, r25	; 0x04
     9ca:	ce 01       	movw	r24, r28
     9cc:	01 96       	adiw	r24, 0x01	; 1
     9ce:	be 01       	movw	r22, r28
     9d0:	6b 5f       	subi	r22, 0xFB	; 251
     9d2:	7f 4f       	sbci	r23, 0xFF	; 255
     9d4:	0e 94 cc 06 	call	0xd98	; 0xd98 <__unpack_f>
     9d8:	8d 81       	ldd	r24, Y+5	; 0x05
     9da:	82 30       	cpi	r24, 0x02	; 2
     9dc:	61 f1       	breq	.+88     	; 0xa36 <__fixsfsi+0x80>
     9de:	82 30       	cpi	r24, 0x02	; 2
     9e0:	50 f1       	brcs	.+84     	; 0xa36 <__fixsfsi+0x80>
     9e2:	84 30       	cpi	r24, 0x04	; 4
     9e4:	21 f4       	brne	.+8      	; 0x9ee <__fixsfsi+0x38>
     9e6:	8e 81       	ldd	r24, Y+6	; 0x06
     9e8:	88 23       	and	r24, r24
     9ea:	51 f1       	breq	.+84     	; 0xa40 <__fixsfsi+0x8a>
     9ec:	2e c0       	rjmp	.+92     	; 0xa4a <__fixsfsi+0x94>
     9ee:	2f 81       	ldd	r18, Y+7	; 0x07
     9f0:	38 85       	ldd	r19, Y+8	; 0x08
     9f2:	37 fd       	sbrc	r19, 7
     9f4:	20 c0       	rjmp	.+64     	; 0xa36 <__fixsfsi+0x80>
     9f6:	6e 81       	ldd	r22, Y+6	; 0x06
     9f8:	2f 31       	cpi	r18, 0x1F	; 31
     9fa:	31 05       	cpc	r19, r1
     9fc:	1c f0       	brlt	.+6      	; 0xa04 <__fixsfsi+0x4e>
     9fe:	66 23       	and	r22, r22
     a00:	f9 f0       	breq	.+62     	; 0xa40 <__fixsfsi+0x8a>
     a02:	23 c0       	rjmp	.+70     	; 0xa4a <__fixsfsi+0x94>
     a04:	8e e1       	ldi	r24, 0x1E	; 30
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	82 1b       	sub	r24, r18
     a0a:	93 0b       	sbc	r25, r19
     a0c:	29 85       	ldd	r18, Y+9	; 0x09
     a0e:	3a 85       	ldd	r19, Y+10	; 0x0a
     a10:	4b 85       	ldd	r20, Y+11	; 0x0b
     a12:	5c 85       	ldd	r21, Y+12	; 0x0c
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__fixsfsi+0x68>
     a16:	56 95       	lsr	r21
     a18:	47 95       	ror	r20
     a1a:	37 95       	ror	r19
     a1c:	27 95       	ror	r18
     a1e:	8a 95       	dec	r24
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__fixsfsi+0x60>
     a22:	66 23       	and	r22, r22
     a24:	b1 f0       	breq	.+44     	; 0xa52 <__fixsfsi+0x9c>
     a26:	50 95       	com	r21
     a28:	40 95       	com	r20
     a2a:	30 95       	com	r19
     a2c:	21 95       	neg	r18
     a2e:	3f 4f       	sbci	r19, 0xFF	; 255
     a30:	4f 4f       	sbci	r20, 0xFF	; 255
     a32:	5f 4f       	sbci	r21, 0xFF	; 255
     a34:	0e c0       	rjmp	.+28     	; 0xa52 <__fixsfsi+0x9c>
     a36:	20 e0       	ldi	r18, 0x00	; 0
     a38:	30 e0       	ldi	r19, 0x00	; 0
     a3a:	40 e0       	ldi	r20, 0x00	; 0
     a3c:	50 e0       	ldi	r21, 0x00	; 0
     a3e:	09 c0       	rjmp	.+18     	; 0xa52 <__fixsfsi+0x9c>
     a40:	2f ef       	ldi	r18, 0xFF	; 255
     a42:	3f ef       	ldi	r19, 0xFF	; 255
     a44:	4f ef       	ldi	r20, 0xFF	; 255
     a46:	5f e7       	ldi	r21, 0x7F	; 127
     a48:	04 c0       	rjmp	.+8      	; 0xa52 <__fixsfsi+0x9c>
     a4a:	20 e0       	ldi	r18, 0x00	; 0
     a4c:	30 e0       	ldi	r19, 0x00	; 0
     a4e:	40 e0       	ldi	r20, 0x00	; 0
     a50:	50 e8       	ldi	r21, 0x80	; 128
     a52:	b9 01       	movw	r22, r18
     a54:	ca 01       	movw	r24, r20
     a56:	2c 96       	adiw	r28, 0x0c	; 12
     a58:	e2 e0       	ldi	r30, 0x02	; 2
     a5a:	0c 94 d6 11 	jmp	0x23ac	; 0x23ac <__epilogue_restores__+0x20>

00000a5e <__floatunsisf>:
     a5e:	a8 e0       	ldi	r26, 0x08	; 8
     a60:	b0 e0       	ldi	r27, 0x00	; 0
     a62:	e5 e3       	ldi	r30, 0x35	; 53
     a64:	f5 e0       	ldi	r31, 0x05	; 5
     a66:	0c 94 b2 11 	jmp	0x2364	; 0x2364 <__prologue_saves__+0x10>
     a6a:	7b 01       	movw	r14, r22
     a6c:	8c 01       	movw	r16, r24
     a6e:	61 15       	cp	r22, r1
     a70:	71 05       	cpc	r23, r1
     a72:	81 05       	cpc	r24, r1
     a74:	91 05       	cpc	r25, r1
     a76:	19 f4       	brne	.+6      	; 0xa7e <__floatunsisf+0x20>
     a78:	82 e0       	ldi	r24, 0x02	; 2
     a7a:	89 83       	std	Y+1, r24	; 0x01
     a7c:	60 c0       	rjmp	.+192    	; 0xb3e <__floatunsisf+0xe0>
     a7e:	83 e0       	ldi	r24, 0x03	; 3
     a80:	89 83       	std	Y+1, r24	; 0x01
     a82:	8e e1       	ldi	r24, 0x1E	; 30
     a84:	c8 2e       	mov	r12, r24
     a86:	d1 2c       	mov	r13, r1
     a88:	dc 82       	std	Y+4, r13	; 0x04
     a8a:	cb 82       	std	Y+3, r12	; 0x03
     a8c:	ed 82       	std	Y+5, r14	; 0x05
     a8e:	fe 82       	std	Y+6, r15	; 0x06
     a90:	0f 83       	std	Y+7, r16	; 0x07
     a92:	18 87       	std	Y+8, r17	; 0x08
     a94:	c8 01       	movw	r24, r16
     a96:	b7 01       	movw	r22, r14
     a98:	0e 94 a8 05 	call	0xb50	; 0xb50 <__clzsi2>
     a9c:	fc 01       	movw	r30, r24
     a9e:	31 97       	sbiw	r30, 0x01	; 1
     aa0:	f7 ff       	sbrs	r31, 7
     aa2:	3b c0       	rjmp	.+118    	; 0xb1a <__floatunsisf+0xbc>
     aa4:	22 27       	eor	r18, r18
     aa6:	33 27       	eor	r19, r19
     aa8:	2e 1b       	sub	r18, r30
     aaa:	3f 0b       	sbc	r19, r31
     aac:	57 01       	movw	r10, r14
     aae:	68 01       	movw	r12, r16
     ab0:	02 2e       	mov	r0, r18
     ab2:	04 c0       	rjmp	.+8      	; 0xabc <__floatunsisf+0x5e>
     ab4:	d6 94       	lsr	r13
     ab6:	c7 94       	ror	r12
     ab8:	b7 94       	ror	r11
     aba:	a7 94       	ror	r10
     abc:	0a 94       	dec	r0
     abe:	d2 f7       	brpl	.-12     	; 0xab4 <__floatunsisf+0x56>
     ac0:	40 e0       	ldi	r20, 0x00	; 0
     ac2:	50 e0       	ldi	r21, 0x00	; 0
     ac4:	60 e0       	ldi	r22, 0x00	; 0
     ac6:	70 e0       	ldi	r23, 0x00	; 0
     ac8:	81 e0       	ldi	r24, 0x01	; 1
     aca:	90 e0       	ldi	r25, 0x00	; 0
     acc:	a0 e0       	ldi	r26, 0x00	; 0
     ace:	b0 e0       	ldi	r27, 0x00	; 0
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0x7c>
     ad2:	88 0f       	add	r24, r24
     ad4:	99 1f       	adc	r25, r25
     ad6:	aa 1f       	adc	r26, r26
     ad8:	bb 1f       	adc	r27, r27
     ada:	2a 95       	dec	r18
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0x74>
     ade:	01 97       	sbiw	r24, 0x01	; 1
     ae0:	a1 09       	sbc	r26, r1
     ae2:	b1 09       	sbc	r27, r1
     ae4:	8e 21       	and	r24, r14
     ae6:	9f 21       	and	r25, r15
     ae8:	a0 23       	and	r26, r16
     aea:	b1 23       	and	r27, r17
     aec:	00 97       	sbiw	r24, 0x00	; 0
     aee:	a1 05       	cpc	r26, r1
     af0:	b1 05       	cpc	r27, r1
     af2:	21 f0       	breq	.+8      	; 0xafc <__floatunsisf+0x9e>
     af4:	41 e0       	ldi	r20, 0x01	; 1
     af6:	50 e0       	ldi	r21, 0x00	; 0
     af8:	60 e0       	ldi	r22, 0x00	; 0
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	4a 29       	or	r20, r10
     afe:	5b 29       	or	r21, r11
     b00:	6c 29       	or	r22, r12
     b02:	7d 29       	or	r23, r13
     b04:	4d 83       	std	Y+5, r20	; 0x05
     b06:	5e 83       	std	Y+6, r21	; 0x06
     b08:	6f 83       	std	Y+7, r22	; 0x07
     b0a:	78 87       	std	Y+8, r23	; 0x08
     b0c:	8e e1       	ldi	r24, 0x1E	; 30
     b0e:	90 e0       	ldi	r25, 0x00	; 0
     b10:	8e 1b       	sub	r24, r30
     b12:	9f 0b       	sbc	r25, r31
     b14:	9c 83       	std	Y+4, r25	; 0x04
     b16:	8b 83       	std	Y+3, r24	; 0x03
     b18:	12 c0       	rjmp	.+36     	; 0xb3e <__floatunsisf+0xe0>
     b1a:	30 97       	sbiw	r30, 0x00	; 0
     b1c:	81 f0       	breq	.+32     	; 0xb3e <__floatunsisf+0xe0>
     b1e:	0e 2e       	mov	r0, r30
     b20:	04 c0       	rjmp	.+8      	; 0xb2a <__floatunsisf+0xcc>
     b22:	ee 0c       	add	r14, r14
     b24:	ff 1c       	adc	r15, r15
     b26:	00 1f       	adc	r16, r16
     b28:	11 1f       	adc	r17, r17
     b2a:	0a 94       	dec	r0
     b2c:	d2 f7       	brpl	.-12     	; 0xb22 <__floatunsisf+0xc4>
     b2e:	ed 82       	std	Y+5, r14	; 0x05
     b30:	fe 82       	std	Y+6, r15	; 0x06
     b32:	0f 83       	std	Y+7, r16	; 0x07
     b34:	18 87       	std	Y+8, r17	; 0x08
     b36:	ce 1a       	sub	r12, r30
     b38:	df 0a       	sbc	r13, r31
     b3a:	dc 82       	std	Y+4, r13	; 0x04
     b3c:	cb 82       	std	Y+3, r12	; 0x03
     b3e:	1a 82       	std	Y+2, r1	; 0x02
     b40:	ce 01       	movw	r24, r28
     b42:	01 96       	adiw	r24, 0x01	; 1
     b44:	0e 94 f7 05 	call	0xbee	; 0xbee <__pack_f>
     b48:	28 96       	adiw	r28, 0x08	; 8
     b4a:	ea e0       	ldi	r30, 0x0A	; 10
     b4c:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__epilogue_restores__+0x10>

00000b50 <__clzsi2>:
     b50:	ef 92       	push	r14
     b52:	ff 92       	push	r15
     b54:	0f 93       	push	r16
     b56:	1f 93       	push	r17
     b58:	7b 01       	movw	r14, r22
     b5a:	8c 01       	movw	r16, r24
     b5c:	80 e0       	ldi	r24, 0x00	; 0
     b5e:	e8 16       	cp	r14, r24
     b60:	80 e0       	ldi	r24, 0x00	; 0
     b62:	f8 06       	cpc	r15, r24
     b64:	81 e0       	ldi	r24, 0x01	; 1
     b66:	08 07       	cpc	r16, r24
     b68:	80 e0       	ldi	r24, 0x00	; 0
     b6a:	18 07       	cpc	r17, r24
     b6c:	88 f4       	brcc	.+34     	; 0xb90 <__clzsi2+0x40>
     b6e:	8f ef       	ldi	r24, 0xFF	; 255
     b70:	e8 16       	cp	r14, r24
     b72:	f1 04       	cpc	r15, r1
     b74:	01 05       	cpc	r16, r1
     b76:	11 05       	cpc	r17, r1
     b78:	31 f0       	breq	.+12     	; 0xb86 <__clzsi2+0x36>
     b7a:	28 f0       	brcs	.+10     	; 0xb86 <__clzsi2+0x36>
     b7c:	88 e0       	ldi	r24, 0x08	; 8
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	a0 e0       	ldi	r26, 0x00	; 0
     b82:	b0 e0       	ldi	r27, 0x00	; 0
     b84:	17 c0       	rjmp	.+46     	; 0xbb4 <__clzsi2+0x64>
     b86:	80 e0       	ldi	r24, 0x00	; 0
     b88:	90 e0       	ldi	r25, 0x00	; 0
     b8a:	a0 e0       	ldi	r26, 0x00	; 0
     b8c:	b0 e0       	ldi	r27, 0x00	; 0
     b8e:	12 c0       	rjmp	.+36     	; 0xbb4 <__clzsi2+0x64>
     b90:	80 e0       	ldi	r24, 0x00	; 0
     b92:	e8 16       	cp	r14, r24
     b94:	80 e0       	ldi	r24, 0x00	; 0
     b96:	f8 06       	cpc	r15, r24
     b98:	80 e0       	ldi	r24, 0x00	; 0
     b9a:	08 07       	cpc	r16, r24
     b9c:	81 e0       	ldi	r24, 0x01	; 1
     b9e:	18 07       	cpc	r17, r24
     ba0:	28 f0       	brcs	.+10     	; 0xbac <__clzsi2+0x5c>
     ba2:	88 e1       	ldi	r24, 0x18	; 24
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	a0 e0       	ldi	r26, 0x00	; 0
     ba8:	b0 e0       	ldi	r27, 0x00	; 0
     baa:	04 c0       	rjmp	.+8      	; 0xbb4 <__clzsi2+0x64>
     bac:	80 e1       	ldi	r24, 0x10	; 16
     bae:	90 e0       	ldi	r25, 0x00	; 0
     bb0:	a0 e0       	ldi	r26, 0x00	; 0
     bb2:	b0 e0       	ldi	r27, 0x00	; 0
     bb4:	20 e2       	ldi	r18, 0x20	; 32
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	40 e0       	ldi	r20, 0x00	; 0
     bba:	50 e0       	ldi	r21, 0x00	; 0
     bbc:	28 1b       	sub	r18, r24
     bbe:	39 0b       	sbc	r19, r25
     bc0:	4a 0b       	sbc	r20, r26
     bc2:	5b 0b       	sbc	r21, r27
     bc4:	04 c0       	rjmp	.+8      	; 0xbce <__clzsi2+0x7e>
     bc6:	16 95       	lsr	r17
     bc8:	07 95       	ror	r16
     bca:	f7 94       	ror	r15
     bcc:	e7 94       	ror	r14
     bce:	8a 95       	dec	r24
     bd0:	d2 f7       	brpl	.-12     	; 0xbc6 <__clzsi2+0x76>
     bd2:	f7 01       	movw	r30, r14
     bd4:	ea 57       	subi	r30, 0x7A	; 122
     bd6:	ff 4f       	sbci	r31, 0xFF	; 255
     bd8:	80 81       	ld	r24, Z
     bda:	28 1b       	sub	r18, r24
     bdc:	31 09       	sbc	r19, r1
     bde:	41 09       	sbc	r20, r1
     be0:	51 09       	sbc	r21, r1
     be2:	c9 01       	movw	r24, r18
     be4:	1f 91       	pop	r17
     be6:	0f 91       	pop	r16
     be8:	ff 90       	pop	r15
     bea:	ef 90       	pop	r14
     bec:	08 95       	ret

00000bee <__pack_f>:
     bee:	df 92       	push	r13
     bf0:	ef 92       	push	r14
     bf2:	ff 92       	push	r15
     bf4:	0f 93       	push	r16
     bf6:	1f 93       	push	r17
     bf8:	fc 01       	movw	r30, r24
     bfa:	e4 80       	ldd	r14, Z+4	; 0x04
     bfc:	f5 80       	ldd	r15, Z+5	; 0x05
     bfe:	06 81       	ldd	r16, Z+6	; 0x06
     c00:	17 81       	ldd	r17, Z+7	; 0x07
     c02:	d1 80       	ldd	r13, Z+1	; 0x01
     c04:	80 81       	ld	r24, Z
     c06:	82 30       	cpi	r24, 0x02	; 2
     c08:	48 f4       	brcc	.+18     	; 0xc1c <__pack_f+0x2e>
     c0a:	80 e0       	ldi	r24, 0x00	; 0
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	a0 e1       	ldi	r26, 0x10	; 16
     c10:	b0 e0       	ldi	r27, 0x00	; 0
     c12:	e8 2a       	or	r14, r24
     c14:	f9 2a       	or	r15, r25
     c16:	0a 2b       	or	r16, r26
     c18:	1b 2b       	or	r17, r27
     c1a:	a5 c0       	rjmp	.+330    	; 0xd66 <__pack_f+0x178>
     c1c:	84 30       	cpi	r24, 0x04	; 4
     c1e:	09 f4       	brne	.+2      	; 0xc22 <__pack_f+0x34>
     c20:	9f c0       	rjmp	.+318    	; 0xd60 <__pack_f+0x172>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	21 f4       	brne	.+8      	; 0xc2e <__pack_f+0x40>
     c26:	ee 24       	eor	r14, r14
     c28:	ff 24       	eor	r15, r15
     c2a:	87 01       	movw	r16, r14
     c2c:	05 c0       	rjmp	.+10     	; 0xc38 <__pack_f+0x4a>
     c2e:	e1 14       	cp	r14, r1
     c30:	f1 04       	cpc	r15, r1
     c32:	01 05       	cpc	r16, r1
     c34:	11 05       	cpc	r17, r1
     c36:	19 f4       	brne	.+6      	; 0xc3e <__pack_f+0x50>
     c38:	e0 e0       	ldi	r30, 0x00	; 0
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	96 c0       	rjmp	.+300    	; 0xd6a <__pack_f+0x17c>
     c3e:	62 81       	ldd	r22, Z+2	; 0x02
     c40:	73 81       	ldd	r23, Z+3	; 0x03
     c42:	9f ef       	ldi	r25, 0xFF	; 255
     c44:	62 38       	cpi	r22, 0x82	; 130
     c46:	79 07       	cpc	r23, r25
     c48:	0c f0       	brlt	.+2      	; 0xc4c <__pack_f+0x5e>
     c4a:	5b c0       	rjmp	.+182    	; 0xd02 <__pack_f+0x114>
     c4c:	22 e8       	ldi	r18, 0x82	; 130
     c4e:	3f ef       	ldi	r19, 0xFF	; 255
     c50:	26 1b       	sub	r18, r22
     c52:	37 0b       	sbc	r19, r23
     c54:	2a 31       	cpi	r18, 0x1A	; 26
     c56:	31 05       	cpc	r19, r1
     c58:	2c f0       	brlt	.+10     	; 0xc64 <__pack_f+0x76>
     c5a:	20 e0       	ldi	r18, 0x00	; 0
     c5c:	30 e0       	ldi	r19, 0x00	; 0
     c5e:	40 e0       	ldi	r20, 0x00	; 0
     c60:	50 e0       	ldi	r21, 0x00	; 0
     c62:	2a c0       	rjmp	.+84     	; 0xcb8 <__pack_f+0xca>
     c64:	b8 01       	movw	r22, r16
     c66:	a7 01       	movw	r20, r14
     c68:	02 2e       	mov	r0, r18
     c6a:	04 c0       	rjmp	.+8      	; 0xc74 <__pack_f+0x86>
     c6c:	76 95       	lsr	r23
     c6e:	67 95       	ror	r22
     c70:	57 95       	ror	r21
     c72:	47 95       	ror	r20
     c74:	0a 94       	dec	r0
     c76:	d2 f7       	brpl	.-12     	; 0xc6c <__pack_f+0x7e>
     c78:	81 e0       	ldi	r24, 0x01	; 1
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	a0 e0       	ldi	r26, 0x00	; 0
     c7e:	b0 e0       	ldi	r27, 0x00	; 0
     c80:	04 c0       	rjmp	.+8      	; 0xc8a <__pack_f+0x9c>
     c82:	88 0f       	add	r24, r24
     c84:	99 1f       	adc	r25, r25
     c86:	aa 1f       	adc	r26, r26
     c88:	bb 1f       	adc	r27, r27
     c8a:	2a 95       	dec	r18
     c8c:	d2 f7       	brpl	.-12     	; 0xc82 <__pack_f+0x94>
     c8e:	01 97       	sbiw	r24, 0x01	; 1
     c90:	a1 09       	sbc	r26, r1
     c92:	b1 09       	sbc	r27, r1
     c94:	8e 21       	and	r24, r14
     c96:	9f 21       	and	r25, r15
     c98:	a0 23       	and	r26, r16
     c9a:	b1 23       	and	r27, r17
     c9c:	00 97       	sbiw	r24, 0x00	; 0
     c9e:	a1 05       	cpc	r26, r1
     ca0:	b1 05       	cpc	r27, r1
     ca2:	21 f0       	breq	.+8      	; 0xcac <__pack_f+0xbe>
     ca4:	81 e0       	ldi	r24, 0x01	; 1
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	a0 e0       	ldi	r26, 0x00	; 0
     caa:	b0 e0       	ldi	r27, 0x00	; 0
     cac:	9a 01       	movw	r18, r20
     cae:	ab 01       	movw	r20, r22
     cb0:	28 2b       	or	r18, r24
     cb2:	39 2b       	or	r19, r25
     cb4:	4a 2b       	or	r20, r26
     cb6:	5b 2b       	or	r21, r27
     cb8:	da 01       	movw	r26, r20
     cba:	c9 01       	movw	r24, r18
     cbc:	8f 77       	andi	r24, 0x7F	; 127
     cbe:	90 70       	andi	r25, 0x00	; 0
     cc0:	a0 70       	andi	r26, 0x00	; 0
     cc2:	b0 70       	andi	r27, 0x00	; 0
     cc4:	80 34       	cpi	r24, 0x40	; 64
     cc6:	91 05       	cpc	r25, r1
     cc8:	a1 05       	cpc	r26, r1
     cca:	b1 05       	cpc	r27, r1
     ccc:	39 f4       	brne	.+14     	; 0xcdc <__pack_f+0xee>
     cce:	27 ff       	sbrs	r18, 7
     cd0:	09 c0       	rjmp	.+18     	; 0xce4 <__pack_f+0xf6>
     cd2:	20 5c       	subi	r18, 0xC0	; 192
     cd4:	3f 4f       	sbci	r19, 0xFF	; 255
     cd6:	4f 4f       	sbci	r20, 0xFF	; 255
     cd8:	5f 4f       	sbci	r21, 0xFF	; 255
     cda:	04 c0       	rjmp	.+8      	; 0xce4 <__pack_f+0xf6>
     cdc:	21 5c       	subi	r18, 0xC1	; 193
     cde:	3f 4f       	sbci	r19, 0xFF	; 255
     ce0:	4f 4f       	sbci	r20, 0xFF	; 255
     ce2:	5f 4f       	sbci	r21, 0xFF	; 255
     ce4:	e0 e0       	ldi	r30, 0x00	; 0
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	20 30       	cpi	r18, 0x00	; 0
     cea:	a0 e0       	ldi	r26, 0x00	; 0
     cec:	3a 07       	cpc	r19, r26
     cee:	a0 e0       	ldi	r26, 0x00	; 0
     cf0:	4a 07       	cpc	r20, r26
     cf2:	a0 e4       	ldi	r26, 0x40	; 64
     cf4:	5a 07       	cpc	r21, r26
     cf6:	10 f0       	brcs	.+4      	; 0xcfc <__pack_f+0x10e>
     cf8:	e1 e0       	ldi	r30, 0x01	; 1
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	79 01       	movw	r14, r18
     cfe:	8a 01       	movw	r16, r20
     d00:	27 c0       	rjmp	.+78     	; 0xd50 <__pack_f+0x162>
     d02:	60 38       	cpi	r22, 0x80	; 128
     d04:	71 05       	cpc	r23, r1
     d06:	64 f5       	brge	.+88     	; 0xd60 <__pack_f+0x172>
     d08:	fb 01       	movw	r30, r22
     d0a:	e1 58       	subi	r30, 0x81	; 129
     d0c:	ff 4f       	sbci	r31, 0xFF	; 255
     d0e:	d8 01       	movw	r26, r16
     d10:	c7 01       	movw	r24, r14
     d12:	8f 77       	andi	r24, 0x7F	; 127
     d14:	90 70       	andi	r25, 0x00	; 0
     d16:	a0 70       	andi	r26, 0x00	; 0
     d18:	b0 70       	andi	r27, 0x00	; 0
     d1a:	80 34       	cpi	r24, 0x40	; 64
     d1c:	91 05       	cpc	r25, r1
     d1e:	a1 05       	cpc	r26, r1
     d20:	b1 05       	cpc	r27, r1
     d22:	39 f4       	brne	.+14     	; 0xd32 <__pack_f+0x144>
     d24:	e7 fe       	sbrs	r14, 7
     d26:	0d c0       	rjmp	.+26     	; 0xd42 <__pack_f+0x154>
     d28:	80 e4       	ldi	r24, 0x40	; 64
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	a0 e0       	ldi	r26, 0x00	; 0
     d2e:	b0 e0       	ldi	r27, 0x00	; 0
     d30:	04 c0       	rjmp	.+8      	; 0xd3a <__pack_f+0x14c>
     d32:	8f e3       	ldi	r24, 0x3F	; 63
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	a0 e0       	ldi	r26, 0x00	; 0
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	e8 0e       	add	r14, r24
     d3c:	f9 1e       	adc	r15, r25
     d3e:	0a 1f       	adc	r16, r26
     d40:	1b 1f       	adc	r17, r27
     d42:	17 ff       	sbrs	r17, 7
     d44:	05 c0       	rjmp	.+10     	; 0xd50 <__pack_f+0x162>
     d46:	16 95       	lsr	r17
     d48:	07 95       	ror	r16
     d4a:	f7 94       	ror	r15
     d4c:	e7 94       	ror	r14
     d4e:	31 96       	adiw	r30, 0x01	; 1
     d50:	87 e0       	ldi	r24, 0x07	; 7
     d52:	16 95       	lsr	r17
     d54:	07 95       	ror	r16
     d56:	f7 94       	ror	r15
     d58:	e7 94       	ror	r14
     d5a:	8a 95       	dec	r24
     d5c:	d1 f7       	brne	.-12     	; 0xd52 <__pack_f+0x164>
     d5e:	05 c0       	rjmp	.+10     	; 0xd6a <__pack_f+0x17c>
     d60:	ee 24       	eor	r14, r14
     d62:	ff 24       	eor	r15, r15
     d64:	87 01       	movw	r16, r14
     d66:	ef ef       	ldi	r30, 0xFF	; 255
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	6e 2f       	mov	r22, r30
     d6c:	67 95       	ror	r22
     d6e:	66 27       	eor	r22, r22
     d70:	67 95       	ror	r22
     d72:	90 2f       	mov	r25, r16
     d74:	9f 77       	andi	r25, 0x7F	; 127
     d76:	d7 94       	ror	r13
     d78:	dd 24       	eor	r13, r13
     d7a:	d7 94       	ror	r13
     d7c:	8e 2f       	mov	r24, r30
     d7e:	86 95       	lsr	r24
     d80:	49 2f       	mov	r20, r25
     d82:	46 2b       	or	r20, r22
     d84:	58 2f       	mov	r21, r24
     d86:	5d 29       	or	r21, r13
     d88:	b7 01       	movw	r22, r14
     d8a:	ca 01       	movw	r24, r20
     d8c:	1f 91       	pop	r17
     d8e:	0f 91       	pop	r16
     d90:	ff 90       	pop	r15
     d92:	ef 90       	pop	r14
     d94:	df 90       	pop	r13
     d96:	08 95       	ret

00000d98 <__unpack_f>:
     d98:	fc 01       	movw	r30, r24
     d9a:	db 01       	movw	r26, r22
     d9c:	40 81       	ld	r20, Z
     d9e:	51 81       	ldd	r21, Z+1	; 0x01
     da0:	22 81       	ldd	r18, Z+2	; 0x02
     da2:	62 2f       	mov	r22, r18
     da4:	6f 77       	andi	r22, 0x7F	; 127
     da6:	70 e0       	ldi	r23, 0x00	; 0
     da8:	22 1f       	adc	r18, r18
     daa:	22 27       	eor	r18, r18
     dac:	22 1f       	adc	r18, r18
     dae:	93 81       	ldd	r25, Z+3	; 0x03
     db0:	89 2f       	mov	r24, r25
     db2:	88 0f       	add	r24, r24
     db4:	82 2b       	or	r24, r18
     db6:	28 2f       	mov	r18, r24
     db8:	30 e0       	ldi	r19, 0x00	; 0
     dba:	99 1f       	adc	r25, r25
     dbc:	99 27       	eor	r25, r25
     dbe:	99 1f       	adc	r25, r25
     dc0:	11 96       	adiw	r26, 0x01	; 1
     dc2:	9c 93       	st	X, r25
     dc4:	11 97       	sbiw	r26, 0x01	; 1
     dc6:	21 15       	cp	r18, r1
     dc8:	31 05       	cpc	r19, r1
     dca:	a9 f5       	brne	.+106    	; 0xe36 <__unpack_f+0x9e>
     dcc:	41 15       	cp	r20, r1
     dce:	51 05       	cpc	r21, r1
     dd0:	61 05       	cpc	r22, r1
     dd2:	71 05       	cpc	r23, r1
     dd4:	11 f4       	brne	.+4      	; 0xdda <__unpack_f+0x42>
     dd6:	82 e0       	ldi	r24, 0x02	; 2
     dd8:	37 c0       	rjmp	.+110    	; 0xe48 <__unpack_f+0xb0>
     dda:	82 e8       	ldi	r24, 0x82	; 130
     ddc:	9f ef       	ldi	r25, 0xFF	; 255
     dde:	13 96       	adiw	r26, 0x03	; 3
     de0:	9c 93       	st	X, r25
     de2:	8e 93       	st	-X, r24
     de4:	12 97       	sbiw	r26, 0x02	; 2
     de6:	9a 01       	movw	r18, r20
     de8:	ab 01       	movw	r20, r22
     dea:	67 e0       	ldi	r22, 0x07	; 7
     dec:	22 0f       	add	r18, r18
     dee:	33 1f       	adc	r19, r19
     df0:	44 1f       	adc	r20, r20
     df2:	55 1f       	adc	r21, r21
     df4:	6a 95       	dec	r22
     df6:	d1 f7       	brne	.-12     	; 0xdec <__unpack_f+0x54>
     df8:	83 e0       	ldi	r24, 0x03	; 3
     dfa:	8c 93       	st	X, r24
     dfc:	0d c0       	rjmp	.+26     	; 0xe18 <__unpack_f+0x80>
     dfe:	22 0f       	add	r18, r18
     e00:	33 1f       	adc	r19, r19
     e02:	44 1f       	adc	r20, r20
     e04:	55 1f       	adc	r21, r21
     e06:	12 96       	adiw	r26, 0x02	; 2
     e08:	8d 91       	ld	r24, X+
     e0a:	9c 91       	ld	r25, X
     e0c:	13 97       	sbiw	r26, 0x03	; 3
     e0e:	01 97       	sbiw	r24, 0x01	; 1
     e10:	13 96       	adiw	r26, 0x03	; 3
     e12:	9c 93       	st	X, r25
     e14:	8e 93       	st	-X, r24
     e16:	12 97       	sbiw	r26, 0x02	; 2
     e18:	20 30       	cpi	r18, 0x00	; 0
     e1a:	80 e0       	ldi	r24, 0x00	; 0
     e1c:	38 07       	cpc	r19, r24
     e1e:	80 e0       	ldi	r24, 0x00	; 0
     e20:	48 07       	cpc	r20, r24
     e22:	80 e4       	ldi	r24, 0x40	; 64
     e24:	58 07       	cpc	r21, r24
     e26:	58 f3       	brcs	.-42     	; 0xdfe <__unpack_f+0x66>
     e28:	14 96       	adiw	r26, 0x04	; 4
     e2a:	2d 93       	st	X+, r18
     e2c:	3d 93       	st	X+, r19
     e2e:	4d 93       	st	X+, r20
     e30:	5c 93       	st	X, r21
     e32:	17 97       	sbiw	r26, 0x07	; 7
     e34:	08 95       	ret
     e36:	2f 3f       	cpi	r18, 0xFF	; 255
     e38:	31 05       	cpc	r19, r1
     e3a:	79 f4       	brne	.+30     	; 0xe5a <__unpack_f+0xc2>
     e3c:	41 15       	cp	r20, r1
     e3e:	51 05       	cpc	r21, r1
     e40:	61 05       	cpc	r22, r1
     e42:	71 05       	cpc	r23, r1
     e44:	19 f4       	brne	.+6      	; 0xe4c <__unpack_f+0xb4>
     e46:	84 e0       	ldi	r24, 0x04	; 4
     e48:	8c 93       	st	X, r24
     e4a:	08 95       	ret
     e4c:	64 ff       	sbrs	r22, 4
     e4e:	03 c0       	rjmp	.+6      	; 0xe56 <__unpack_f+0xbe>
     e50:	81 e0       	ldi	r24, 0x01	; 1
     e52:	8c 93       	st	X, r24
     e54:	12 c0       	rjmp	.+36     	; 0xe7a <__unpack_f+0xe2>
     e56:	1c 92       	st	X, r1
     e58:	10 c0       	rjmp	.+32     	; 0xe7a <__unpack_f+0xe2>
     e5a:	2f 57       	subi	r18, 0x7F	; 127
     e5c:	30 40       	sbci	r19, 0x00	; 0
     e5e:	13 96       	adiw	r26, 0x03	; 3
     e60:	3c 93       	st	X, r19
     e62:	2e 93       	st	-X, r18
     e64:	12 97       	sbiw	r26, 0x02	; 2
     e66:	83 e0       	ldi	r24, 0x03	; 3
     e68:	8c 93       	st	X, r24
     e6a:	87 e0       	ldi	r24, 0x07	; 7
     e6c:	44 0f       	add	r20, r20
     e6e:	55 1f       	adc	r21, r21
     e70:	66 1f       	adc	r22, r22
     e72:	77 1f       	adc	r23, r23
     e74:	8a 95       	dec	r24
     e76:	d1 f7       	brne	.-12     	; 0xe6c <__unpack_f+0xd4>
     e78:	70 64       	ori	r23, 0x40	; 64
     e7a:	14 96       	adiw	r26, 0x04	; 4
     e7c:	4d 93       	st	X+, r20
     e7e:	5d 93       	st	X+, r21
     e80:	6d 93       	st	X+, r22
     e82:	7c 93       	st	X, r23
     e84:	17 97       	sbiw	r26, 0x07	; 7
     e86:	08 95       	ret

00000e88 <__fpcmp_parts_f>:
     e88:	1f 93       	push	r17
     e8a:	dc 01       	movw	r26, r24
     e8c:	fb 01       	movw	r30, r22
     e8e:	9c 91       	ld	r25, X
     e90:	92 30       	cpi	r25, 0x02	; 2
     e92:	08 f4       	brcc	.+2      	; 0xe96 <__fpcmp_parts_f+0xe>
     e94:	47 c0       	rjmp	.+142    	; 0xf24 <__fpcmp_parts_f+0x9c>
     e96:	80 81       	ld	r24, Z
     e98:	82 30       	cpi	r24, 0x02	; 2
     e9a:	08 f4       	brcc	.+2      	; 0xe9e <__fpcmp_parts_f+0x16>
     e9c:	43 c0       	rjmp	.+134    	; 0xf24 <__fpcmp_parts_f+0x9c>
     e9e:	94 30       	cpi	r25, 0x04	; 4
     ea0:	51 f4       	brne	.+20     	; 0xeb6 <__fpcmp_parts_f+0x2e>
     ea2:	11 96       	adiw	r26, 0x01	; 1
     ea4:	1c 91       	ld	r17, X
     ea6:	84 30       	cpi	r24, 0x04	; 4
     ea8:	99 f5       	brne	.+102    	; 0xf10 <__fpcmp_parts_f+0x88>
     eaa:	81 81       	ldd	r24, Z+1	; 0x01
     eac:	68 2f       	mov	r22, r24
     eae:	70 e0       	ldi	r23, 0x00	; 0
     eb0:	61 1b       	sub	r22, r17
     eb2:	71 09       	sbc	r23, r1
     eb4:	3f c0       	rjmp	.+126    	; 0xf34 <__fpcmp_parts_f+0xac>
     eb6:	84 30       	cpi	r24, 0x04	; 4
     eb8:	21 f0       	breq	.+8      	; 0xec2 <__fpcmp_parts_f+0x3a>
     eba:	92 30       	cpi	r25, 0x02	; 2
     ebc:	31 f4       	brne	.+12     	; 0xeca <__fpcmp_parts_f+0x42>
     ebe:	82 30       	cpi	r24, 0x02	; 2
     ec0:	b9 f1       	breq	.+110    	; 0xf30 <__fpcmp_parts_f+0xa8>
     ec2:	81 81       	ldd	r24, Z+1	; 0x01
     ec4:	88 23       	and	r24, r24
     ec6:	89 f1       	breq	.+98     	; 0xf2a <__fpcmp_parts_f+0xa2>
     ec8:	2d c0       	rjmp	.+90     	; 0xf24 <__fpcmp_parts_f+0x9c>
     eca:	11 96       	adiw	r26, 0x01	; 1
     ecc:	1c 91       	ld	r17, X
     ece:	11 97       	sbiw	r26, 0x01	; 1
     ed0:	82 30       	cpi	r24, 0x02	; 2
     ed2:	f1 f0       	breq	.+60     	; 0xf10 <__fpcmp_parts_f+0x88>
     ed4:	81 81       	ldd	r24, Z+1	; 0x01
     ed6:	18 17       	cp	r17, r24
     ed8:	d9 f4       	brne	.+54     	; 0xf10 <__fpcmp_parts_f+0x88>
     eda:	12 96       	adiw	r26, 0x02	; 2
     edc:	2d 91       	ld	r18, X+
     ede:	3c 91       	ld	r19, X
     ee0:	13 97       	sbiw	r26, 0x03	; 3
     ee2:	82 81       	ldd	r24, Z+2	; 0x02
     ee4:	93 81       	ldd	r25, Z+3	; 0x03
     ee6:	82 17       	cp	r24, r18
     ee8:	93 07       	cpc	r25, r19
     eea:	94 f0       	brlt	.+36     	; 0xf10 <__fpcmp_parts_f+0x88>
     eec:	28 17       	cp	r18, r24
     eee:	39 07       	cpc	r19, r25
     ef0:	bc f0       	brlt	.+46     	; 0xf20 <__fpcmp_parts_f+0x98>
     ef2:	14 96       	adiw	r26, 0x04	; 4
     ef4:	8d 91       	ld	r24, X+
     ef6:	9d 91       	ld	r25, X+
     ef8:	0d 90       	ld	r0, X+
     efa:	bc 91       	ld	r27, X
     efc:	a0 2d       	mov	r26, r0
     efe:	24 81       	ldd	r18, Z+4	; 0x04
     f00:	35 81       	ldd	r19, Z+5	; 0x05
     f02:	46 81       	ldd	r20, Z+6	; 0x06
     f04:	57 81       	ldd	r21, Z+7	; 0x07
     f06:	28 17       	cp	r18, r24
     f08:	39 07       	cpc	r19, r25
     f0a:	4a 07       	cpc	r20, r26
     f0c:	5b 07       	cpc	r21, r27
     f0e:	18 f4       	brcc	.+6      	; 0xf16 <__fpcmp_parts_f+0x8e>
     f10:	11 23       	and	r17, r17
     f12:	41 f0       	breq	.+16     	; 0xf24 <__fpcmp_parts_f+0x9c>
     f14:	0a c0       	rjmp	.+20     	; 0xf2a <__fpcmp_parts_f+0xa2>
     f16:	82 17       	cp	r24, r18
     f18:	93 07       	cpc	r25, r19
     f1a:	a4 07       	cpc	r26, r20
     f1c:	b5 07       	cpc	r27, r21
     f1e:	40 f4       	brcc	.+16     	; 0xf30 <__fpcmp_parts_f+0xa8>
     f20:	11 23       	and	r17, r17
     f22:	19 f0       	breq	.+6      	; 0xf2a <__fpcmp_parts_f+0xa2>
     f24:	61 e0       	ldi	r22, 0x01	; 1
     f26:	70 e0       	ldi	r23, 0x00	; 0
     f28:	05 c0       	rjmp	.+10     	; 0xf34 <__fpcmp_parts_f+0xac>
     f2a:	6f ef       	ldi	r22, 0xFF	; 255
     f2c:	7f ef       	ldi	r23, 0xFF	; 255
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <__fpcmp_parts_f+0xac>
     f30:	60 e0       	ldi	r22, 0x00	; 0
     f32:	70 e0       	ldi	r23, 0x00	; 0
     f34:	cb 01       	movw	r24, r22
     f36:	1f 91       	pop	r17
     f38:	08 95       	ret

00000f3a <ADC_init>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void ADC_init(const ADC_ConfigType * Config_Ptr)
{
     f3a:	df 93       	push	r29
     f3c:	cf 93       	push	r28
     f3e:	00 d0       	rcall	.+0      	; 0xf40 <ADC_init+0x6>
     f40:	cd b7       	in	r28, 0x3d	; 61
     f42:	de b7       	in	r29, 0x3e	; 62
     f44:	9a 83       	std	Y+2, r25	; 0x02
     f46:	89 83       	std	Y+1, r24	; 0x01
	/* ADMUX Register Bits Description:
	 * REFS1:0 = 00 to choose to connect external reference voltage by input this voltage through AREF pin as a default
	 * ADLAR   = 0 right adjusted
	 * MUX4:0  = 00000 to choose channel 0 as initialization*/
	ADMUX = 0;
     f48:	e7 e2       	ldi	r30, 0x27	; 39
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	10 82       	st	Z, r1
	/*if the internal 2.56 reference voltage to be used*/
	if(Config_Ptr->ref_volt==2.56){
     f4e:	e9 81       	ldd	r30, Y+1	; 0x01
     f50:	fa 81       	ldd	r31, Y+2	; 0x02
     f52:	80 81       	ld	r24, Z
     f54:	88 2f       	mov	r24, r24
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	aa 27       	eor	r26, r26
     f5a:	97 fd       	sbrc	r25, 7
     f5c:	a0 95       	com	r26
     f5e:	ba 2f       	mov	r27, r26
     f60:	bc 01       	movw	r22, r24
     f62:	cd 01       	movw	r24, r26
     f64:	0e 94 7d 04 	call	0x8fa	; 0x8fa <__floatsisf>
     f68:	dc 01       	movw	r26, r24
     f6a:	cb 01       	movw	r24, r22
     f6c:	bc 01       	movw	r22, r24
     f6e:	cd 01       	movw	r24, r26
     f70:	2a e0       	ldi	r18, 0x0A	; 10
     f72:	37 ed       	ldi	r19, 0xD7	; 215
     f74:	43 e2       	ldi	r20, 0x23	; 35
     f76:	50 e4       	ldi	r21, 0x40	; 64
     f78:	0e 94 bd 03 	call	0x77a	; 0x77a <__eqsf2>
     f7c:	88 23       	and	r24, r24
     f7e:	71 f4       	brne	.+28     	; 0xf9c <ADC_init+0x62>
	SET_BIT(ADMUX,REFS1);
     f80:	a7 e2       	ldi	r26, 0x27	; 39
     f82:	b0 e0       	ldi	r27, 0x00	; 0
     f84:	e7 e2       	ldi	r30, 0x27	; 39
     f86:	f0 e0       	ldi	r31, 0x00	; 0
     f88:	80 81       	ld	r24, Z
     f8a:	80 68       	ori	r24, 0x80	; 128
     f8c:	8c 93       	st	X, r24
	SET_BIT(ADMUX,REFS0);}
     f8e:	a7 e2       	ldi	r26, 0x27	; 39
     f90:	b0 e0       	ldi	r27, 0x00	; 0
     f92:	e7 e2       	ldi	r30, 0x27	; 39
     f94:	f0 e0       	ldi	r31, 0x00	; 0
     f96:	80 81       	ld	r24, Z
     f98:	80 64       	ori	r24, 0x40	; 64
     f9a:	8c 93       	st	X, r24
	 * ADEN    = 1 Enable ADC
	 * ADIE    = 0 Disable ADC Interrupt
	 * ADATE   = 0 Disable Auto Trigger
	 * ADPS2:0 = 011 to choose ADC_Clock=F_CPU/8=1Mhz/8=125Khz --> ADC must operate in range 50-200Khz
	 ADPS2:0 = to choose the prescaler 4 or 8 or 16 or 32 or 64 or 128 */
	ADCSRA |= (1<<ADEN);
     f9c:	a6 e2       	ldi	r26, 0x26	; 38
     f9e:	b0 e0       	ldi	r27, 0x00	; 0
     fa0:	e6 e2       	ldi	r30, 0x26	; 38
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	80 68       	ori	r24, 0x80	; 128
     fa8:	8c 93       	st	X, r24
#if(PRESCALER==4)
	ADCSRA |=  (1<<ADPS1);
#elif(PRESCALER==8)
	ADCSRA |=  (1<<ADPS1) | (1<<ADPS0);
     faa:	a6 e2       	ldi	r26, 0x26	; 38
     fac:	b0 e0       	ldi	r27, 0x00	; 0
     fae:	e6 e2       	ldi	r30, 0x26	; 38
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	83 60       	ori	r24, 0x03	; 3
     fb6:	8c 93       	st	X, r24
#elif(PRESCALER==64)
	ADCSRA |=  (1<<ADPS1) | (1<<ADPS2);
#elif(PRESCALER==128)
	ADCSRA |=  (1<<ADPS1) | (1<<ADPS2) | (1<<ADPS0);
#endif
}
     fb8:	0f 90       	pop	r0
     fba:	0f 90       	pop	r0
     fbc:	cf 91       	pop	r28
     fbe:	df 91       	pop	r29
     fc0:	08 95       	ret

00000fc2 <ADC_readChannel>:

uint16 ADC_readChannel(uint8 channel_num)
{
     fc2:	df 93       	push	r29
     fc4:	cf 93       	push	r28
     fc6:	0f 92       	push	r0
     fc8:	cd b7       	in	r28, 0x3d	; 61
     fca:	de b7       	in	r29, 0x3e	; 62
     fcc:	89 83       	std	Y+1, r24	; 0x01
	channel_num &= 0x07; /* Input channel number must be from 0 --> 7 */
     fce:	89 81       	ldd	r24, Y+1	; 0x01
     fd0:	87 70       	andi	r24, 0x07	; 7
     fd2:	89 83       	std	Y+1, r24	; 0x01
	ADMUX &= 0xE0; /* Clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
     fd4:	a7 e2       	ldi	r26, 0x27	; 39
     fd6:	b0 e0       	ldi	r27, 0x00	; 0
     fd8:	e7 e2       	ldi	r30, 0x27	; 39
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
     fde:	80 7e       	andi	r24, 0xE0	; 224
     fe0:	8c 93       	st	X, r24
	ADMUX = ADMUX | channel_num; /* Choose the correct channel by setting the channel number in MUX4:0 bits */
     fe2:	a7 e2       	ldi	r26, 0x27	; 39
     fe4:	b0 e0       	ldi	r27, 0x00	; 0
     fe6:	e7 e2       	ldi	r30, 0x27	; 39
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	90 81       	ld	r25, Z
     fec:	89 81       	ldd	r24, Y+1	; 0x01
     fee:	89 2b       	or	r24, r25
     ff0:	8c 93       	st	X, r24
	SET_BIT(ADCSRA,ADSC); /* Start conversion write '1' to ADSC */
     ff2:	a6 e2       	ldi	r26, 0x26	; 38
     ff4:	b0 e0       	ldi	r27, 0x00	; 0
     ff6:	e6 e2       	ldi	r30, 0x26	; 38
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	80 81       	ld	r24, Z
     ffc:	80 64       	ori	r24, 0x40	; 64
     ffe:	8c 93       	st	X, r24
	while(BIT_IS_CLEAR(ADCSRA,ADIF)); /* Wait for conversion to complete, ADIF becomes '1' */
    1000:	e6 e2       	ldi	r30, 0x26	; 38
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	80 81       	ld	r24, Z
    1006:	88 2f       	mov	r24, r24
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	80 71       	andi	r24, 0x10	; 16
    100c:	90 70       	andi	r25, 0x00	; 0
    100e:	00 97       	sbiw	r24, 0x00	; 0
    1010:	b9 f3       	breq	.-18     	; 0x1000 <ADC_readChannel+0x3e>
	SET_BIT(ADCSRA,ADIF); /* Clear ADIF by write '1' to it :) */
    1012:	a6 e2       	ldi	r26, 0x26	; 38
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	e6 e2       	ldi	r30, 0x26	; 38
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	80 81       	ld	r24, Z
    101c:	80 61       	ori	r24, 0x10	; 16
    101e:	8c 93       	st	X, r24
	return ADC; /* Read the digital value from the data register */
    1020:	e4 e2       	ldi	r30, 0x24	; 36
    1022:	f0 e0       	ldi	r31, 0x00	; 0
    1024:	80 81       	ld	r24, Z
    1026:	91 81       	ldd	r25, Z+1	; 0x01
}
    1028:	0f 90       	pop	r0
    102a:	cf 91       	pop	r28
    102c:	df 91       	pop	r29
    102e:	08 95       	ret

00001030 <DcMotor_Init>:
 *                      Functions Definitions                                  *
 *******************************************************************************/
 /* Description :
 * Initialize the DC_MOTOR:
 * 1. Setup the MOTOR pins directions by use the GPIO driver.*/
void DcMotor_Init(void){
    1030:	df 93       	push	r29
    1032:	cf 93       	push	r28
    1034:	cd b7       	in	r28, 0x3d	; 61
    1036:	de b7       	in	r29, 0x3e	; 62
	/*Set the 2 pins of the motor to output pins*/
	GPIO_setupPinDirection(MOTOR_PORT,MOTOR_PIN1,PIN_OUTPUT);
    1038:	81 e0       	ldi	r24, 0x01	; 1
    103a:	60 e0       	ldi	r22, 0x00	; 0
    103c:	41 e0       	ldi	r20, 0x01	; 1
    103e:	0e 94 58 08 	call	0x10b0	; 0x10b0 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_PORT,MOTOR_PIN2,PIN_OUTPUT);
    1042:	81 e0       	ldi	r24, 0x01	; 1
    1044:	61 e0       	ldi	r22, 0x01	; 1
    1046:	41 e0       	ldi	r20, 0x01	; 1
    1048:	0e 94 58 08 	call	0x10b0	; 0x10b0 <GPIO_setupPinDirection>
	/*Initialize the output of the 2 pins with zeros*/
	GPIO_writePin(MOTOR_PORT,MOTOR_PIN1,LOGIC_LOW);
    104c:	81 e0       	ldi	r24, 0x01	; 1
    104e:	60 e0       	ldi	r22, 0x00	; 0
    1050:	40 e0       	ldi	r20, 0x00	; 0
    1052:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
	GPIO_writePin(MOTOR_PORT,MOTOR_PIN2,LOGIC_LOW);
    1056:	81 e0       	ldi	r24, 0x01	; 1
    1058:	61 e0       	ldi	r22, 0x01	; 1
    105a:	40 e0       	ldi	r20, 0x00	; 0
    105c:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
}
    1060:	cf 91       	pop	r28
    1062:	df 91       	pop	r29
    1064:	08 95       	ret

00001066 <DcMotor_Rotate>:
/* Description :
* Control the DC_MOTOR rotation
* Setup and starts Timer0 pwm signal by the use of pwm driver*/
void DcMotor_Rotate(DcMotor_State state,uint8 speed){
    1066:	df 93       	push	r29
    1068:	cf 93       	push	r28
    106a:	00 d0       	rcall	.+0      	; 0x106c <DcMotor_Rotate+0x6>
    106c:	cd b7       	in	r28, 0x3d	; 61
    106e:	de b7       	in	r29, 0x3e	; 62
    1070:	89 83       	std	Y+1, r24	; 0x01
    1072:	6a 83       	std	Y+2, r22	; 0x02
	/*check the state needed of the motor (0=Motor on clockwise rotation) or
	 (1=Motor off)*/
	if(state==0){
    1074:	89 81       	ldd	r24, Y+1	; 0x01
    1076:	88 23       	and	r24, r24
    1078:	31 f4       	brne	.+12     	; 0x1086 <DcMotor_Rotate+0x20>
		GPIO_writePin(MOTOR_PORT,MOTOR_PIN1,LOGIC_HIGH);
    107a:	81 e0       	ldi	r24, 0x01	; 1
    107c:	60 e0       	ldi	r22, 0x00	; 0
    107e:	41 e0       	ldi	r20, 0x01	; 1
    1080:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
    1084:	0d c0       	rjmp	.+26     	; 0x10a0 <DcMotor_Rotate+0x3a>
	}
	else if(state==1){
    1086:	89 81       	ldd	r24, Y+1	; 0x01
    1088:	81 30       	cpi	r24, 0x01	; 1
    108a:	51 f4       	brne	.+20     	; 0x10a0 <DcMotor_Rotate+0x3a>
		GPIO_writePin(MOTOR_PORT,MOTOR_PIN1,LOGIC_LOW);
    108c:	81 e0       	ldi	r24, 0x01	; 1
    108e:	60 e0       	ldi	r22, 0x00	; 0
    1090:	40 e0       	ldi	r20, 0x00	; 0
    1092:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT,MOTOR_PIN2,LOGIC_LOW);
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	61 e0       	ldi	r22, 0x01	; 1
    109a:	40 e0       	ldi	r20, 0x00	; 0
    109c:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
	}
/*start the pwm signal using the speed input as the duty cycle (0-100) by the use of pwm driver*/
	PWM_Timer0_Start(speed);
    10a0:	8a 81       	ldd	r24, Y+2	; 0x02
    10a2:	0e 94 13 11 	call	0x2226	; 0x2226 <PWM_Timer0_Start>

}
    10a6:	0f 90       	pop	r0
    10a8:	0f 90       	pop	r0
    10aa:	cf 91       	pop	r28
    10ac:	df 91       	pop	r29
    10ae:	08 95       	ret

000010b0 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    10b0:	df 93       	push	r29
    10b2:	cf 93       	push	r28
    10b4:	00 d0       	rcall	.+0      	; 0x10b6 <GPIO_setupPinDirection+0x6>
    10b6:	00 d0       	rcall	.+0      	; 0x10b8 <GPIO_setupPinDirection+0x8>
    10b8:	0f 92       	push	r0
    10ba:	cd b7       	in	r28, 0x3d	; 61
    10bc:	de b7       	in	r29, 0x3e	; 62
    10be:	89 83       	std	Y+1, r24	; 0x01
    10c0:	6a 83       	std	Y+2, r22	; 0x02
    10c2:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    10c4:	8a 81       	ldd	r24, Y+2	; 0x02
    10c6:	88 30       	cpi	r24, 0x08	; 8
    10c8:	08 f0       	brcs	.+2      	; 0x10cc <GPIO_setupPinDirection+0x1c>
    10ca:	d5 c0       	rjmp	.+426    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
    10cc:	89 81       	ldd	r24, Y+1	; 0x01
    10ce:	84 30       	cpi	r24, 0x04	; 4
    10d0:	08 f0       	brcs	.+2      	; 0x10d4 <GPIO_setupPinDirection+0x24>
    10d2:	d1 c0       	rjmp	.+418    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    10d4:	89 81       	ldd	r24, Y+1	; 0x01
    10d6:	28 2f       	mov	r18, r24
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	3d 83       	std	Y+5, r19	; 0x05
    10dc:	2c 83       	std	Y+4, r18	; 0x04
    10de:	8c 81       	ldd	r24, Y+4	; 0x04
    10e0:	9d 81       	ldd	r25, Y+5	; 0x05
    10e2:	81 30       	cpi	r24, 0x01	; 1
    10e4:	91 05       	cpc	r25, r1
    10e6:	09 f4       	brne	.+2      	; 0x10ea <GPIO_setupPinDirection+0x3a>
    10e8:	43 c0       	rjmp	.+134    	; 0x1170 <GPIO_setupPinDirection+0xc0>
    10ea:	2c 81       	ldd	r18, Y+4	; 0x04
    10ec:	3d 81       	ldd	r19, Y+5	; 0x05
    10ee:	22 30       	cpi	r18, 0x02	; 2
    10f0:	31 05       	cpc	r19, r1
    10f2:	2c f4       	brge	.+10     	; 0x10fe <GPIO_setupPinDirection+0x4e>
    10f4:	8c 81       	ldd	r24, Y+4	; 0x04
    10f6:	9d 81       	ldd	r25, Y+5	; 0x05
    10f8:	00 97       	sbiw	r24, 0x00	; 0
    10fa:	71 f0       	breq	.+28     	; 0x1118 <GPIO_setupPinDirection+0x68>
    10fc:	bc c0       	rjmp	.+376    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
    10fe:	2c 81       	ldd	r18, Y+4	; 0x04
    1100:	3d 81       	ldd	r19, Y+5	; 0x05
    1102:	22 30       	cpi	r18, 0x02	; 2
    1104:	31 05       	cpc	r19, r1
    1106:	09 f4       	brne	.+2      	; 0x110a <GPIO_setupPinDirection+0x5a>
    1108:	5f c0       	rjmp	.+190    	; 0x11c8 <GPIO_setupPinDirection+0x118>
    110a:	8c 81       	ldd	r24, Y+4	; 0x04
    110c:	9d 81       	ldd	r25, Y+5	; 0x05
    110e:	83 30       	cpi	r24, 0x03	; 3
    1110:	91 05       	cpc	r25, r1
    1112:	09 f4       	brne	.+2      	; 0x1116 <GPIO_setupPinDirection+0x66>
    1114:	85 c0       	rjmp	.+266    	; 0x1220 <GPIO_setupPinDirection+0x170>
    1116:	af c0       	rjmp	.+350    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1118:	8b 81       	ldd	r24, Y+3	; 0x03
    111a:	81 30       	cpi	r24, 0x01	; 1
    111c:	a1 f4       	brne	.+40     	; 0x1146 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    111e:	aa e3       	ldi	r26, 0x3A	; 58
    1120:	b0 e0       	ldi	r27, 0x00	; 0
    1122:	ea e3       	ldi	r30, 0x3A	; 58
    1124:	f0 e0       	ldi	r31, 0x00	; 0
    1126:	80 81       	ld	r24, Z
    1128:	48 2f       	mov	r20, r24
    112a:	8a 81       	ldd	r24, Y+2	; 0x02
    112c:	28 2f       	mov	r18, r24
    112e:	30 e0       	ldi	r19, 0x00	; 0
    1130:	81 e0       	ldi	r24, 0x01	; 1
    1132:	90 e0       	ldi	r25, 0x00	; 0
    1134:	02 2e       	mov	r0, r18
    1136:	02 c0       	rjmp	.+4      	; 0x113c <GPIO_setupPinDirection+0x8c>
    1138:	88 0f       	add	r24, r24
    113a:	99 1f       	adc	r25, r25
    113c:	0a 94       	dec	r0
    113e:	e2 f7       	brpl	.-8      	; 0x1138 <GPIO_setupPinDirection+0x88>
    1140:	84 2b       	or	r24, r20
    1142:	8c 93       	st	X, r24
    1144:	98 c0       	rjmp	.+304    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1146:	aa e3       	ldi	r26, 0x3A	; 58
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	ea e3       	ldi	r30, 0x3A	; 58
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	48 2f       	mov	r20, r24
    1152:	8a 81       	ldd	r24, Y+2	; 0x02
    1154:	28 2f       	mov	r18, r24
    1156:	30 e0       	ldi	r19, 0x00	; 0
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	02 2e       	mov	r0, r18
    115e:	02 c0       	rjmp	.+4      	; 0x1164 <GPIO_setupPinDirection+0xb4>
    1160:	88 0f       	add	r24, r24
    1162:	99 1f       	adc	r25, r25
    1164:	0a 94       	dec	r0
    1166:	e2 f7       	brpl	.-8      	; 0x1160 <GPIO_setupPinDirection+0xb0>
    1168:	80 95       	com	r24
    116a:	84 23       	and	r24, r20
    116c:	8c 93       	st	X, r24
    116e:	83 c0       	rjmp	.+262    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1170:	8b 81       	ldd	r24, Y+3	; 0x03
    1172:	81 30       	cpi	r24, 0x01	; 1
    1174:	a1 f4       	brne	.+40     	; 0x119e <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1176:	a7 e3       	ldi	r26, 0x37	; 55
    1178:	b0 e0       	ldi	r27, 0x00	; 0
    117a:	e7 e3       	ldi	r30, 0x37	; 55
    117c:	f0 e0       	ldi	r31, 0x00	; 0
    117e:	80 81       	ld	r24, Z
    1180:	48 2f       	mov	r20, r24
    1182:	8a 81       	ldd	r24, Y+2	; 0x02
    1184:	28 2f       	mov	r18, r24
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	02 2e       	mov	r0, r18
    118e:	02 c0       	rjmp	.+4      	; 0x1194 <GPIO_setupPinDirection+0xe4>
    1190:	88 0f       	add	r24, r24
    1192:	99 1f       	adc	r25, r25
    1194:	0a 94       	dec	r0
    1196:	e2 f7       	brpl	.-8      	; 0x1190 <GPIO_setupPinDirection+0xe0>
    1198:	84 2b       	or	r24, r20
    119a:	8c 93       	st	X, r24
    119c:	6c c0       	rjmp	.+216    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    119e:	a7 e3       	ldi	r26, 0x37	; 55
    11a0:	b0 e0       	ldi	r27, 0x00	; 0
    11a2:	e7 e3       	ldi	r30, 0x37	; 55
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	80 81       	ld	r24, Z
    11a8:	48 2f       	mov	r20, r24
    11aa:	8a 81       	ldd	r24, Y+2	; 0x02
    11ac:	28 2f       	mov	r18, r24
    11ae:	30 e0       	ldi	r19, 0x00	; 0
    11b0:	81 e0       	ldi	r24, 0x01	; 1
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	02 2e       	mov	r0, r18
    11b6:	02 c0       	rjmp	.+4      	; 0x11bc <GPIO_setupPinDirection+0x10c>
    11b8:	88 0f       	add	r24, r24
    11ba:	99 1f       	adc	r25, r25
    11bc:	0a 94       	dec	r0
    11be:	e2 f7       	brpl	.-8      	; 0x11b8 <GPIO_setupPinDirection+0x108>
    11c0:	80 95       	com	r24
    11c2:	84 23       	and	r24, r20
    11c4:	8c 93       	st	X, r24
    11c6:	57 c0       	rjmp	.+174    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    11c8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ca:	81 30       	cpi	r24, 0x01	; 1
    11cc:	a1 f4       	brne	.+40     	; 0x11f6 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    11ce:	a4 e3       	ldi	r26, 0x34	; 52
    11d0:	b0 e0       	ldi	r27, 0x00	; 0
    11d2:	e4 e3       	ldi	r30, 0x34	; 52
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	48 2f       	mov	r20, r24
    11da:	8a 81       	ldd	r24, Y+2	; 0x02
    11dc:	28 2f       	mov	r18, r24
    11de:	30 e0       	ldi	r19, 0x00	; 0
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	02 2e       	mov	r0, r18
    11e6:	02 c0       	rjmp	.+4      	; 0x11ec <GPIO_setupPinDirection+0x13c>
    11e8:	88 0f       	add	r24, r24
    11ea:	99 1f       	adc	r25, r25
    11ec:	0a 94       	dec	r0
    11ee:	e2 f7       	brpl	.-8      	; 0x11e8 <GPIO_setupPinDirection+0x138>
    11f0:	84 2b       	or	r24, r20
    11f2:	8c 93       	st	X, r24
    11f4:	40 c0       	rjmp	.+128    	; 0x1276 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    11f6:	a4 e3       	ldi	r26, 0x34	; 52
    11f8:	b0 e0       	ldi	r27, 0x00	; 0
    11fa:	e4 e3       	ldi	r30, 0x34	; 52
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	80 81       	ld	r24, Z
    1200:	48 2f       	mov	r20, r24
    1202:	8a 81       	ldd	r24, Y+2	; 0x02
    1204:	28 2f       	mov	r18, r24
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	02 2e       	mov	r0, r18
    120e:	02 c0       	rjmp	.+4      	; 0x1214 <GPIO_setupPinDirection+0x164>
    1210:	88 0f       	add	r24, r24
    1212:	99 1f       	adc	r25, r25
    1214:	0a 94       	dec	r0
    1216:	e2 f7       	brpl	.-8      	; 0x1210 <GPIO_setupPinDirection+0x160>
    1218:	80 95       	com	r24
    121a:	84 23       	and	r24, r20
    121c:	8c 93       	st	X, r24
    121e:	2b c0       	rjmp	.+86     	; 0x1276 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1220:	8b 81       	ldd	r24, Y+3	; 0x03
    1222:	81 30       	cpi	r24, 0x01	; 1
    1224:	a1 f4       	brne	.+40     	; 0x124e <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1226:	a1 e3       	ldi	r26, 0x31	; 49
    1228:	b0 e0       	ldi	r27, 0x00	; 0
    122a:	e1 e3       	ldi	r30, 0x31	; 49
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	48 2f       	mov	r20, r24
    1232:	8a 81       	ldd	r24, Y+2	; 0x02
    1234:	28 2f       	mov	r18, r24
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	02 2e       	mov	r0, r18
    123e:	02 c0       	rjmp	.+4      	; 0x1244 <GPIO_setupPinDirection+0x194>
    1240:	88 0f       	add	r24, r24
    1242:	99 1f       	adc	r25, r25
    1244:	0a 94       	dec	r0
    1246:	e2 f7       	brpl	.-8      	; 0x1240 <GPIO_setupPinDirection+0x190>
    1248:	84 2b       	or	r24, r20
    124a:	8c 93       	st	X, r24
    124c:	14 c0       	rjmp	.+40     	; 0x1276 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    124e:	a1 e3       	ldi	r26, 0x31	; 49
    1250:	b0 e0       	ldi	r27, 0x00	; 0
    1252:	e1 e3       	ldi	r30, 0x31	; 49
    1254:	f0 e0       	ldi	r31, 0x00	; 0
    1256:	80 81       	ld	r24, Z
    1258:	48 2f       	mov	r20, r24
    125a:	8a 81       	ldd	r24, Y+2	; 0x02
    125c:	28 2f       	mov	r18, r24
    125e:	30 e0       	ldi	r19, 0x00	; 0
    1260:	81 e0       	ldi	r24, 0x01	; 1
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	02 2e       	mov	r0, r18
    1266:	02 c0       	rjmp	.+4      	; 0x126c <GPIO_setupPinDirection+0x1bc>
    1268:	88 0f       	add	r24, r24
    126a:	99 1f       	adc	r25, r25
    126c:	0a 94       	dec	r0
    126e:	e2 f7       	brpl	.-8      	; 0x1268 <GPIO_setupPinDirection+0x1b8>
    1270:	80 95       	com	r24
    1272:	84 23       	and	r24, r20
    1274:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1276:	0f 90       	pop	r0
    1278:	0f 90       	pop	r0
    127a:	0f 90       	pop	r0
    127c:	0f 90       	pop	r0
    127e:	0f 90       	pop	r0
    1280:	cf 91       	pop	r28
    1282:	df 91       	pop	r29
    1284:	08 95       	ret

00001286 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1286:	df 93       	push	r29
    1288:	cf 93       	push	r28
    128a:	00 d0       	rcall	.+0      	; 0x128c <GPIO_writePin+0x6>
    128c:	00 d0       	rcall	.+0      	; 0x128e <GPIO_writePin+0x8>
    128e:	0f 92       	push	r0
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62
    1294:	89 83       	std	Y+1, r24	; 0x01
    1296:	6a 83       	std	Y+2, r22	; 0x02
    1298:	4b 83       	std	Y+3, r20	; 0x03
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    129a:	8a 81       	ldd	r24, Y+2	; 0x02
    129c:	88 30       	cpi	r24, 0x08	; 8
    129e:	08 f0       	brcs	.+2      	; 0x12a2 <GPIO_writePin+0x1c>
    12a0:	d5 c0       	rjmp	.+426    	; 0x144c <GPIO_writePin+0x1c6>
    12a2:	89 81       	ldd	r24, Y+1	; 0x01
    12a4:	84 30       	cpi	r24, 0x04	; 4
    12a6:	08 f0       	brcs	.+2      	; 0x12aa <GPIO_writePin+0x24>
    12a8:	d1 c0       	rjmp	.+418    	; 0x144c <GPIO_writePin+0x1c6>
			/* Do Nothing */
		}
		else
		{
			/* Setup the pin direction as required */
			switch(port_num)
    12aa:	89 81       	ldd	r24, Y+1	; 0x01
    12ac:	28 2f       	mov	r18, r24
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	3d 83       	std	Y+5, r19	; 0x05
    12b2:	2c 83       	std	Y+4, r18	; 0x04
    12b4:	8c 81       	ldd	r24, Y+4	; 0x04
    12b6:	9d 81       	ldd	r25, Y+5	; 0x05
    12b8:	81 30       	cpi	r24, 0x01	; 1
    12ba:	91 05       	cpc	r25, r1
    12bc:	09 f4       	brne	.+2      	; 0x12c0 <GPIO_writePin+0x3a>
    12be:	43 c0       	rjmp	.+134    	; 0x1346 <GPIO_writePin+0xc0>
    12c0:	2c 81       	ldd	r18, Y+4	; 0x04
    12c2:	3d 81       	ldd	r19, Y+5	; 0x05
    12c4:	22 30       	cpi	r18, 0x02	; 2
    12c6:	31 05       	cpc	r19, r1
    12c8:	2c f4       	brge	.+10     	; 0x12d4 <GPIO_writePin+0x4e>
    12ca:	8c 81       	ldd	r24, Y+4	; 0x04
    12cc:	9d 81       	ldd	r25, Y+5	; 0x05
    12ce:	00 97       	sbiw	r24, 0x00	; 0
    12d0:	71 f0       	breq	.+28     	; 0x12ee <GPIO_writePin+0x68>
    12d2:	bc c0       	rjmp	.+376    	; 0x144c <GPIO_writePin+0x1c6>
    12d4:	2c 81       	ldd	r18, Y+4	; 0x04
    12d6:	3d 81       	ldd	r19, Y+5	; 0x05
    12d8:	22 30       	cpi	r18, 0x02	; 2
    12da:	31 05       	cpc	r19, r1
    12dc:	09 f4       	brne	.+2      	; 0x12e0 <GPIO_writePin+0x5a>
    12de:	5f c0       	rjmp	.+190    	; 0x139e <GPIO_writePin+0x118>
    12e0:	8c 81       	ldd	r24, Y+4	; 0x04
    12e2:	9d 81       	ldd	r25, Y+5	; 0x05
    12e4:	83 30       	cpi	r24, 0x03	; 3
    12e6:	91 05       	cpc	r25, r1
    12e8:	09 f4       	brne	.+2      	; 0x12ec <GPIO_writePin+0x66>
    12ea:	85 c0       	rjmp	.+266    	; 0x13f6 <GPIO_writePin+0x170>
    12ec:	af c0       	rjmp	.+350    	; 0x144c <GPIO_writePin+0x1c6>
			{
			case PORTA_ID:
				if(value == LOGIC_HIGH)
    12ee:	8b 81       	ldd	r24, Y+3	; 0x03
    12f0:	81 30       	cpi	r24, 0x01	; 1
    12f2:	a1 f4       	brne	.+40     	; 0x131c <GPIO_writePin+0x96>
				{
					SET_BIT(PORTA,pin_num);
    12f4:	ab e3       	ldi	r26, 0x3B	; 59
    12f6:	b0 e0       	ldi	r27, 0x00	; 0
    12f8:	eb e3       	ldi	r30, 0x3B	; 59
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	80 81       	ld	r24, Z
    12fe:	48 2f       	mov	r20, r24
    1300:	8a 81       	ldd	r24, Y+2	; 0x02
    1302:	28 2f       	mov	r18, r24
    1304:	30 e0       	ldi	r19, 0x00	; 0
    1306:	81 e0       	ldi	r24, 0x01	; 1
    1308:	90 e0       	ldi	r25, 0x00	; 0
    130a:	02 2e       	mov	r0, r18
    130c:	02 c0       	rjmp	.+4      	; 0x1312 <GPIO_writePin+0x8c>
    130e:	88 0f       	add	r24, r24
    1310:	99 1f       	adc	r25, r25
    1312:	0a 94       	dec	r0
    1314:	e2 f7       	brpl	.-8      	; 0x130e <GPIO_writePin+0x88>
    1316:	84 2b       	or	r24, r20
    1318:	8c 93       	st	X, r24
    131a:	98 c0       	rjmp	.+304    	; 0x144c <GPIO_writePin+0x1c6>
				}
				else
				{
					CLEAR_BIT(PORTA,pin_num);
    131c:	ab e3       	ldi	r26, 0x3B	; 59
    131e:	b0 e0       	ldi	r27, 0x00	; 0
    1320:	eb e3       	ldi	r30, 0x3B	; 59
    1322:	f0 e0       	ldi	r31, 0x00	; 0
    1324:	80 81       	ld	r24, Z
    1326:	48 2f       	mov	r20, r24
    1328:	8a 81       	ldd	r24, Y+2	; 0x02
    132a:	28 2f       	mov	r18, r24
    132c:	30 e0       	ldi	r19, 0x00	; 0
    132e:	81 e0       	ldi	r24, 0x01	; 1
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	02 2e       	mov	r0, r18
    1334:	02 c0       	rjmp	.+4      	; 0x133a <GPIO_writePin+0xb4>
    1336:	88 0f       	add	r24, r24
    1338:	99 1f       	adc	r25, r25
    133a:	0a 94       	dec	r0
    133c:	e2 f7       	brpl	.-8      	; 0x1336 <GPIO_writePin+0xb0>
    133e:	80 95       	com	r24
    1340:	84 23       	and	r24, r20
    1342:	8c 93       	st	X, r24
    1344:	83 c0       	rjmp	.+262    	; 0x144c <GPIO_writePin+0x1c6>
				}
				break;
			case PORTB_ID:
				if(value == LOGIC_HIGH)
    1346:	8b 81       	ldd	r24, Y+3	; 0x03
    1348:	81 30       	cpi	r24, 0x01	; 1
    134a:	a1 f4       	brne	.+40     	; 0x1374 <GPIO_writePin+0xee>
				{
					SET_BIT(PORTB,pin_num);
    134c:	a8 e3       	ldi	r26, 0x38	; 56
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	e8 e3       	ldi	r30, 0x38	; 56
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	48 2f       	mov	r20, r24
    1358:	8a 81       	ldd	r24, Y+2	; 0x02
    135a:	28 2f       	mov	r18, r24
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	81 e0       	ldi	r24, 0x01	; 1
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	02 2e       	mov	r0, r18
    1364:	02 c0       	rjmp	.+4      	; 0x136a <GPIO_writePin+0xe4>
    1366:	88 0f       	add	r24, r24
    1368:	99 1f       	adc	r25, r25
    136a:	0a 94       	dec	r0
    136c:	e2 f7       	brpl	.-8      	; 0x1366 <GPIO_writePin+0xe0>
    136e:	84 2b       	or	r24, r20
    1370:	8c 93       	st	X, r24
    1372:	6c c0       	rjmp	.+216    	; 0x144c <GPIO_writePin+0x1c6>
				}
				else
				{
					CLEAR_BIT(PORTB,pin_num);
    1374:	a8 e3       	ldi	r26, 0x38	; 56
    1376:	b0 e0       	ldi	r27, 0x00	; 0
    1378:	e8 e3       	ldi	r30, 0x38	; 56
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	48 2f       	mov	r20, r24
    1380:	8a 81       	ldd	r24, Y+2	; 0x02
    1382:	28 2f       	mov	r18, r24
    1384:	30 e0       	ldi	r19, 0x00	; 0
    1386:	81 e0       	ldi	r24, 0x01	; 1
    1388:	90 e0       	ldi	r25, 0x00	; 0
    138a:	02 2e       	mov	r0, r18
    138c:	02 c0       	rjmp	.+4      	; 0x1392 <GPIO_writePin+0x10c>
    138e:	88 0f       	add	r24, r24
    1390:	99 1f       	adc	r25, r25
    1392:	0a 94       	dec	r0
    1394:	e2 f7       	brpl	.-8      	; 0x138e <GPIO_writePin+0x108>
    1396:	80 95       	com	r24
    1398:	84 23       	and	r24, r20
    139a:	8c 93       	st	X, r24
    139c:	57 c0       	rjmp	.+174    	; 0x144c <GPIO_writePin+0x1c6>
				}
				break;
			case PORTC_ID:
				if(value == LOGIC_HIGH)
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	81 30       	cpi	r24, 0x01	; 1
    13a2:	a1 f4       	brne	.+40     	; 0x13cc <GPIO_writePin+0x146>
				{
					SET_BIT(PORTC,pin_num);
    13a4:	a5 e3       	ldi	r26, 0x35	; 53
    13a6:	b0 e0       	ldi	r27, 0x00	; 0
    13a8:	e5 e3       	ldi	r30, 0x35	; 53
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	80 81       	ld	r24, Z
    13ae:	48 2f       	mov	r20, r24
    13b0:	8a 81       	ldd	r24, Y+2	; 0x02
    13b2:	28 2f       	mov	r18, r24
    13b4:	30 e0       	ldi	r19, 0x00	; 0
    13b6:	81 e0       	ldi	r24, 0x01	; 1
    13b8:	90 e0       	ldi	r25, 0x00	; 0
    13ba:	02 2e       	mov	r0, r18
    13bc:	02 c0       	rjmp	.+4      	; 0x13c2 <GPIO_writePin+0x13c>
    13be:	88 0f       	add	r24, r24
    13c0:	99 1f       	adc	r25, r25
    13c2:	0a 94       	dec	r0
    13c4:	e2 f7       	brpl	.-8      	; 0x13be <GPIO_writePin+0x138>
    13c6:	84 2b       	or	r24, r20
    13c8:	8c 93       	st	X, r24
    13ca:	40 c0       	rjmp	.+128    	; 0x144c <GPIO_writePin+0x1c6>
				}
				else
				{
					CLEAR_BIT(PORTC,pin_num);
    13cc:	a5 e3       	ldi	r26, 0x35	; 53
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	e5 e3       	ldi	r30, 0x35	; 53
    13d2:	f0 e0       	ldi	r31, 0x00	; 0
    13d4:	80 81       	ld	r24, Z
    13d6:	48 2f       	mov	r20, r24
    13d8:	8a 81       	ldd	r24, Y+2	; 0x02
    13da:	28 2f       	mov	r18, r24
    13dc:	30 e0       	ldi	r19, 0x00	; 0
    13de:	81 e0       	ldi	r24, 0x01	; 1
    13e0:	90 e0       	ldi	r25, 0x00	; 0
    13e2:	02 2e       	mov	r0, r18
    13e4:	02 c0       	rjmp	.+4      	; 0x13ea <GPIO_writePin+0x164>
    13e6:	88 0f       	add	r24, r24
    13e8:	99 1f       	adc	r25, r25
    13ea:	0a 94       	dec	r0
    13ec:	e2 f7       	brpl	.-8      	; 0x13e6 <GPIO_writePin+0x160>
    13ee:	80 95       	com	r24
    13f0:	84 23       	and	r24, r20
    13f2:	8c 93       	st	X, r24
    13f4:	2b c0       	rjmp	.+86     	; 0x144c <GPIO_writePin+0x1c6>
				}
				break;
			case PORTD_ID:
				if(value == LOGIC_HIGH)
    13f6:	8b 81       	ldd	r24, Y+3	; 0x03
    13f8:	81 30       	cpi	r24, 0x01	; 1
    13fa:	a1 f4       	brne	.+40     	; 0x1424 <GPIO_writePin+0x19e>
				{
					SET_BIT(PORTD,pin_num);
    13fc:	a2 e3       	ldi	r26, 0x32	; 50
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	e2 e3       	ldi	r30, 0x32	; 50
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	48 2f       	mov	r20, r24
    1408:	8a 81       	ldd	r24, Y+2	; 0x02
    140a:	28 2f       	mov	r18, r24
    140c:	30 e0       	ldi	r19, 0x00	; 0
    140e:	81 e0       	ldi	r24, 0x01	; 1
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	02 2e       	mov	r0, r18
    1414:	02 c0       	rjmp	.+4      	; 0x141a <GPIO_writePin+0x194>
    1416:	88 0f       	add	r24, r24
    1418:	99 1f       	adc	r25, r25
    141a:	0a 94       	dec	r0
    141c:	e2 f7       	brpl	.-8      	; 0x1416 <GPIO_writePin+0x190>
    141e:	84 2b       	or	r24, r20
    1420:	8c 93       	st	X, r24
    1422:	14 c0       	rjmp	.+40     	; 0x144c <GPIO_writePin+0x1c6>
				}
				else
				{
					CLEAR_BIT(PORTD,pin_num);
    1424:	a2 e3       	ldi	r26, 0x32	; 50
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	e2 e3       	ldi	r30, 0x32	; 50
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	48 2f       	mov	r20, r24
    1430:	8a 81       	ldd	r24, Y+2	; 0x02
    1432:	28 2f       	mov	r18, r24
    1434:	30 e0       	ldi	r19, 0x00	; 0
    1436:	81 e0       	ldi	r24, 0x01	; 1
    1438:	90 e0       	ldi	r25, 0x00	; 0
    143a:	02 2e       	mov	r0, r18
    143c:	02 c0       	rjmp	.+4      	; 0x1442 <GPIO_writePin+0x1bc>
    143e:	88 0f       	add	r24, r24
    1440:	99 1f       	adc	r25, r25
    1442:	0a 94       	dec	r0
    1444:	e2 f7       	brpl	.-8      	; 0x143e <GPIO_writePin+0x1b8>
    1446:	80 95       	com	r24
    1448:	84 23       	and	r24, r20
    144a:	8c 93       	st	X, r24
				}
				break;
			}
		}

}
    144c:	0f 90       	pop	r0
    144e:	0f 90       	pop	r0
    1450:	0f 90       	pop	r0
    1452:	0f 90       	pop	r0
    1454:	0f 90       	pop	r0
    1456:	cf 91       	pop	r28
    1458:	df 91       	pop	r29
    145a:	08 95       	ret

0000145c <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    145c:	df 93       	push	r29
    145e:	cf 93       	push	r28
    1460:	00 d0       	rcall	.+0      	; 0x1462 <GPIO_readPin+0x6>
    1462:	00 d0       	rcall	.+0      	; 0x1464 <GPIO_readPin+0x8>
    1464:	00 d0       	rcall	.+0      	; 0x1466 <GPIO_readPin+0xa>
    1466:	cd b7       	in	r28, 0x3d	; 61
    1468:	de b7       	in	r29, 0x3e	; 62
    146a:	89 83       	std	Y+1, r24	; 0x01
    146c:	6a 83       	std	Y+2, r22	; 0x02
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    146e:	8a 81       	ldd	r24, Y+2	; 0x02
    1470:	88 30       	cpi	r24, 0x08	; 8
    1472:	08 f0       	brcs	.+2      	; 0x1476 <GPIO_readPin+0x1a>
    1474:	85 c0       	rjmp	.+266    	; 0x1580 <GPIO_readPin+0x124>
    1476:	89 81       	ldd	r24, Y+1	; 0x01
    1478:	84 30       	cpi	r24, 0x04	; 4
    147a:	08 f0       	brcs	.+2      	; 0x147e <GPIO_readPin+0x22>
    147c:	81 c0       	rjmp	.+258    	; 0x1580 <GPIO_readPin+0x124>
				/* Do Nothing */
			}
			else
			{
				/* Setup the pin direction as required */
				switch(port_num)
    147e:	89 81       	ldd	r24, Y+1	; 0x01
    1480:	28 2f       	mov	r18, r24
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	3d 83       	std	Y+5, r19	; 0x05
    1486:	2c 83       	std	Y+4, r18	; 0x04
    1488:	4c 81       	ldd	r20, Y+4	; 0x04
    148a:	5d 81       	ldd	r21, Y+5	; 0x05
    148c:	41 30       	cpi	r20, 0x01	; 1
    148e:	51 05       	cpc	r21, r1
    1490:	79 f1       	breq	.+94     	; 0x14f0 <GPIO_readPin+0x94>
    1492:	8c 81       	ldd	r24, Y+4	; 0x04
    1494:	9d 81       	ldd	r25, Y+5	; 0x05
    1496:	82 30       	cpi	r24, 0x02	; 2
    1498:	91 05       	cpc	r25, r1
    149a:	34 f4       	brge	.+12     	; 0x14a8 <GPIO_readPin+0x4c>
    149c:	2c 81       	ldd	r18, Y+4	; 0x04
    149e:	3d 81       	ldd	r19, Y+5	; 0x05
    14a0:	21 15       	cp	r18, r1
    14a2:	31 05       	cpc	r19, r1
    14a4:	69 f0       	breq	.+26     	; 0x14c0 <GPIO_readPin+0x64>
    14a6:	6c c0       	rjmp	.+216    	; 0x1580 <GPIO_readPin+0x124>
    14a8:	4c 81       	ldd	r20, Y+4	; 0x04
    14aa:	5d 81       	ldd	r21, Y+5	; 0x05
    14ac:	42 30       	cpi	r20, 0x02	; 2
    14ae:	51 05       	cpc	r21, r1
    14b0:	b9 f1       	breq	.+110    	; 0x1520 <GPIO_readPin+0xc4>
    14b2:	8c 81       	ldd	r24, Y+4	; 0x04
    14b4:	9d 81       	ldd	r25, Y+5	; 0x05
    14b6:	83 30       	cpi	r24, 0x03	; 3
    14b8:	91 05       	cpc	r25, r1
    14ba:	09 f4       	brne	.+2      	; 0x14be <GPIO_readPin+0x62>
    14bc:	49 c0       	rjmp	.+146    	; 0x1550 <GPIO_readPin+0xf4>
    14be:	60 c0       	rjmp	.+192    	; 0x1580 <GPIO_readPin+0x124>
				{
				case PORTA_ID:
					if(BIT_IS_SET(PINA,pin_num))
    14c0:	e9 e3       	ldi	r30, 0x39	; 57
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	28 2f       	mov	r18, r24
    14c8:	30 e0       	ldi	r19, 0x00	; 0
    14ca:	8a 81       	ldd	r24, Y+2	; 0x02
    14cc:	88 2f       	mov	r24, r24
    14ce:	90 e0       	ldi	r25, 0x00	; 0
    14d0:	a9 01       	movw	r20, r18
    14d2:	02 c0       	rjmp	.+4      	; 0x14d8 <GPIO_readPin+0x7c>
    14d4:	55 95       	asr	r21
    14d6:	47 95       	ror	r20
    14d8:	8a 95       	dec	r24
    14da:	e2 f7       	brpl	.-8      	; 0x14d4 <GPIO_readPin+0x78>
    14dc:	ca 01       	movw	r24, r20
    14de:	81 70       	andi	r24, 0x01	; 1
    14e0:	90 70       	andi	r25, 0x00	; 0
    14e2:	88 23       	and	r24, r24
    14e4:	19 f0       	breq	.+6      	; 0x14ec <GPIO_readPin+0x90>
					{
						return LOGIC_HIGH;
    14e6:	51 e0       	ldi	r21, 0x01	; 1
    14e8:	5b 83       	std	Y+3, r21	; 0x03
    14ea:	4b c0       	rjmp	.+150    	; 0x1582 <GPIO_readPin+0x126>
					}
					else
					{
						return LOGIC_LOW;
    14ec:	1b 82       	std	Y+3, r1	; 0x03
    14ee:	49 c0       	rjmp	.+146    	; 0x1582 <GPIO_readPin+0x126>
					}
					break;
				case PORTB_ID:
					if(BIT_IS_SET(PINB,pin_num))
    14f0:	e6 e3       	ldi	r30, 0x36	; 54
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	28 2f       	mov	r18, r24
    14f8:	30 e0       	ldi	r19, 0x00	; 0
    14fa:	8a 81       	ldd	r24, Y+2	; 0x02
    14fc:	88 2f       	mov	r24, r24
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	a9 01       	movw	r20, r18
    1502:	02 c0       	rjmp	.+4      	; 0x1508 <GPIO_readPin+0xac>
    1504:	55 95       	asr	r21
    1506:	47 95       	ror	r20
    1508:	8a 95       	dec	r24
    150a:	e2 f7       	brpl	.-8      	; 0x1504 <GPIO_readPin+0xa8>
    150c:	ca 01       	movw	r24, r20
    150e:	81 70       	andi	r24, 0x01	; 1
    1510:	90 70       	andi	r25, 0x00	; 0
    1512:	88 23       	and	r24, r24
    1514:	19 f0       	breq	.+6      	; 0x151c <GPIO_readPin+0xc0>
					{
						return LOGIC_HIGH;
    1516:	51 e0       	ldi	r21, 0x01	; 1
    1518:	5b 83       	std	Y+3, r21	; 0x03
    151a:	33 c0       	rjmp	.+102    	; 0x1582 <GPIO_readPin+0x126>
					}
					else
					{
						return LOGIC_LOW;
    151c:	1b 82       	std	Y+3, r1	; 0x03
    151e:	31 c0       	rjmp	.+98     	; 0x1582 <GPIO_readPin+0x126>
					}
					break;
				case PORTC_ID:
					if(BIT_IS_SET(PINC,pin_num))
    1520:	e3 e3       	ldi	r30, 0x33	; 51
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	28 2f       	mov	r18, r24
    1528:	30 e0       	ldi	r19, 0x00	; 0
    152a:	8a 81       	ldd	r24, Y+2	; 0x02
    152c:	88 2f       	mov	r24, r24
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	a9 01       	movw	r20, r18
    1532:	02 c0       	rjmp	.+4      	; 0x1538 <GPIO_readPin+0xdc>
    1534:	55 95       	asr	r21
    1536:	47 95       	ror	r20
    1538:	8a 95       	dec	r24
    153a:	e2 f7       	brpl	.-8      	; 0x1534 <GPIO_readPin+0xd8>
    153c:	ca 01       	movw	r24, r20
    153e:	81 70       	andi	r24, 0x01	; 1
    1540:	90 70       	andi	r25, 0x00	; 0
    1542:	88 23       	and	r24, r24
    1544:	19 f0       	breq	.+6      	; 0x154c <GPIO_readPin+0xf0>
					{
						return LOGIC_HIGH;
    1546:	51 e0       	ldi	r21, 0x01	; 1
    1548:	5b 83       	std	Y+3, r21	; 0x03
    154a:	1b c0       	rjmp	.+54     	; 0x1582 <GPIO_readPin+0x126>
					}
					else
					{
						return LOGIC_LOW;
    154c:	1b 82       	std	Y+3, r1	; 0x03
    154e:	19 c0       	rjmp	.+50     	; 0x1582 <GPIO_readPin+0x126>
					}
					break;
				case PORTD_ID:
					if(BIT_IS_SET(PIND,pin_num))
    1550:	e0 e3       	ldi	r30, 0x30	; 48
    1552:	f0 e0       	ldi	r31, 0x00	; 0
    1554:	80 81       	ld	r24, Z
    1556:	28 2f       	mov	r18, r24
    1558:	30 e0       	ldi	r19, 0x00	; 0
    155a:	8a 81       	ldd	r24, Y+2	; 0x02
    155c:	88 2f       	mov	r24, r24
    155e:	90 e0       	ldi	r25, 0x00	; 0
    1560:	a9 01       	movw	r20, r18
    1562:	02 c0       	rjmp	.+4      	; 0x1568 <GPIO_readPin+0x10c>
    1564:	55 95       	asr	r21
    1566:	47 95       	ror	r20
    1568:	8a 95       	dec	r24
    156a:	e2 f7       	brpl	.-8      	; 0x1564 <GPIO_readPin+0x108>
    156c:	ca 01       	movw	r24, r20
    156e:	81 70       	andi	r24, 0x01	; 1
    1570:	90 70       	andi	r25, 0x00	; 0
    1572:	88 23       	and	r24, r24
    1574:	19 f0       	breq	.+6      	; 0x157c <GPIO_readPin+0x120>
					{
						return LOGIC_HIGH;
    1576:	51 e0       	ldi	r21, 0x01	; 1
    1578:	5b 83       	std	Y+3, r21	; 0x03
    157a:	03 c0       	rjmp	.+6      	; 0x1582 <GPIO_readPin+0x126>
					}
					else
					{
						return LOGIC_LOW;
    157c:	1b 82       	std	Y+3, r1	; 0x03
    157e:	01 c0       	rjmp	.+2      	; 0x1582 <GPIO_readPin+0x126>
    1580:	02 c0       	rjmp	.+4      	; 0x1586 <GPIO_readPin+0x12a>
					}
					break;
				}
			}
}
    1582:	8b 81       	ldd	r24, Y+3	; 0x03
    1584:	8e 83       	std	Y+6, r24	; 0x06
    1586:	8e 81       	ldd	r24, Y+6	; 0x06
    1588:	26 96       	adiw	r28, 0x06	; 6
    158a:	0f b6       	in	r0, 0x3f	; 63
    158c:	f8 94       	cli
    158e:	de bf       	out	0x3e, r29	; 62
    1590:	0f be       	out	0x3f, r0	; 63
    1592:	cd bf       	out	0x3d, r28	; 61
    1594:	cf 91       	pop	r28
    1596:	df 91       	pop	r29
    1598:	08 95       	ret

0000159a <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    159a:	df 93       	push	r29
    159c:	cf 93       	push	r28
    159e:	00 d0       	rcall	.+0      	; 0x15a0 <GPIO_setupPortDirection+0x6>
    15a0:	00 d0       	rcall	.+0      	; 0x15a2 <GPIO_setupPortDirection+0x8>
    15a2:	cd b7       	in	r28, 0x3d	; 61
    15a4:	de b7       	in	r29, 0x3e	; 62
    15a6:	89 83       	std	Y+1, r24	; 0x01
    15a8:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    15aa:	89 81       	ldd	r24, Y+1	; 0x01
    15ac:	84 30       	cpi	r24, 0x04	; 4
    15ae:	90 f5       	brcc	.+100    	; 0x1614 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    15b0:	89 81       	ldd	r24, Y+1	; 0x01
    15b2:	28 2f       	mov	r18, r24
    15b4:	30 e0       	ldi	r19, 0x00	; 0
    15b6:	3c 83       	std	Y+4, r19	; 0x04
    15b8:	2b 83       	std	Y+3, r18	; 0x03
    15ba:	8b 81       	ldd	r24, Y+3	; 0x03
    15bc:	9c 81       	ldd	r25, Y+4	; 0x04
    15be:	81 30       	cpi	r24, 0x01	; 1
    15c0:	91 05       	cpc	r25, r1
    15c2:	d1 f0       	breq	.+52     	; 0x15f8 <GPIO_setupPortDirection+0x5e>
    15c4:	2b 81       	ldd	r18, Y+3	; 0x03
    15c6:	3c 81       	ldd	r19, Y+4	; 0x04
    15c8:	22 30       	cpi	r18, 0x02	; 2
    15ca:	31 05       	cpc	r19, r1
    15cc:	2c f4       	brge	.+10     	; 0x15d8 <GPIO_setupPortDirection+0x3e>
    15ce:	8b 81       	ldd	r24, Y+3	; 0x03
    15d0:	9c 81       	ldd	r25, Y+4	; 0x04
    15d2:	00 97       	sbiw	r24, 0x00	; 0
    15d4:	61 f0       	breq	.+24     	; 0x15ee <GPIO_setupPortDirection+0x54>
    15d6:	1e c0       	rjmp	.+60     	; 0x1614 <GPIO_setupPortDirection+0x7a>
    15d8:	2b 81       	ldd	r18, Y+3	; 0x03
    15da:	3c 81       	ldd	r19, Y+4	; 0x04
    15dc:	22 30       	cpi	r18, 0x02	; 2
    15de:	31 05       	cpc	r19, r1
    15e0:	81 f0       	breq	.+32     	; 0x1602 <GPIO_setupPortDirection+0x68>
    15e2:	8b 81       	ldd	r24, Y+3	; 0x03
    15e4:	9c 81       	ldd	r25, Y+4	; 0x04
    15e6:	83 30       	cpi	r24, 0x03	; 3
    15e8:	91 05       	cpc	r25, r1
    15ea:	81 f0       	breq	.+32     	; 0x160c <GPIO_setupPortDirection+0x72>
    15ec:	13 c0       	rjmp	.+38     	; 0x1614 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    15ee:	ea e3       	ldi	r30, 0x3A	; 58
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	8a 81       	ldd	r24, Y+2	; 0x02
    15f4:	80 83       	st	Z, r24
    15f6:	0e c0       	rjmp	.+28     	; 0x1614 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    15f8:	e7 e3       	ldi	r30, 0x37	; 55
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	8a 81       	ldd	r24, Y+2	; 0x02
    15fe:	80 83       	st	Z, r24
    1600:	09 c0       	rjmp	.+18     	; 0x1614 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1602:	e4 e3       	ldi	r30, 0x34	; 52
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	8a 81       	ldd	r24, Y+2	; 0x02
    1608:	80 83       	st	Z, r24
    160a:	04 c0       	rjmp	.+8      	; 0x1614 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    160c:	e1 e3       	ldi	r30, 0x31	; 49
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	8a 81       	ldd	r24, Y+2	; 0x02
    1612:	80 83       	st	Z, r24
			break;
		}
	}
}
    1614:	0f 90       	pop	r0
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	cf 91       	pop	r28
    161e:	df 91       	pop	r29
    1620:	08 95       	ret

00001622 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1622:	df 93       	push	r29
    1624:	cf 93       	push	r28
    1626:	00 d0       	rcall	.+0      	; 0x1628 <GPIO_writePort+0x6>
    1628:	00 d0       	rcall	.+0      	; 0x162a <GPIO_writePort+0x8>
    162a:	cd b7       	in	r28, 0x3d	; 61
    162c:	de b7       	in	r29, 0x3e	; 62
    162e:	89 83       	std	Y+1, r24	; 0x01
    1630:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1632:	89 81       	ldd	r24, Y+1	; 0x01
    1634:	84 30       	cpi	r24, 0x04	; 4
    1636:	90 f5       	brcc	.+100    	; 0x169c <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1638:	89 81       	ldd	r24, Y+1	; 0x01
    163a:	28 2f       	mov	r18, r24
    163c:	30 e0       	ldi	r19, 0x00	; 0
    163e:	3c 83       	std	Y+4, r19	; 0x04
    1640:	2b 83       	std	Y+3, r18	; 0x03
    1642:	8b 81       	ldd	r24, Y+3	; 0x03
    1644:	9c 81       	ldd	r25, Y+4	; 0x04
    1646:	81 30       	cpi	r24, 0x01	; 1
    1648:	91 05       	cpc	r25, r1
    164a:	d1 f0       	breq	.+52     	; 0x1680 <GPIO_writePort+0x5e>
    164c:	2b 81       	ldd	r18, Y+3	; 0x03
    164e:	3c 81       	ldd	r19, Y+4	; 0x04
    1650:	22 30       	cpi	r18, 0x02	; 2
    1652:	31 05       	cpc	r19, r1
    1654:	2c f4       	brge	.+10     	; 0x1660 <GPIO_writePort+0x3e>
    1656:	8b 81       	ldd	r24, Y+3	; 0x03
    1658:	9c 81       	ldd	r25, Y+4	; 0x04
    165a:	00 97       	sbiw	r24, 0x00	; 0
    165c:	61 f0       	breq	.+24     	; 0x1676 <GPIO_writePort+0x54>
    165e:	1e c0       	rjmp	.+60     	; 0x169c <GPIO_writePort+0x7a>
    1660:	2b 81       	ldd	r18, Y+3	; 0x03
    1662:	3c 81       	ldd	r19, Y+4	; 0x04
    1664:	22 30       	cpi	r18, 0x02	; 2
    1666:	31 05       	cpc	r19, r1
    1668:	81 f0       	breq	.+32     	; 0x168a <GPIO_writePort+0x68>
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	9c 81       	ldd	r25, Y+4	; 0x04
    166e:	83 30       	cpi	r24, 0x03	; 3
    1670:	91 05       	cpc	r25, r1
    1672:	81 f0       	breq	.+32     	; 0x1694 <GPIO_writePort+0x72>
    1674:	13 c0       	rjmp	.+38     	; 0x169c <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1676:	eb e3       	ldi	r30, 0x3B	; 59
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	8a 81       	ldd	r24, Y+2	; 0x02
    167c:	80 83       	st	Z, r24
    167e:	0e c0       	rjmp	.+28     	; 0x169c <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1680:	e8 e3       	ldi	r30, 0x38	; 56
    1682:	f0 e0       	ldi	r31, 0x00	; 0
    1684:	8a 81       	ldd	r24, Y+2	; 0x02
    1686:	80 83       	st	Z, r24
    1688:	09 c0       	rjmp	.+18     	; 0x169c <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    168a:	e5 e3       	ldi	r30, 0x35	; 53
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	8a 81       	ldd	r24, Y+2	; 0x02
    1690:	80 83       	st	Z, r24
    1692:	04 c0       	rjmp	.+8      	; 0x169c <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1694:	e2 e3       	ldi	r30, 0x32	; 50
    1696:	f0 e0       	ldi	r31, 0x00	; 0
    1698:	8a 81       	ldd	r24, Y+2	; 0x02
    169a:	80 83       	st	Z, r24
			break;
		}
	}

}
    169c:	0f 90       	pop	r0
    169e:	0f 90       	pop	r0
    16a0:	0f 90       	pop	r0
    16a2:	0f 90       	pop	r0
    16a4:	cf 91       	pop	r28
    16a6:	df 91       	pop	r29
    16a8:	08 95       	ret

000016aa <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    16aa:	df 93       	push	r29
    16ac:	cf 93       	push	r28
    16ae:	00 d0       	rcall	.+0      	; 0x16b0 <GPIO_readPort+0x6>
    16b0:	00 d0       	rcall	.+0      	; 0x16b2 <GPIO_readPort+0x8>
    16b2:	cd b7       	in	r28, 0x3d	; 61
    16b4:	de b7       	in	r29, 0x3e	; 62
    16b6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value;
	if(port_num >= NUM_OF_PORTS)
    16b8:	8a 81       	ldd	r24, Y+2	; 0x02
    16ba:	84 30       	cpi	r24, 0x04	; 4
    16bc:	90 f5       	brcc	.+100    	; 0x1722 <GPIO_readPort+0x78>
				/* Do Nothing */
			}
			else
			{
				/* Setup the pin direction as required */
				switch(port_num)
    16be:	8a 81       	ldd	r24, Y+2	; 0x02
    16c0:	28 2f       	mov	r18, r24
    16c2:	30 e0       	ldi	r19, 0x00	; 0
    16c4:	3c 83       	std	Y+4, r19	; 0x04
    16c6:	2b 83       	std	Y+3, r18	; 0x03
    16c8:	8b 81       	ldd	r24, Y+3	; 0x03
    16ca:	9c 81       	ldd	r25, Y+4	; 0x04
    16cc:	81 30       	cpi	r24, 0x01	; 1
    16ce:	91 05       	cpc	r25, r1
    16d0:	d1 f0       	breq	.+52     	; 0x1706 <GPIO_readPort+0x5c>
    16d2:	2b 81       	ldd	r18, Y+3	; 0x03
    16d4:	3c 81       	ldd	r19, Y+4	; 0x04
    16d6:	22 30       	cpi	r18, 0x02	; 2
    16d8:	31 05       	cpc	r19, r1
    16da:	2c f4       	brge	.+10     	; 0x16e6 <GPIO_readPort+0x3c>
    16dc:	8b 81       	ldd	r24, Y+3	; 0x03
    16de:	9c 81       	ldd	r25, Y+4	; 0x04
    16e0:	00 97       	sbiw	r24, 0x00	; 0
    16e2:	61 f0       	breq	.+24     	; 0x16fc <GPIO_readPort+0x52>
    16e4:	1e c0       	rjmp	.+60     	; 0x1722 <GPIO_readPort+0x78>
    16e6:	2b 81       	ldd	r18, Y+3	; 0x03
    16e8:	3c 81       	ldd	r19, Y+4	; 0x04
    16ea:	22 30       	cpi	r18, 0x02	; 2
    16ec:	31 05       	cpc	r19, r1
    16ee:	81 f0       	breq	.+32     	; 0x1710 <GPIO_readPort+0x66>
    16f0:	8b 81       	ldd	r24, Y+3	; 0x03
    16f2:	9c 81       	ldd	r25, Y+4	; 0x04
    16f4:	83 30       	cpi	r24, 0x03	; 3
    16f6:	91 05       	cpc	r25, r1
    16f8:	81 f0       	breq	.+32     	; 0x171a <GPIO_readPort+0x70>
    16fa:	13 c0       	rjmp	.+38     	; 0x1722 <GPIO_readPort+0x78>
				{
				case PORTA_ID:
					value= PINA;
    16fc:	e9 e3       	ldi	r30, 0x39	; 57
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	80 81       	ld	r24, Z
    1702:	89 83       	std	Y+1, r24	; 0x01
    1704:	0e c0       	rjmp	.+28     	; 0x1722 <GPIO_readPort+0x78>
					break;
				case PORTB_ID:
					value= PINB;
    1706:	e6 e3       	ldi	r30, 0x36	; 54
    1708:	f0 e0       	ldi	r31, 0x00	; 0
    170a:	80 81       	ld	r24, Z
    170c:	89 83       	std	Y+1, r24	; 0x01
    170e:	09 c0       	rjmp	.+18     	; 0x1722 <GPIO_readPort+0x78>
					break;
				case PORTC_ID:
					value =PINC;
    1710:	e3 e3       	ldi	r30, 0x33	; 51
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	89 83       	std	Y+1, r24	; 0x01
    1718:	04 c0       	rjmp	.+8      	; 0x1722 <GPIO_readPort+0x78>
					break;
				case PORTD_ID:
					value=PIND;
    171a:	e0 e3       	ldi	r30, 0x30	; 48
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	89 83       	std	Y+1, r24	; 0x01
					break;
				}
			}
	return value;
    1722:	89 81       	ldd	r24, Y+1	; 0x01

}
    1724:	0f 90       	pop	r0
    1726:	0f 90       	pop	r0
    1728:	0f 90       	pop	r0
    172a:	0f 90       	pop	r0
    172c:	cf 91       	pop	r28
    172e:	df 91       	pop	r29
    1730:	08 95       	ret

00001732 <LCD_init>:
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void)
{
    1732:	df 93       	push	r29
    1734:	cf 93       	push	r28
    1736:	cd b7       	in	r28, 0x3d	; 61
    1738:	de b7       	in	r29, 0x3e	; 62
	/* Configure the direction for RS, RW and E pins as output pins */
	GPIO_setupPinDirection(LCD_RS_PORT_ID,LCD_RS_PIN_ID,PIN_OUTPUT);
    173a:	83 e0       	ldi	r24, 0x03	; 3
    173c:	64 e0       	ldi	r22, 0x04	; 4
    173e:	41 e0       	ldi	r20, 0x01	; 1
    1740:	0e 94 58 08 	call	0x10b0	; 0x10b0 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_RW_PORT_ID,LCD_RW_PIN_ID,PIN_OUTPUT);
    1744:	83 e0       	ldi	r24, 0x03	; 3
    1746:	65 e0       	ldi	r22, 0x05	; 5
    1748:	41 e0       	ldi	r20, 0x01	; 1
    174a:	0e 94 58 08 	call	0x10b0	; 0x10b0 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_E_PORT_ID,LCD_E_PIN_ID,PIN_OUTPUT);
    174e:	83 e0       	ldi	r24, 0x03	; 3
    1750:	66 e0       	ldi	r22, 0x06	; 6
    1752:	41 e0       	ldi	r20, 0x01	; 1
    1754:	0e 94 58 08 	call	0x10b0	; 0x10b0 <GPIO_setupPinDirection>
	LCD_sendCommand(LCD_GO_TO_HOME);
	LCD_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE); /* use 2-line lcd + 4-bit Data Mode + 5*7 dot display Mode */

#elif (LCD_DATA_BITS_MODE == 8)
	/* Configure the data port as output port */
	GPIO_setupPortDirection(LCD_DATA_PORT_ID,PORT_OUTPUT);
    1758:	82 e0       	ldi	r24, 0x02	; 2
    175a:	6f ef       	ldi	r22, 0xFF	; 255
    175c:	0e 94 cd 0a 	call	0x159a	; 0x159a <GPIO_setupPortDirection>
	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE); /* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
    1760:	88 e3       	ldi	r24, 0x38	; 56
    1762:	0e 94 bc 0b 	call	0x1778	; 0x1778 <LCD_sendCommand>
#endif

	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
    1766:	8c e0       	ldi	r24, 0x0C	; 12
    1768:	0e 94 bc 0b 	call	0x1778	; 0x1778 <LCD_sendCommand>
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
    176c:	81 e0       	ldi	r24, 0x01	; 1
    176e:	0e 94 bc 0b 	call	0x1778	; 0x1778 <LCD_sendCommand>
}
    1772:	cf 91       	pop	r28
    1774:	df 91       	pop	r29
    1776:	08 95       	ret

00001778 <LCD_sendCommand>:
/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(uint8 command)
{
    1778:	df 93       	push	r29
    177a:	cf 93       	push	r28
    177c:	cd b7       	in	r28, 0x3d	; 61
    177e:	de b7       	in	r29, 0x3e	; 62
    1780:	ea 97       	sbiw	r28, 0x3a	; 58
    1782:	0f b6       	in	r0, 0x3f	; 63
    1784:	f8 94       	cli
    1786:	de bf       	out	0x3e, r29	; 62
    1788:	0f be       	out	0x3f, r0	; 63
    178a:	cd bf       	out	0x3d, r28	; 61
    178c:	8a af       	std	Y+58, r24	; 0x3a
	uint8 lcd_port_value = 0;
    178e:	19 ae       	std	Y+57, r1	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW); /* Instruction Mode RS=0 */
    1790:	83 e0       	ldi	r24, 0x03	; 3
    1792:	64 e0       	ldi	r22, 0x04	; 4
    1794:	40 e0       	ldi	r20, 0x00	; 0
    1796:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
	GPIO_writePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,LOGIC_LOW); /* write data to LCD so RW=0 */
    179a:	83 e0       	ldi	r24, 0x03	; 3
    179c:	65 e0       	ldi	r22, 0x05	; 5
    179e:	40 e0       	ldi	r20, 0x00	; 0
    17a0:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
    17a4:	80 e0       	ldi	r24, 0x00	; 0
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	a0 e8       	ldi	r26, 0x80	; 128
    17aa:	bf e3       	ldi	r27, 0x3F	; 63
    17ac:	8d ab       	std	Y+53, r24	; 0x35
    17ae:	9e ab       	std	Y+54, r25	; 0x36
    17b0:	af ab       	std	Y+55, r26	; 0x37
    17b2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17b4:	6d a9       	ldd	r22, Y+53	; 0x35
    17b6:	7e a9       	ldd	r23, Y+54	; 0x36
    17b8:	8f a9       	ldd	r24, Y+55	; 0x37
    17ba:	98 ad       	ldd	r25, Y+56	; 0x38
    17bc:	20 e0       	ldi	r18, 0x00	; 0
    17be:	30 e0       	ldi	r19, 0x00	; 0
    17c0:	4a e7       	ldi	r20, 0x7A	; 122
    17c2:	53 e4       	ldi	r21, 0x43	; 67
    17c4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17c8:	dc 01       	movw	r26, r24
    17ca:	cb 01       	movw	r24, r22
    17cc:	89 ab       	std	Y+49, r24	; 0x31
    17ce:	9a ab       	std	Y+50, r25	; 0x32
    17d0:	ab ab       	std	Y+51, r26	; 0x33
    17d2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    17d4:	69 a9       	ldd	r22, Y+49	; 0x31
    17d6:	7a a9       	ldd	r23, Y+50	; 0x32
    17d8:	8b a9       	ldd	r24, Y+51	; 0x33
    17da:	9c a9       	ldd	r25, Y+52	; 0x34
    17dc:	20 e0       	ldi	r18, 0x00	; 0
    17de:	30 e0       	ldi	r19, 0x00	; 0
    17e0:	40 e8       	ldi	r20, 0x80	; 128
    17e2:	5f e3       	ldi	r21, 0x3F	; 63
    17e4:	0e 94 4d 04 	call	0x89a	; 0x89a <__ltsf2>
    17e8:	88 23       	and	r24, r24
    17ea:	2c f4       	brge	.+10     	; 0x17f6 <LCD_sendCommand+0x7e>
		__ticks = 1;
    17ec:	81 e0       	ldi	r24, 0x01	; 1
    17ee:	90 e0       	ldi	r25, 0x00	; 0
    17f0:	98 ab       	std	Y+48, r25	; 0x30
    17f2:	8f a7       	std	Y+47, r24	; 0x2f
    17f4:	3f c0       	rjmp	.+126    	; 0x1874 <LCD_sendCommand+0xfc>
	else if (__tmp > 65535)
    17f6:	69 a9       	ldd	r22, Y+49	; 0x31
    17f8:	7a a9       	ldd	r23, Y+50	; 0x32
    17fa:	8b a9       	ldd	r24, Y+51	; 0x33
    17fc:	9c a9       	ldd	r25, Y+52	; 0x34
    17fe:	20 e0       	ldi	r18, 0x00	; 0
    1800:	3f ef       	ldi	r19, 0xFF	; 255
    1802:	4f e7       	ldi	r20, 0x7F	; 127
    1804:	57 e4       	ldi	r21, 0x47	; 71
    1806:	0e 94 ed 03 	call	0x7da	; 0x7da <__gtsf2>
    180a:	18 16       	cp	r1, r24
    180c:	4c f5       	brge	.+82     	; 0x1860 <LCD_sendCommand+0xe8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    180e:	6d a9       	ldd	r22, Y+53	; 0x35
    1810:	7e a9       	ldd	r23, Y+54	; 0x36
    1812:	8f a9       	ldd	r24, Y+55	; 0x37
    1814:	98 ad       	ldd	r25, Y+56	; 0x38
    1816:	20 e0       	ldi	r18, 0x00	; 0
    1818:	30 e0       	ldi	r19, 0x00	; 0
    181a:	40 e2       	ldi	r20, 0x20	; 32
    181c:	51 e4       	ldi	r21, 0x41	; 65
    181e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1822:	dc 01       	movw	r26, r24
    1824:	cb 01       	movw	r24, r22
    1826:	bc 01       	movw	r22, r24
    1828:	cd 01       	movw	r24, r26
    182a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    182e:	dc 01       	movw	r26, r24
    1830:	cb 01       	movw	r24, r22
    1832:	98 ab       	std	Y+48, r25	; 0x30
    1834:	8f a7       	std	Y+47, r24	; 0x2f
    1836:	0f c0       	rjmp	.+30     	; 0x1856 <LCD_sendCommand+0xde>
    1838:	89 e1       	ldi	r24, 0x19	; 25
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	9e a7       	std	Y+46, r25	; 0x2e
    183e:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1840:	8d a5       	ldd	r24, Y+45	; 0x2d
    1842:	9e a5       	ldd	r25, Y+46	; 0x2e
    1844:	01 97       	sbiw	r24, 0x01	; 1
    1846:	f1 f7       	brne	.-4      	; 0x1844 <LCD_sendCommand+0xcc>
    1848:	9e a7       	std	Y+46, r25	; 0x2e
    184a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    184c:	8f a5       	ldd	r24, Y+47	; 0x2f
    184e:	98 a9       	ldd	r25, Y+48	; 0x30
    1850:	01 97       	sbiw	r24, 0x01	; 1
    1852:	98 ab       	std	Y+48, r25	; 0x30
    1854:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1856:	8f a5       	ldd	r24, Y+47	; 0x2f
    1858:	98 a9       	ldd	r25, Y+48	; 0x30
    185a:	00 97       	sbiw	r24, 0x00	; 0
    185c:	69 f7       	brne	.-38     	; 0x1838 <LCD_sendCommand+0xc0>
    185e:	14 c0       	rjmp	.+40     	; 0x1888 <LCD_sendCommand+0x110>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1860:	69 a9       	ldd	r22, Y+49	; 0x31
    1862:	7a a9       	ldd	r23, Y+50	; 0x32
    1864:	8b a9       	ldd	r24, Y+51	; 0x33
    1866:	9c a9       	ldd	r25, Y+52	; 0x34
    1868:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    186c:	dc 01       	movw	r26, r24
    186e:	cb 01       	movw	r24, r22
    1870:	98 ab       	std	Y+48, r25	; 0x30
    1872:	8f a7       	std	Y+47, r24	; 0x2f
    1874:	8f a5       	ldd	r24, Y+47	; 0x2f
    1876:	98 a9       	ldd	r25, Y+48	; 0x30
    1878:	9c a7       	std	Y+44, r25	; 0x2c
    187a:	8b a7       	std	Y+43, r24	; 0x2b
    187c:	8b a5       	ldd	r24, Y+43	; 0x2b
    187e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1880:	01 97       	sbiw	r24, 0x01	; 1
    1882:	f1 f7       	brne	.-4      	; 0x1880 <LCD_sendCommand+0x108>
    1884:	9c a7       	std	Y+44, r25	; 0x2c
    1886:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1888:	83 e0       	ldi	r24, 0x03	; 3
    188a:	66 e0       	ldi	r22, 0x06	; 6
    188c:	41 e0       	ldi	r20, 0x01	; 1
    188e:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
    1892:	80 e0       	ldi	r24, 0x00	; 0
    1894:	90 e0       	ldi	r25, 0x00	; 0
    1896:	a0 e8       	ldi	r26, 0x80	; 128
    1898:	bf e3       	ldi	r27, 0x3F	; 63
    189a:	8f a3       	std	Y+39, r24	; 0x27
    189c:	98 a7       	std	Y+40, r25	; 0x28
    189e:	a9 a7       	std	Y+41, r26	; 0x29
    18a0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18a2:	6f a1       	ldd	r22, Y+39	; 0x27
    18a4:	78 a5       	ldd	r23, Y+40	; 0x28
    18a6:	89 a5       	ldd	r24, Y+41	; 0x29
    18a8:	9a a5       	ldd	r25, Y+42	; 0x2a
    18aa:	20 e0       	ldi	r18, 0x00	; 0
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	4a e7       	ldi	r20, 0x7A	; 122
    18b0:	53 e4       	ldi	r21, 0x43	; 67
    18b2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18b6:	dc 01       	movw	r26, r24
    18b8:	cb 01       	movw	r24, r22
    18ba:	8b a3       	std	Y+35, r24	; 0x23
    18bc:	9c a3       	std	Y+36, r25	; 0x24
    18be:	ad a3       	std	Y+37, r26	; 0x25
    18c0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    18c2:	6b a1       	ldd	r22, Y+35	; 0x23
    18c4:	7c a1       	ldd	r23, Y+36	; 0x24
    18c6:	8d a1       	ldd	r24, Y+37	; 0x25
    18c8:	9e a1       	ldd	r25, Y+38	; 0x26
    18ca:	20 e0       	ldi	r18, 0x00	; 0
    18cc:	30 e0       	ldi	r19, 0x00	; 0
    18ce:	40 e8       	ldi	r20, 0x80	; 128
    18d0:	5f e3       	ldi	r21, 0x3F	; 63
    18d2:	0e 94 4d 04 	call	0x89a	; 0x89a <__ltsf2>
    18d6:	88 23       	and	r24, r24
    18d8:	2c f4       	brge	.+10     	; 0x18e4 <LCD_sendCommand+0x16c>
		__ticks = 1;
    18da:	81 e0       	ldi	r24, 0x01	; 1
    18dc:	90 e0       	ldi	r25, 0x00	; 0
    18de:	9a a3       	std	Y+34, r25	; 0x22
    18e0:	89 a3       	std	Y+33, r24	; 0x21
    18e2:	3f c0       	rjmp	.+126    	; 0x1962 <LCD_sendCommand+0x1ea>
	else if (__tmp > 65535)
    18e4:	6b a1       	ldd	r22, Y+35	; 0x23
    18e6:	7c a1       	ldd	r23, Y+36	; 0x24
    18e8:	8d a1       	ldd	r24, Y+37	; 0x25
    18ea:	9e a1       	ldd	r25, Y+38	; 0x26
    18ec:	20 e0       	ldi	r18, 0x00	; 0
    18ee:	3f ef       	ldi	r19, 0xFF	; 255
    18f0:	4f e7       	ldi	r20, 0x7F	; 127
    18f2:	57 e4       	ldi	r21, 0x47	; 71
    18f4:	0e 94 ed 03 	call	0x7da	; 0x7da <__gtsf2>
    18f8:	18 16       	cp	r1, r24
    18fa:	4c f5       	brge	.+82     	; 0x194e <LCD_sendCommand+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18fc:	6f a1       	ldd	r22, Y+39	; 0x27
    18fe:	78 a5       	ldd	r23, Y+40	; 0x28
    1900:	89 a5       	ldd	r24, Y+41	; 0x29
    1902:	9a a5       	ldd	r25, Y+42	; 0x2a
    1904:	20 e0       	ldi	r18, 0x00	; 0
    1906:	30 e0       	ldi	r19, 0x00	; 0
    1908:	40 e2       	ldi	r20, 0x20	; 32
    190a:	51 e4       	ldi	r21, 0x41	; 65
    190c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1910:	dc 01       	movw	r26, r24
    1912:	cb 01       	movw	r24, r22
    1914:	bc 01       	movw	r22, r24
    1916:	cd 01       	movw	r24, r26
    1918:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    191c:	dc 01       	movw	r26, r24
    191e:	cb 01       	movw	r24, r22
    1920:	9a a3       	std	Y+34, r25	; 0x22
    1922:	89 a3       	std	Y+33, r24	; 0x21
    1924:	0f c0       	rjmp	.+30     	; 0x1944 <LCD_sendCommand+0x1cc>
    1926:	89 e1       	ldi	r24, 0x19	; 25
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	98 a3       	std	Y+32, r25	; 0x20
    192c:	8f 8f       	std	Y+31, r24	; 0x1f
    192e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1930:	98 a1       	ldd	r25, Y+32	; 0x20
    1932:	01 97       	sbiw	r24, 0x01	; 1
    1934:	f1 f7       	brne	.-4      	; 0x1932 <LCD_sendCommand+0x1ba>
    1936:	98 a3       	std	Y+32, r25	; 0x20
    1938:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    193a:	89 a1       	ldd	r24, Y+33	; 0x21
    193c:	9a a1       	ldd	r25, Y+34	; 0x22
    193e:	01 97       	sbiw	r24, 0x01	; 1
    1940:	9a a3       	std	Y+34, r25	; 0x22
    1942:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1944:	89 a1       	ldd	r24, Y+33	; 0x21
    1946:	9a a1       	ldd	r25, Y+34	; 0x22
    1948:	00 97       	sbiw	r24, 0x00	; 0
    194a:	69 f7       	brne	.-38     	; 0x1926 <LCD_sendCommand+0x1ae>
    194c:	14 c0       	rjmp	.+40     	; 0x1976 <LCD_sendCommand+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    194e:	6b a1       	ldd	r22, Y+35	; 0x23
    1950:	7c a1       	ldd	r23, Y+36	; 0x24
    1952:	8d a1       	ldd	r24, Y+37	; 0x25
    1954:	9e a1       	ldd	r25, Y+38	; 0x26
    1956:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    195a:	dc 01       	movw	r26, r24
    195c:	cb 01       	movw	r24, r22
    195e:	9a a3       	std	Y+34, r25	; 0x22
    1960:	89 a3       	std	Y+33, r24	; 0x21
    1962:	89 a1       	ldd	r24, Y+33	; 0x21
    1964:	9a a1       	ldd	r25, Y+34	; 0x22
    1966:	9e 8f       	std	Y+30, r25	; 0x1e
    1968:	8d 8f       	std	Y+29, r24	; 0x1d
    196a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    196c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    196e:	01 97       	sbiw	r24, 0x01	; 1
    1970:	f1 f7       	brne	.-4      	; 0x196e <LCD_sendCommand+0x1f6>
    1972:	9e 8f       	std	Y+30, r25	; 0x1e
    1974:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif (LCD_DATA_BITS_MODE == 8)
	GPIO_writePort(LCD_DATA_PORT_ID,command); /* out the required command to the data bus D0 --> D7 */
    1976:	82 e0       	ldi	r24, 0x02	; 2
    1978:	6a ad       	ldd	r22, Y+58	; 0x3a
    197a:	0e 94 11 0b 	call	0x1622	; 0x1622 <GPIO_writePort>
    197e:	80 e0       	ldi	r24, 0x00	; 0
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	a0 e8       	ldi	r26, 0x80	; 128
    1984:	bf e3       	ldi	r27, 0x3F	; 63
    1986:	89 8f       	std	Y+25, r24	; 0x19
    1988:	9a 8f       	std	Y+26, r25	; 0x1a
    198a:	ab 8f       	std	Y+27, r26	; 0x1b
    198c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    198e:	69 8d       	ldd	r22, Y+25	; 0x19
    1990:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1992:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1994:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1996:	20 e0       	ldi	r18, 0x00	; 0
    1998:	30 e0       	ldi	r19, 0x00	; 0
    199a:	4a e7       	ldi	r20, 0x7A	; 122
    199c:	53 e4       	ldi	r21, 0x43	; 67
    199e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19a2:	dc 01       	movw	r26, r24
    19a4:	cb 01       	movw	r24, r22
    19a6:	8d 8b       	std	Y+21, r24	; 0x15
    19a8:	9e 8b       	std	Y+22, r25	; 0x16
    19aa:	af 8b       	std	Y+23, r26	; 0x17
    19ac:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    19ae:	6d 89       	ldd	r22, Y+21	; 0x15
    19b0:	7e 89       	ldd	r23, Y+22	; 0x16
    19b2:	8f 89       	ldd	r24, Y+23	; 0x17
    19b4:	98 8d       	ldd	r25, Y+24	; 0x18
    19b6:	20 e0       	ldi	r18, 0x00	; 0
    19b8:	30 e0       	ldi	r19, 0x00	; 0
    19ba:	40 e8       	ldi	r20, 0x80	; 128
    19bc:	5f e3       	ldi	r21, 0x3F	; 63
    19be:	0e 94 4d 04 	call	0x89a	; 0x89a <__ltsf2>
    19c2:	88 23       	and	r24, r24
    19c4:	2c f4       	brge	.+10     	; 0x19d0 <LCD_sendCommand+0x258>
		__ticks = 1;
    19c6:	81 e0       	ldi	r24, 0x01	; 1
    19c8:	90 e0       	ldi	r25, 0x00	; 0
    19ca:	9c 8b       	std	Y+20, r25	; 0x14
    19cc:	8b 8b       	std	Y+19, r24	; 0x13
    19ce:	3f c0       	rjmp	.+126    	; 0x1a4e <LCD_sendCommand+0x2d6>
	else if (__tmp > 65535)
    19d0:	6d 89       	ldd	r22, Y+21	; 0x15
    19d2:	7e 89       	ldd	r23, Y+22	; 0x16
    19d4:	8f 89       	ldd	r24, Y+23	; 0x17
    19d6:	98 8d       	ldd	r25, Y+24	; 0x18
    19d8:	20 e0       	ldi	r18, 0x00	; 0
    19da:	3f ef       	ldi	r19, 0xFF	; 255
    19dc:	4f e7       	ldi	r20, 0x7F	; 127
    19de:	57 e4       	ldi	r21, 0x47	; 71
    19e0:	0e 94 ed 03 	call	0x7da	; 0x7da <__gtsf2>
    19e4:	18 16       	cp	r1, r24
    19e6:	4c f5       	brge	.+82     	; 0x1a3a <LCD_sendCommand+0x2c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19e8:	69 8d       	ldd	r22, Y+25	; 0x19
    19ea:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19ec:	8b 8d       	ldd	r24, Y+27	; 0x1b
    19ee:	9c 8d       	ldd	r25, Y+28	; 0x1c
    19f0:	20 e0       	ldi	r18, 0x00	; 0
    19f2:	30 e0       	ldi	r19, 0x00	; 0
    19f4:	40 e2       	ldi	r20, 0x20	; 32
    19f6:	51 e4       	ldi	r21, 0x41	; 65
    19f8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19fc:	dc 01       	movw	r26, r24
    19fe:	cb 01       	movw	r24, r22
    1a00:	bc 01       	movw	r22, r24
    1a02:	cd 01       	movw	r24, r26
    1a04:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a08:	dc 01       	movw	r26, r24
    1a0a:	cb 01       	movw	r24, r22
    1a0c:	9c 8b       	std	Y+20, r25	; 0x14
    1a0e:	8b 8b       	std	Y+19, r24	; 0x13
    1a10:	0f c0       	rjmp	.+30     	; 0x1a30 <LCD_sendCommand+0x2b8>
    1a12:	89 e1       	ldi	r24, 0x19	; 25
    1a14:	90 e0       	ldi	r25, 0x00	; 0
    1a16:	9a 8b       	std	Y+18, r25	; 0x12
    1a18:	89 8b       	std	Y+17, r24	; 0x11
    1a1a:	89 89       	ldd	r24, Y+17	; 0x11
    1a1c:	9a 89       	ldd	r25, Y+18	; 0x12
    1a1e:	01 97       	sbiw	r24, 0x01	; 1
    1a20:	f1 f7       	brne	.-4      	; 0x1a1e <LCD_sendCommand+0x2a6>
    1a22:	9a 8b       	std	Y+18, r25	; 0x12
    1a24:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a26:	8b 89       	ldd	r24, Y+19	; 0x13
    1a28:	9c 89       	ldd	r25, Y+20	; 0x14
    1a2a:	01 97       	sbiw	r24, 0x01	; 1
    1a2c:	9c 8b       	std	Y+20, r25	; 0x14
    1a2e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a30:	8b 89       	ldd	r24, Y+19	; 0x13
    1a32:	9c 89       	ldd	r25, Y+20	; 0x14
    1a34:	00 97       	sbiw	r24, 0x00	; 0
    1a36:	69 f7       	brne	.-38     	; 0x1a12 <LCD_sendCommand+0x29a>
    1a38:	14 c0       	rjmp	.+40     	; 0x1a62 <LCD_sendCommand+0x2ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a3a:	6d 89       	ldd	r22, Y+21	; 0x15
    1a3c:	7e 89       	ldd	r23, Y+22	; 0x16
    1a3e:	8f 89       	ldd	r24, Y+23	; 0x17
    1a40:	98 8d       	ldd	r25, Y+24	; 0x18
    1a42:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a46:	dc 01       	movw	r26, r24
    1a48:	cb 01       	movw	r24, r22
    1a4a:	9c 8b       	std	Y+20, r25	; 0x14
    1a4c:	8b 8b       	std	Y+19, r24	; 0x13
    1a4e:	8b 89       	ldd	r24, Y+19	; 0x13
    1a50:	9c 89       	ldd	r25, Y+20	; 0x14
    1a52:	98 8b       	std	Y+16, r25	; 0x10
    1a54:	8f 87       	std	Y+15, r24	; 0x0f
    1a56:	8f 85       	ldd	r24, Y+15	; 0x0f
    1a58:	98 89       	ldd	r25, Y+16	; 0x10
    1a5a:	01 97       	sbiw	r24, 0x01	; 1
    1a5c:	f1 f7       	brne	.-4      	; 0x1a5a <LCD_sendCommand+0x2e2>
    1a5e:	98 8b       	std	Y+16, r25	; 0x10
    1a60:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    1a62:	83 e0       	ldi	r24, 0x03	; 3
    1a64:	66 e0       	ldi	r22, 0x06	; 6
    1a66:	40 e0       	ldi	r20, 0x00	; 0
    1a68:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
    1a6c:	80 e0       	ldi	r24, 0x00	; 0
    1a6e:	90 e0       	ldi	r25, 0x00	; 0
    1a70:	a0 e8       	ldi	r26, 0x80	; 128
    1a72:	bf e3       	ldi	r27, 0x3F	; 63
    1a74:	8b 87       	std	Y+11, r24	; 0x0b
    1a76:	9c 87       	std	Y+12, r25	; 0x0c
    1a78:	ad 87       	std	Y+13, r26	; 0x0d
    1a7a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a7c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a7e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a80:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a82:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a84:	20 e0       	ldi	r18, 0x00	; 0
    1a86:	30 e0       	ldi	r19, 0x00	; 0
    1a88:	4a e7       	ldi	r20, 0x7A	; 122
    1a8a:	53 e4       	ldi	r21, 0x43	; 67
    1a8c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a90:	dc 01       	movw	r26, r24
    1a92:	cb 01       	movw	r24, r22
    1a94:	8f 83       	std	Y+7, r24	; 0x07
    1a96:	98 87       	std	Y+8, r25	; 0x08
    1a98:	a9 87       	std	Y+9, r26	; 0x09
    1a9a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1a9c:	6f 81       	ldd	r22, Y+7	; 0x07
    1a9e:	78 85       	ldd	r23, Y+8	; 0x08
    1aa0:	89 85       	ldd	r24, Y+9	; 0x09
    1aa2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1aa4:	20 e0       	ldi	r18, 0x00	; 0
    1aa6:	30 e0       	ldi	r19, 0x00	; 0
    1aa8:	40 e8       	ldi	r20, 0x80	; 128
    1aaa:	5f e3       	ldi	r21, 0x3F	; 63
    1aac:	0e 94 4d 04 	call	0x89a	; 0x89a <__ltsf2>
    1ab0:	88 23       	and	r24, r24
    1ab2:	2c f4       	brge	.+10     	; 0x1abe <LCD_sendCommand+0x346>
		__ticks = 1;
    1ab4:	81 e0       	ldi	r24, 0x01	; 1
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	9e 83       	std	Y+6, r25	; 0x06
    1aba:	8d 83       	std	Y+5, r24	; 0x05
    1abc:	3f c0       	rjmp	.+126    	; 0x1b3c <LCD_sendCommand+0x3c4>
	else if (__tmp > 65535)
    1abe:	6f 81       	ldd	r22, Y+7	; 0x07
    1ac0:	78 85       	ldd	r23, Y+8	; 0x08
    1ac2:	89 85       	ldd	r24, Y+9	; 0x09
    1ac4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ac6:	20 e0       	ldi	r18, 0x00	; 0
    1ac8:	3f ef       	ldi	r19, 0xFF	; 255
    1aca:	4f e7       	ldi	r20, 0x7F	; 127
    1acc:	57 e4       	ldi	r21, 0x47	; 71
    1ace:	0e 94 ed 03 	call	0x7da	; 0x7da <__gtsf2>
    1ad2:	18 16       	cp	r1, r24
    1ad4:	4c f5       	brge	.+82     	; 0x1b28 <LCD_sendCommand+0x3b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ad6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ad8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ada:	8d 85       	ldd	r24, Y+13	; 0x0d
    1adc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ade:	20 e0       	ldi	r18, 0x00	; 0
    1ae0:	30 e0       	ldi	r19, 0x00	; 0
    1ae2:	40 e2       	ldi	r20, 0x20	; 32
    1ae4:	51 e4       	ldi	r21, 0x41	; 65
    1ae6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1aea:	dc 01       	movw	r26, r24
    1aec:	cb 01       	movw	r24, r22
    1aee:	bc 01       	movw	r22, r24
    1af0:	cd 01       	movw	r24, r26
    1af2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1af6:	dc 01       	movw	r26, r24
    1af8:	cb 01       	movw	r24, r22
    1afa:	9e 83       	std	Y+6, r25	; 0x06
    1afc:	8d 83       	std	Y+5, r24	; 0x05
    1afe:	0f c0       	rjmp	.+30     	; 0x1b1e <LCD_sendCommand+0x3a6>
    1b00:	89 e1       	ldi	r24, 0x19	; 25
    1b02:	90 e0       	ldi	r25, 0x00	; 0
    1b04:	9c 83       	std	Y+4, r25	; 0x04
    1b06:	8b 83       	std	Y+3, r24	; 0x03
    1b08:	8b 81       	ldd	r24, Y+3	; 0x03
    1b0a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b0c:	01 97       	sbiw	r24, 0x01	; 1
    1b0e:	f1 f7       	brne	.-4      	; 0x1b0c <LCD_sendCommand+0x394>
    1b10:	9c 83       	std	Y+4, r25	; 0x04
    1b12:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b14:	8d 81       	ldd	r24, Y+5	; 0x05
    1b16:	9e 81       	ldd	r25, Y+6	; 0x06
    1b18:	01 97       	sbiw	r24, 0x01	; 1
    1b1a:	9e 83       	std	Y+6, r25	; 0x06
    1b1c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b1e:	8d 81       	ldd	r24, Y+5	; 0x05
    1b20:	9e 81       	ldd	r25, Y+6	; 0x06
    1b22:	00 97       	sbiw	r24, 0x00	; 0
    1b24:	69 f7       	brne	.-38     	; 0x1b00 <LCD_sendCommand+0x388>
    1b26:	14 c0       	rjmp	.+40     	; 0x1b50 <LCD_sendCommand+0x3d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b28:	6f 81       	ldd	r22, Y+7	; 0x07
    1b2a:	78 85       	ldd	r23, Y+8	; 0x08
    1b2c:	89 85       	ldd	r24, Y+9	; 0x09
    1b2e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1b30:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b34:	dc 01       	movw	r26, r24
    1b36:	cb 01       	movw	r24, r22
    1b38:	9e 83       	std	Y+6, r25	; 0x06
    1b3a:	8d 83       	std	Y+5, r24	; 0x05
    1b3c:	8d 81       	ldd	r24, Y+5	; 0x05
    1b3e:	9e 81       	ldd	r25, Y+6	; 0x06
    1b40:	9a 83       	std	Y+2, r25	; 0x02
    1b42:	89 83       	std	Y+1, r24	; 0x01
    1b44:	89 81       	ldd	r24, Y+1	; 0x01
    1b46:	9a 81       	ldd	r25, Y+2	; 0x02
    1b48:	01 97       	sbiw	r24, 0x01	; 1
    1b4a:	f1 f7       	brne	.-4      	; 0x1b48 <LCD_sendCommand+0x3d0>
    1b4c:	9a 83       	std	Y+2, r25	; 0x02
    1b4e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}
    1b50:	ea 96       	adiw	r28, 0x3a	; 58
    1b52:	0f b6       	in	r0, 0x3f	; 63
    1b54:	f8 94       	cli
    1b56:	de bf       	out	0x3e, r29	; 62
    1b58:	0f be       	out	0x3f, r0	; 63
    1b5a:	cd bf       	out	0x3d, r28	; 61
    1b5c:	cf 91       	pop	r28
    1b5e:	df 91       	pop	r29
    1b60:	08 95       	ret

00001b62 <LCD_displayCharacter>:
/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(uint8 data)
{
    1b62:	df 93       	push	r29
    1b64:	cf 93       	push	r28
    1b66:	cd b7       	in	r28, 0x3d	; 61
    1b68:	de b7       	in	r29, 0x3e	; 62
    1b6a:	ea 97       	sbiw	r28, 0x3a	; 58
    1b6c:	0f b6       	in	r0, 0x3f	; 63
    1b6e:	f8 94       	cli
    1b70:	de bf       	out	0x3e, r29	; 62
    1b72:	0f be       	out	0x3f, r0	; 63
    1b74:	cd bf       	out	0x3d, r28	; 61
    1b76:	8a af       	std	Y+58, r24	; 0x3a
	uint8 lcd_port_value = 0;
    1b78:	19 ae       	std	Y+57, r1	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_HIGH); /* Data Mode RS=1 */
    1b7a:	83 e0       	ldi	r24, 0x03	; 3
    1b7c:	64 e0       	ldi	r22, 0x04	; 4
    1b7e:	41 e0       	ldi	r20, 0x01	; 1
    1b80:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
	GPIO_writePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,LOGIC_LOW); /* write data to LCD so RW=0 */
    1b84:	83 e0       	ldi	r24, 0x03	; 3
    1b86:	65 e0       	ldi	r22, 0x05	; 5
    1b88:	40 e0       	ldi	r20, 0x00	; 0
    1b8a:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
    1b8e:	80 e0       	ldi	r24, 0x00	; 0
    1b90:	90 e0       	ldi	r25, 0x00	; 0
    1b92:	a0 e8       	ldi	r26, 0x80	; 128
    1b94:	bf e3       	ldi	r27, 0x3F	; 63
    1b96:	8d ab       	std	Y+53, r24	; 0x35
    1b98:	9e ab       	std	Y+54, r25	; 0x36
    1b9a:	af ab       	std	Y+55, r26	; 0x37
    1b9c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b9e:	6d a9       	ldd	r22, Y+53	; 0x35
    1ba0:	7e a9       	ldd	r23, Y+54	; 0x36
    1ba2:	8f a9       	ldd	r24, Y+55	; 0x37
    1ba4:	98 ad       	ldd	r25, Y+56	; 0x38
    1ba6:	20 e0       	ldi	r18, 0x00	; 0
    1ba8:	30 e0       	ldi	r19, 0x00	; 0
    1baa:	4a e7       	ldi	r20, 0x7A	; 122
    1bac:	53 e4       	ldi	r21, 0x43	; 67
    1bae:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bb2:	dc 01       	movw	r26, r24
    1bb4:	cb 01       	movw	r24, r22
    1bb6:	89 ab       	std	Y+49, r24	; 0x31
    1bb8:	9a ab       	std	Y+50, r25	; 0x32
    1bba:	ab ab       	std	Y+51, r26	; 0x33
    1bbc:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1bbe:	69 a9       	ldd	r22, Y+49	; 0x31
    1bc0:	7a a9       	ldd	r23, Y+50	; 0x32
    1bc2:	8b a9       	ldd	r24, Y+51	; 0x33
    1bc4:	9c a9       	ldd	r25, Y+52	; 0x34
    1bc6:	20 e0       	ldi	r18, 0x00	; 0
    1bc8:	30 e0       	ldi	r19, 0x00	; 0
    1bca:	40 e8       	ldi	r20, 0x80	; 128
    1bcc:	5f e3       	ldi	r21, 0x3F	; 63
    1bce:	0e 94 4d 04 	call	0x89a	; 0x89a <__ltsf2>
    1bd2:	88 23       	and	r24, r24
    1bd4:	2c f4       	brge	.+10     	; 0x1be0 <LCD_displayCharacter+0x7e>
		__ticks = 1;
    1bd6:	81 e0       	ldi	r24, 0x01	; 1
    1bd8:	90 e0       	ldi	r25, 0x00	; 0
    1bda:	98 ab       	std	Y+48, r25	; 0x30
    1bdc:	8f a7       	std	Y+47, r24	; 0x2f
    1bde:	3f c0       	rjmp	.+126    	; 0x1c5e <LCD_displayCharacter+0xfc>
	else if (__tmp > 65535)
    1be0:	69 a9       	ldd	r22, Y+49	; 0x31
    1be2:	7a a9       	ldd	r23, Y+50	; 0x32
    1be4:	8b a9       	ldd	r24, Y+51	; 0x33
    1be6:	9c a9       	ldd	r25, Y+52	; 0x34
    1be8:	20 e0       	ldi	r18, 0x00	; 0
    1bea:	3f ef       	ldi	r19, 0xFF	; 255
    1bec:	4f e7       	ldi	r20, 0x7F	; 127
    1bee:	57 e4       	ldi	r21, 0x47	; 71
    1bf0:	0e 94 ed 03 	call	0x7da	; 0x7da <__gtsf2>
    1bf4:	18 16       	cp	r1, r24
    1bf6:	4c f5       	brge	.+82     	; 0x1c4a <LCD_displayCharacter+0xe8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bf8:	6d a9       	ldd	r22, Y+53	; 0x35
    1bfa:	7e a9       	ldd	r23, Y+54	; 0x36
    1bfc:	8f a9       	ldd	r24, Y+55	; 0x37
    1bfe:	98 ad       	ldd	r25, Y+56	; 0x38
    1c00:	20 e0       	ldi	r18, 0x00	; 0
    1c02:	30 e0       	ldi	r19, 0x00	; 0
    1c04:	40 e2       	ldi	r20, 0x20	; 32
    1c06:	51 e4       	ldi	r21, 0x41	; 65
    1c08:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c0c:	dc 01       	movw	r26, r24
    1c0e:	cb 01       	movw	r24, r22
    1c10:	bc 01       	movw	r22, r24
    1c12:	cd 01       	movw	r24, r26
    1c14:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c18:	dc 01       	movw	r26, r24
    1c1a:	cb 01       	movw	r24, r22
    1c1c:	98 ab       	std	Y+48, r25	; 0x30
    1c1e:	8f a7       	std	Y+47, r24	; 0x2f
    1c20:	0f c0       	rjmp	.+30     	; 0x1c40 <LCD_displayCharacter+0xde>
    1c22:	89 e1       	ldi	r24, 0x19	; 25
    1c24:	90 e0       	ldi	r25, 0x00	; 0
    1c26:	9e a7       	std	Y+46, r25	; 0x2e
    1c28:	8d a7       	std	Y+45, r24	; 0x2d
    1c2a:	8d a5       	ldd	r24, Y+45	; 0x2d
    1c2c:	9e a5       	ldd	r25, Y+46	; 0x2e
    1c2e:	01 97       	sbiw	r24, 0x01	; 1
    1c30:	f1 f7       	brne	.-4      	; 0x1c2e <LCD_displayCharacter+0xcc>
    1c32:	9e a7       	std	Y+46, r25	; 0x2e
    1c34:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c36:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c38:	98 a9       	ldd	r25, Y+48	; 0x30
    1c3a:	01 97       	sbiw	r24, 0x01	; 1
    1c3c:	98 ab       	std	Y+48, r25	; 0x30
    1c3e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c40:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c42:	98 a9       	ldd	r25, Y+48	; 0x30
    1c44:	00 97       	sbiw	r24, 0x00	; 0
    1c46:	69 f7       	brne	.-38     	; 0x1c22 <LCD_displayCharacter+0xc0>
    1c48:	14 c0       	rjmp	.+40     	; 0x1c72 <LCD_displayCharacter+0x110>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c4a:	69 a9       	ldd	r22, Y+49	; 0x31
    1c4c:	7a a9       	ldd	r23, Y+50	; 0x32
    1c4e:	8b a9       	ldd	r24, Y+51	; 0x33
    1c50:	9c a9       	ldd	r25, Y+52	; 0x34
    1c52:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c56:	dc 01       	movw	r26, r24
    1c58:	cb 01       	movw	r24, r22
    1c5a:	98 ab       	std	Y+48, r25	; 0x30
    1c5c:	8f a7       	std	Y+47, r24	; 0x2f
    1c5e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c60:	98 a9       	ldd	r25, Y+48	; 0x30
    1c62:	9c a7       	std	Y+44, r25	; 0x2c
    1c64:	8b a7       	std	Y+43, r24	; 0x2b
    1c66:	8b a5       	ldd	r24, Y+43	; 0x2b
    1c68:	9c a5       	ldd	r25, Y+44	; 0x2c
    1c6a:	01 97       	sbiw	r24, 0x01	; 1
    1c6c:	f1 f7       	brne	.-4      	; 0x1c6a <LCD_displayCharacter+0x108>
    1c6e:	9c a7       	std	Y+44, r25	; 0x2c
    1c70:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1c72:	83 e0       	ldi	r24, 0x03	; 3
    1c74:	66 e0       	ldi	r22, 0x06	; 6
    1c76:	41 e0       	ldi	r20, 0x01	; 1
    1c78:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
    1c7c:	80 e0       	ldi	r24, 0x00	; 0
    1c7e:	90 e0       	ldi	r25, 0x00	; 0
    1c80:	a0 e8       	ldi	r26, 0x80	; 128
    1c82:	bf e3       	ldi	r27, 0x3F	; 63
    1c84:	8f a3       	std	Y+39, r24	; 0x27
    1c86:	98 a7       	std	Y+40, r25	; 0x28
    1c88:	a9 a7       	std	Y+41, r26	; 0x29
    1c8a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c8c:	6f a1       	ldd	r22, Y+39	; 0x27
    1c8e:	78 a5       	ldd	r23, Y+40	; 0x28
    1c90:	89 a5       	ldd	r24, Y+41	; 0x29
    1c92:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c94:	20 e0       	ldi	r18, 0x00	; 0
    1c96:	30 e0       	ldi	r19, 0x00	; 0
    1c98:	4a e7       	ldi	r20, 0x7A	; 122
    1c9a:	53 e4       	ldi	r21, 0x43	; 67
    1c9c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	cb 01       	movw	r24, r22
    1ca4:	8b a3       	std	Y+35, r24	; 0x23
    1ca6:	9c a3       	std	Y+36, r25	; 0x24
    1ca8:	ad a3       	std	Y+37, r26	; 0x25
    1caa:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1cac:	6b a1       	ldd	r22, Y+35	; 0x23
    1cae:	7c a1       	ldd	r23, Y+36	; 0x24
    1cb0:	8d a1       	ldd	r24, Y+37	; 0x25
    1cb2:	9e a1       	ldd	r25, Y+38	; 0x26
    1cb4:	20 e0       	ldi	r18, 0x00	; 0
    1cb6:	30 e0       	ldi	r19, 0x00	; 0
    1cb8:	40 e8       	ldi	r20, 0x80	; 128
    1cba:	5f e3       	ldi	r21, 0x3F	; 63
    1cbc:	0e 94 4d 04 	call	0x89a	; 0x89a <__ltsf2>
    1cc0:	88 23       	and	r24, r24
    1cc2:	2c f4       	brge	.+10     	; 0x1cce <LCD_displayCharacter+0x16c>
		__ticks = 1;
    1cc4:	81 e0       	ldi	r24, 0x01	; 1
    1cc6:	90 e0       	ldi	r25, 0x00	; 0
    1cc8:	9a a3       	std	Y+34, r25	; 0x22
    1cca:	89 a3       	std	Y+33, r24	; 0x21
    1ccc:	3f c0       	rjmp	.+126    	; 0x1d4c <LCD_displayCharacter+0x1ea>
	else if (__tmp > 65535)
    1cce:	6b a1       	ldd	r22, Y+35	; 0x23
    1cd0:	7c a1       	ldd	r23, Y+36	; 0x24
    1cd2:	8d a1       	ldd	r24, Y+37	; 0x25
    1cd4:	9e a1       	ldd	r25, Y+38	; 0x26
    1cd6:	20 e0       	ldi	r18, 0x00	; 0
    1cd8:	3f ef       	ldi	r19, 0xFF	; 255
    1cda:	4f e7       	ldi	r20, 0x7F	; 127
    1cdc:	57 e4       	ldi	r21, 0x47	; 71
    1cde:	0e 94 ed 03 	call	0x7da	; 0x7da <__gtsf2>
    1ce2:	18 16       	cp	r1, r24
    1ce4:	4c f5       	brge	.+82     	; 0x1d38 <LCD_displayCharacter+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ce6:	6f a1       	ldd	r22, Y+39	; 0x27
    1ce8:	78 a5       	ldd	r23, Y+40	; 0x28
    1cea:	89 a5       	ldd	r24, Y+41	; 0x29
    1cec:	9a a5       	ldd	r25, Y+42	; 0x2a
    1cee:	20 e0       	ldi	r18, 0x00	; 0
    1cf0:	30 e0       	ldi	r19, 0x00	; 0
    1cf2:	40 e2       	ldi	r20, 0x20	; 32
    1cf4:	51 e4       	ldi	r21, 0x41	; 65
    1cf6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cfa:	dc 01       	movw	r26, r24
    1cfc:	cb 01       	movw	r24, r22
    1cfe:	bc 01       	movw	r22, r24
    1d00:	cd 01       	movw	r24, r26
    1d02:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d06:	dc 01       	movw	r26, r24
    1d08:	cb 01       	movw	r24, r22
    1d0a:	9a a3       	std	Y+34, r25	; 0x22
    1d0c:	89 a3       	std	Y+33, r24	; 0x21
    1d0e:	0f c0       	rjmp	.+30     	; 0x1d2e <LCD_displayCharacter+0x1cc>
    1d10:	89 e1       	ldi	r24, 0x19	; 25
    1d12:	90 e0       	ldi	r25, 0x00	; 0
    1d14:	98 a3       	std	Y+32, r25	; 0x20
    1d16:	8f 8f       	std	Y+31, r24	; 0x1f
    1d18:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1d1a:	98 a1       	ldd	r25, Y+32	; 0x20
    1d1c:	01 97       	sbiw	r24, 0x01	; 1
    1d1e:	f1 f7       	brne	.-4      	; 0x1d1c <LCD_displayCharacter+0x1ba>
    1d20:	98 a3       	std	Y+32, r25	; 0x20
    1d22:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d24:	89 a1       	ldd	r24, Y+33	; 0x21
    1d26:	9a a1       	ldd	r25, Y+34	; 0x22
    1d28:	01 97       	sbiw	r24, 0x01	; 1
    1d2a:	9a a3       	std	Y+34, r25	; 0x22
    1d2c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d2e:	89 a1       	ldd	r24, Y+33	; 0x21
    1d30:	9a a1       	ldd	r25, Y+34	; 0x22
    1d32:	00 97       	sbiw	r24, 0x00	; 0
    1d34:	69 f7       	brne	.-38     	; 0x1d10 <LCD_displayCharacter+0x1ae>
    1d36:	14 c0       	rjmp	.+40     	; 0x1d60 <LCD_displayCharacter+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d38:	6b a1       	ldd	r22, Y+35	; 0x23
    1d3a:	7c a1       	ldd	r23, Y+36	; 0x24
    1d3c:	8d a1       	ldd	r24, Y+37	; 0x25
    1d3e:	9e a1       	ldd	r25, Y+38	; 0x26
    1d40:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d44:	dc 01       	movw	r26, r24
    1d46:	cb 01       	movw	r24, r22
    1d48:	9a a3       	std	Y+34, r25	; 0x22
    1d4a:	89 a3       	std	Y+33, r24	; 0x21
    1d4c:	89 a1       	ldd	r24, Y+33	; 0x21
    1d4e:	9a a1       	ldd	r25, Y+34	; 0x22
    1d50:	9e 8f       	std	Y+30, r25	; 0x1e
    1d52:	8d 8f       	std	Y+29, r24	; 0x1d
    1d54:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d56:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1d58:	01 97       	sbiw	r24, 0x01	; 1
    1d5a:	f1 f7       	brne	.-4      	; 0x1d58 <LCD_displayCharacter+0x1f6>
    1d5c:	9e 8f       	std	Y+30, r25	; 0x1e
    1d5e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
	_delay_ms(1); /* delay for processing Th = 13ns */

#elif (LCD_DATA_BITS_MODE == 8)
	GPIO_writePort(LCD_DATA_PORT_ID,data); /* out the required data to the data bus D0 --> D7 */
    1d60:	82 e0       	ldi	r24, 0x02	; 2
    1d62:	6a ad       	ldd	r22, Y+58	; 0x3a
    1d64:	0e 94 11 0b 	call	0x1622	; 0x1622 <GPIO_writePort>
    1d68:	80 e0       	ldi	r24, 0x00	; 0
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	a0 e8       	ldi	r26, 0x80	; 128
    1d6e:	bf e3       	ldi	r27, 0x3F	; 63
    1d70:	89 8f       	std	Y+25, r24	; 0x19
    1d72:	9a 8f       	std	Y+26, r25	; 0x1a
    1d74:	ab 8f       	std	Y+27, r26	; 0x1b
    1d76:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d78:	69 8d       	ldd	r22, Y+25	; 0x19
    1d7a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d7c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d7e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d80:	20 e0       	ldi	r18, 0x00	; 0
    1d82:	30 e0       	ldi	r19, 0x00	; 0
    1d84:	4a e7       	ldi	r20, 0x7A	; 122
    1d86:	53 e4       	ldi	r21, 0x43	; 67
    1d88:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d8c:	dc 01       	movw	r26, r24
    1d8e:	cb 01       	movw	r24, r22
    1d90:	8d 8b       	std	Y+21, r24	; 0x15
    1d92:	9e 8b       	std	Y+22, r25	; 0x16
    1d94:	af 8b       	std	Y+23, r26	; 0x17
    1d96:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d98:	6d 89       	ldd	r22, Y+21	; 0x15
    1d9a:	7e 89       	ldd	r23, Y+22	; 0x16
    1d9c:	8f 89       	ldd	r24, Y+23	; 0x17
    1d9e:	98 8d       	ldd	r25, Y+24	; 0x18
    1da0:	20 e0       	ldi	r18, 0x00	; 0
    1da2:	30 e0       	ldi	r19, 0x00	; 0
    1da4:	40 e8       	ldi	r20, 0x80	; 128
    1da6:	5f e3       	ldi	r21, 0x3F	; 63
    1da8:	0e 94 4d 04 	call	0x89a	; 0x89a <__ltsf2>
    1dac:	88 23       	and	r24, r24
    1dae:	2c f4       	brge	.+10     	; 0x1dba <LCD_displayCharacter+0x258>
		__ticks = 1;
    1db0:	81 e0       	ldi	r24, 0x01	; 1
    1db2:	90 e0       	ldi	r25, 0x00	; 0
    1db4:	9c 8b       	std	Y+20, r25	; 0x14
    1db6:	8b 8b       	std	Y+19, r24	; 0x13
    1db8:	3f c0       	rjmp	.+126    	; 0x1e38 <LCD_displayCharacter+0x2d6>
	else if (__tmp > 65535)
    1dba:	6d 89       	ldd	r22, Y+21	; 0x15
    1dbc:	7e 89       	ldd	r23, Y+22	; 0x16
    1dbe:	8f 89       	ldd	r24, Y+23	; 0x17
    1dc0:	98 8d       	ldd	r25, Y+24	; 0x18
    1dc2:	20 e0       	ldi	r18, 0x00	; 0
    1dc4:	3f ef       	ldi	r19, 0xFF	; 255
    1dc6:	4f e7       	ldi	r20, 0x7F	; 127
    1dc8:	57 e4       	ldi	r21, 0x47	; 71
    1dca:	0e 94 ed 03 	call	0x7da	; 0x7da <__gtsf2>
    1dce:	18 16       	cp	r1, r24
    1dd0:	4c f5       	brge	.+82     	; 0x1e24 <LCD_displayCharacter+0x2c2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dd2:	69 8d       	ldd	r22, Y+25	; 0x19
    1dd4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1dd6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1dd8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1dda:	20 e0       	ldi	r18, 0x00	; 0
    1ddc:	30 e0       	ldi	r19, 0x00	; 0
    1dde:	40 e2       	ldi	r20, 0x20	; 32
    1de0:	51 e4       	ldi	r21, 0x41	; 65
    1de2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1de6:	dc 01       	movw	r26, r24
    1de8:	cb 01       	movw	r24, r22
    1dea:	bc 01       	movw	r22, r24
    1dec:	cd 01       	movw	r24, r26
    1dee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1df2:	dc 01       	movw	r26, r24
    1df4:	cb 01       	movw	r24, r22
    1df6:	9c 8b       	std	Y+20, r25	; 0x14
    1df8:	8b 8b       	std	Y+19, r24	; 0x13
    1dfa:	0f c0       	rjmp	.+30     	; 0x1e1a <LCD_displayCharacter+0x2b8>
    1dfc:	89 e1       	ldi	r24, 0x19	; 25
    1dfe:	90 e0       	ldi	r25, 0x00	; 0
    1e00:	9a 8b       	std	Y+18, r25	; 0x12
    1e02:	89 8b       	std	Y+17, r24	; 0x11
    1e04:	89 89       	ldd	r24, Y+17	; 0x11
    1e06:	9a 89       	ldd	r25, Y+18	; 0x12
    1e08:	01 97       	sbiw	r24, 0x01	; 1
    1e0a:	f1 f7       	brne	.-4      	; 0x1e08 <LCD_displayCharacter+0x2a6>
    1e0c:	9a 8b       	std	Y+18, r25	; 0x12
    1e0e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e10:	8b 89       	ldd	r24, Y+19	; 0x13
    1e12:	9c 89       	ldd	r25, Y+20	; 0x14
    1e14:	01 97       	sbiw	r24, 0x01	; 1
    1e16:	9c 8b       	std	Y+20, r25	; 0x14
    1e18:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e1a:	8b 89       	ldd	r24, Y+19	; 0x13
    1e1c:	9c 89       	ldd	r25, Y+20	; 0x14
    1e1e:	00 97       	sbiw	r24, 0x00	; 0
    1e20:	69 f7       	brne	.-38     	; 0x1dfc <LCD_displayCharacter+0x29a>
    1e22:	14 c0       	rjmp	.+40     	; 0x1e4c <LCD_displayCharacter+0x2ea>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e24:	6d 89       	ldd	r22, Y+21	; 0x15
    1e26:	7e 89       	ldd	r23, Y+22	; 0x16
    1e28:	8f 89       	ldd	r24, Y+23	; 0x17
    1e2a:	98 8d       	ldd	r25, Y+24	; 0x18
    1e2c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e30:	dc 01       	movw	r26, r24
    1e32:	cb 01       	movw	r24, r22
    1e34:	9c 8b       	std	Y+20, r25	; 0x14
    1e36:	8b 8b       	std	Y+19, r24	; 0x13
    1e38:	8b 89       	ldd	r24, Y+19	; 0x13
    1e3a:	9c 89       	ldd	r25, Y+20	; 0x14
    1e3c:	98 8b       	std	Y+16, r25	; 0x10
    1e3e:	8f 87       	std	Y+15, r24	; 0x0f
    1e40:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e42:	98 89       	ldd	r25, Y+16	; 0x10
    1e44:	01 97       	sbiw	r24, 0x01	; 1
    1e46:	f1 f7       	brne	.-4      	; 0x1e44 <LCD_displayCharacter+0x2e2>
    1e48:	98 8b       	std	Y+16, r25	; 0x10
    1e4a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    1e4c:	83 e0       	ldi	r24, 0x03	; 3
    1e4e:	66 e0       	ldi	r22, 0x06	; 6
    1e50:	40 e0       	ldi	r20, 0x00	; 0
    1e52:	0e 94 43 09 	call	0x1286	; 0x1286 <GPIO_writePin>
    1e56:	80 e0       	ldi	r24, 0x00	; 0
    1e58:	90 e0       	ldi	r25, 0x00	; 0
    1e5a:	a0 e8       	ldi	r26, 0x80	; 128
    1e5c:	bf e3       	ldi	r27, 0x3F	; 63
    1e5e:	8b 87       	std	Y+11, r24	; 0x0b
    1e60:	9c 87       	std	Y+12, r25	; 0x0c
    1e62:	ad 87       	std	Y+13, r26	; 0x0d
    1e64:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e66:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e68:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e6a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e6c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e6e:	20 e0       	ldi	r18, 0x00	; 0
    1e70:	30 e0       	ldi	r19, 0x00	; 0
    1e72:	4a e7       	ldi	r20, 0x7A	; 122
    1e74:	53 e4       	ldi	r21, 0x43	; 67
    1e76:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e7a:	dc 01       	movw	r26, r24
    1e7c:	cb 01       	movw	r24, r22
    1e7e:	8f 83       	std	Y+7, r24	; 0x07
    1e80:	98 87       	std	Y+8, r25	; 0x08
    1e82:	a9 87       	std	Y+9, r26	; 0x09
    1e84:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e86:	6f 81       	ldd	r22, Y+7	; 0x07
    1e88:	78 85       	ldd	r23, Y+8	; 0x08
    1e8a:	89 85       	ldd	r24, Y+9	; 0x09
    1e8c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e8e:	20 e0       	ldi	r18, 0x00	; 0
    1e90:	30 e0       	ldi	r19, 0x00	; 0
    1e92:	40 e8       	ldi	r20, 0x80	; 128
    1e94:	5f e3       	ldi	r21, 0x3F	; 63
    1e96:	0e 94 4d 04 	call	0x89a	; 0x89a <__ltsf2>
    1e9a:	88 23       	and	r24, r24
    1e9c:	2c f4       	brge	.+10     	; 0x1ea8 <LCD_displayCharacter+0x346>
		__ticks = 1;
    1e9e:	81 e0       	ldi	r24, 0x01	; 1
    1ea0:	90 e0       	ldi	r25, 0x00	; 0
    1ea2:	9e 83       	std	Y+6, r25	; 0x06
    1ea4:	8d 83       	std	Y+5, r24	; 0x05
    1ea6:	3f c0       	rjmp	.+126    	; 0x1f26 <LCD_displayCharacter+0x3c4>
	else if (__tmp > 65535)
    1ea8:	6f 81       	ldd	r22, Y+7	; 0x07
    1eaa:	78 85       	ldd	r23, Y+8	; 0x08
    1eac:	89 85       	ldd	r24, Y+9	; 0x09
    1eae:	9a 85       	ldd	r25, Y+10	; 0x0a
    1eb0:	20 e0       	ldi	r18, 0x00	; 0
    1eb2:	3f ef       	ldi	r19, 0xFF	; 255
    1eb4:	4f e7       	ldi	r20, 0x7F	; 127
    1eb6:	57 e4       	ldi	r21, 0x47	; 71
    1eb8:	0e 94 ed 03 	call	0x7da	; 0x7da <__gtsf2>
    1ebc:	18 16       	cp	r1, r24
    1ebe:	4c f5       	brge	.+82     	; 0x1f12 <LCD_displayCharacter+0x3b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ec0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ec2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ec4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ec6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ec8:	20 e0       	ldi	r18, 0x00	; 0
    1eca:	30 e0       	ldi	r19, 0x00	; 0
    1ecc:	40 e2       	ldi	r20, 0x20	; 32
    1ece:	51 e4       	ldi	r21, 0x41	; 65
    1ed0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1ed4:	dc 01       	movw	r26, r24
    1ed6:	cb 01       	movw	r24, r22
    1ed8:	bc 01       	movw	r22, r24
    1eda:	cd 01       	movw	r24, r26
    1edc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ee0:	dc 01       	movw	r26, r24
    1ee2:	cb 01       	movw	r24, r22
    1ee4:	9e 83       	std	Y+6, r25	; 0x06
    1ee6:	8d 83       	std	Y+5, r24	; 0x05
    1ee8:	0f c0       	rjmp	.+30     	; 0x1f08 <LCD_displayCharacter+0x3a6>
    1eea:	89 e1       	ldi	r24, 0x19	; 25
    1eec:	90 e0       	ldi	r25, 0x00	; 0
    1eee:	9c 83       	std	Y+4, r25	; 0x04
    1ef0:	8b 83       	std	Y+3, r24	; 0x03
    1ef2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ef4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ef6:	01 97       	sbiw	r24, 0x01	; 1
    1ef8:	f1 f7       	brne	.-4      	; 0x1ef6 <LCD_displayCharacter+0x394>
    1efa:	9c 83       	std	Y+4, r25	; 0x04
    1efc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1efe:	8d 81       	ldd	r24, Y+5	; 0x05
    1f00:	9e 81       	ldd	r25, Y+6	; 0x06
    1f02:	01 97       	sbiw	r24, 0x01	; 1
    1f04:	9e 83       	std	Y+6, r25	; 0x06
    1f06:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f08:	8d 81       	ldd	r24, Y+5	; 0x05
    1f0a:	9e 81       	ldd	r25, Y+6	; 0x06
    1f0c:	00 97       	sbiw	r24, 0x00	; 0
    1f0e:	69 f7       	brne	.-38     	; 0x1eea <LCD_displayCharacter+0x388>
    1f10:	14 c0       	rjmp	.+40     	; 0x1f3a <LCD_displayCharacter+0x3d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f12:	6f 81       	ldd	r22, Y+7	; 0x07
    1f14:	78 85       	ldd	r23, Y+8	; 0x08
    1f16:	89 85       	ldd	r24, Y+9	; 0x09
    1f18:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f1a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f1e:	dc 01       	movw	r26, r24
    1f20:	cb 01       	movw	r24, r22
    1f22:	9e 83       	std	Y+6, r25	; 0x06
    1f24:	8d 83       	std	Y+5, r24	; 0x05
    1f26:	8d 81       	ldd	r24, Y+5	; 0x05
    1f28:	9e 81       	ldd	r25, Y+6	; 0x06
    1f2a:	9a 83       	std	Y+2, r25	; 0x02
    1f2c:	89 83       	std	Y+1, r24	; 0x01
    1f2e:	89 81       	ldd	r24, Y+1	; 0x01
    1f30:	9a 81       	ldd	r25, Y+2	; 0x02
    1f32:	01 97       	sbiw	r24, 0x01	; 1
    1f34:	f1 f7       	brne	.-4      	; 0x1f32 <LCD_displayCharacter+0x3d0>
    1f36:	9a 83       	std	Y+2, r25	; 0x02
    1f38:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}
    1f3a:	ea 96       	adiw	r28, 0x3a	; 58
    1f3c:	0f b6       	in	r0, 0x3f	; 63
    1f3e:	f8 94       	cli
    1f40:	de bf       	out	0x3e, r29	; 62
    1f42:	0f be       	out	0x3f, r0	; 63
    1f44:	cd bf       	out	0x3d, r28	; 61
    1f46:	cf 91       	pop	r28
    1f48:	df 91       	pop	r29
    1f4a:	08 95       	ret

00001f4c <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
    1f4c:	df 93       	push	r29
    1f4e:	cf 93       	push	r28
    1f50:	00 d0       	rcall	.+0      	; 0x1f52 <LCD_displayString+0x6>
    1f52:	0f 92       	push	r0
    1f54:	cd b7       	in	r28, 0x3d	; 61
    1f56:	de b7       	in	r29, 0x3e	; 62
    1f58:	9b 83       	std	Y+3, r25	; 0x03
    1f5a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1f5c:	19 82       	std	Y+1, r1	; 0x01
    1f5e:	0e c0       	rjmp	.+28     	; 0x1f7c <LCD_displayString+0x30>
	while(Str[i] != '\0')
	{
		LCD_displayCharacter(Str[i]);
    1f60:	89 81       	ldd	r24, Y+1	; 0x01
    1f62:	28 2f       	mov	r18, r24
    1f64:	30 e0       	ldi	r19, 0x00	; 0
    1f66:	8a 81       	ldd	r24, Y+2	; 0x02
    1f68:	9b 81       	ldd	r25, Y+3	; 0x03
    1f6a:	fc 01       	movw	r30, r24
    1f6c:	e2 0f       	add	r30, r18
    1f6e:	f3 1f       	adc	r31, r19
    1f70:	80 81       	ld	r24, Z
    1f72:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <LCD_displayCharacter>
		i++;
    1f76:	89 81       	ldd	r24, Y+1	; 0x01
    1f78:	8f 5f       	subi	r24, 0xFF	; 255
    1f7a:	89 83       	std	Y+1, r24	; 0x01
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    1f7c:	89 81       	ldd	r24, Y+1	; 0x01
    1f7e:	28 2f       	mov	r18, r24
    1f80:	30 e0       	ldi	r19, 0x00	; 0
    1f82:	8a 81       	ldd	r24, Y+2	; 0x02
    1f84:	9b 81       	ldd	r25, Y+3	; 0x03
    1f86:	fc 01       	movw	r30, r24
    1f88:	e2 0f       	add	r30, r18
    1f8a:	f3 1f       	adc	r31, r19
    1f8c:	80 81       	ld	r24, Z
    1f8e:	88 23       	and	r24, r24
    1f90:	39 f7       	brne	.-50     	; 0x1f60 <LCD_displayString+0x14>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}		
	*********************************************************/
}
    1f92:	0f 90       	pop	r0
    1f94:	0f 90       	pop	r0
    1f96:	0f 90       	pop	r0
    1f98:	cf 91       	pop	r28
    1f9a:	df 91       	pop	r29
    1f9c:	08 95       	ret

00001f9e <LCD_moveCursor>:
/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(uint8 row,uint8 col)
{
    1f9e:	df 93       	push	r29
    1fa0:	cf 93       	push	r28
    1fa2:	00 d0       	rcall	.+0      	; 0x1fa4 <LCD_moveCursor+0x6>
    1fa4:	00 d0       	rcall	.+0      	; 0x1fa6 <LCD_moveCursor+0x8>
    1fa6:	0f 92       	push	r0
    1fa8:	cd b7       	in	r28, 0x3d	; 61
    1faa:	de b7       	in	r29, 0x3e	; 62
    1fac:	8a 83       	std	Y+2, r24	; 0x02
    1fae:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;
	
	/* Calculate the required address in the LCD DDRAM */
	switch(row)
    1fb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb2:	28 2f       	mov	r18, r24
    1fb4:	30 e0       	ldi	r19, 0x00	; 0
    1fb6:	3d 83       	std	Y+5, r19	; 0x05
    1fb8:	2c 83       	std	Y+4, r18	; 0x04
    1fba:	8c 81       	ldd	r24, Y+4	; 0x04
    1fbc:	9d 81       	ldd	r25, Y+5	; 0x05
    1fbe:	81 30       	cpi	r24, 0x01	; 1
    1fc0:	91 05       	cpc	r25, r1
    1fc2:	c1 f0       	breq	.+48     	; 0x1ff4 <LCD_moveCursor+0x56>
    1fc4:	2c 81       	ldd	r18, Y+4	; 0x04
    1fc6:	3d 81       	ldd	r19, Y+5	; 0x05
    1fc8:	22 30       	cpi	r18, 0x02	; 2
    1fca:	31 05       	cpc	r19, r1
    1fcc:	2c f4       	brge	.+10     	; 0x1fd8 <LCD_moveCursor+0x3a>
    1fce:	8c 81       	ldd	r24, Y+4	; 0x04
    1fd0:	9d 81       	ldd	r25, Y+5	; 0x05
    1fd2:	00 97       	sbiw	r24, 0x00	; 0
    1fd4:	61 f0       	breq	.+24     	; 0x1fee <LCD_moveCursor+0x50>
    1fd6:	19 c0       	rjmp	.+50     	; 0x200a <LCD_moveCursor+0x6c>
    1fd8:	2c 81       	ldd	r18, Y+4	; 0x04
    1fda:	3d 81       	ldd	r19, Y+5	; 0x05
    1fdc:	22 30       	cpi	r18, 0x02	; 2
    1fde:	31 05       	cpc	r19, r1
    1fe0:	69 f0       	breq	.+26     	; 0x1ffc <LCD_moveCursor+0x5e>
    1fe2:	8c 81       	ldd	r24, Y+4	; 0x04
    1fe4:	9d 81       	ldd	r25, Y+5	; 0x05
    1fe6:	83 30       	cpi	r24, 0x03	; 3
    1fe8:	91 05       	cpc	r25, r1
    1fea:	61 f0       	breq	.+24     	; 0x2004 <LCD_moveCursor+0x66>
    1fec:	0e c0       	rjmp	.+28     	; 0x200a <LCD_moveCursor+0x6c>
	{
		case 0:
			lcd_memory_address=col;
    1fee:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff0:	89 83       	std	Y+1, r24	; 0x01
    1ff2:	0b c0       	rjmp	.+22     	; 0x200a <LCD_moveCursor+0x6c>
				break;
		case 1:
			lcd_memory_address=col+0x40;
    1ff4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff6:	80 5c       	subi	r24, 0xC0	; 192
    1ff8:	89 83       	std	Y+1, r24	; 0x01
    1ffa:	07 c0       	rjmp	.+14     	; 0x200a <LCD_moveCursor+0x6c>
				break;
		case 2:
			lcd_memory_address=col+0x10;
    1ffc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ffe:	80 5f       	subi	r24, 0xF0	; 240
    2000:	89 83       	std	Y+1, r24	; 0x01
    2002:	03 c0       	rjmp	.+6      	; 0x200a <LCD_moveCursor+0x6c>
				break;
		case 3:
			lcd_memory_address=col+0x50;
    2004:	8b 81       	ldd	r24, Y+3	; 0x03
    2006:	80 5b       	subi	r24, 0xB0	; 176
    2008:	89 83       	std	Y+1, r24	; 0x01
				break;
	}					
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    200a:	89 81       	ldd	r24, Y+1	; 0x01
    200c:	80 68       	ori	r24, 0x80	; 128
    200e:	0e 94 bc 0b 	call	0x1778	; 0x1778 <LCD_sendCommand>
}
    2012:	0f 90       	pop	r0
    2014:	0f 90       	pop	r0
    2016:	0f 90       	pop	r0
    2018:	0f 90       	pop	r0
    201a:	0f 90       	pop	r0
    201c:	cf 91       	pop	r28
    201e:	df 91       	pop	r29
    2020:	08 95       	ret

00002022 <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    2022:	df 93       	push	r29
    2024:	cf 93       	push	r28
    2026:	00 d0       	rcall	.+0      	; 0x2028 <LCD_displayStringRowColumn+0x6>
    2028:	00 d0       	rcall	.+0      	; 0x202a <LCD_displayStringRowColumn+0x8>
    202a:	cd b7       	in	r28, 0x3d	; 61
    202c:	de b7       	in	r29, 0x3e	; 62
    202e:	89 83       	std	Y+1, r24	; 0x01
    2030:	6a 83       	std	Y+2, r22	; 0x02
    2032:	5c 83       	std	Y+4, r21	; 0x04
    2034:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row,col); /* go to to the required LCD position */
    2036:	89 81       	ldd	r24, Y+1	; 0x01
    2038:	6a 81       	ldd	r22, Y+2	; 0x02
    203a:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
    203e:	8b 81       	ldd	r24, Y+3	; 0x03
    2040:	9c 81       	ldd	r25, Y+4	; 0x04
    2042:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_displayString>
}
    2046:	0f 90       	pop	r0
    2048:	0f 90       	pop	r0
    204a:	0f 90       	pop	r0
    204c:	0f 90       	pop	r0
    204e:	cf 91       	pop	r28
    2050:	df 91       	pop	r29
    2052:	08 95       	ret

00002054 <LCD_intgerToString>:
/*
 * Description :
 * Display the required decimal value on the screen
 */
void LCD_intgerToString(int data)
{
    2054:	df 93       	push	r29
    2056:	cf 93       	push	r28
    2058:	cd b7       	in	r28, 0x3d	; 61
    205a:	de b7       	in	r29, 0x3e	; 62
    205c:	62 97       	sbiw	r28, 0x12	; 18
    205e:	0f b6       	in	r0, 0x3f	; 63
    2060:	f8 94       	cli
    2062:	de bf       	out	0x3e, r29	; 62
    2064:	0f be       	out	0x3f, r0	; 63
    2066:	cd bf       	out	0x3d, r28	; 61
    2068:	9a 8b       	std	Y+18, r25	; 0x12
    206a:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    206c:	89 89       	ldd	r24, Y+17	; 0x11
    206e:	9a 89       	ldd	r25, Y+18	; 0x12
    2070:	9e 01       	movw	r18, r28
    2072:	2f 5f       	subi	r18, 0xFF	; 255
    2074:	3f 4f       	sbci	r19, 0xFF	; 255
    2076:	b9 01       	movw	r22, r18
    2078:	4a e0       	ldi	r20, 0x0A	; 10
    207a:	50 e0       	ldi	r21, 0x00	; 0
    207c:	0e 94 e1 11 	call	0x23c2	; 0x23c2 <itoa>
   LCD_displayString(buff); /* Display the string */
    2080:	ce 01       	movw	r24, r28
    2082:	01 96       	adiw	r24, 0x01	; 1
    2084:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_displayString>
}
    2088:	62 96       	adiw	r28, 0x12	; 18
    208a:	0f b6       	in	r0, 0x3f	; 63
    208c:	f8 94       	cli
    208e:	de bf       	out	0x3e, r29	; 62
    2090:	0f be       	out	0x3f, r0	; 63
    2092:	cd bf       	out	0x3d, r28	; 61
    2094:	cf 91       	pop	r28
    2096:	df 91       	pop	r29
    2098:	08 95       	ret

0000209a <LCD_clearScreen>:
/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void)
{
    209a:	df 93       	push	r29
    209c:	cf 93       	push	r28
    209e:	cd b7       	in	r28, 0x3d	; 61
    20a0:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
    20a2:	81 e0       	ldi	r24, 0x01	; 1
    20a4:	0e 94 bc 0b 	call	0x1778	; 0x1778 <LCD_sendCommand>
}
    20a8:	cf 91       	pop	r28
    20aa:	df 91       	pop	r29
    20ac:	08 95       	ret

000020ae <LM35_getTemperature>:
/*
 * Description :
 * Function responsible for calculate the temperature from the ADC digital value.
 */
uint8 LM35_getTemperature(void)
{
    20ae:	df 93       	push	r29
    20b0:	cf 93       	push	r28
    20b2:	00 d0       	rcall	.+0      	; 0x20b4 <LM35_getTemperature+0x6>
    20b4:	0f 92       	push	r0
    20b6:	cd b7       	in	r28, 0x3d	; 61
    20b8:	de b7       	in	r29, 0x3e	; 62
	uint8 temp_value = 0;
    20ba:	1b 82       	std	Y+3, r1	; 0x03

	uint16 adc_value = 0;
    20bc:	1a 82       	std	Y+2, r1	; 0x02
    20be:	19 82       	std	Y+1, r1	; 0x01

	/* Read ADC channel where the temperature sensor is connected */
	adc_value = ADC_readChannel(SENSOR_CHANNEL_ID);
    20c0:	82 e0       	ldi	r24, 0x02	; 2
    20c2:	0e 94 e1 07 	call	0xfc2	; 0xfc2 <ADC_readChannel>
    20c6:	9a 83       	std	Y+2, r25	; 0x02
    20c8:	89 83       	std	Y+1, r24	; 0x01

	/* Calculate the temperature from the ADC value*/
	temp_value = (uint8)(((uint32)adc_value*SENSOR_MAX_TEMPERATURE*ADC_REF_VOLT_VALUE)/(ADC_MAXIMUM_VALUE*SENSOR_MAX_VOLT_VALUE));
    20ca:	89 81       	ldd	r24, Y+1	; 0x01
    20cc:	9a 81       	ldd	r25, Y+2	; 0x02
    20ce:	cc 01       	movw	r24, r24
    20d0:	a0 e0       	ldi	r26, 0x00	; 0
    20d2:	b0 e0       	ldi	r27, 0x00	; 0
    20d4:	2e ee       	ldi	r18, 0xEE	; 238
    20d6:	32 e0       	ldi	r19, 0x02	; 2
    20d8:	40 e0       	ldi	r20, 0x00	; 0
    20da:	50 e0       	ldi	r21, 0x00	; 0
    20dc:	bc 01       	movw	r22, r24
    20de:	cd 01       	movw	r24, r26
    20e0:	0e 94 64 11 	call	0x22c8	; 0x22c8 <__mulsi3>
    20e4:	dc 01       	movw	r26, r24
    20e6:	cb 01       	movw	r24, r22
    20e8:	bc 01       	movw	r22, r24
    20ea:	cd 01       	movw	r24, r26
    20ec:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__floatunsisf>
    20f0:	dc 01       	movw	r26, r24
    20f2:	cb 01       	movw	r24, r22
    20f4:	bc 01       	movw	r22, r24
    20f6:	cd 01       	movw	r24, r26
    20f8:	20 e0       	ldi	r18, 0x00	; 0
    20fa:	30 ed       	ldi	r19, 0xD0	; 208
    20fc:	4f eb       	ldi	r20, 0xBF	; 191
    20fe:	54 e4       	ldi	r21, 0x44	; 68
    2100:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    2104:	dc 01       	movw	r26, r24
    2106:	cb 01       	movw	r24, r22
    2108:	bc 01       	movw	r22, r24
    210a:	cd 01       	movw	r24, r26
    210c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2110:	dc 01       	movw	r26, r24
    2112:	cb 01       	movw	r24, r22
    2114:	8b 83       	std	Y+3, r24	; 0x03

	return temp_value;
    2116:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2118:	0f 90       	pop	r0
    211a:	0f 90       	pop	r0
    211c:	0f 90       	pop	r0
    211e:	cf 91       	pop	r28
    2120:	df 91       	pop	r29
    2122:	08 95       	ret

00002124 <main>:
#include "lcd.h"
#include "lm35_sensor.h"
#include "dc_motor.h"
#include "pwm.h"
int main(void)
{
    2124:	df 93       	push	r29
    2126:	cf 93       	push	r28
    2128:	00 d0       	rcall	.+0      	; 0x212a <main+0x6>
    212a:	00 d0       	rcall	.+0      	; 0x212c <main+0x8>
    212c:	cd b7       	in	r28, 0x3d	; 61
    212e:	de b7       	in	r29, 0x3e	; 62
	uint8 state=1;
    2130:	81 e0       	ldi	r24, 0x01	; 1
    2132:	8c 83       	std	Y+4, r24	; 0x04
	ADC_ConfigType * ADC;
	ADC->ref_volt=REFERENCE_VOLTAGE;
    2134:	ea 81       	ldd	r30, Y+2	; 0x02
    2136:	fb 81       	ldd	r31, Y+3	; 0x03
    2138:	82 e0       	ldi	r24, 0x02	; 2
    213a:	80 83       	st	Z, r24
	uint8 temp;
	DcMotor_Init();/* initialize DC_MOTOR driver */
    213c:	0e 94 18 08 	call	0x1030	; 0x1030 <DcMotor_Init>
	LCD_init(); /* initialize LCD driver */
    2140:	0e 94 99 0b 	call	0x1732	; 0x1732 <LCD_init>
	ADC_init(ADC); /* initialize ADC driver */
    2144:	8a 81       	ldd	r24, Y+2	; 0x02
    2146:	9b 81       	ldd	r25, Y+3	; 0x03
    2148:	0e 94 9d 07 	call	0xf3a	; 0xf3a <ADC_init>
	/* Display this string "Fan is   " only once on LCD at the first row */
	LCD_displayString("Fan is    ");
    214c:	80 e6       	ldi	r24, 0x60	; 96
    214e:	90 e0       	ldi	r25, 0x00	; 0
    2150:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_displayString>
	/* Display this string "Temp =   C" only once on LCD at the Second row */
	LCD_displayStringRowColumn(1,0,"Temp =    C");
    2154:	2b e6       	ldi	r18, 0x6B	; 107
    2156:	30 e0       	ldi	r19, 0x00	; 0
    2158:	81 e0       	ldi	r24, 0x01	; 1
    215a:	60 e0       	ldi	r22, 0x00	; 0
    215c:	a9 01       	movw	r20, r18
    215e:	0e 94 11 10 	call	0x2022	; 0x2022 <LCD_displayStringRowColumn>

    while(1)
    {

    	temp = LM35_getTemperature();
    2162:	0e 94 57 10 	call	0x20ae	; 0x20ae <LM35_getTemperature>
    2166:	89 83       	std	Y+1, r24	; 0x01
    	if(temp<30){
    2168:	89 81       	ldd	r24, Y+1	; 0x01
    216a:	8e 31       	cpi	r24, 0x1E	; 30
    216c:	38 f4       	brcc	.+14     	; 0x217c <main+0x58>
    		state=1;
    216e:	81 e0       	ldi	r24, 0x01	; 1
    2170:	8c 83       	std	Y+4, r24	; 0x04
    		DcMotor_Rotate(state,0);
    2172:	8c 81       	ldd	r24, Y+4	; 0x04
    2174:	60 e0       	ldi	r22, 0x00	; 0
    2176:	0e 94 33 08 	call	0x1066	; 0x1066 <DcMotor_Rotate>
    217a:	2c c0       	rjmp	.+88     	; 0x21d4 <main+0xb0>
    	}
    	else if(temp>=30 && temp<60){
    217c:	89 81       	ldd	r24, Y+1	; 0x01
    217e:	8e 31       	cpi	r24, 0x1E	; 30
    2180:	48 f0       	brcs	.+18     	; 0x2194 <main+0x70>
    2182:	89 81       	ldd	r24, Y+1	; 0x01
    2184:	8c 33       	cpi	r24, 0x3C	; 60
    2186:	30 f4       	brcc	.+12     	; 0x2194 <main+0x70>
    		state=0;
    2188:	1c 82       	std	Y+4, r1	; 0x04
    		DcMotor_Rotate(state,25);
    218a:	8c 81       	ldd	r24, Y+4	; 0x04
    218c:	69 e1       	ldi	r22, 0x19	; 25
    218e:	0e 94 33 08 	call	0x1066	; 0x1066 <DcMotor_Rotate>
    2192:	20 c0       	rjmp	.+64     	; 0x21d4 <main+0xb0>
    	}
    	else if(temp>=60 && temp<90){
    2194:	89 81       	ldd	r24, Y+1	; 0x01
    2196:	8c 33       	cpi	r24, 0x3C	; 60
    2198:	48 f0       	brcs	.+18     	; 0x21ac <main+0x88>
    219a:	89 81       	ldd	r24, Y+1	; 0x01
    219c:	8a 35       	cpi	r24, 0x5A	; 90
    219e:	30 f4       	brcc	.+12     	; 0x21ac <main+0x88>
    		state=0;
    21a0:	1c 82       	std	Y+4, r1	; 0x04
    		DcMotor_Rotate(state,50);
    21a2:	8c 81       	ldd	r24, Y+4	; 0x04
    21a4:	62 e3       	ldi	r22, 0x32	; 50
    21a6:	0e 94 33 08 	call	0x1066	; 0x1066 <DcMotor_Rotate>
    21aa:	14 c0       	rjmp	.+40     	; 0x21d4 <main+0xb0>
    	}
    	else if(temp>=90 && temp<120){
    21ac:	89 81       	ldd	r24, Y+1	; 0x01
    21ae:	8a 35       	cpi	r24, 0x5A	; 90
    21b0:	48 f0       	brcs	.+18     	; 0x21c4 <main+0xa0>
    21b2:	89 81       	ldd	r24, Y+1	; 0x01
    21b4:	88 37       	cpi	r24, 0x78	; 120
    21b6:	30 f4       	brcc	.+12     	; 0x21c4 <main+0xa0>
    		state=0;
    21b8:	1c 82       	std	Y+4, r1	; 0x04
    		DcMotor_Rotate(state,75);
    21ba:	8c 81       	ldd	r24, Y+4	; 0x04
    21bc:	6b e4       	ldi	r22, 0x4B	; 75
    21be:	0e 94 33 08 	call	0x1066	; 0x1066 <DcMotor_Rotate>
    21c2:	08 c0       	rjmp	.+16     	; 0x21d4 <main+0xb0>
    	}
    	else if(temp>=120){
    21c4:	89 81       	ldd	r24, Y+1	; 0x01
    21c6:	88 37       	cpi	r24, 0x78	; 120
    21c8:	28 f0       	brcs	.+10     	; 0x21d4 <main+0xb0>
    		state=0;
    21ca:	1c 82       	std	Y+4, r1	; 0x04
    		DcMotor_Rotate(state,100);
    21cc:	8c 81       	ldd	r24, Y+4	; 0x04
    21ce:	64 e6       	ldi	r22, 0x64	; 100
    21d0:	0e 94 33 08 	call	0x1066	; 0x1066 <DcMotor_Rotate>
    	}
    	LCD_moveCursor(0,7);
    21d4:	80 e0       	ldi	r24, 0x00	; 0
    21d6:	67 e0       	ldi	r22, 0x07	; 7
    21d8:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <LCD_moveCursor>
    			if(state==1)
    21dc:	8c 81       	ldd	r24, Y+4	; 0x04
    21de:	81 30       	cpi	r24, 0x01	; 1
    21e0:	29 f4       	brne	.+10     	; 0x21ec <main+0xc8>
    			{
    				LCD_displayString("OFF");
    21e2:	87 e7       	ldi	r24, 0x77	; 119
    21e4:	90 e0       	ldi	r25, 0x00	; 0
    21e6:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_displayString>
    21ea:	07 c0       	rjmp	.+14     	; 0x21fa <main+0xd6>
    			}
    			else
    			{
    				LCD_displayString("ON");
    21ec:	8b e7       	ldi	r24, 0x7B	; 123
    21ee:	90 e0       	ldi	r25, 0x00	; 0
    21f0:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <LCD_displayString>
    				/* In case the digital value is two or one digits print space in the next digit place */
    				LCD_displayCharacter(' ');
    21f4:	80 e2       	ldi	r24, 0x20	; 32
    21f6:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <LCD_displayCharacter>
    			}
		/* Display the temperature value every time at same position */
		LCD_moveCursor(1,7);
    21fa:	81 e0       	ldi	r24, 0x01	; 1
    21fc:	67 e0       	ldi	r22, 0x07	; 7
    21fe:	0e 94 cf 0f 	call	0x1f9e	; 0x1f9e <LCD_moveCursor>
		if(temp >= 100)
    2202:	89 81       	ldd	r24, Y+1	; 0x01
    2204:	84 36       	cpi	r24, 0x64	; 100
    2206:	30 f0       	brcs	.+12     	; 0x2214 <main+0xf0>
		{
			LCD_intgerToString(temp);
    2208:	89 81       	ldd	r24, Y+1	; 0x01
    220a:	88 2f       	mov	r24, r24
    220c:	90 e0       	ldi	r25, 0x00	; 0
    220e:	0e 94 2a 10 	call	0x2054	; 0x2054 <LCD_intgerToString>
    2212:	a7 cf       	rjmp	.-178    	; 0x2162 <main+0x3e>
		}
		else
		{
			LCD_intgerToString(temp);
    2214:	89 81       	ldd	r24, Y+1	; 0x01
    2216:	88 2f       	mov	r24, r24
    2218:	90 e0       	ldi	r25, 0x00	; 0
    221a:	0e 94 2a 10 	call	0x2054	; 0x2054 <LCD_intgerToString>
			/* In case the digital value is two or one digits print space in the next digit place */
			LCD_displayCharacter(' ');
    221e:	80 e2       	ldi	r24, 0x20	; 32
    2220:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <LCD_displayCharacter>
    2224:	9e cf       	rjmp	.-196    	; 0x2162 <main+0x3e>

00002226 <PWM_Timer0_Start>:
#include "common_macros.h" /* To use the macros like SET_BIT */
#include "avr/io.h" /* To use the IO Ports Registers */
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void PWM_Timer0_Start(uint8 duty_cycle){
    2226:	0f 93       	push	r16
    2228:	1f 93       	push	r17
    222a:	df 93       	push	r29
    222c:	cf 93       	push	r28
    222e:	00 d0       	rcall	.+0      	; 0x2230 <PWM_Timer0_Start+0xa>
    2230:	00 d0       	rcall	.+0      	; 0x2232 <PWM_Timer0_Start+0xc>
    2232:	0f 92       	push	r0
    2234:	cd b7       	in	r28, 0x3d	; 61
    2236:	de b7       	in	r29, 0x3e	; 62
    2238:	8d 83       	std	Y+5, r24	; 0x05
	float32 set_duty_cycle;
	/*uses the input in percentage (0-100) and calculate the pwm signal (0-255)*/
	set_duty_cycle=(duty_cycle*255)/100;
    223a:	8d 81       	ldd	r24, Y+5	; 0x05
    223c:	48 2f       	mov	r20, r24
    223e:	50 e0       	ldi	r21, 0x00	; 0
    2240:	ca 01       	movw	r24, r20
    2242:	9c 01       	movw	r18, r24
    2244:	22 0f       	add	r18, r18
    2246:	33 1f       	adc	r19, r19
    2248:	c9 01       	movw	r24, r18
    224a:	96 95       	lsr	r25
    224c:	98 2f       	mov	r25, r24
    224e:	88 27       	eor	r24, r24
    2250:	97 95       	ror	r25
    2252:	87 95       	ror	r24
    2254:	82 1b       	sub	r24, r18
    2256:	93 0b       	sbc	r25, r19
    2258:	84 0f       	add	r24, r20
    225a:	95 1f       	adc	r25, r21
    225c:	24 e6       	ldi	r18, 0x64	; 100
    225e:	30 e0       	ldi	r19, 0x00	; 0
    2260:	b9 01       	movw	r22, r18
    2262:	0e 94 83 11 	call	0x2306	; 0x2306 <__divmodhi4>
    2266:	cb 01       	movw	r24, r22
    2268:	aa 27       	eor	r26, r26
    226a:	97 fd       	sbrc	r25, 7
    226c:	a0 95       	com	r26
    226e:	ba 2f       	mov	r27, r26
    2270:	bc 01       	movw	r22, r24
    2272:	cd 01       	movw	r24, r26
    2274:	0e 94 7d 04 	call	0x8fa	; 0x8fa <__floatsisf>
    2278:	dc 01       	movw	r26, r24
    227a:	cb 01       	movw	r24, r22
    227c:	89 83       	std	Y+1, r24	; 0x01
    227e:	9a 83       	std	Y+2, r25	; 0x02
    2280:	ab 83       	std	Y+3, r26	; 0x03
    2282:	bc 83       	std	Y+4, r27	; 0x04
	TCNT0 = 0; //Set Timer Initial value
    2284:	e2 e5       	ldi	r30, 0x52	; 82
    2286:	f0 e0       	ldi	r31, 0x00	; 0
    2288:	10 82       	st	Z, r1
	OCR0  = set_duty_cycle; // Set Compare Value
    228a:	0c e5       	ldi	r16, 0x5C	; 92
    228c:	10 e0       	ldi	r17, 0x00	; 0
    228e:	69 81       	ldd	r22, Y+1	; 0x01
    2290:	7a 81       	ldd	r23, Y+2	; 0x02
    2292:	8b 81       	ldd	r24, Y+3	; 0x03
    2294:	9c 81       	ldd	r25, Y+4	; 0x04
    2296:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    229a:	dc 01       	movw	r26, r24
    229c:	cb 01       	movw	r24, r22
    229e:	f8 01       	movw	r30, r16
    22a0:	80 83       	st	Z, r24

	GPIO_setupPinDirection(PWM_PORT,PWM_PIN,PIN_OUTPUT);//set PB3/OC0 as output pin --> pin where the PWM signal is generated from MC.
    22a2:	81 e0       	ldi	r24, 0x01	; 1
    22a4:	63 e0       	ldi	r22, 0x03	; 3
    22a6:	41 e0       	ldi	r20, 0x01	; 1
    22a8:	0e 94 58 08 	call	0x10b0	; 0x10b0 <GPIO_setupPinDirection>
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    22ac:	e3 e5       	ldi	r30, 0x53	; 83
    22ae:	f0 e0       	ldi	r31, 0x00	; 0
    22b0:	8a e6       	ldi	r24, 0x6A	; 106
    22b2:	80 83       	st	Z, r24
}
    22b4:	0f 90       	pop	r0
    22b6:	0f 90       	pop	r0
    22b8:	0f 90       	pop	r0
    22ba:	0f 90       	pop	r0
    22bc:	0f 90       	pop	r0
    22be:	cf 91       	pop	r28
    22c0:	df 91       	pop	r29
    22c2:	1f 91       	pop	r17
    22c4:	0f 91       	pop	r16
    22c6:	08 95       	ret

000022c8 <__mulsi3>:
    22c8:	62 9f       	mul	r22, r18
    22ca:	d0 01       	movw	r26, r0
    22cc:	73 9f       	mul	r23, r19
    22ce:	f0 01       	movw	r30, r0
    22d0:	82 9f       	mul	r24, r18
    22d2:	e0 0d       	add	r30, r0
    22d4:	f1 1d       	adc	r31, r1
    22d6:	64 9f       	mul	r22, r20
    22d8:	e0 0d       	add	r30, r0
    22da:	f1 1d       	adc	r31, r1
    22dc:	92 9f       	mul	r25, r18
    22de:	f0 0d       	add	r31, r0
    22e0:	83 9f       	mul	r24, r19
    22e2:	f0 0d       	add	r31, r0
    22e4:	74 9f       	mul	r23, r20
    22e6:	f0 0d       	add	r31, r0
    22e8:	65 9f       	mul	r22, r21
    22ea:	f0 0d       	add	r31, r0
    22ec:	99 27       	eor	r25, r25
    22ee:	72 9f       	mul	r23, r18
    22f0:	b0 0d       	add	r27, r0
    22f2:	e1 1d       	adc	r30, r1
    22f4:	f9 1f       	adc	r31, r25
    22f6:	63 9f       	mul	r22, r19
    22f8:	b0 0d       	add	r27, r0
    22fa:	e1 1d       	adc	r30, r1
    22fc:	f9 1f       	adc	r31, r25
    22fe:	bd 01       	movw	r22, r26
    2300:	cf 01       	movw	r24, r30
    2302:	11 24       	eor	r1, r1
    2304:	08 95       	ret

00002306 <__divmodhi4>:
    2306:	97 fb       	bst	r25, 7
    2308:	09 2e       	mov	r0, r25
    230a:	07 26       	eor	r0, r23
    230c:	0a d0       	rcall	.+20     	; 0x2322 <__divmodhi4_neg1>
    230e:	77 fd       	sbrc	r23, 7
    2310:	04 d0       	rcall	.+8      	; 0x231a <__divmodhi4_neg2>
    2312:	0c d0       	rcall	.+24     	; 0x232c <__udivmodhi4>
    2314:	06 d0       	rcall	.+12     	; 0x2322 <__divmodhi4_neg1>
    2316:	00 20       	and	r0, r0
    2318:	1a f4       	brpl	.+6      	; 0x2320 <__divmodhi4_exit>

0000231a <__divmodhi4_neg2>:
    231a:	70 95       	com	r23
    231c:	61 95       	neg	r22
    231e:	7f 4f       	sbci	r23, 0xFF	; 255

00002320 <__divmodhi4_exit>:
    2320:	08 95       	ret

00002322 <__divmodhi4_neg1>:
    2322:	f6 f7       	brtc	.-4      	; 0x2320 <__divmodhi4_exit>
    2324:	90 95       	com	r25
    2326:	81 95       	neg	r24
    2328:	9f 4f       	sbci	r25, 0xFF	; 255
    232a:	08 95       	ret

0000232c <__udivmodhi4>:
    232c:	aa 1b       	sub	r26, r26
    232e:	bb 1b       	sub	r27, r27
    2330:	51 e1       	ldi	r21, 0x11	; 17
    2332:	07 c0       	rjmp	.+14     	; 0x2342 <__udivmodhi4_ep>

00002334 <__udivmodhi4_loop>:
    2334:	aa 1f       	adc	r26, r26
    2336:	bb 1f       	adc	r27, r27
    2338:	a6 17       	cp	r26, r22
    233a:	b7 07       	cpc	r27, r23
    233c:	10 f0       	brcs	.+4      	; 0x2342 <__udivmodhi4_ep>
    233e:	a6 1b       	sub	r26, r22
    2340:	b7 0b       	sbc	r27, r23

00002342 <__udivmodhi4_ep>:
    2342:	88 1f       	adc	r24, r24
    2344:	99 1f       	adc	r25, r25
    2346:	5a 95       	dec	r21
    2348:	a9 f7       	brne	.-22     	; 0x2334 <__udivmodhi4_loop>
    234a:	80 95       	com	r24
    234c:	90 95       	com	r25
    234e:	bc 01       	movw	r22, r24
    2350:	cd 01       	movw	r24, r26
    2352:	08 95       	ret

00002354 <__prologue_saves__>:
    2354:	2f 92       	push	r2
    2356:	3f 92       	push	r3
    2358:	4f 92       	push	r4
    235a:	5f 92       	push	r5
    235c:	6f 92       	push	r6
    235e:	7f 92       	push	r7
    2360:	8f 92       	push	r8
    2362:	9f 92       	push	r9
    2364:	af 92       	push	r10
    2366:	bf 92       	push	r11
    2368:	cf 92       	push	r12
    236a:	df 92       	push	r13
    236c:	ef 92       	push	r14
    236e:	ff 92       	push	r15
    2370:	0f 93       	push	r16
    2372:	1f 93       	push	r17
    2374:	cf 93       	push	r28
    2376:	df 93       	push	r29
    2378:	cd b7       	in	r28, 0x3d	; 61
    237a:	de b7       	in	r29, 0x3e	; 62
    237c:	ca 1b       	sub	r28, r26
    237e:	db 0b       	sbc	r29, r27
    2380:	0f b6       	in	r0, 0x3f	; 63
    2382:	f8 94       	cli
    2384:	de bf       	out	0x3e, r29	; 62
    2386:	0f be       	out	0x3f, r0	; 63
    2388:	cd bf       	out	0x3d, r28	; 61
    238a:	09 94       	ijmp

0000238c <__epilogue_restores__>:
    238c:	2a 88       	ldd	r2, Y+18	; 0x12
    238e:	39 88       	ldd	r3, Y+17	; 0x11
    2390:	48 88       	ldd	r4, Y+16	; 0x10
    2392:	5f 84       	ldd	r5, Y+15	; 0x0f
    2394:	6e 84       	ldd	r6, Y+14	; 0x0e
    2396:	7d 84       	ldd	r7, Y+13	; 0x0d
    2398:	8c 84       	ldd	r8, Y+12	; 0x0c
    239a:	9b 84       	ldd	r9, Y+11	; 0x0b
    239c:	aa 84       	ldd	r10, Y+10	; 0x0a
    239e:	b9 84       	ldd	r11, Y+9	; 0x09
    23a0:	c8 84       	ldd	r12, Y+8	; 0x08
    23a2:	df 80       	ldd	r13, Y+7	; 0x07
    23a4:	ee 80       	ldd	r14, Y+6	; 0x06
    23a6:	fd 80       	ldd	r15, Y+5	; 0x05
    23a8:	0c 81       	ldd	r16, Y+4	; 0x04
    23aa:	1b 81       	ldd	r17, Y+3	; 0x03
    23ac:	aa 81       	ldd	r26, Y+2	; 0x02
    23ae:	b9 81       	ldd	r27, Y+1	; 0x01
    23b0:	ce 0f       	add	r28, r30
    23b2:	d1 1d       	adc	r29, r1
    23b4:	0f b6       	in	r0, 0x3f	; 63
    23b6:	f8 94       	cli
    23b8:	de bf       	out	0x3e, r29	; 62
    23ba:	0f be       	out	0x3f, r0	; 63
    23bc:	cd bf       	out	0x3d, r28	; 61
    23be:	ed 01       	movw	r28, r26
    23c0:	08 95       	ret

000023c2 <itoa>:
    23c2:	fb 01       	movw	r30, r22
    23c4:	9f 01       	movw	r18, r30
    23c6:	e8 94       	clt
    23c8:	42 30       	cpi	r20, 0x02	; 2
    23ca:	c4 f0       	brlt	.+48     	; 0x23fc <itoa+0x3a>
    23cc:	45 32       	cpi	r20, 0x25	; 37
    23ce:	b4 f4       	brge	.+44     	; 0x23fc <itoa+0x3a>
    23d0:	4a 30       	cpi	r20, 0x0A	; 10
    23d2:	29 f4       	brne	.+10     	; 0x23de <itoa+0x1c>
    23d4:	97 fb       	bst	r25, 7
    23d6:	1e f4       	brtc	.+6      	; 0x23de <itoa+0x1c>
    23d8:	90 95       	com	r25
    23da:	81 95       	neg	r24
    23dc:	9f 4f       	sbci	r25, 0xFF	; 255
    23de:	64 2f       	mov	r22, r20
    23e0:	77 27       	eor	r23, r23
    23e2:	0e 94 96 11 	call	0x232c	; 0x232c <__udivmodhi4>
    23e6:	80 5d       	subi	r24, 0xD0	; 208
    23e8:	8a 33       	cpi	r24, 0x3A	; 58
    23ea:	0c f0       	brlt	.+2      	; 0x23ee <itoa+0x2c>
    23ec:	89 5d       	subi	r24, 0xD9	; 217
    23ee:	81 93       	st	Z+, r24
    23f0:	cb 01       	movw	r24, r22
    23f2:	00 97       	sbiw	r24, 0x00	; 0
    23f4:	a1 f7       	brne	.-24     	; 0x23de <itoa+0x1c>
    23f6:	16 f4       	brtc	.+4      	; 0x23fc <itoa+0x3a>
    23f8:	5d e2       	ldi	r21, 0x2D	; 45
    23fa:	51 93       	st	Z+, r21
    23fc:	10 82       	st	Z, r1
    23fe:	c9 01       	movw	r24, r18
    2400:	0c 94 02 12 	jmp	0x2404	; 0x2404 <strrev>

00002404 <strrev>:
    2404:	dc 01       	movw	r26, r24
    2406:	fc 01       	movw	r30, r24
    2408:	67 2f       	mov	r22, r23
    240a:	71 91       	ld	r23, Z+
    240c:	77 23       	and	r23, r23
    240e:	e1 f7       	brne	.-8      	; 0x2408 <strrev+0x4>
    2410:	32 97       	sbiw	r30, 0x02	; 2
    2412:	04 c0       	rjmp	.+8      	; 0x241c <strrev+0x18>
    2414:	7c 91       	ld	r23, X
    2416:	6d 93       	st	X+, r22
    2418:	70 83       	st	Z, r23
    241a:	62 91       	ld	r22, -Z
    241c:	ae 17       	cp	r26, r30
    241e:	bf 07       	cpc	r27, r31
    2420:	c8 f3       	brcs	.-14     	; 0x2414 <strrev+0x10>
    2422:	08 95       	ret

00002424 <_exit>:
    2424:	f8 94       	cli

00002426 <__stop_program>:
    2426:	ff cf       	rjmp	.-2      	; 0x2426 <__stop_program>
