
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /usr/scratch/rsarkar30/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/scratch/rsarkar30/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rsarkar30' on host 'chao-srv1.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Fri Apr 11 22:45:34 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore'
Sourcing Tcl script 'hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset project 
INFO: [HLS 200-10] Creating and opening project '/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project'.
INFO: [HLS 200-1510] Running: set_top kernel 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-i 
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench.cpp in debug mode
   Compiling ../../../../kernel.cpp in debug mode
   Generating csim.exe
In file included from ../../../../kernel.cpp:2:0:
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:165:31: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_IfRead(...) SSDM_OP_ATTR;
                               ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:166:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_IfWrite(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:167:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:167:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbRead(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:168:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:168:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfNbWrite(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:169:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:169:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:170:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:170:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_IfCanWrite(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:173:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_StreamRead(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:174:33: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_StreamWrite(...) SSDM_OP_ATTR;
                                 ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:175:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:175:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbRead(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:176:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:176:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamNbWrite(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:177:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:177:39: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanRead(...) SSDM_OP_ATTR;
                                       ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:178:40: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;
                                        ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:178:40: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_  _ssdm_StreamCanWrite(...) SSDM_OP_ATTR;
                                        ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:179:36: note: in expansion of macro ‘SSDM_OP_ATTR’
     unsigned _ssdm_StreamSize(...) SSDM_OP_ATTR;
                                    ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:180:32: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_ReadReq(...) SSDM_OP_ATTR;
                                ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:181:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Read(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:182:33: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_WriteReq(...) SSDM_OP_ATTR;
                                 ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:183:30: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Write(...) SSDM_OP_ATTR;
                              ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:184:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbReadReq(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:184:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbReadReq(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:185:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbWriteReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘bitwidth’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:185:38: note: in expansion of macro ‘SSDM_OP_ATTR’
     _uint1_ _ssdm_op_NbWriteReq(...) SSDM_OP_ATTR;
                                      ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:190:37: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_MemShiftRead(...) SSDM_OP_ATTR;
                                     ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:192:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Wait(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:193:29: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Poll(...) SSDM_OP_ATTR;
                             ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:154:76: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_OP_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                            ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:195:31: note: in expansion of macro ‘SSDM_OP_ATTR’
     void _ssdm_op_Return(...) SSDM_OP_ATTR;
                               ^~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:198:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecSynModule(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:199:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecTopModule(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:200:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProcessDecl(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:201:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProcessDef(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:202:33: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPort(...) SSDM_SPEC_ATTR;
                                 ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:203:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecConnection(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:204:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecChannel(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:205:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecSensitive(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:206:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecModuleInst(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:207:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPortMap(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:209:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecReset(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:211:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPlatform(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:212:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecClockDomain(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:213:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPowerDomain(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:215:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecRegionBegin(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:216:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecRegionEnd(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:218:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLoopName(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:220:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLoopTripCount(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:222:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecStateBegin(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:223:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     int _ssdm_op_SpecStateEnd(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:225:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecInterface(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:227:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPipeline(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:228:45: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecDataflowPipeline(...) SSDM_SPEC_ATTR;
                                             ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:231:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLatency(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:232:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecParallel(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:233:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecProtocol(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:234:39: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecOccurrence(...) SSDM_SPEC_ATTR;
                                       ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:236:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecResource(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:237:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecResourceLimit(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:238:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecCHCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:239:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecFUCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:240:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecIFCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:241:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecIPCore(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:242:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecKeepValue(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:243:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecMemCore(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:245:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecExt(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:250:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayDimSize(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:252:33: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_RegionBegin(...) SSDM_SPEC_ATTR;
                                 ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:253:31: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_RegionEnd(...) SSDM_SPEC_ATTR;
                               ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:255:28: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_Unroll(...) SSDM_SPEC_ATTR;
                            ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:256:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_UnrollRegion(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:258:31: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineAll(...) SSDM_SPEC_ATTR;
                               ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:259:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineLoop(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:260:28: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_Inline(...) SSDM_SPEC_ATTR;
                            ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:261:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineSelf(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:262:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_InlineRegion(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:264:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayMap(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:265:40: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayPartition(...) SSDM_SPEC_ATTR;
                                        ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:266:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecArrayReshape(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:268:32: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecStream(...) SSDM_SPEC_ATTR;
                                ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:270:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecStable(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:271:42: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecStableContent(...) SSDM_SPEC_ATTR;
                                          ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:273:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecBindPort(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:275:38: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecPipoDepth(...) SSDM_SPEC_ATTR;
                                      ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:277:30: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecExpr(...) SSDM_SPEC_ATTR;
                              ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:278:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecExprBalance(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:280:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecDependence(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:282:35: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopMerge(...) SSDM_SPEC_ATTR;
                                   ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:283:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopFlatten(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:284:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecLoopRewind(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:286:43: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncInstantiation(...) SSDM_SPEC_ATTR;
                                           ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:287:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncBuffer(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:288:37: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecFuncExtract(...) SSDM_SPEC_ATTR;
                                     ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:289:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecConstant(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:291:30: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_DataPack(...) SSDM_SPEC_ATTR;
                              ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:292:34: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_SpecDataPack(...) SSDM_SPEC_ATTR;
                                  ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:294:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecBitsMap(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:153:78: warning: ‘overloadable’ attribute directive ignored [-Wattributes]
 #define SSDM_SPEC_ATTR __attribute__ ((nothrow)) __attribute__((overloadable))
                                                                              ^
/usr/scratch/rsarkar30/Vitis_HLS/2021.1/include/etc/autopilot_ssdm_op.h:295:36: note: in expansion of macro ‘SSDM_SPEC_ATTR’
     void _ssdm_op_SpecLicense(...) SSDM_SPEC_ATTR;
                                    ^~~~~~~~~~~~~~
WARNING: Hls::stream 'hls::stream<int, 0>.32' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.31' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.30' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.29' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.28' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.27' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.26' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.25' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.24' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.23' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.22' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.21' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.20' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.19' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.18' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.17' contains leftover data, which may result in RTL simulation hanging.
total_fetched = 32400
total_executed = 1221
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.61 seconds. CPU system time: 0.3 seconds. Elapsed time: 1.11 seconds; current allocated memory: 243.197 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 243.400 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.21 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.53 seconds; current allocated memory: 244.991 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'fetch(hls::stream<int, 0>&, hls::stream<int, 0>&, int const*, hls::stream<int, 0>&)' (kernel.cpp:13:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'fetch(hls::stream<int, 0>&, hls::stream<int, 0>&, int const*, hls::stream<int, 0>&)' (kernel.cpp:20:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'fetch(hls::stream<int, 0>&, hls::stream<int, 0>&, int const*, hls::stream<int, 0>&)' (kernel.cpp:19:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read_nb(int&)' into 'fetch(hls::stream<int, 0>&, hls::stream<int, 0>&, int const*, hls::stream<int, 0>&)' (kernel.cpp:15:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read(int&)' into 'hls::stream<int, 0>::read()' (/usr/scratch/rsarkar30/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'execute(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (kernel.cpp:26:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'execute(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (kernel.cpp:34:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::write(int const&)' into 'execute(hls::stream<int, 0>&, hls::stream<int, 0>&, hls::stream<int, 0>&)' (kernel.cpp:30:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'aggregate(hls::stream<int, 0>*, hls::stream<int, 0>*, int&, int&)' (kernel.cpp:41:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::read()' into 'aggregate(hls::stream<int, 0>*, hls::stream<int, 0>*, int&, int&)' (kernel.cpp:42:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'kernel(int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int&, int&)' (kernel.cpp:56:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'kernel(int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int&, int&)' (kernel.cpp:56:25)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'kernel(int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int&, int&)' (kernel.cpp:56:35)
INFO: [HLS 214-131] Inlining function 'hls::stream<int, 0>::stream()' into 'kernel(int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int const*, int&, int&)' (kernel.cpp:56:48)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (kernel.cpp:39:20) in function 'aggregate' completely with a factor of 16 (kernel.cpp:38:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.14 seconds; current allocated memory: 246.228 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 246.230 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 247.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 247.276 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (kernel.cpp:12) in function 'fetch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (kernel.cpp:29) in function 'execute' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'instr.V' (kernel.cpp:56) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'addr.V' (kernel.cpp:56) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'fetched.V' (kernel.cpp:56) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'executed.V' (kernel.cpp:56) .
INFO: [XFORM 203-101] Partitioning array 'instr.V' (kernel.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'addr.V' (kernel.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fetched.V' (kernel.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'executed.V' (kernel.cpp:56) in dimension 1 completely.
WARNING: [HLS 200-805] An internal stream 'instr.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'instr.V.15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'addr.V.15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'fetched.V.15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.4' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.5' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.6' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.7' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.8' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.9' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.10' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.11' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.12' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.13' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.14' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'executed.V.15' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'kernel' (kernel.cpp:54)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'kernel' (kernel.cpp:54), detected/extracted 33 process function(s): 
	 'fetch4'
	 'fetch5'
	 'fetch6'
	 'fetch7'
	 'fetch8'
	 'fetch9'
	 'fetch10'
	 'fetch11'
	 'fetch12'
	 'fetch13'
	 'fetch14'
	 'fetch15'
	 'fetch16'
	 'fetch17'
	 'fetch18'
	 'fetch19'
	 'execute20'
	 'execute21'
	 'execute22'
	 'execute23'
	 'execute24'
	 'execute25'
	 'execute26'
	 'execute27'
	 'execute28'
	 'execute29'
	 'execute30'
	 'execute31'
	 'execute32'
	 'execute33'
	 'execute34'
	 'execute35'
	 'aggregate'.
INFO: [XFORM 203-11] Balancing expressions in function 'aggregate' (kernel.cpp:37:1)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 270.128 MB.
WARNING: [HLS 200-657] Generating channel addr_V_0 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_1 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_2 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_3 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_4 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_5 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_6 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_7 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_8 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_9 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_10 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_11 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_12 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_13 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_14 that flows backwards in the dataflow region.
WARNING: [HLS 200-657] Generating channel addr_V_15 that flows backwards in the dataflow region.
WARNING: [HLS 200-1449] Process aggregate has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.49 seconds; current allocated memory: 892.732 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch4_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 894.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 894.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 894.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 894.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch5_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 894.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 894.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch6_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 894.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 895.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 895.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch7_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 895.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 895.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch8_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 895.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 896.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch9_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 896.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 896.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch10_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 896.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 896.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 896.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch11_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 896.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 897.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 897.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 897.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch12_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 897.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 897.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 897.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 897.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch13_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 897.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 897.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 897.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 898.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch14_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 898.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 898.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 898.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 898.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch15_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 898.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 898.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 898.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 898.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch16_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 898.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 899.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 899.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 899.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch17_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 899.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 899.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 899.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 899.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch18_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 899.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 899.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 900.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 900.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch19_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 900.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 900.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 900.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 900.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute20_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 900.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 900.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 900.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 900.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute21_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 900.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 901.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 901.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 901.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute22_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 901.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 901.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 901.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 901.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute23_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 901.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 901.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 901.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 901.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute24_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 901.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 902.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 902.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 902.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute25_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 902.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 902.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 902.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 902.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute26_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 902.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 902.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 902.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 902.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute27_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 902.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute28_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute29_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 903.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute30_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 904.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 904.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute31_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 904.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 904.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute32_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 904.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 904.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute33_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 904.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 905.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 905.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute34_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 905.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 905.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute35_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 905.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 905.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aggregate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 906.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 906.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_0 (from fetch4_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_1 (from fetch5_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_2 (from fetch6_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_3 (from fetch7_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_4 (from fetch8_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_5 (from fetch9_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_6 (from fetch10_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_7 (from fetch11_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_8 (from fetch12_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_9 (from fetch13_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_10 (from fetch14_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_11 (from fetch15_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_12 (from fetch16_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_13 (from fetch17_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_14 (from fetch18_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fetched_V_15 (from fetch19_U0 to aggregate_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 907.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 908.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch4_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch4_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch4_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 909.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 909.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch5_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch5_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch5_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 910.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 911.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch6_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch6_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch6_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 911.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 912.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch7_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch7_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch7_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 913.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 913.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch8_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch8_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch8_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 914.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 915.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch9_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch9_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch9_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 915.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 916.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch10_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch10_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch10_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 917.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 917.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch11_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch11_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch11_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 918.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 919.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch12_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch12_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch12_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 919.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 920.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch13_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch13_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch13_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 921.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 921.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch14_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch14_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch14_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 922.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 923.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch15_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch15_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch15_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 923.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 924.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch16_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch16_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch16_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 925.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 925.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch17_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch17_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch17_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 926.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 927.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch18_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch18_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch18_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 927.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 928.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch19_Pipeline_VITIS_LOOP_11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fetch19_Pipeline_VITIS_LOOP_11_1' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch19_Pipeline_VITIS_LOOP_11_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 929.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 929.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute20_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute20_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute20_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 930.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 931.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute21_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute21_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute21_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 931.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 932.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute22_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute22_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute22_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 932.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 933.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute23_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute23_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute23_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 933.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 934.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute24_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute24_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute24_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 934.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 935.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute25_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute25_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute25_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 936.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 936.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute26_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute26_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute26_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 937.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 937.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute27_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute27_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute27_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 938.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute28_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute28_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute28_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 939.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 940.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute29_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute29_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute29_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 940.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 941.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute30_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute30_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute30_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 941.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 942.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute31_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute31_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute31_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 942.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 943.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute32_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute32_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute32_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 943.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 944.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute33_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute33_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute33_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 945.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 945.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute34_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute34_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute34_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 946.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 946.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute35_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute35_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute35_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 947.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 947.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aggregate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aggregate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 948.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/instr_in16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/total_fetched' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel/total_executed' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 954.571 MB.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_0_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_0_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_0_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_1_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_1_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_1_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_2_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_2_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_2_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_3_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_3_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_3_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_4_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_4_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_4_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_5_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_5_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_5_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_6_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_6_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_6_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_7_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_7_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_7_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_8_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_8_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_8_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_9_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_9_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_9_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_10_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_10_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_10_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_11_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_11_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_11_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_12_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_12_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_12_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_13_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_13_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_13_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_14_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_14_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_14_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'instr_V_15_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_V_15_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fetched_V_15_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_0_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_1_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_2_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_3_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_4_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_5_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_6_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_7_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_8_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_9_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_10_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_11_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_12_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_13_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_14_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'executed_V_15_U(kernel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute20_U0_U(kernel_start_for_execute20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute21_U0_U(kernel_start_for_execute21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute22_U0_U(kernel_start_for_execute22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute23_U0_U(kernel_start_for_execute23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute24_U0_U(kernel_start_for_execute24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute25_U0_U(kernel_start_for_execute25_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute26_U0_U(kernel_start_for_execute26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute27_U0_U(kernel_start_for_execute27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute28_U0_U(kernel_start_for_execute28_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute29_U0_U(kernel_start_for_execute29_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute30_U0_U(kernel_start_for_execute30_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute31_U0_U(kernel_start_for_execute31_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute32_U0_U(kernel_start_for_execute32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute33_U0_U(kernel_start_for_execute33_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute34_U0_U(kernel_start_for_execute34_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_execute35_U0_U(kernel_start_for_execute35_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.71 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.02 seconds; current allocated memory: 960.525 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.56 seconds; current allocated memory: 974.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel.
INFO: [HLS 200-789] **** Estimated Fmax: 278.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.27 seconds. CPU system time: 3.59 seconds. Elapsed time: 27.1 seconds; current allocated memory: 974.295 MB.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/usr/scratch/rsarkar30/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel.cpp
   Compiling apatb_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
WARNING: Hls::stream 'hls::stream<int, 0>.32' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.31' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.30' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.29' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.28' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.27' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.26' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.25' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.24' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.23' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.22' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.21' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.20' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.19' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.18' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<int, 0>.17' contains leftover data, which may result in RTL simulation hanging.
total_fetched = 32400
total_executed = 1221
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /run/user/786957/crnch_xilinx_2021.1/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_top glbl -Oenable_linking_all_libraries -prj kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s kernel 
Multi-threading is on. Using 62 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_automem_instr_in16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_instr_in16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch4_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch4_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch5_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch5_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch6_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch6_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch7_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch7_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch8_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch8_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch9_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch9_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch10_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch10_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch11_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch11_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch12_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch12_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch13_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch13_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch14_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch14_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch15_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch15_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch16_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch16_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch17_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch17_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch18_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch18_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch19_Pipeline_VITIS_LOOP_11_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch19_Pipeline_VITIS_LOOP_11_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fetch19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fetch19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute20_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute20_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute21_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute21_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute22_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute22_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute23_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute23_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute23
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute24_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute24_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute25_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute25_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute26_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute26_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute27_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute27_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute27.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute27
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute28_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute28_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute29_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute29_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute29
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute30_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute30_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute30
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute31_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute31_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute31
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute32_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute32_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute33
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute33_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute33_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute34_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute34_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute34
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute35_Pipeline_VITIS_LOOP_25_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute35_Pipeline_VITIS_LOOP_25_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_execute35.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_execute35
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_aggregate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_aggregate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute20_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute20_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute20_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute21_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute21_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute21_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute22_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute22_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute22_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute23_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute23_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute23_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute24_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute24_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute24_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute25_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute25_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute25_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute26_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute26_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute26_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute27_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute27_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute27_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute28_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute28_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute28_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute29_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute29_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute29_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute30_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute30_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute30_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute31_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute31_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute31_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute32_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute32_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute32_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute33_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute33_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute33_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute34_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute34_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute34_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel_start_for_execute35_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute35_U0_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_start_for_execute35_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.kernel_fetch4_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.kernel_fetch4
Compiling module xil_defaultlib.kernel_fetch5_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.kernel_fetch5
Compiling module xil_defaultlib.kernel_fetch6_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.kernel_fetch6
Compiling module xil_defaultlib.kernel_fetch7_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.kernel_fetch7
Compiling module xil_defaultlib.kernel_fetch8_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.kernel_fetch8
Compiling module xil_defaultlib.kernel_fetch9_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.kernel_fetch9
Compiling module xil_defaultlib.kernel_fetch10_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch10
Compiling module xil_defaultlib.kernel_fetch11_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch11
Compiling module xil_defaultlib.kernel_fetch12_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch12
Compiling module xil_defaultlib.kernel_fetch13_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch13
Compiling module xil_defaultlib.kernel_fetch14_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch14
Compiling module xil_defaultlib.kernel_fetch15_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch15
Compiling module xil_defaultlib.kernel_fetch16_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch16
Compiling module xil_defaultlib.kernel_fetch17_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch17
Compiling module xil_defaultlib.kernel_fetch18_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch18
Compiling module xil_defaultlib.kernel_fetch19_Pipeline_VITIS_LO...
Compiling module xil_defaultlib.kernel_fetch19
Compiling module xil_defaultlib.kernel_execute20_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute20
Compiling module xil_defaultlib.kernel_execute21_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute21
Compiling module xil_defaultlib.kernel_execute22_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute22
Compiling module xil_defaultlib.kernel_execute23_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute23
Compiling module xil_defaultlib.kernel_execute24_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute24
Compiling module xil_defaultlib.kernel_execute25_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute25
Compiling module xil_defaultlib.kernel_execute26_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute26
Compiling module xil_defaultlib.kernel_execute27_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute27
Compiling module xil_defaultlib.kernel_execute28_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute28
Compiling module xil_defaultlib.kernel_execute29_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute29
Compiling module xil_defaultlib.kernel_execute30_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute30
Compiling module xil_defaultlib.kernel_execute31_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute31
Compiling module xil_defaultlib.kernel_execute32_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute32
Compiling module xil_defaultlib.kernel_execute33_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute33
Compiling module xil_defaultlib.kernel_execute34_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute34
Compiling module xil_defaultlib.kernel_execute35_Pipeline_VITIS_...
Compiling module xil_defaultlib.kernel_execute35
Compiling module xil_defaultlib.kernel_aggregate
Compiling module xil_defaultlib.kernel_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.kernel_fifo_w32_d2_S
Compiling module xil_defaultlib.kernel_start_for_execute20_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute20_U0
Compiling module xil_defaultlib.kernel_start_for_execute21_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute21_U0
Compiling module xil_defaultlib.kernel_start_for_execute22_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute22_U0
Compiling module xil_defaultlib.kernel_start_for_execute23_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute23_U0
Compiling module xil_defaultlib.kernel_start_for_execute24_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute24_U0
Compiling module xil_defaultlib.kernel_start_for_execute25_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute25_U0
Compiling module xil_defaultlib.kernel_start_for_execute26_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute26_U0
Compiling module xil_defaultlib.kernel_start_for_execute27_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute27_U0
Compiling module xil_defaultlib.kernel_start_for_execute28_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute28_U0
Compiling module xil_defaultlib.kernel_start_for_execute29_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute29_U0
Compiling module xil_defaultlib.kernel_start_for_execute30_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute30_U0
Compiling module xil_defaultlib.kernel_start_for_execute31_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute31_U0
Compiling module xil_defaultlib.kernel_start_for_execute32_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute32_U0
Compiling module xil_defaultlib.kernel_start_for_execute33_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute33_U0
Compiling module xil_defaultlib.kernel_start_for_execute34_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute34_U0
Compiling module xil_defaultlib.kernel_start_for_execute35_U0_sh...
Compiling module xil_defaultlib.kernel_start_for_execute35_U0
Compiling module xil_defaultlib.kernel
Compiling module xil_defaultlib.AESL_automem_instr_in1
Compiling module xil_defaultlib.AESL_automem_instr_in2
Compiling module xil_defaultlib.AESL_automem_instr_in3
Compiling module xil_defaultlib.AESL_automem_instr_in4
Compiling module xil_defaultlib.AESL_automem_instr_in5
Compiling module xil_defaultlib.AESL_automem_instr_in6
Compiling module xil_defaultlib.AESL_automem_instr_in7
Compiling module xil_defaultlib.AESL_automem_instr_in8
Compiling module xil_defaultlib.AESL_automem_instr_in9
Compiling module xil_defaultlib.AESL_automem_instr_in10
Compiling module xil_defaultlib.AESL_automem_instr_in11
Compiling module xil_defaultlib.AESL_automem_instr_in12
Compiling module xil_defaultlib.AESL_automem_instr_in13
Compiling module xil_defaultlib.AESL_automem_instr_in14
Compiling module xil_defaultlib.AESL_automem_instr_in15
Compiling module xil_defaultlib.AESL_automem_instr_in16
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_top
Compiling module work.glbl
Built simulation snapshot kernel

****** Webtalk v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/xsim.dir/kernel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 11 22:47:49 2025...

****** xsim v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kernel/xsim_script.tcl
# xsim {kernel} -autoloadwcfg -tclbatch {kernel.tcl}
Time resolution is 1 ps
source kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "113000"
// RTL Simulation : 1 / 1 [n/a] @ "5063000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5092500 ps : File "/export/hdd/scratch/rsarkar30/lightningsim-public/benchmarks/omnisim-benchmarks/11_multicore/project/solution1/sim/verilog/kernel.autotb.v" Line 1446
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 11 22:48:21 2025...
INFO: [COSIM 212-316] Starting C post checking ...
total_fetched = 15519
total_executed = 614
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 85.37 seconds. CPU system time: 6.98 seconds. Elapsed time: 134.52 seconds; current allocated memory: 981.101 MB.
INFO: [HLS 200-112] Total CPU user time: 111.99 seconds. Total CPU system time: 11.42 seconds. Total elapsed time: 168.61 seconds; peak allocated memory: 974.309 MB.
INFO: [Common 17-206] Exiting vitis_hls at Fri Apr 11 22:48:23 2025...
