// Seed: 1867865451
module module_0;
  bit id_1;
  always_comb id_1 <= id_1;
  assign id_1 = -1;
  initial {id_1, 1} = id_1;
  assign module_2.id_4 = 0;
  assign id_1 = 1'b0;
  assign id_1 = id_1;
  always begin : LABEL_0
    id_1 <= -1 | (-1 - id_1);
  end
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
