# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/new/adder_subtractor.vhd" \
"../../../../project_3.srcs/sources_1/new/bcd7seg.vhd" \
"../../../../project_3.srcs/sources_1/new/clock.vhd" \
"../../../../project_3.srcs/sources_1/new/full_adder.vhd" \
"../../../../project_3.srcs/sim_1/new/clock_sim.vhd" \

# Do not sort compile order
nosort
