
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003574                       # Number of seconds simulated
sim_ticks                                  3574226679                       # Number of ticks simulated
final_tick                               530540589864                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164503                       # Simulator instruction rate (inst/s)
host_op_rate                                   208015                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291325                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913260                       # Number of bytes of host memory used
host_seconds                                 12268.86                       # Real time elapsed on the host
sim_insts                                  2018258994                       # Number of instructions simulated
sim_ops                                    2552109975                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       136448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        48000                       # Number of bytes read from this memory
system.physmem.bytes_read::total               187904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       139136                       # Number of bytes written to this memory
system.physmem.bytes_written::total            139136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1066                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          375                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1468                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1087                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1087                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       501367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38175531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       465555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13429478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                52571931                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       501367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       465555                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             966922                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38927581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38927581                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38927581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       501367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38175531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       465555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13429478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               91499513                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8571288                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3123243                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2538876                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215120                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1323141                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1213986                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328721                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9259                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3133321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17301691                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3123243                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542707                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3802468                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147450                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        617400                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1534410                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92554                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8480860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.520230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.308594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4678392     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334797      3.95%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269423      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653189      7.70%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176915      2.09%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228941      2.70%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166375      1.96%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92729      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1880099     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8480860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364384                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018564                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3279891                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       598018                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3655542                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24342                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923065                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532877                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4674                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20672721                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923065                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3520231                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         129759                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       117804                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3433832                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       356167                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19932917                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2419                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        147614                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          149                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27915509                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93023800                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93023800                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10846199                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4088                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2323                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           977675                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1860144                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15212                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       332999                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18842632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3953                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14946376                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30246                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6532888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19981811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8480860                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885325                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2940553     34.67%     34.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1820438     21.47%     56.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1207375     14.24%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885487     10.44%     80.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       759366      8.95%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394959      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337895      3.98%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63198      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71589      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8480860                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87441     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17894     14.55%     85.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17635     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12454991     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212503      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484897      9.93%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792332      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14946376                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.743772                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122970                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008227                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38526824                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25379544                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14561959                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15069346                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56395                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736786                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          281                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       241898                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923065                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          57703                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8087                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18846585                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1860144                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944513                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2301                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121728                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249216                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14706777                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392145                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239595                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164203                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075146                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772058                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715819                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14571815                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14561959                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9481514                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26770072                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.698923                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354183                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6565889                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215129                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7557795                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2931371     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098739     27.77%     66.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       853207     11.29%     77.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       478672      6.33%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392589      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159957      2.12%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190815      2.52%     94.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95020      1.26%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       357425      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7557795                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       357425                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26046999                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38616968                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  90428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857129                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857129                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166686                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166686                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66149629                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20136141                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078547                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8571288                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3154556                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2568195                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212877                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1335839                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1239427                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          321489                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9396                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3488746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17247100                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3154556                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1560916                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3620799                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1091399                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        509274                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1704447                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84625                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8493829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4873030     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          192793      2.27%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251936      2.97%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          383182      4.51%     67.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          373016      4.39%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          283863      3.34%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165672      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          252381      2.97%     79.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1717956     20.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8493829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368038                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.012195                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3604935                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       499045                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3487336                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27739                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        874772                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       532913                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20632764                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1200                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        874772                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3797046                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         104965                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       115176                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3318522                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       283341                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20023931                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           89                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        122430                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88608                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27896093                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93247693                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93247693                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17264300                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10631788                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4182                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2349                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           808696                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1861574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       980218                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19290                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       330792                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18603982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14945747                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28441                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6102018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18585871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          612                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8493829                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759601                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896705                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2940421     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1870509     22.02%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1212439     14.27%     70.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       820384      9.66%     80.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       769555      9.06%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       413435      4.87%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       301074      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        90727      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75285      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8493829                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          73513     68.79%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15808     14.79%     83.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17542     16.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12439986     83.23%     83.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210955      1.41%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1685      0.01%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1474211      9.86%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       818910      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14945747                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743699                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             106864                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007150                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38520628                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24710078                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14524120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15052611                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50725                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       721700                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           99                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       249445                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        874772                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61795                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10349                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18607970                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       121634                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1861574                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       980218                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2298                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           99                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128912                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121614                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250526                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14657151                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1388636                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       288596                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2188835                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2051423                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            800199                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.710029                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14528296                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14524120                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9327708                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26199089                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694508                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356032                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10112333                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12428821                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6179192                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216149                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7619057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152408                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2928562     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2195147     28.81%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       807466     10.60%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       461651      6.06%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385899      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       190879      2.51%     91.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189540      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80746      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379167      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7619057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10112333                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12428821                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1870647                       # Number of memory references committed
system.switch_cpus1.commit.loads              1139874                       # Number of loads committed
system.switch_cpus1.commit.membars               1686                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1782495                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11203061                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253621                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379167                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25847903                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38091301                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  77459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10112333                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12428821                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10112333                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847607                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847607                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179792                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179792                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65957808                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20061564                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19049619                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3372                       # number of misc regfile writes
system.l2.replacements                           1468                       # number of replacements
system.l2.tagsinuse                      131071.887728                       # Cycle average of tags in use
system.l2.total_refs                          1636290                       # Total number of references to valid blocks.
system.l2.sampled_refs                         132540                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.345632                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         78473.807021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.958441                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    554.579323                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.967634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    191.167889                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   109                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          33012.538851                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   104                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18599.868568                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.598708                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.004231                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.001458                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000832                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.251866                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000793                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141906                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         6235                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5058                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11293                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5750                       # number of Writeback hits
system.l2.Writeback_hits::total                  5750                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         6235                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5058                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11293                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         6235                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5058                       # number of overall hits
system.l2.overall_hits::total                   11293                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1066                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          373                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1466                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1066                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          375                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1468                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1066                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          375                       # number of overall misses
system.l2.overall_misses::total                  1468                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       571010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     48299748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       647563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     17065502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        66583823                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        80186                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         80186                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       571010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     48299748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       647563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     17145688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         66664009                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       571010                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     48299748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       647563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     17145688                       # number of overall miss cycles
system.l2.overall_miss_latency::total        66664009                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7301                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12759                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5750                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5750                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 2                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7301                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12761                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7301                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12761                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.146007                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.068680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.114899                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.146007                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.069023                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.115038                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.146007                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.069023                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.115038                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40786.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45309.332083                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 49812.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45752.016086                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45418.706003                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data        40093                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        40093                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40786.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45309.332083                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 49812.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45721.834667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45411.450272                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40786.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45309.332083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 49812.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45721.834667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45411.450272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1087                       # number of writebacks
system.l2.writebacks::total                      1087                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1066                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          373                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1466                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1468                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1468                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       489534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     42125055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       572215                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     14895562                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     58082366                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        68475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        68475                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       489534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     42125055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       572215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     14964037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58150841                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       489534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     42125055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       572215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     14964037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58150841                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.146007                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.068680                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.114899                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.146007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.069023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.146007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.069023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.115038                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34966.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39516.937148                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44016.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39934.482574                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39619.622101                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 34237.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 34237.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34966.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39516.937148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44016.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39904.098667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39612.289510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34966.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39516.937148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44016.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39904.098667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39612.289510                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.958419                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001542011                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015175.072435                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.958419                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022369                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796408                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1534394                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1534394                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1534394                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1534394                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1534394                       # number of overall hits
system.cpu0.icache.overall_hits::total        1534394                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       739294                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       739294                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       739294                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       739294                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       739294                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       739294                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1534410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1534410                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1534410                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1534410                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1534410                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1534410                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46205.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46205.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46205.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46205.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       593536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       593536                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       593536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       593536                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       593536                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       593536                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42395.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42395.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7301                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720543                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7557                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21797.081249                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.462000                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.538000                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872898                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127102                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056906                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056906                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2191                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2191                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756216                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756216                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756216                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756216                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16046                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16046                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16046                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16046                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16046                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16046                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    438662263                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    438662263                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    438662263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    438662263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    438662263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    438662263                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072952                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072952                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772262                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772262                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772262                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772262                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014955                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014955                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009054                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009054                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009054                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009054                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27337.795276                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27337.795276                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27337.795276                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27337.795276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27337.795276                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27337.795276                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2850                       # number of writebacks
system.cpu0.dcache.writebacks::total             2850                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8745                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8745                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8745                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8745                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8745                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8745                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7301                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7301                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7301                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7301                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7301                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7301                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    103037071                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    103037071                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    103037071                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    103037071                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    103037071                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    103037071                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006805                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006805                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004120                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004120                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004120                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004120                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14112.734009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14112.734009                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14112.734009                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14112.734009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14112.734009                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14112.734009                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967610                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999858709                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2015844.171371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967610                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1704433                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1704433                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1704433                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1704433                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1704433                       # number of overall hits
system.cpu1.icache.overall_hits::total        1704433                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       751379                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       751379                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       751379                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       751379                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       751379                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       751379                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1704447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1704447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1704447                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1704447                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1704447                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1704447                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53669.928571                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53669.928571                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53669.928571                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53669.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53669.928571                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53669.928571                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       670970                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       670970                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       670970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       670970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       670970                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       670970                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51613.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51613.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51613.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51613.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51613.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51613.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5433                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157473481                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5689                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27680.344700                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.902509                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.097491                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882432                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117568                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1056498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1056498                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726932                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726932                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1763                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1686                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1783430                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1783430                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1783430                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1783430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13811                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13811                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14168                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14168                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14168                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14168                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    353419271                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    353419271                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     17202326                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     17202326                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    370621597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    370621597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    370621597                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    370621597                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1070309                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1070309                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       727289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       727289                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1797598                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1797598                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1797598                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1797598                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012904                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012904                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000491                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000491                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007882                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007882                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007882                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007882                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25589.694519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25589.694519                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 48185.787115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48185.787115                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26159.062465                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26159.062465                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26159.062465                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26159.062465                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2900                       # number of writebacks
system.cpu1.dcache.writebacks::total             2900                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8380                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8380                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          355                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          355                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8735                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8735                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8735                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5431                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5431                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5433                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5433                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5433                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5433                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     61770697                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     61770697                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        82186                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        82186                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     61852883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     61852883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     61852883                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     61852883                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005074                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005074                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003022                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003022                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003022                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003022                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11373.724360                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11373.724360                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        41093                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        41093                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11384.664642                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11384.664642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11384.664642                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11384.664642                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
