
---------- Begin Simulation Statistics ----------
final_tick                               81939686997500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52653                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793504                       # Number of bytes of host memory used
host_op_rate                                    84453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   189.92                       # Real time elapsed on the host
host_tick_rate                               13788508                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002619                       # Number of seconds simulated
sim_ticks                                  2618740000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2765                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       644734                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20675                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       862683                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499824                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       644734                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       144910                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          946261                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40884                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2812                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092750                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7121031                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20702                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1272263                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1257774                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5059150                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.170388                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.127988                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       789878     15.61%     15.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1886247     37.28%     52.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       421636      8.33%     61.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       194901      3.85%     65.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       157666      3.12%     68.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       149253      2.95%     71.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       140931      2.79%     73.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        46375      0.92%     74.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1272263     25.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5059150                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.523746                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.523746                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2317658                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17650765                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           559747                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1568268                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20926                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        761193                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3696215                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    61                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412291                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    80                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              946261                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            856892                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4335877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4022                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10970202                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41852                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180672                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       870806                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540708                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.094566                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5227800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.422580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.556214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2416275     46.22%     46.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           136542      2.61%     48.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           106008      2.03%     50.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148004      2.83%     53.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181777      3.48%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           335821      6.42%     63.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169266      3.24%     66.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           194672      3.72%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1539435     29.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5227800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2747704                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1369635                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34220                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           781803                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.204917                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5102931                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412291                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          148674                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3723789                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1429838                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17297286                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3690640                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        35125                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16785622                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             95                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         18310                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20926                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18418                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          133                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       382545                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          260                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       118164                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        31638                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          260                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26966085                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16767780                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498481                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13442070                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.201511                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16774953                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29051013                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13102743                       # number of integer regfile writes
system.switch_cpus.ipc                       1.909323                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.909323                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100198      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10414860     61.92%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86867      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35045      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343070      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129514      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161168      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63348      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       139061      0.83%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           48      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176490      1.05%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23361      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13128      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3419001     20.33%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1413967      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       280052      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          484      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16820754                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1587870                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3153170                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1547818                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1901948                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              197800                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011759                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          117619     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            109      0.06%     59.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3322      1.68%     61.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            27      0.01%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2347      1.19%     62.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9887      5.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56541     28.58%     95.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           546      0.28%     96.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7402      3.74%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15330486                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35989317                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15219962                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16653338                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17297268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16820754                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           18                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1257741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75386                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1776941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5227800                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.217559                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.236069                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       684929     13.10%     13.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       616692     11.80%     24.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       890148     17.03%     41.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       831427     15.90%     57.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       725007     13.87%     71.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       619237     11.85%     83.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       350354      6.70%     90.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       248900      4.76%     95.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261106      4.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5227800                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.211625                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              856920                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       376696                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       319126                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3723789                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1429838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6738920                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5237459                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          202798                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         139492                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           868314                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         528668                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2505                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54995912                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17532628                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22504833                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2010464                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1216781                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20926                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2125290                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1772142                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3015597                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30080836                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4084008                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21084127                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34763821                       # The number of ROB writes
system.switch_cpus.timesIdled                     142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           36                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             36                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.membus.trans_dist::CleanEvict               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2059                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2059                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       175808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       175808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  175808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2730                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3523000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14497250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2618740000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6517                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19024                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           368                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6149                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2847232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2886336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              64                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25913                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001389                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037248                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25877     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25913                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44521000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38212500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            551498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          238                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22881                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23119                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          238                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22881                       # number of overall hits
system.l2.overall_hits::total                   23119                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          129                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2594                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2730                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          129                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2594                       # number of overall misses
system.l2.overall_misses::total                  2730                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    205288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        215957500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10669500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    205288000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       215957500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          367                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25475                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25849                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          367                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25475                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25849                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.351499                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.101825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105613                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.351499                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.101825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105613                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82709.302326                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79139.552814                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79105.311355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82709.302326                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79139.552814                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79105.311355                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  17                       # number of writebacks
system.l2.writebacks::total                        17                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2723                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2723                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    179348000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    188727500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    179348000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    188727500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.351499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.101825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.351499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.101825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105343                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72709.302326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69139.552814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69308.666911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72709.302326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69139.552814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69308.666911                       # average overall mshr miss latency
system.l2.replacements                             64                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19007                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19007                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19007                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19007                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          243                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              243                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          243                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          243                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17273                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2059                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    159378500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     159378500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.106461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77443.391642                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77405.779505                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2058                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    138798500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    138798500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.106461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.106456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67443.391642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67443.391642                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10669500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10669500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            368                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.351499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.353261                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82709.302326                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82073.076923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9379500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.351499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.350543                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72709.302326                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72709.302326                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     45909500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     45909500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6149                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.087240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087982                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85652.052239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84860.443623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          536                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     40549500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     40549500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75652.052239                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75652.052239                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2218.054712                       # Cycle average of tags in use
system.l2.tags.total_refs                         224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        64                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.500000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.043762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   108.726604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2101.284358                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.256504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.270759                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2549                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.326782                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    103839                       # Number of tag accesses
system.l2.tags.data_accesses                   103839                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       166016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             174720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           17                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 17                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             24439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3152661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     63395373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66719109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        24439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3152661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3177100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         415467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               415467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         415467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            24439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3152661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     63395373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67134576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6086                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2723                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         17                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2723                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       17                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.55                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25702000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                76702000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9449.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28199.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2005                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2723                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   17                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.468531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.906732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.858305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          259     36.22%     36.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          260     36.36%     72.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           46      6.43%     79.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      9.23%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      1.54%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.56%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.70%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.52%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           46      6.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          715                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 174080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  174272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2517039000                       # Total gap between requests
system.mem_ctrls.avgGap                     918627.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       165824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3152661.203479535878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 63322055.645081222057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           17                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4067250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     72634750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31529.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28001.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2591820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6261780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        259775220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        786811680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1263337125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        482.421747                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2043077750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    488291750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2513280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1335840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13159020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        322551600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        733948320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1280027100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.795031                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1905341000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    626028500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2618729500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       856483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           856498                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       856483                       # number of overall hits
system.cpu.icache.overall_hits::total          856498                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          409                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            410                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          409                       # number of overall misses
system.cpu.icache.overall_misses::total           410                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15407500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15407500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15407500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15407500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       856892                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       856908                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       856892                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       856908                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000477                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000478                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000477                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000478                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37671.149144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37579.268293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37671.149144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37579.268293                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          243                       # number of writebacks
system.cpu.icache.writebacks::total               243                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           42                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          367                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          367                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          367                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          367                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13743000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13743000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13743000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13743000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000428                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000428                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000428                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000428                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37446.866485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37446.866485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37446.866485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37446.866485                       # average overall mshr miss latency
system.cpu.icache.replacements                    243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       856483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          856498                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          409                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           410                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15407500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15407500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       856892                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       856908                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000477                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37671.149144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37579.268293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          367                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          367                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13743000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13743000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37446.866485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37446.866485                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003775                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               37205                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               243                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            153.106996                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1714184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1714184                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4685202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4685203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4685202                       # number of overall hits
system.cpu.dcache.overall_hits::total         4685203                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26583                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26583                       # number of overall misses
system.cpu.dcache.overall_misses::total         26589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    526903995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    526903995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    526903995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    526903995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4711785                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4711792                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4711785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4711792                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19821.088478                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19816.615706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19821.088478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19816.615706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2609                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               172                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.168605                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19007                       # number of writebacks
system.cpu.dcache.writebacks::total             19007                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1108                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25475                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25475                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25475                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    485147995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    485147995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    485147995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    485147995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19044.082237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19044.082237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19044.082237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19044.082237                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3306363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3306363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7251                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    137760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    137760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3313614                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3313619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18998.758792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18985.667034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    115372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    115372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18778.076172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18778.076172                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    389143995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    389143995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20129.525916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20128.484715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    369775495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    369775495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19128.627334                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19128.627334                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939686997500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.031435                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2382388                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.411293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.031335                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9449065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9449065                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947124592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69342                       # Simulator instruction rate (inst/s)
host_mem_usage                                 794300                       # Number of bytes of host memory used
host_op_rate                                   111229                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   576.85                       # Real time elapsed on the host
host_tick_rate                               12893467                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007438                       # Number of seconds simulated
sim_ticks                                  7437594500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1036                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1872276                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59164                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2587679                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1498695                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1872276                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       373581                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2832633                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120250                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6944                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42279529                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21359812                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59164                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3828672                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3679912                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14382171                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.346008                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.130559                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1616566     11.24%     11.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5676574     39.47%     50.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1205116      8.38%     59.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       572855      3.98%     63.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       447174      3.11%     66.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       457247      3.18%     69.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       432582      3.01%     72.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       145385      1.01%     73.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3828672     26.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14382171                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.495840                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.495840                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6186356                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52829045                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1673862                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4561313                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          59791                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2393184                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11070245                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   109                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4228204                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   181                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2832633                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2553523                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12231002                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10997                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32815127                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          119582                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.190427                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2583713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1618945                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.206031                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14874506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.597725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.554139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6443630     43.32%     43.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           415583      2.79%     46.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           325414      2.19%     48.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           441031      2.97%     51.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           558321      3.75%     55.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1015846      6.83%     61.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           502102      3.38%     65.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           580882      3.91%     69.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4591697     30.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14874506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8245284                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4106666                       # number of floating regfile writes
system.switch_cpus.idleCycles                     683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99768                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2345062                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.381218                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15281225                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4228204                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          433720                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11148815                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4276563                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51802724                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11053021                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        98877                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50296252                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            279                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          4885                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          59791                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5196                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          375                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1187432                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          738                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       335292                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        84641                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          738                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81011227                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50245865                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497640                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40314457                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.377830                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50266499                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87048170                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39258401                       # number of integer regfile writes
system.switch_cpus.ipc                       2.016781                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.016781                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299892      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31208516     61.93%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260034      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104358      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1026279      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       389293      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483559      0.96%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189852      0.38%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419349      0.83%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          141      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530908      1.05%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69661      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38871      0.08%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10235932     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4232906      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       840993      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1334      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50395126                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4758527                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9453670                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4644066                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5688434                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              571097                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011332                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          342237     59.93%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            212      0.04%     59.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10302      1.80%     61.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            69      0.01%     61.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            7      0.00%     61.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         5537      0.97%     62.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29904      5.24%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         163032     28.55%     96.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1512      0.26%     96.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        18285      3.20%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45907804                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107012111                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45601799                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49794889                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51802669                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50395126                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           55                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3679868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       229923                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5254316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14874506                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.388020                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.181560                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1396081      9.39%      9.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1750930     11.77%     21.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2562241     17.23%     38.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2532379     17.02%     55.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2177852     14.64%     70.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1847419     12.42%     82.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1061402      7.14%     89.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       763954      5.14%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       782248      5.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14874506                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.387865                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2553523                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1009540                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       772790                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11148815                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4276563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20184493                       # number of misc regfile reads
system.switch_cpus.numCycles                 14875189                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          490847                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         370929                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2636912                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         959834                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7168                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164728790                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52486034                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67402864                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5960705                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3571086                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          59791                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5726251                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5200784                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9036445                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     90049189                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12846478                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62356276                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104099691                       # The number of ROB writes
system.switch_cpus.timesIdled                     141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           98                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160643                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             98                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7437594500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           87                       # Transaction distribution
system.membus.trans_dist::CleanEvict               47                       # Transaction distribution
system.membus.trans_dist::ReadExReq               737                       # Transaction distribution
system.membus.trans_dist::ReadExResp              737                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        63296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        63296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 902                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1619000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4797000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7437594500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7437594500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7437594500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7437594500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19334                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17064                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60991                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           687                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18647                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9110336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9197824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             224                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80549                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001217                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034860                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  80451     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     98      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80549                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143712500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119457000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1030999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7437594500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          677                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78746                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79423                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          677                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78746                       # number of overall hits
system.l2.overall_hits::total                   79423                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          892                       # number of demand (read+write) misses
system.l2.demand_misses::total                    902                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           10                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          892                       # number of overall misses
system.l2.overall_misses::total                   902                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       827500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     69163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         69991000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       827500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     69163500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        69991000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          687                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79638                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80325                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          687                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79638                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80325                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.014556                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.011201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011229                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.014556                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.011201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011229                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        82750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77537.556054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77595.343681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        82750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77537.556054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77595.343681                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  87                       # number of writebacks
system.l2.writebacks::total                        87                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              902                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       727500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     60243500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     60971000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       727500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     60243500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     60971000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.014556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.011201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011229                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.014556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.011201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011229                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        72750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67537.556054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67595.343681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        72750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67537.556054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67595.343681                       # average overall mshr miss latency
system.l2.replacements                            224                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62711                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62711                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          680                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              680                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          680                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          680                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             8                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        60254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60254                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 737                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     55976500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      55976500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.012084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75951.831750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75951.831750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            737                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     48606500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     48606500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.012084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65951.831750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65951.831750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       827500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       827500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            687                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.014556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014556                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        82750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        82750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       727500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       727500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.014556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014556                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        72750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        72750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     13187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13187000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.008312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.008312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85077.419355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85077.419355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     11637000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11637000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.008312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75077.419355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75077.419355                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7437594500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3338.513024                       # Cycle average of tags in use
system.l2.tags.total_refs                      210953                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3654                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     57.732074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.734841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    98.621322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3229.154119                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.012039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.394184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.407533                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3430                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.418701                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    322263                       # Number of tag accesses
system.l2.tags.data_accesses                   322263                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7437594500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        57088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         5568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           87                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 87                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        86049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      7675600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7761649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        86049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            86049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         748629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               748629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         748629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        86049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      7675600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8510278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014988838500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 34                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         87                       # Number of write requests accepted
system.mem_ctrls.readBursts                       902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       87                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    39                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8925750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                24563250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10702.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29452.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      565                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      31                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   87                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.211679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.814201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.575652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          104     37.96%     37.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          114     41.61%     79.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18      6.57%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      3.65%     89.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      3.28%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.19%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.46%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          274                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    775.641025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2250.013778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  53376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    2304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7214770000                       # Total gap between requests
system.mem_ctrls.avgGap                    7295015.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        52736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         2304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 86049.326835443906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 7090464.531240577810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 309777.576607598050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           87                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       315750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     24247500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 135477172250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31575.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27183.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1557208876.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               985320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               523710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2563260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy               5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        161187450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2720299680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3472545840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.890987                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7070639250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    118655250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               971040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               516120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3391500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586981200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        347120880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2563724160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3502887600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.970500                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6661932500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    527362000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10056324000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3409272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3409287                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3409272                       # number of overall hits
system.cpu.icache.overall_hits::total         3409287                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1143                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1144                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1143                       # number of overall misses
system.cpu.icache.overall_misses::total          1144                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25481000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25481000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25481000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25481000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3410415                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3410431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3410415                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3410431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22293.088364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22273.601399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22293.088364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22273.601399                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          923                       # number of writebacks
system.cpu.icache.writebacks::total               923                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           89                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           89                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           89                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1054                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1054                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1054                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1054                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     22763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     22763000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22763000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21596.774194                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21596.774194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21596.774194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21596.774194                       # average overall mshr miss latency
system.cpu.icache.replacements                    923                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3409272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3409287                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1143                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1144                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25481000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25481000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3410415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3410431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22293.088364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22273.601399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           89                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1054                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     22763000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22763000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21596.774194                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21596.774194                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015582                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3410342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1055                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3232.551659                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015459                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6821917                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6821917                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18677595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18677596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18677595                       # number of overall hits
system.cpu.dcache.overall_hits::total        18677596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108796                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108790                       # number of overall misses
system.cpu.dcache.overall_misses::total        108796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1655130987                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1655130987                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1655130987                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1655130987                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18786385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18786392                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18786385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18786392                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15213.999329                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15213.160291                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15213.999329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15213.160291                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6762                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               652                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.371166                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81718                       # number of writebacks
system.cpu.dcache.writebacks::total             81718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3677                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3677                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3677                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       105113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       105113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105113                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1505271487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1505271487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1505271487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1505271487                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005595                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14320.507330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14320.507330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14320.507330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14320.507330                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104095                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13167827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13167827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28467                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    424755500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    424755500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13196294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13196299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002157                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14920.978677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14918.358387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3676                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24791                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24791                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    355255500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    355255500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001879                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14330.018958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14330.018958                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509769                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1230375487                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1230375487                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590093                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15317.847777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15317.657076                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1150015987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1150015987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14317.571612                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14317.571612                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947124592000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.124371                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18782715                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105119                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.680495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.123999                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          592                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37677903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37677903                       # Number of data accesses

---------- End Simulation Statistics   ----------
