
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={4,rS,rT,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.Out=>IMem.RAddr                                      Premise(F3)
	S6= IMem.RAddr=addr                                         Path(S4,S5)
	S7= CP0.ASID=>IMem.ASID                                     Premise(F4)
	S8= IMem.ASID=pid                                           Path(S3,S7)
	S9= IMem.Out={4,rS,rT,offset}                               IMem-Read(S8,S6,S2)
	S10= IMem.Out=>FU.IR_IF                                     Premise(F5)
	S11= FU.IR_IF={4,rS,rT,offset}                              Path(S9,S10)
	S12= IMem.Out=>IR_ID.In                                     Premise(F6)
	S13= IR_ID.In={4,rS,rT,offset}                              Path(S9,S12)
	S14= FU.Halt_IF=>CU_IF.Halt                                 Premise(F7)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F8)
	S16= IR_ID.Out=>FU.IR_ID                                    Premise(F9)
	S17= IR_ID.Out31_26=>CU_ID.Op                               Premise(F10)
	S18= IR_ID.Out25_21=>GPR.RReg1                              Premise(F11)
	S19= IR_ID.Out20_16=>GPR.RReg2                              Premise(F12)
	S20= GPR.Rdata1=>FU.InID1                                   Premise(F13)
	S21= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F14)
	S22= FU.OutID1=>A_EX.In                                     Premise(F15)
	S23= GPR.Rdata2=>FU.InID2                                   Premise(F16)
	S24= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F17)
	S25= FU.OutID2=>B_EX.In                                     Premise(F18)
	S26= IR_ID.Out=>IR_EX.In                                    Premise(F19)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F20)
	S28= FU.Bub_ID=>CU_ID.Bub                                   Premise(F21)
	S29= IR_EX.Out=>FU.IR_EX                                    Premise(F22)
	S30= IR_EX.Out31_26=>CU_EX.Op                               Premise(F23)
	S31= IR_EX.Out15_0=>SEXT.In                                 Premise(F24)
	S32= PC.CIA=>ALU.A                                          Premise(F25)
	S33= SEXT.Out=>ALU.B                                        Premise(F26)
	S34= ALU.Out=>ALUOut_MEM.In                                 Premise(F27)
	S35= A_EX.Out=>CMPU.A                                       Premise(F28)
	S36= B_EX.Out=>CMPU.B                                       Premise(F29)
	S37= CMPU.zero=>ConditionReg_MEM.In                         Premise(F30)
	S38= IR_EX.Out=>IR_MEM.In                                   Premise(F31)
	S39= IR_MEM.Out=>FU.IR_MEM                                  Premise(F32)
	S40= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F33)
	S41= ALUOut_MEM.Out=>PC.In                                  Premise(F34)
	S42= ConditionReg_MEM.Out=>CU_MEM.zero                      Premise(F35)
	S43= IR_MEM.Out=>IR_WB.In                                   Premise(F36)
	S44= IR_WB.Out=>FU.IR_WB                                    Premise(F37)
	S45= IR_WB.Out31_26=>CU_WB.Op                               Premise(F38)
	S46= CtrlPC=0                                               Premise(F39)
	S47= CtrlPCInc=1                                            Premise(F40)
	S48= PC[Out]=addr+4                                         PC-Inc(S1,S46,S47)
	S49= PC[CIA]=addr                                           PC-Inc(S1,S46,S47)
	S50= CtrlIMem=0                                             Premise(F41)
	S51= IMem[{pid,addr}]={4,rS,rT,offset}                      IMem-Hold(S2,S50)
	S52= CtrlASIDIn=0                                           Premise(F42)
	S53= CtrlCP0=0                                              Premise(F43)
	S54= CP0[ASID]=pid                                          CP0-Hold(S0,S53)
	S55= CtrlEPCIn=0                                            Premise(F44)
	S56= CtrlExCodeIn=0                                         Premise(F45)
	S57= CtrlIR_ID=1                                            Premise(F46)
	S58= [IR_ID]={4,rS,rT,offset}                               IR_ID-Write(S13,S57)
	S59= CtrlGPR=0                                              Premise(F47)
	S60= CtrlA_EX=0                                             Premise(F48)
	S61= CtrlB_EX=0                                             Premise(F49)
	S62= CtrlIR_EX=0                                            Premise(F50)
	S63= CtrlALUOut_MEM=0                                       Premise(F51)
	S64= CtrlConditionReg_MEM=0                                 Premise(F52)
	S65= CtrlIR_MEM=0                                           Premise(F53)
	S66= CtrlIR_WB=0                                            Premise(F54)
	S67= GPR[rS]=a                                              Premise(F55)
	S68= GPR[rT]=b                                              Premise(F56)

ID	S69= PC.Out=addr+4                                          PC-Out(S48)
	S70= PC.CIA=addr                                            PC-Out(S49)
	S71= PC.CIA31_28=addr[31:28]                                PC-Out(S49)
	S72= CP0.ASID=pid                                           CP0-Read-ASID(S54)
	S73= IR_ID.Out={4,rS,rT,offset}                             IR-Out(S58)
	S74= IR_ID.Out31_26=4                                       IR-Out(S58)
	S75= IR_ID.Out25_21=rS                                      IR-Out(S58)
	S76= IR_ID.Out20_16=rT                                      IR-Out(S58)
	S77= IR_ID.Out15_0=offset                                   IR-Out(S58)
	S78= PC.Out=>IMem.RAddr                                     Premise(F57)
	S79= IMem.RAddr=addr+4                                      Path(S69,S78)
	S80= CP0.ASID=>IMem.ASID                                    Premise(F58)
	S81= IMem.ASID=pid                                          Path(S72,S80)
	S82= IMem.Out=>FU.IR_IF                                     Premise(F59)
	S83= IMem.Out=>IR_ID.In                                     Premise(F60)
	S84= FU.Halt_IF=>CU_IF.Halt                                 Premise(F61)
	S85= FU.Bub_IF=>CU_IF.Bub                                   Premise(F62)
	S86= IR_ID.Out=>FU.IR_ID                                    Premise(F63)
	S87= FU.IR_ID={4,rS,rT,offset}                              Path(S73,S86)
	S88= IR_ID.Out31_26=>CU_ID.Op                               Premise(F64)
	S89= CU_ID.Op=4                                             Path(S74,S88)
	S90= IR_ID.Out25_21=>GPR.RReg1                              Premise(F65)
	S91= GPR.RReg1=rS                                           Path(S75,S90)
	S92= GPR.Rdata1=a                                           GPR-Read(S91,S67)
	S93= IR_ID.Out20_16=>GPR.RReg2                              Premise(F66)
	S94= GPR.RReg2=rT                                           Path(S76,S93)
	S95= GPR.Rdata2=b                                           GPR-Read(S94,S68)
	S96= GPR.Rdata1=>FU.InID1                                   Premise(F67)
	S97= FU.InID1=a                                             Path(S92,S96)
	S98= FU.OutID1=FU(a)                                        FU-Forward(S97)
	S99= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F68)
	S100= FU.InID1_RReg=rS                                      Path(S75,S99)
	S101= FU.OutID1=>A_EX.In                                    Premise(F69)
	S102= A_EX.In=FU(a)                                         Path(S98,S101)
	S103= GPR.Rdata2=>FU.InID2                                  Premise(F70)
	S104= FU.InID2=b                                            Path(S95,S103)
	S105= FU.OutID2=FU(b)                                       FU-Forward(S104)
	S106= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F71)
	S107= FU.InID2_RReg=rT                                      Path(S76,S106)
	S108= FU.OutID2=>B_EX.In                                    Premise(F72)
	S109= B_EX.In=FU(b)                                         Path(S105,S108)
	S110= IR_ID.Out=>IR_EX.In                                   Premise(F73)
	S111= IR_EX.In={4,rS,rT,offset}                             Path(S73,S110)
	S112= FU.Halt_ID=>CU_ID.Halt                                Premise(F74)
	S113= FU.Bub_ID=>CU_ID.Bub                                  Premise(F75)
	S114= IR_EX.Out=>FU.IR_EX                                   Premise(F76)
	S115= IR_EX.Out31_26=>CU_EX.Op                              Premise(F77)
	S116= IR_EX.Out15_0=>SEXT.In                                Premise(F78)
	S117= PC.CIA=>ALU.A                                         Premise(F79)
	S118= ALU.A=addr                                            Path(S70,S117)
	S119= SEXT.Out=>ALU.B                                       Premise(F80)
	S120= ALU.Out=>ALUOut_MEM.In                                Premise(F81)
	S121= A_EX.Out=>CMPU.A                                      Premise(F82)
	S122= B_EX.Out=>CMPU.B                                      Premise(F83)
	S123= CMPU.zero=>ConditionReg_MEM.In                        Premise(F84)
	S124= IR_EX.Out=>IR_MEM.In                                  Premise(F85)
	S125= IR_MEM.Out=>FU.IR_MEM                                 Premise(F86)
	S126= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F87)
	S127= ALUOut_MEM.Out=>PC.In                                 Premise(F88)
	S128= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F89)
	S129= IR_MEM.Out=>IR_WB.In                                  Premise(F90)
	S130= IR_WB.Out=>FU.IR_WB                                   Premise(F91)
	S131= IR_WB.Out31_26=>CU_WB.Op                              Premise(F92)
	S132= CtrlPC=0                                              Premise(F93)
	S133= CtrlPCInc=0                                           Premise(F94)
	S134= PC[CIA]=addr                                          PC-Hold(S49,S133)
	S135= PC[Out]=addr+4                                        PC-Hold(S48,S132,S133)
	S136= CtrlIMem=0                                            Premise(F95)
	S137= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S51,S136)
	S138= CtrlASIDIn=0                                          Premise(F96)
	S139= CtrlCP0=0                                             Premise(F97)
	S140= CP0[ASID]=pid                                         CP0-Hold(S54,S139)
	S141= CtrlEPCIn=0                                           Premise(F98)
	S142= CtrlExCodeIn=0                                        Premise(F99)
	S143= CtrlIR_ID=0                                           Premise(F100)
	S144= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S58,S143)
	S145= CtrlGPR=0                                             Premise(F101)
	S146= GPR[rS]=a                                             GPR-Hold(S67,S145)
	S147= GPR[rT]=b                                             GPR-Hold(S68,S145)
	S148= CtrlA_EX=1                                            Premise(F102)
	S149= [A_EX]=FU(a)                                          A_EX-Write(S102,S148)
	S150= CtrlB_EX=1                                            Premise(F103)
	S151= [B_EX]=FU(b)                                          B_EX-Write(S109,S150)
	S152= CtrlIR_EX=1                                           Premise(F104)
	S153= [IR_EX]={4,rS,rT,offset}                              IR_EX-Write(S111,S152)
	S154= CtrlALUOut_MEM=0                                      Premise(F105)
	S155= CtrlConditionReg_MEM=0                                Premise(F106)
	S156= CtrlIR_MEM=0                                          Premise(F107)
	S157= CtrlIR_WB=0                                           Premise(F108)

EX	S158= PC.CIA=addr                                           PC-Out(S134)
	S159= PC.CIA31_28=addr[31:28]                               PC-Out(S134)
	S160= PC.Out=addr+4                                         PC-Out(S135)
	S161= CP0.ASID=pid                                          CP0-Read-ASID(S140)
	S162= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S144)
	S163= IR_ID.Out31_26=4                                      IR-Out(S144)
	S164= IR_ID.Out25_21=rS                                     IR-Out(S144)
	S165= IR_ID.Out20_16=rT                                     IR-Out(S144)
	S166= IR_ID.Out15_0=offset                                  IR-Out(S144)
	S167= A_EX.Out=FU(a)                                        A_EX-Out(S149)
	S168= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S149)
	S169= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S149)
	S170= B_EX.Out=FU(b)                                        B_EX-Out(S151)
	S171= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S151)
	S172= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S151)
	S173= IR_EX.Out={4,rS,rT,offset}                            IR_EX-Out(S153)
	S174= IR_EX.Out31_26=4                                      IR_EX-Out(S153)
	S175= IR_EX.Out25_21=rS                                     IR_EX-Out(S153)
	S176= IR_EX.Out20_16=rT                                     IR_EX-Out(S153)
	S177= IR_EX.Out15_0=offset                                  IR_EX-Out(S153)
	S178= PC.Out=>IMem.RAddr                                    Premise(F109)
	S179= IMem.RAddr=addr+4                                     Path(S160,S178)
	S180= CP0.ASID=>IMem.ASID                                   Premise(F110)
	S181= IMem.ASID=pid                                         Path(S161,S180)
	S182= IMem.Out=>FU.IR_IF                                    Premise(F111)
	S183= IMem.Out=>IR_ID.In                                    Premise(F112)
	S184= FU.Halt_IF=>CU_IF.Halt                                Premise(F113)
	S185= FU.Bub_IF=>CU_IF.Bub                                  Premise(F114)
	S186= IR_ID.Out=>FU.IR_ID                                   Premise(F115)
	S187= FU.IR_ID={4,rS,rT,offset}                             Path(S162,S186)
	S188= IR_ID.Out31_26=>CU_ID.Op                              Premise(F116)
	S189= CU_ID.Op=4                                            Path(S163,S188)
	S190= IR_ID.Out25_21=>GPR.RReg1                             Premise(F117)
	S191= GPR.RReg1=rS                                          Path(S164,S190)
	S192= GPR.Rdata1=a                                          GPR-Read(S191,S146)
	S193= IR_ID.Out20_16=>GPR.RReg2                             Premise(F118)
	S194= GPR.RReg2=rT                                          Path(S165,S193)
	S195= GPR.Rdata2=b                                          GPR-Read(S194,S147)
	S196= GPR.Rdata1=>FU.InID1                                  Premise(F119)
	S197= FU.InID1=a                                            Path(S192,S196)
	S198= FU.OutID1=FU(a)                                       FU-Forward(S197)
	S199= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F120)
	S200= FU.InID1_RReg=rS                                      Path(S164,S199)
	S201= FU.OutID1=>A_EX.In                                    Premise(F121)
	S202= A_EX.In=FU(a)                                         Path(S198,S201)
	S203= GPR.Rdata2=>FU.InID2                                  Premise(F122)
	S204= FU.InID2=b                                            Path(S195,S203)
	S205= FU.OutID2=FU(b)                                       FU-Forward(S204)
	S206= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F123)
	S207= FU.InID2_RReg=rT                                      Path(S165,S206)
	S208= FU.OutID2=>B_EX.In                                    Premise(F124)
	S209= B_EX.In=FU(b)                                         Path(S205,S208)
	S210= IR_ID.Out=>IR_EX.In                                   Premise(F125)
	S211= IR_EX.In={4,rS,rT,offset}                             Path(S162,S210)
	S212= FU.Halt_ID=>CU_ID.Halt                                Premise(F126)
	S213= FU.Bub_ID=>CU_ID.Bub                                  Premise(F127)
	S214= IR_EX.Out=>FU.IR_EX                                   Premise(F128)
	S215= FU.IR_EX={4,rS,rT,offset}                             Path(S173,S214)
	S216= IR_EX.Out31_26=>CU_EX.Op                              Premise(F129)
	S217= CU_EX.Op=4                                            Path(S174,S216)
	S218= IR_EX.Out15_0=>SEXT.In                                Premise(F130)
	S219= SEXT.In=offset                                        Path(S177,S218)
	S220= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S219)
	S221= PC.CIA=>ALU.A                                         Premise(F131)
	S222= ALU.A=addr                                            Path(S158,S221)
	S223= SEXT.Out=>ALU.B                                       Premise(F132)
	S224= ALU.B={14{offset[15]},offset,2{0}}                    Path(S220,S223)
	S225= ALU.Func=6'b010010                                    Premise(F133)
	S226= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S222,S224)
	S227= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S222,S224)
	S228= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S222,S224)
	S229= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S222,S224)
	S230= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S222,S224)
	S231= ALU.Out=>ALUOut_MEM.In                                Premise(F134)
	S232= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S226,S231)
	S233= A_EX.Out=>CMPU.A                                      Premise(F135)
	S234= CMPU.A=FU(a)                                          Path(S167,S233)
	S235= B_EX.Out=>CMPU.B                                      Premise(F136)
	S236= CMPU.B=FU(b)                                          Path(S170,S235)
	S237= CMPU.Func=6'b000011                                   Premise(F137)
	S238= CMPU.Out=CompareS(FU(a),FU(b))                        CMPU-CMPS(S234,S236)
	S239= CMPU.zero=CompareS(FU(a),FU(b))                       CMPU-CMPS(S234,S236)
	S240= CMPU.gt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S234,S236)
	S241= CMPU.lt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S234,S236)
	S242= CMPU.zero=>ConditionReg_MEM.In                        Premise(F138)
	S243= ConditionReg_MEM.In=CompareS(FU(a),FU(b))             Path(S239,S242)
	S244= IR_EX.Out=>IR_MEM.In                                  Premise(F139)
	S245= IR_MEM.In={4,rS,rT,offset}                            Path(S173,S244)
	S246= FU.InEX_WReg=5'b00000                                 Premise(F140)
	S247= IR_MEM.Out=>FU.IR_MEM                                 Premise(F141)
	S248= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F142)
	S249= ALUOut_MEM.Out=>PC.In                                 Premise(F143)
	S250= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F144)
	S251= IR_MEM.Out=>IR_WB.In                                  Premise(F145)
	S252= IR_WB.Out=>FU.IR_WB                                   Premise(F146)
	S253= IR_WB.Out31_26=>CU_WB.Op                              Premise(F147)
	S254= CtrlPC=0                                              Premise(F148)
	S255= CtrlPCInc=0                                           Premise(F149)
	S256= PC[CIA]=addr                                          PC-Hold(S134,S255)
	S257= PC[Out]=addr+4                                        PC-Hold(S135,S254,S255)
	S258= CtrlIMem=0                                            Premise(F150)
	S259= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S137,S258)
	S260= CtrlASIDIn=0                                          Premise(F151)
	S261= CtrlCP0=0                                             Premise(F152)
	S262= CP0[ASID]=pid                                         CP0-Hold(S140,S261)
	S263= CtrlEPCIn=0                                           Premise(F153)
	S264= CtrlExCodeIn=0                                        Premise(F154)
	S265= CtrlIR_ID=0                                           Premise(F155)
	S266= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S144,S265)
	S267= CtrlGPR=0                                             Premise(F156)
	S268= GPR[rS]=a                                             GPR-Hold(S146,S267)
	S269= GPR[rT]=b                                             GPR-Hold(S147,S267)
	S270= CtrlA_EX=0                                            Premise(F157)
	S271= [A_EX]=FU(a)                                          A_EX-Hold(S149,S270)
	S272= CtrlB_EX=0                                            Premise(F158)
	S273= [B_EX]=FU(b)                                          B_EX-Hold(S151,S272)
	S274= CtrlIR_EX=0                                           Premise(F159)
	S275= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S153,S274)
	S276= CtrlALUOut_MEM=1                                      Premise(F160)
	S277= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S232,S276)
	S278= CtrlConditionReg_MEM=1                                Premise(F161)
	S279= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Write(S243,S278)
	S280= CtrlIR_MEM=1                                          Premise(F162)
	S281= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Write(S245,S280)
	S282= CtrlIR_WB=0                                           Premise(F163)

MEM	S283= PC.CIA=addr                                           PC-Out(S256)
	S284= PC.CIA31_28=addr[31:28]                               PC-Out(S256)
	S285= PC.Out=addr+4                                         PC-Out(S257)
	S286= CP0.ASID=pid                                          CP0-Read-ASID(S262)
	S287= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S266)
	S288= IR_ID.Out31_26=4                                      IR-Out(S266)
	S289= IR_ID.Out25_21=rS                                     IR-Out(S266)
	S290= IR_ID.Out20_16=rT                                     IR-Out(S266)
	S291= IR_ID.Out15_0=offset                                  IR-Out(S266)
	S292= A_EX.Out=FU(a)                                        A_EX-Out(S271)
	S293= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S271)
	S294= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S271)
	S295= B_EX.Out=FU(b)                                        B_EX-Out(S273)
	S296= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S273)
	S297= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S273)
	S298= IR_EX.Out={4,rS,rT,offset}                            IR_EX-Out(S275)
	S299= IR_EX.Out31_26=4                                      IR_EX-Out(S275)
	S300= IR_EX.Out25_21=rS                                     IR_EX-Out(S275)
	S301= IR_EX.Out20_16=rT                                     IR_EX-Out(S275)
	S302= IR_EX.Out15_0=offset                                  IR_EX-Out(S275)
	S303= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S277)
	S304= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S277)
	S305= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S277)
	S306= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S279)
	S307= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S279)
	S308= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S279)
	S309= IR_MEM.Out={4,rS,rT,offset}                           IR_MEM-Out(S281)
	S310= IR_MEM.Out31_26=4                                     IR_MEM-Out(S281)
	S311= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S281)
	S312= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S281)
	S313= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S281)
	S314= PC.Out=>IMem.RAddr                                    Premise(F164)
	S315= IMem.RAddr=addr+4                                     Path(S285,S314)
	S316= CP0.ASID=>IMem.ASID                                   Premise(F165)
	S317= IMem.ASID=pid                                         Path(S286,S316)
	S318= IMem.Out=>FU.IR_IF                                    Premise(F166)
	S319= IMem.Out=>IR_ID.In                                    Premise(F167)
	S320= FU.Halt_IF=>CU_IF.Halt                                Premise(F168)
	S321= FU.Bub_IF=>CU_IF.Bub                                  Premise(F169)
	S322= IR_ID.Out=>FU.IR_ID                                   Premise(F170)
	S323= FU.IR_ID={4,rS,rT,offset}                             Path(S287,S322)
	S324= IR_ID.Out31_26=>CU_ID.Op                              Premise(F171)
	S325= CU_ID.Op=4                                            Path(S288,S324)
	S326= IR_ID.Out25_21=>GPR.RReg1                             Premise(F172)
	S327= GPR.RReg1=rS                                          Path(S289,S326)
	S328= GPR.Rdata1=a                                          GPR-Read(S327,S268)
	S329= IR_ID.Out20_16=>GPR.RReg2                             Premise(F173)
	S330= GPR.RReg2=rT                                          Path(S290,S329)
	S331= GPR.Rdata2=b                                          GPR-Read(S330,S269)
	S332= GPR.Rdata1=>FU.InID1                                  Premise(F174)
	S333= FU.InID1=a                                            Path(S328,S332)
	S334= FU.OutID1=FU(a)                                       FU-Forward(S333)
	S335= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F175)
	S336= FU.InID1_RReg=rS                                      Path(S289,S335)
	S337= FU.OutID1=>A_EX.In                                    Premise(F176)
	S338= A_EX.In=FU(a)                                         Path(S334,S337)
	S339= GPR.Rdata2=>FU.InID2                                  Premise(F177)
	S340= FU.InID2=b                                            Path(S331,S339)
	S341= FU.OutID2=FU(b)                                       FU-Forward(S340)
	S342= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F178)
	S343= FU.InID2_RReg=rT                                      Path(S290,S342)
	S344= FU.OutID2=>B_EX.In                                    Premise(F179)
	S345= B_EX.In=FU(b)                                         Path(S341,S344)
	S346= IR_ID.Out=>IR_EX.In                                   Premise(F180)
	S347= IR_EX.In={4,rS,rT,offset}                             Path(S287,S346)
	S348= FU.Halt_ID=>CU_ID.Halt                                Premise(F181)
	S349= FU.Bub_ID=>CU_ID.Bub                                  Premise(F182)
	S350= IR_EX.Out=>FU.IR_EX                                   Premise(F183)
	S351= FU.IR_EX={4,rS,rT,offset}                             Path(S298,S350)
	S352= IR_EX.Out31_26=>CU_EX.Op                              Premise(F184)
	S353= CU_EX.Op=4                                            Path(S299,S352)
	S354= IR_EX.Out15_0=>SEXT.In                                Premise(F185)
	S355= SEXT.In=offset                                        Path(S302,S354)
	S356= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S355)
	S357= PC.CIA=>ALU.A                                         Premise(F186)
	S358= ALU.A=addr                                            Path(S283,S357)
	S359= SEXT.Out=>ALU.B                                       Premise(F187)
	S360= ALU.B={14{offset[15]},offset,2{0}}                    Path(S356,S359)
	S361= ALU.Out=>ALUOut_MEM.In                                Premise(F188)
	S362= A_EX.Out=>CMPU.A                                      Premise(F189)
	S363= CMPU.A=FU(a)                                          Path(S292,S362)
	S364= B_EX.Out=>CMPU.B                                      Premise(F190)
	S365= CMPU.B=FU(b)                                          Path(S295,S364)
	S366= CMPU.zero=>ConditionReg_MEM.In                        Premise(F191)
	S367= IR_EX.Out=>IR_MEM.In                                  Premise(F192)
	S368= IR_MEM.In={4,rS,rT,offset}                            Path(S298,S367)
	S369= IR_MEM.Out=>FU.IR_MEM                                 Premise(F193)
	S370= FU.IR_MEM={4,rS,rT,offset}                            Path(S309,S369)
	S371= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F194)
	S372= CU_MEM.Op=4                                           Path(S310,S371)
	S373= ALUOut_MEM.Out=>PC.In                                 Premise(F195)
	S374= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S303,S373)
	S375= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F196)
	S376= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S306,S375)
	S377= IR_MEM.Out=>IR_WB.In                                  Premise(F197)
	S378= IR_WB.In={4,rS,rT,offset}                             Path(S309,S377)
	S379= FU.InMEM_WReg=5'b00000                                Premise(F198)
	S380= IR_WB.Out=>FU.IR_WB                                   Premise(F199)
	S381= IR_WB.Out31_26=>CU_WB.Op                              Premise(F200)
	S382= CtrlPC=1                                              Premise(F201)
	S383= CtrlPCInc=0                                           Premise(F202)
	S384= PC[CIA]=addr                                          PC-Hold(S256,S383)
	S385= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S374,S382,S383)
	S386= CtrlIMem=0                                            Premise(F203)
	S387= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S259,S386)
	S388= CtrlASIDIn=0                                          Premise(F204)
	S389= CtrlCP0=0                                             Premise(F205)
	S390= CP0[ASID]=pid                                         CP0-Hold(S262,S389)
	S391= CtrlEPCIn=0                                           Premise(F206)
	S392= CtrlExCodeIn=0                                        Premise(F207)
	S393= CtrlIR_ID=0                                           Premise(F208)
	S394= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S266,S393)
	S395= CtrlGPR=0                                             Premise(F209)
	S396= GPR[rS]=a                                             GPR-Hold(S268,S395)
	S397= GPR[rT]=b                                             GPR-Hold(S269,S395)
	S398= CtrlA_EX=0                                            Premise(F210)
	S399= [A_EX]=FU(a)                                          A_EX-Hold(S271,S398)
	S400= CtrlB_EX=0                                            Premise(F211)
	S401= [B_EX]=FU(b)                                          B_EX-Hold(S273,S400)
	S402= CtrlIR_EX=0                                           Premise(F212)
	S403= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S275,S402)
	S404= CtrlALUOut_MEM=0                                      Premise(F213)
	S405= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S277,S404)
	S406= CtrlConditionReg_MEM=0                                Premise(F214)
	S407= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S279,S406)
	S408= CtrlIR_MEM=0                                          Premise(F215)
	S409= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Hold(S281,S408)
	S410= CtrlIR_WB=1                                           Premise(F216)
	S411= [IR_WB]={4,rS,rT,offset}                              IR_WB-Write(S378,S410)

WB	S412= PC.CIA=addr                                           PC-Out(S384)
	S413= PC.CIA31_28=addr[31:28]                               PC-Out(S384)
	S414= PC.Out=addr+{14{offset[15]},offset,2{0}}              PC-Out(S385)
	S415= CP0.ASID=pid                                          CP0-Read-ASID(S390)
	S416= IR_ID.Out={4,rS,rT,offset}                            IR-Out(S394)
	S417= IR_ID.Out31_26=4                                      IR-Out(S394)
	S418= IR_ID.Out25_21=rS                                     IR-Out(S394)
	S419= IR_ID.Out20_16=rT                                     IR-Out(S394)
	S420= IR_ID.Out15_0=offset                                  IR-Out(S394)
	S421= A_EX.Out=FU(a)                                        A_EX-Out(S399)
	S422= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S399)
	S423= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S399)
	S424= B_EX.Out=FU(b)                                        B_EX-Out(S401)
	S425= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S401)
	S426= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S401)
	S427= IR_EX.Out={4,rS,rT,offset}                            IR_EX-Out(S403)
	S428= IR_EX.Out31_26=4                                      IR_EX-Out(S403)
	S429= IR_EX.Out25_21=rS                                     IR_EX-Out(S403)
	S430= IR_EX.Out20_16=rT                                     IR_EX-Out(S403)
	S431= IR_EX.Out15_0=offset                                  IR_EX-Out(S403)
	S432= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S405)
	S433= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S405)
	S434= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S405)
	S435= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S407)
	S436= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S407)
	S437= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S407)
	S438= IR_MEM.Out={4,rS,rT,offset}                           IR_MEM-Out(S409)
	S439= IR_MEM.Out31_26=4                                     IR_MEM-Out(S409)
	S440= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S409)
	S441= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S409)
	S442= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S409)
	S443= IR_WB.Out={4,rS,rT,offset}                            IR-Out(S411)
	S444= IR_WB.Out31_26=4                                      IR-Out(S411)
	S445= IR_WB.Out25_21=rS                                     IR-Out(S411)
	S446= IR_WB.Out20_16=rT                                     IR-Out(S411)
	S447= IR_WB.Out15_0=offset                                  IR-Out(S411)
	S448= PC.Out=>IMem.RAddr                                    Premise(F217)
	S449= IMem.RAddr=addr+{14{offset[15]},offset,2{0}}          Path(S414,S448)
	S450= CP0.ASID=>IMem.ASID                                   Premise(F218)
	S451= IMem.ASID=pid                                         Path(S415,S450)
	S452= IMem.Out=>FU.IR_IF                                    Premise(F219)
	S453= IMem.Out=>IR_ID.In                                    Premise(F220)
	S454= FU.Halt_IF=>CU_IF.Halt                                Premise(F221)
	S455= FU.Bub_IF=>CU_IF.Bub                                  Premise(F222)
	S456= IR_ID.Out=>FU.IR_ID                                   Premise(F223)
	S457= FU.IR_ID={4,rS,rT,offset}                             Path(S416,S456)
	S458= IR_ID.Out31_26=>CU_ID.Op                              Premise(F224)
	S459= CU_ID.Op=4                                            Path(S417,S458)
	S460= IR_ID.Out25_21=>GPR.RReg1                             Premise(F225)
	S461= GPR.RReg1=rS                                          Path(S418,S460)
	S462= GPR.Rdata1=a                                          GPR-Read(S461,S396)
	S463= IR_ID.Out20_16=>GPR.RReg2                             Premise(F226)
	S464= GPR.RReg2=rT                                          Path(S419,S463)
	S465= GPR.Rdata2=b                                          GPR-Read(S464,S397)
	S466= GPR.Rdata1=>FU.InID1                                  Premise(F227)
	S467= FU.InID1=a                                            Path(S462,S466)
	S468= FU.OutID1=FU(a)                                       FU-Forward(S467)
	S469= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F228)
	S470= FU.InID1_RReg=rS                                      Path(S418,S469)
	S471= FU.OutID1=>A_EX.In                                    Premise(F229)
	S472= A_EX.In=FU(a)                                         Path(S468,S471)
	S473= GPR.Rdata2=>FU.InID2                                  Premise(F230)
	S474= FU.InID2=b                                            Path(S465,S473)
	S475= FU.OutID2=FU(b)                                       FU-Forward(S474)
	S476= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F231)
	S477= FU.InID2_RReg=rT                                      Path(S419,S476)
	S478= FU.OutID2=>B_EX.In                                    Premise(F232)
	S479= B_EX.In=FU(b)                                         Path(S475,S478)
	S480= IR_ID.Out=>IR_EX.In                                   Premise(F233)
	S481= IR_EX.In={4,rS,rT,offset}                             Path(S416,S480)
	S482= FU.Halt_ID=>CU_ID.Halt                                Premise(F234)
	S483= FU.Bub_ID=>CU_ID.Bub                                  Premise(F235)
	S484= IR_EX.Out=>FU.IR_EX                                   Premise(F236)
	S485= FU.IR_EX={4,rS,rT,offset}                             Path(S427,S484)
	S486= IR_EX.Out31_26=>CU_EX.Op                              Premise(F237)
	S487= CU_EX.Op=4                                            Path(S428,S486)
	S488= IR_EX.Out15_0=>SEXT.In                                Premise(F238)
	S489= SEXT.In=offset                                        Path(S431,S488)
	S490= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S489)
	S491= PC.CIA=>ALU.A                                         Premise(F239)
	S492= ALU.A=addr                                            Path(S412,S491)
	S493= SEXT.Out=>ALU.B                                       Premise(F240)
	S494= ALU.B={14{offset[15]},offset,2{0}}                    Path(S490,S493)
	S495= ALU.Out=>ALUOut_MEM.In                                Premise(F241)
	S496= A_EX.Out=>CMPU.A                                      Premise(F242)
	S497= CMPU.A=FU(a)                                          Path(S421,S496)
	S498= B_EX.Out=>CMPU.B                                      Premise(F243)
	S499= CMPU.B=FU(b)                                          Path(S424,S498)
	S500= CMPU.zero=>ConditionReg_MEM.In                        Premise(F244)
	S501= IR_EX.Out=>IR_MEM.In                                  Premise(F245)
	S502= IR_MEM.In={4,rS,rT,offset}                            Path(S427,S501)
	S503= IR_MEM.Out=>FU.IR_MEM                                 Premise(F246)
	S504= FU.IR_MEM={4,rS,rT,offset}                            Path(S438,S503)
	S505= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F247)
	S506= CU_MEM.Op=4                                           Path(S439,S505)
	S507= ALUOut_MEM.Out=>PC.In                                 Premise(F248)
	S508= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S432,S507)
	S509= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F249)
	S510= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S435,S509)
	S511= IR_MEM.Out=>IR_WB.In                                  Premise(F250)
	S512= IR_WB.In={4,rS,rT,offset}                             Path(S438,S511)
	S513= IR_WB.Out=>FU.IR_WB                                   Premise(F251)
	S514= FU.IR_WB={4,rS,rT,offset}                             Path(S443,S513)
	S515= IR_WB.Out31_26=>CU_WB.Op                              Premise(F252)
	S516= CU_WB.Op=4                                            Path(S444,S515)
	S517= FU.InWB_WReg=5'b00000                                 Premise(F253)
	S518= CtrlPC=0                                              Premise(F254)
	S519= CtrlPCInc=0                                           Premise(F255)
	S520= PC[CIA]=addr                                          PC-Hold(S384,S519)
	S521= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S385,S518,S519)
	S522= CtrlIMem=0                                            Premise(F256)
	S523= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S387,S522)
	S524= CtrlASIDIn=0                                          Premise(F257)
	S525= CtrlCP0=0                                             Premise(F258)
	S526= CP0[ASID]=pid                                         CP0-Hold(S390,S525)
	S527= CtrlEPCIn=0                                           Premise(F259)
	S528= CtrlExCodeIn=0                                        Premise(F260)
	S529= CtrlIR_ID=0                                           Premise(F261)
	S530= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S394,S529)
	S531= CtrlGPR=0                                             Premise(F262)
	S532= GPR[rS]=a                                             GPR-Hold(S396,S531)
	S533= GPR[rT]=b                                             GPR-Hold(S397,S531)
	S534= CtrlA_EX=0                                            Premise(F263)
	S535= [A_EX]=FU(a)                                          A_EX-Hold(S399,S534)
	S536= CtrlB_EX=0                                            Premise(F264)
	S537= [B_EX]=FU(b)                                          B_EX-Hold(S401,S536)
	S538= CtrlIR_EX=0                                           Premise(F265)
	S539= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S403,S538)
	S540= CtrlALUOut_MEM=0                                      Premise(F266)
	S541= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S405,S540)
	S542= CtrlConditionReg_MEM=0                                Premise(F267)
	S543= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S407,S542)
	S544= CtrlIR_MEM=0                                          Premise(F268)
	S545= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Hold(S409,S544)
	S546= CtrlIR_WB=0                                           Premise(F269)
	S547= [IR_WB]={4,rS,rT,offset}                              IR_WB-Hold(S411,S546)

POST	S520= PC[CIA]=addr                                          PC-Hold(S384,S519)
	S521= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S385,S518,S519)
	S523= IMem[{pid,addr}]={4,rS,rT,offset}                     IMem-Hold(S387,S522)
	S526= CP0[ASID]=pid                                         CP0-Hold(S390,S525)
	S530= [IR_ID]={4,rS,rT,offset}                              IR_ID-Hold(S394,S529)
	S532= GPR[rS]=a                                             GPR-Hold(S396,S531)
	S533= GPR[rT]=b                                             GPR-Hold(S397,S531)
	S535= [A_EX]=FU(a)                                          A_EX-Hold(S399,S534)
	S537= [B_EX]=FU(b)                                          B_EX-Hold(S401,S536)
	S539= [IR_EX]={4,rS,rT,offset}                              IR_EX-Hold(S403,S538)
	S541= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S405,S540)
	S543= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S407,S542)
	S545= [IR_MEM]={4,rS,rT,offset}                             IR_MEM-Hold(S409,S544)
	S547= [IR_WB]={4,rS,rT,offset}                              IR_WB-Hold(S411,S546)

