<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Design, Modeling and Implementation of Polarization Switching Digital to Analog Converter (PDAC)</AwardTitle>
<AwardEffectiveDate>04/15/2001</AwardEffectiveDate>
<AwardExpirationDate>03/31/2005</AwardExpirationDate>
<AwardAmount>206002</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07010000</Code>
<Directorate>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<LongName>Div Of Electrical, Commun &amp; Cyber Sys</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>James W. Mink</SignBlockName>
</ProgramOfficer>
<AbstractNarration>&lt;br/&gt; Ferroelectric thin films are becoming extremely important in the implementation of non-volatile memories with nearly unlimited endurance and fast read and write times compared to conventional floating gate non-volatile memory technology. These thin films have been successfully integrated onto conventional complementary metal oxide semiconductor technology (CMOS). We are proposing a novel application for ferroelectric thin films in the area data conversion. &lt;br/&gt;In digital to analog converters, scaling network plays an extremely important role in the overall performance. The scaling network is usually voltage based using resistor networks or charge based using capacitor networks or a combination of both. This proposal investigates the design, modeling and implementation of polarization based scaling network. The proposed digital to analog converter should have less area, reduced power dissipation, reduced substrate noise and higher speed.&lt;br/&gt;The project involves developing a suitable SPICE circuit model for the ferroelectric capacitor switching as well as process and material characteristics condition to obtain a given resolution. The model to be developed will also incorporate temperature and voltage dependence characteristic of circuit elements. Capacitor test patterns will be fabricated with Strontium Bismuth Tantalate (SBT) ferroelectric thin films. The SPICE model parameters will be extracted from ferroelectric capacitor characterization. The analog switches, voltage references and comparators will be attached to the CMOS chip by flip chip technology. The module will be tested to verify the performance of PDAC.   &lt;br/&gt;&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>05/04/2001</MinAmdLetterDate>
<MaxAmdLetterDate>09/29/2004</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0099669</AwardID>
<Investigator>
<FirstName>T</FirstName>
<LastName>Kalkur</LastName>
<EmailAddress>tkalkur@uccs.edu</EmailAddress>
<StartDate>05/04/2001</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Colorado at Colorado Springs</Name>
<CityName>Colorado Springs</CityName>
<ZipCode>809183733</ZipCode>
<PhoneNumber>7192553153</PhoneNumber>
<StreetAddress>1420, Austin Bluffs Parkway</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Colorado</StateName>
<StateCode>CO</StateCode>
</Institution>
<FoaInformation>
<Code>0206000</Code>
<Name>Telecommunications</Name>
</FoaInformation>
<ProgramElement>
<Code>1517</Code>
<Text>ELECT, PHOTONICS, &amp; MAG DEVICE</Text>
</ProgramElement>
<ProgramReference>
<Code>0000</Code>
<Text>UNASSIGNED</Text>
</ProgramReference>
<ProgramReference>
<Code>9231</Code>
<Text>SUPPL FOR UNDERGRAD RES ASSIST</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>RES EXPER FOR UNDERGRAD-SUPPLT</Text>
</ProgramReference>
<ProgramReference>
<Code>OTHR</Code>
<Text>OTHER RESEARCH OR EDUCATION</Text>
</ProgramReference>
</Award>
</rootTag>
