[
	{
		"original_line": "        inout g,n;", 
		"bug_line": "        inout g,n",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "`include "constants.vams"", 
		"bug_line": "include "constants.vams"",
		"error_description": "Missing backtick (`) at the beginning of the `include directive, making 'include' an unrecognized statement in VerilogA syntax."
	},
	{
		"original_line": "`define   PD3PD1        -198.463/pow(L,3.0)", 
		"bug_line": "`define   PD3PD1        -198.463/pow(L,3.0",
		"error_description": "Missing closing parenthesis ')' for pow function call, causing unterminated macro definition."
	},
	{
		"original_line": "`define   PD12          4.87768/L                                   // Int(D[phi,{x,1}]^2,0,L)", 
		"bug_line": "`define   PD12          4.87768/L                                   // Int(D[phi,{x,1}]^2,0,L",
		"error_description": "Unterminated single-line comment due to missing closing double slash (//) at the end of the comment. The comment extends beyond the intended line, causing subsequent lines to be incorrectly commented out."
	},
	{
		"original_line": "        F0 = 45.0*pow(gap,3.0)*`PHI1;", 
		"bug_line": "        F0 = 45.0*pow(gap 3.0)*`PHI1;",
		"error_description": "Missing comma between function arguments in pow call"
	},
	{
		"original_line": "Pos(y):ddt(Pos(velocity)) == -(B1*Pos(velocity)+B2*Pos(y)-B3*pow(Pos(y),3.0)- Fc*(F0+F1*Pos(y)+F2*pow(Pos(y),2.0)+F3*pow(Pos(y),3.0)))/B0;", 
		"bug_line": "Pos(y):ddt(Pos(velocity)) == -(B1*Pos(velocity)+B2*Pos(y)-B3*pow(Pos(y),3.0)- Fc*(F0+F1*Pos(y)+F2*pow(Pos(y),2.0)+F3*pow(Pos(y),3.0)))/B0",
		"error_description": "Missing semicolon at the end of the statement, causing unterminated analog operator assignment."
	},
	{
		"original_line": "`define   PD42          166.126/pow(L,3.0)                          // Int(D[phi,{x,4}]*phi^2,0,:)", 
		"bug_line": "`define   PD42          166.126/pow(L,3.0                          // Int(D[phi,{x,4}]*phi^2,0,:)",
		"error_description": "Missing closing parenthesis for pow function call, creating unmatched parentheses syntax error."
	},
	{
		"original_line": "        `define   PD23          -4.43496/L", 
		"bug_line": "        `define   PD23          -4.43496:L",
		"error_description": "Replaced division operator '/' with colon ':', creating invalid operator syntax in constant expression"
	},
	{
		"original_line": "        `define   PD3PD1        -198.463/pow(L,3.0)", 
		"bug_line": "        `define   PD3PD1        -198.463/pow(L,3.0",
		"error_description": "Missing closing parenthesis ')' in macro definition"
	},
	{
		"original_line": "        real Cc,C0,C1,C2,C3;", 
		"bug_line": "        real Cc,C0,C1,C2,C3",
		"error_description": "Missing semicolon at the end of the variable declaration statement, causing a syntax error where the parser expects either a new declaration or statement terminator."
	},
	{
		"original_line": "        module gateInteractionVA(g,n,z);", 
		"bug_line": "        module gateInteractionVA(g,n,z;",
		"error_description": "Missing closing parenthesis ')' in module port list declaration. The unclosed port list causes syntax error as VerilogA requires balanced parentheses for port definitions."
	},
	{
		"original_line": "        `define   PHI2          0.396478*L", 
		"bug_line": "        `define   PHI2          0,396478*L",
		"error_description": "Using a comma instead of a period in the real number 0,396478 makes it an invalid numeric literal (VerilogA requires periods for decimal points)."
	},
	{
		"original_line": "        module gateInteractionVA(g,n,z);", 
		"bug_line": "        module gateInteractionVA(g,n,z));",
		"error_description": "Extra closing parenthesis ')' creates unbalanced parentheses in the port list"
	},
	{
		"original_line": "        F3 = 180.0*`PHI4-30.0*pow(gap,2.0)*`PD12P2-30.0*pow(gap,2.0)*`PD23+48.0*pow(gap,4.0)*`PD2PD12P1;", 
		"bug_line": "        F3 = 180.0*`PHI4-30.0*pow(gap,2.0*`PD12P2-30.0*pow(gap,2.0)*`PD23+48.0*pow(gap,4.0)*`PD2PD12P1;",
		"error_description": "Mismatched parentheses: missing closing parenthesis in the first pow() function call, causing unbalanced parentheses and invalid expression syntax."
	},
	{
		"original_line": "        F3 = 180.0*`PHI4-30.0*pow(gap,2.0)*`PD12P2-30.0*pow(gap,2.0)*`PD23+48.0*pow(gap,4.0)*`PD2PD12P1;", 
		"bug_line": "        F3 = 180.0*`PHI4-30.0*pow(gap,2.0*`PD12P2-30.0*pow(gap,2.0)*`PD23+48.0*pow(gap,4.0)*`PD2PD12P1;",
		"error_description": "Missing closing parenthesis in first pow() function call, causing unbalanced parentheses and invalid function syntax."
	},
	{
		"original_line": "        `define   PD42          166.126/pow(L,3.0)                          // Int(D[phi,{x,4}]*phi^2,0,:)", 
		"bug_line": "        `define   PD42          166.126/pow(L,3.0                          // Int(D[phi,{x,4}]*phi^2,0,:)",
		"error_description": "Missing closing parenthesis for pow function call causing unmatched parentheses syntax error"
	},
	{
		"original_line": "        `define   PHI3          0.331877*L", 
		"bug_line": "        `define   PHI3          0.331877xL",
		"error_description": "Replaced multiplication operator '*' with invalid character 'x', causing undefined token in constant expression"
	},
	{
		"original_line": "        `define   PHI3          0.331877*L", 
		"bug_line": "        `define   PHI3          0.331.877*L",
		"error_description": "Invalid real constant due to two decimal points in '0.331.877'"
	},
	{
		"original_line": "        `define   RHO      (2330.0)                                         // density of Si", 
		"bug_line": "        `define   RHO      (2330.0                                          // density of Si",
		"error_description": "Unclosed parenthesis in the macro definition. The opening '(' for the RHO value lacks a matching closing parenthesis."
	},
	{
		"original_line": "Qb     =    Cb * V(g,n);", 
		"bug_line": "Qb     =    Cb * V(g,n)",
		"error_description": "Missing semicolon at the end of the assignment statement"
	}
]