
freeRTOS_sem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005984  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08005b14  08005b14  00015b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d30  08005d30  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005d30  08005d30  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d30  08005d30  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d30  08005d30  00015d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d34  08005d34  00015d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005d38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001050  20000078  08005db0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200010c8  08005db0  000210c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013c48  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e78  00000000  00000000  00033cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00036b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001088  00000000  00000000  00037d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028bd4  00000000  00000000  00038dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012d26  00000000  00000000  000619a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f753c  00000000  00000000  000746ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016bc06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005154  00000000  00000000  0016bc58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005afc 	.word	0x08005afc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08005afc 	.word	0x08005afc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	60f8      	str	r0, [r7, #12]
 8000278:	60b9      	str	r1, [r7, #8]
 800027a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800027c:	68fb      	ldr	r3, [r7, #12]
 800027e:	4a07      	ldr	r2, [pc, #28]	; (800029c <vApplicationGetIdleTaskMemory+0x2c>)
 8000280:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000282:	68bb      	ldr	r3, [r7, #8]
 8000284:	4a06      	ldr	r2, [pc, #24]	; (80002a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000286:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2280      	movs	r2, #128	; 0x80
 800028c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800028e:	bf00      	nop
 8000290:	3714      	adds	r7, #20
 8000292:	46bd      	mov	sp, r7
 8000294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000298:	4770      	bx	lr
 800029a:	bf00      	nop
 800029c:	20000094 	.word	0x20000094
 80002a0:	20000148 	.word	0x20000148

080002a4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002ac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80002b0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80002b4:	f003 0301 	and.w	r3, r3, #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d013      	beq.n	80002e4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80002bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80002c0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80002c4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d00b      	beq.n	80002e4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80002cc:	e000      	b.n	80002d0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80002ce:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80002d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d0f9      	beq.n	80002ce <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80002da:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80002de:	687a      	ldr	r2, [r7, #4]
 80002e0:	b2d2      	uxtb	r2, r2
 80002e2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80002e4:	687b      	ldr	r3, [r7, #4]
}
 80002e6:	4618      	mov	r0, r3
 80002e8:	370c      	adds	r7, #12
 80002ea:	46bd      	mov	sp, r7
 80002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f0:	4770      	bx	lr

080002f2 <_write>:
#include "cmsis_os.h"
#include "stdio.h"
/* Private includes ----------------------------------------------------------*/
/* USER CODE BEGIN Includes */
int _write(int file,char *ptr,int len)
{
 80002f2:	b580      	push	{r7, lr}
 80002f4:	b086      	sub	sp, #24
 80002f6:	af00      	add	r7, sp, #0
 80002f8:	60f8      	str	r0, [r7, #12]
 80002fa:	60b9      	str	r1, [r7, #8]
 80002fc:	607a      	str	r2, [r7, #4]
    int i=0;
 80002fe:	2300      	movs	r3, #0
 8000300:	617b      	str	r3, [r7, #20]
    for(i=0;i<len;i++)
 8000302:	2300      	movs	r3, #0
 8000304:	617b      	str	r3, [r7, #20]
 8000306:	e009      	b.n	800031c <_write+0x2a>
    	ITM_SendChar((*ptr++));
 8000308:	68bb      	ldr	r3, [r7, #8]
 800030a:	1c5a      	adds	r2, r3, #1
 800030c:	60ba      	str	r2, [r7, #8]
 800030e:	781b      	ldrb	r3, [r3, #0]
 8000310:	4618      	mov	r0, r3
 8000312:	f7ff ffc7 	bl	80002a4 <ITM_SendChar>
    for(i=0;i<len;i++)
 8000316:	697b      	ldr	r3, [r7, #20]
 8000318:	3301      	adds	r3, #1
 800031a:	617b      	str	r3, [r7, #20]
 800031c:	697a      	ldr	r2, [r7, #20]
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	429a      	cmp	r2, r3
 8000322:	dbf1      	blt.n	8000308 <_write+0x16>
    return len;
 8000324:	687b      	ldr	r3, [r7, #4]
}
 8000326:	4618      	mov	r0, r3
 8000328:	3718      	adds	r7, #24
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000330:	b5b0      	push	{r4, r5, r7, lr}
 8000332:	b098      	sub	sp, #96	; 0x60
 8000334:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000336:	f000 fb2d 	bl	8000994 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800033a:	f000 f857 	bl	80003ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800033e:	f000 f8a7 	bl	8000490 <MX_GPIO_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem */
  osSemaphoreDef(myBinarySem);
 8000342:	2300      	movs	r3, #0
 8000344:	65bb      	str	r3, [r7, #88]	; 0x58
 8000346:	2300      	movs	r3, #0
 8000348:	65fb      	str	r3, [r7, #92]	; 0x5c
  myBinarySemHandle = osSemaphoreCreate(osSemaphore(myBinarySem), 1);
 800034a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800034e:	2101      	movs	r1, #1
 8000350:	4618      	mov	r0, r3
 8000352:	f001 fff2 	bl	800233a <osSemaphoreCreate>
 8000356:	4603      	mov	r3, r0
 8000358:	4a1d      	ldr	r2, [pc, #116]	; (80003d0 <main+0xa0>)
 800035a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of task2 */
  osThreadDef(task2, task_2, osPriorityBelowNormal, 0, 128);
 800035c:	4b1d      	ldr	r3, [pc, #116]	; (80003d4 <main+0xa4>)
 800035e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000362:	461d      	mov	r5, r3
 8000364:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000366:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000368:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800036c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task2Handle = osThreadCreate(osThread(task2), NULL);
 8000370:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000374:	2100      	movs	r1, #0
 8000376:	4618      	mov	r0, r3
 8000378:	f001 ff7f 	bl	800227a <osThreadCreate>
 800037c:	4603      	mov	r3, r0
 800037e:	4a16      	ldr	r2, [pc, #88]	; (80003d8 <main+0xa8>)
 8000380:	6013      	str	r3, [r2, #0]

  /* definition and creation of task1 */
  osThreadDef(task1, task_one, osPriorityNormal, 0, 128);
 8000382:	4b16      	ldr	r3, [pc, #88]	; (80003dc <main+0xac>)
 8000384:	f107 0420 	add.w	r4, r7, #32
 8000388:	461d      	mov	r5, r3
 800038a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800038c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800038e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000392:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task1Handle = osThreadCreate(osThread(task1), NULL);
 8000396:	f107 0320 	add.w	r3, r7, #32
 800039a:	2100      	movs	r1, #0
 800039c:	4618      	mov	r0, r3
 800039e:	f001 ff6c 	bl	800227a <osThreadCreate>
 80003a2:	4603      	mov	r3, r0
 80003a4:	4a0e      	ldr	r2, [pc, #56]	; (80003e0 <main+0xb0>)
 80003a6:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task03 */
  osThreadDef(Task03, Task_3, osPriorityAboveNormal, 0, 128);
 80003a8:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <main+0xb4>)
 80003aa:	1d3c      	adds	r4, r7, #4
 80003ac:	461d      	mov	r5, r3
 80003ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80003b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task03Handle = osThreadCreate(osThread(Task03), NULL);
 80003ba:	1d3b      	adds	r3, r7, #4
 80003bc:	2100      	movs	r1, #0
 80003be:	4618      	mov	r0, r3
 80003c0:	f001 ff5b 	bl	800227a <osThreadCreate>
 80003c4:	4603      	mov	r3, r0
 80003c6:	4a08      	ldr	r2, [pc, #32]	; (80003e8 <main+0xb8>)
 80003c8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
  //xSemaphoreGive(myBinarySem01);
  /* Start scheduler */
  osKernelStart();
 80003ca:	f001 ff4f 	bl	800226c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003ce:	e7fe      	b.n	80003ce <main+0x9e>
 80003d0:	20000354 	.word	0x20000354
 80003d4:	08005b2c 	.word	0x08005b2c
 80003d8:	20000348 	.word	0x20000348
 80003dc:	08005b48 	.word	0x08005b48
 80003e0:	2000034c 	.word	0x2000034c
 80003e4:	08005b64 	.word	0x08005b64
 80003e8:	20000350 	.word	0x20000350

080003ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b096      	sub	sp, #88	; 0x58
 80003f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003f2:	f107 0314 	add.w	r3, r7, #20
 80003f6:	2244      	movs	r2, #68	; 0x44
 80003f8:	2100      	movs	r1, #0
 80003fa:	4618      	mov	r0, r3
 80003fc:	f004 fbff 	bl	8004bfe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000400:	463b      	mov	r3, r7
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
 8000406:	605a      	str	r2, [r3, #4]
 8000408:	609a      	str	r2, [r3, #8]
 800040a:	60da      	str	r2, [r3, #12]
 800040c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800040e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000412:	f000 fdbd 	bl	8000f90 <HAL_PWREx_ControlVoltageScaling>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d001      	beq.n	8000420 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800041c:	f000 f93a 	bl	8000694 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000420:	2302      	movs	r3, #2
 8000422:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000424:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000428:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800042a:	2310      	movs	r3, #16
 800042c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800042e:	2302      	movs	r3, #2
 8000430:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000432:	2302      	movs	r3, #2
 8000434:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000436:	2301      	movs	r3, #1
 8000438:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800043a:	230a      	movs	r3, #10
 800043c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800043e:	2307      	movs	r3, #7
 8000440:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000442:	2302      	movs	r3, #2
 8000444:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000446:	2302      	movs	r3, #2
 8000448:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800044a:	f107 0314 	add.w	r3, r7, #20
 800044e:	4618      	mov	r0, r3
 8000450:	f000 fdf4 	bl	800103c <HAL_RCC_OscConfig>
 8000454:	4603      	mov	r3, r0
 8000456:	2b00      	cmp	r3, #0
 8000458:	d001      	beq.n	800045e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800045a:	f000 f91b 	bl	8000694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800045e:	230f      	movs	r3, #15
 8000460:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000462:	2303      	movs	r3, #3
 8000464:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000466:	2300      	movs	r3, #0
 8000468:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800046a:	2300      	movs	r3, #0
 800046c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800046e:	2300      	movs	r3, #0
 8000470:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000472:	463b      	mov	r3, r7
 8000474:	2104      	movs	r1, #4
 8000476:	4618      	mov	r0, r3
 8000478:	f001 f9bc 	bl	80017f4 <HAL_RCC_ClockConfig>
 800047c:	4603      	mov	r3, r0
 800047e:	2b00      	cmp	r3, #0
 8000480:	d001      	beq.n	8000486 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000482:	f000 f907 	bl	8000694 <Error_Handler>
  }
}
 8000486:	bf00      	nop
 8000488:	3758      	adds	r7, #88	; 0x58
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
	...

08000490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b086      	sub	sp, #24
 8000494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000496:	1d3b      	adds	r3, r7, #4
 8000498:	2200      	movs	r2, #0
 800049a:	601a      	str	r2, [r3, #0]
 800049c:	605a      	str	r2, [r3, #4]
 800049e:	609a      	str	r2, [r3, #8]
 80004a0:	60da      	str	r2, [r3, #12]
 80004a2:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004a4:	4b0d      	ldr	r3, [pc, #52]	; (80004dc <MX_GPIO_Init+0x4c>)
 80004a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004a8:	4a0c      	ldr	r2, [pc, #48]	; (80004dc <MX_GPIO_Init+0x4c>)
 80004aa:	f043 0304 	orr.w	r3, r3, #4
 80004ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80004b0:	4b0a      	ldr	r3, [pc, #40]	; (80004dc <MX_GPIO_Init+0x4c>)
 80004b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80004b4:	f003 0304 	and.w	r3, r3, #4
 80004b8:	603b      	str	r3, [r7, #0]
 80004ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80004bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80004c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004c2:	2300      	movs	r3, #0
 80004c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c6:	2300      	movs	r3, #0
 80004c8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004ca:	1d3b      	adds	r3, r7, #4
 80004cc:	4619      	mov	r1, r3
 80004ce:	4804      	ldr	r0, [pc, #16]	; (80004e0 <MX_GPIO_Init+0x50>)
 80004d0:	f000 fba6 	bl	8000c20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004d4:	bf00      	nop
 80004d6:	3718      	adds	r7, #24
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	40021000 	.word	0x40021000
 80004e0:	48000800 	.word	0x48000800

080004e4 <task_2>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_task_2 */
void task_2(void const * argument)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  printf("Enter the task2 fun\n");
 80004ec:	4816      	ldr	r0, [pc, #88]	; (8000548 <task_2+0x64>)
 80004ee:	f004 fca9 	bl	8004e44 <puts>
	  printf("try to acquire sem val\n");
 80004f2:	4816      	ldr	r0, [pc, #88]	; (800054c <task_2+0x68>)
 80004f4:	f004 fca6 	bl	8004e44 <puts>
	  osSemaphoreWait(myBinarySemHandle, 10);
 80004f8:	4b15      	ldr	r3, [pc, #84]	; (8000550 <task_2+0x6c>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	210a      	movs	r1, #10
 80004fe:	4618      	mov	r0, r3
 8000500:	f001 ff4e 	bl	80023a0 <osSemaphoreWait>
	  printf("sem take compleate\n");
 8000504:	4813      	ldr	r0, [pc, #76]	; (8000554 <task_2+0x70>)
 8000506:	f004 fc9d 	bl	8004e44 <puts>
	  val++;
 800050a:	4b13      	ldr	r3, [pc, #76]	; (8000558 <task_2+0x74>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	3301      	adds	r3, #1
 8000510:	4a11      	ldr	r2, [pc, #68]	; (8000558 <task_2+0x74>)
 8000512:	6013      	str	r3, [r2, #0]
	  printf("inside the funuction , val =%d\n",val);
 8000514:	4b10      	ldr	r3, [pc, #64]	; (8000558 <task_2+0x74>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4619      	mov	r1, r3
 800051a:	4810      	ldr	r0, [pc, #64]	; (800055c <task_2+0x78>)
 800051c:	f004 fc0c 	bl	8004d38 <iprintf>
	  HAL_Delay(1000);
 8000520:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000524:	f000 fa76 	bl	8000a14 <HAL_Delay>
	  printf("try to release sem val\n");
 8000528:	480d      	ldr	r0, [pc, #52]	; (8000560 <task_2+0x7c>)
 800052a:	f004 fc8b 	bl	8004e44 <puts>
	  osSemaphoreRelease(myBinarySemHandle);
 800052e:	4b08      	ldr	r3, [pc, #32]	; (8000550 <task_2+0x6c>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4618      	mov	r0, r3
 8000534:	f001 ff82 	bl	800243c <osSemaphoreRelease>
	  printf("sem give complete\n");
 8000538:	480a      	ldr	r0, [pc, #40]	; (8000564 <task_2+0x80>)
 800053a:	f004 fc83 	bl	8004e44 <puts>

    osDelay(200);
 800053e:	20c8      	movs	r0, #200	; 0xc8
 8000540:	f001 fee7 	bl	8002312 <osDelay>
	  printf("Enter the task2 fun\n");
 8000544:	e7d2      	b.n	80004ec <task_2+0x8>
 8000546:	bf00      	nop
 8000548:	08005b80 	.word	0x08005b80
 800054c:	08005b94 	.word	0x08005b94
 8000550:	20000354 	.word	0x20000354
 8000554:	08005bac 	.word	0x08005bac
 8000558:	20000000 	.word	0x20000000
 800055c:	08005bc0 	.word	0x08005bc0
 8000560:	08005be0 	.word	0x08005be0
 8000564:	08005bf8 	.word	0x08005bf8

08000568 <task_one>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_one */
void task_one(void const * argument)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_one */
  /* Infinite loop */
  for(;;)
  {
	  printf("Enter the task2 fun\n");
 8000570:	4816      	ldr	r0, [pc, #88]	; (80005cc <task_one+0x64>)
 8000572:	f004 fc67 	bl	8004e44 <puts>
	  	  printf("try to acquire sem val\n");
 8000576:	4816      	ldr	r0, [pc, #88]	; (80005d0 <task_one+0x68>)
 8000578:	f004 fc64 	bl	8004e44 <puts>
	  	 osSemaphoreWait(myBinarySemHandle, 10);
 800057c:	4b15      	ldr	r3, [pc, #84]	; (80005d4 <task_one+0x6c>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	210a      	movs	r1, #10
 8000582:	4618      	mov	r0, r3
 8000584:	f001 ff0c 	bl	80023a0 <osSemaphoreWait>
	  	  printf("sem take compleate\n");
 8000588:	4813      	ldr	r0, [pc, #76]	; (80005d8 <task_one+0x70>)
 800058a:	f004 fc5b 	bl	8004e44 <puts>
	  	  val++;
 800058e:	4b13      	ldr	r3, [pc, #76]	; (80005dc <task_one+0x74>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	3301      	adds	r3, #1
 8000594:	4a11      	ldr	r2, [pc, #68]	; (80005dc <task_one+0x74>)
 8000596:	6013      	str	r3, [r2, #0]
	  	 printf("inside the funuction , val =%d\n",val);
 8000598:	4b10      	ldr	r3, [pc, #64]	; (80005dc <task_one+0x74>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4619      	mov	r1, r3
 800059e:	4810      	ldr	r0, [pc, #64]	; (80005e0 <task_one+0x78>)
 80005a0:	f004 fbca 	bl	8004d38 <iprintf>
	  	  HAL_Delay(1000);
 80005a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005a8:	f000 fa34 	bl	8000a14 <HAL_Delay>
	  	 printf("try to release sem val\n");
 80005ac:	480d      	ldr	r0, [pc, #52]	; (80005e4 <task_one+0x7c>)
 80005ae:	f004 fc49 	bl	8004e44 <puts>
	  	 osSemaphoreRelease(myBinarySemHandle);
 80005b2:	4b08      	ldr	r3, [pc, #32]	; (80005d4 <task_one+0x6c>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f001 ff40 	bl	800243c <osSemaphoreRelease>
	  	  printf("sem give complete\n");
 80005bc:	480a      	ldr	r0, [pc, #40]	; (80005e8 <task_one+0x80>)
 80005be:	f004 fc41 	bl	8004e44 <puts>

	      osDelay(200);
 80005c2:	20c8      	movs	r0, #200	; 0xc8
 80005c4:	f001 fea5 	bl	8002312 <osDelay>
	  printf("Enter the task2 fun\n");
 80005c8:	e7d2      	b.n	8000570 <task_one+0x8>
 80005ca:	bf00      	nop
 80005cc:	08005b80 	.word	0x08005b80
 80005d0:	08005b94 	.word	0x08005b94
 80005d4:	20000354 	.word	0x20000354
 80005d8:	08005bac 	.word	0x08005bac
 80005dc:	20000000 	.word	0x20000000
 80005e0:	08005bc0 	.word	0x08005bc0
 80005e4:	08005be0 	.word	0x08005be0
 80005e8:	08005bf8 	.word	0x08005bf8

080005ec <Task_3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_3 */
void Task_3(void const * argument)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_3 */
  /* Infinite loop */
  for(;;)
  {
	  printf("Enter the task3 fun\n");
 80005f4:	4816      	ldr	r0, [pc, #88]	; (8000650 <Task_3+0x64>)
 80005f6:	f004 fc25 	bl	8004e44 <puts>
	  	  printf("try to acquire sem val\n");
 80005fa:	4816      	ldr	r0, [pc, #88]	; (8000654 <Task_3+0x68>)
 80005fc:	f004 fc22 	bl	8004e44 <puts>
	  	 osSemaphoreWait(myBinarySemHandle, 10);
 8000600:	4b15      	ldr	r3, [pc, #84]	; (8000658 <Task_3+0x6c>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	210a      	movs	r1, #10
 8000606:	4618      	mov	r0, r3
 8000608:	f001 feca 	bl	80023a0 <osSemaphoreWait>
	  	  printf("sem take compleate\n");
 800060c:	4813      	ldr	r0, [pc, #76]	; (800065c <Task_3+0x70>)
 800060e:	f004 fc19 	bl	8004e44 <puts>
	  	  val++;
 8000612:	4b13      	ldr	r3, [pc, #76]	; (8000660 <Task_3+0x74>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	3301      	adds	r3, #1
 8000618:	4a11      	ldr	r2, [pc, #68]	; (8000660 <Task_3+0x74>)
 800061a:	6013      	str	r3, [r2, #0]
	  	 printf(" task inside the funuction , val =%d\n",val);
 800061c:	4b10      	ldr	r3, [pc, #64]	; (8000660 <Task_3+0x74>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4619      	mov	r1, r3
 8000622:	4810      	ldr	r0, [pc, #64]	; (8000664 <Task_3+0x78>)
 8000624:	f004 fb88 	bl	8004d38 <iprintf>
	  	  HAL_Delay(1000);
 8000628:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800062c:	f000 f9f2 	bl	8000a14 <HAL_Delay>
	  	  printf("try to release sem val\n");
 8000630:	480d      	ldr	r0, [pc, #52]	; (8000668 <Task_3+0x7c>)
 8000632:	f004 fc07 	bl	8004e44 <puts>
	  	 osSemaphoreRelease(myBinarySemHandle);
 8000636:	4b08      	ldr	r3, [pc, #32]	; (8000658 <Task_3+0x6c>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4618      	mov	r0, r3
 800063c:	f001 fefe 	bl	800243c <osSemaphoreRelease>
	  	  printf("sem give complete\n");
 8000640:	480a      	ldr	r0, [pc, #40]	; (800066c <Task_3+0x80>)
 8000642:	f004 fbff 	bl	8004e44 <puts>

	      osDelay(200);
 8000646:	20c8      	movs	r0, #200	; 0xc8
 8000648:	f001 fe63 	bl	8002312 <osDelay>
	  printf("Enter the task3 fun\n");
 800064c:	e7d2      	b.n	80005f4 <Task_3+0x8>
 800064e:	bf00      	nop
 8000650:	08005c0c 	.word	0x08005c0c
 8000654:	08005b94 	.word	0x08005b94
 8000658:	20000354 	.word	0x20000354
 800065c:	08005bac 	.word	0x08005bac
 8000660:	20000000 	.word	0x20000000
 8000664:	08005c20 	.word	0x08005c20
 8000668:	08005be0 	.word	0x08005be0
 800066c:	08005bf8 	.word	0x08005bf8

08000670 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a04      	ldr	r2, [pc, #16]	; (8000690 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d101      	bne.n	8000686 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000682:	f000 f9a7 	bl	80009d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40012c00 	.word	0x40012c00

08000694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000698:	b672      	cpsid	i
}
 800069a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800069c:	e7fe      	b.n	800069c <Error_Handler+0x8>
	...

080006a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <HAL_MspInit+0x4c>)
 80006a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006aa:	4a10      	ldr	r2, [pc, #64]	; (80006ec <HAL_MspInit+0x4c>)
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	6613      	str	r3, [r2, #96]	; 0x60
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <HAL_MspInit+0x4c>)
 80006b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006be:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <HAL_MspInit+0x4c>)
 80006c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006c2:	4a0a      	ldr	r2, [pc, #40]	; (80006ec <HAL_MspInit+0x4c>)
 80006c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006c8:	6593      	str	r3, [r2, #88]	; 0x58
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <HAL_MspInit+0x4c>)
 80006cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80006ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80006d6:	2200      	movs	r2, #0
 80006d8:	210f      	movs	r1, #15
 80006da:	f06f 0001 	mvn.w	r0, #1
 80006de:	f000 fa75 	bl	8000bcc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e2:	bf00      	nop
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40021000 	.word	0x40021000

080006f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08c      	sub	sp, #48	; 0x30
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80006f8:	2300      	movs	r3, #0
 80006fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80006fe:	4b2e      	ldr	r3, [pc, #184]	; (80007b8 <HAL_InitTick+0xc8>)
 8000700:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000702:	4a2d      	ldr	r2, [pc, #180]	; (80007b8 <HAL_InitTick+0xc8>)
 8000704:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000708:	6613      	str	r3, [r2, #96]	; 0x60
 800070a:	4b2b      	ldr	r3, [pc, #172]	; (80007b8 <HAL_InitTick+0xc8>)
 800070c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800070e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000712:	60bb      	str	r3, [r7, #8]
 8000714:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000716:	f107 020c 	add.w	r2, r7, #12
 800071a:	f107 0310 	add.w	r3, r7, #16
 800071e:	4611      	mov	r1, r2
 8000720:	4618      	mov	r0, r3
 8000722:	f001 fa15 	bl	8001b50 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000726:	f001 f9fd 	bl	8001b24 <HAL_RCC_GetPCLK2Freq>
 800072a:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800072c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800072e:	4a23      	ldr	r2, [pc, #140]	; (80007bc <HAL_InitTick+0xcc>)
 8000730:	fba2 2303 	umull	r2, r3, r2, r3
 8000734:	0c9b      	lsrs	r3, r3, #18
 8000736:	3b01      	subs	r3, #1
 8000738:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800073a:	4b21      	ldr	r3, [pc, #132]	; (80007c0 <HAL_InitTick+0xd0>)
 800073c:	4a21      	ldr	r2, [pc, #132]	; (80007c4 <HAL_InitTick+0xd4>)
 800073e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000740:	4b1f      	ldr	r3, [pc, #124]	; (80007c0 <HAL_InitTick+0xd0>)
 8000742:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000746:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000748:	4a1d      	ldr	r2, [pc, #116]	; (80007c0 <HAL_InitTick+0xd0>)
 800074a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800074c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800074e:	4b1c      	ldr	r3, [pc, #112]	; (80007c0 <HAL_InitTick+0xd0>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000754:	4b1a      	ldr	r3, [pc, #104]	; (80007c0 <HAL_InitTick+0xd0>)
 8000756:	2200      	movs	r2, #0
 8000758:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075a:	4b19      	ldr	r3, [pc, #100]	; (80007c0 <HAL_InitTick+0xd0>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000760:	4817      	ldr	r0, [pc, #92]	; (80007c0 <HAL_InitTick+0xd0>)
 8000762:	f001 fa87 	bl	8001c74 <HAL_TIM_Base_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800076c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000770:	2b00      	cmp	r3, #0
 8000772:	d11b      	bne.n	80007ac <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000774:	4812      	ldr	r0, [pc, #72]	; (80007c0 <HAL_InitTick+0xd0>)
 8000776:	f001 fadf 	bl	8001d38 <HAL_TIM_Base_Start_IT>
 800077a:	4603      	mov	r3, r0
 800077c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000780:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000784:	2b00      	cmp	r3, #0
 8000786:	d111      	bne.n	80007ac <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000788:	2019      	movs	r0, #25
 800078a:	f000 fa3b 	bl	8000c04 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	2b0f      	cmp	r3, #15
 8000792:	d808      	bhi.n	80007a6 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000794:	2200      	movs	r2, #0
 8000796:	6879      	ldr	r1, [r7, #4]
 8000798:	2019      	movs	r0, #25
 800079a:	f000 fa17 	bl	8000bcc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800079e:	4a0a      	ldr	r2, [pc, #40]	; (80007c8 <HAL_InitTick+0xd8>)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6013      	str	r3, [r2, #0]
 80007a4:	e002      	b.n	80007ac <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80007a6:	2301      	movs	r3, #1
 80007a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80007ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3730      	adds	r7, #48	; 0x30
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40021000 	.word	0x40021000
 80007bc:	431bde83 	.word	0x431bde83
 80007c0:	20000358 	.word	0x20000358
 80007c4:	40012c00 	.word	0x40012c00
 80007c8:	20000008 	.word	0x20000008

080007cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007d0:	e7fe      	b.n	80007d0 <NMI_Handler+0x4>

080007d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d6:	e7fe      	b.n	80007d6 <HardFault_Handler+0x4>

080007d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007dc:	e7fe      	b.n	80007dc <MemManage_Handler+0x4>

080007de <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e2:	e7fe      	b.n	80007e2 <BusFault_Handler+0x4>

080007e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <UsageFault_Handler+0x4>

080007ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80007fc:	4802      	ldr	r0, [pc, #8]	; (8000808 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80007fe:	f001 fb0b 	bl	8001e18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20000358 	.word	0x20000358

0800080c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	60f8      	str	r0, [r7, #12]
 8000814:	60b9      	str	r1, [r7, #8]
 8000816:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
 800081c:	e00a      	b.n	8000834 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800081e:	f3af 8000 	nop.w
 8000822:	4601      	mov	r1, r0
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	1c5a      	adds	r2, r3, #1
 8000828:	60ba      	str	r2, [r7, #8]
 800082a:	b2ca      	uxtb	r2, r1
 800082c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	3301      	adds	r3, #1
 8000832:	617b      	str	r3, [r7, #20]
 8000834:	697a      	ldr	r2, [r7, #20]
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	429a      	cmp	r2, r3
 800083a:	dbf0      	blt.n	800081e <_read+0x12>
  }

  return len;
 800083c:	687b      	ldr	r3, [r7, #4]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000846:	b480      	push	{r7}
 8000848:	b083      	sub	sp, #12
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800084e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000852:	4618      	mov	r0, r3
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr

0800085e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800085e:	b480      	push	{r7}
 8000860:	b083      	sub	sp, #12
 8000862:	af00      	add	r7, sp, #0
 8000864:	6078      	str	r0, [r7, #4]
 8000866:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000868:	683b      	ldr	r3, [r7, #0]
 800086a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800086e:	605a      	str	r2, [r3, #4]
  return 0;
 8000870:	2300      	movs	r3, #0
}
 8000872:	4618      	mov	r0, r3
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr

0800087e <_isatty>:

int _isatty(int file)
{
 800087e:	b480      	push	{r7}
 8000880:	b083      	sub	sp, #12
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000886:	2301      	movs	r3, #1
}
 8000888:	4618      	mov	r0, r3
 800088a:	370c      	adds	r7, #12
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000894:	b480      	push	{r7}
 8000896:	b085      	sub	sp, #20
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80008a0:	2300      	movs	r3, #0
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3714      	adds	r7, #20
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
	...

080008b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b086      	sub	sp, #24
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008b8:	4a14      	ldr	r2, [pc, #80]	; (800090c <_sbrk+0x5c>)
 80008ba:	4b15      	ldr	r3, [pc, #84]	; (8000910 <_sbrk+0x60>)
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008c4:	4b13      	ldr	r3, [pc, #76]	; (8000914 <_sbrk+0x64>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d102      	bne.n	80008d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008cc:	4b11      	ldr	r3, [pc, #68]	; (8000914 <_sbrk+0x64>)
 80008ce:	4a12      	ldr	r2, [pc, #72]	; (8000918 <_sbrk+0x68>)
 80008d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008d2:	4b10      	ldr	r3, [pc, #64]	; (8000914 <_sbrk+0x64>)
 80008d4:	681a      	ldr	r2, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4413      	add	r3, r2
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	429a      	cmp	r2, r3
 80008de:	d207      	bcs.n	80008f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008e0:	f004 f85c 	bl	800499c <__errno>
 80008e4:	4603      	mov	r3, r0
 80008e6:	220c      	movs	r2, #12
 80008e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008ea:	f04f 33ff 	mov.w	r3, #4294967295
 80008ee:	e009      	b.n	8000904 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008f0:	4b08      	ldr	r3, [pc, #32]	; (8000914 <_sbrk+0x64>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008f6:	4b07      	ldr	r3, [pc, #28]	; (8000914 <_sbrk+0x64>)
 80008f8:	681a      	ldr	r2, [r3, #0]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4413      	add	r3, r2
 80008fe:	4a05      	ldr	r2, [pc, #20]	; (8000914 <_sbrk+0x64>)
 8000900:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000902:	68fb      	ldr	r3, [r7, #12]
}
 8000904:	4618      	mov	r0, r3
 8000906:	3718      	adds	r7, #24
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	20018000 	.word	0x20018000
 8000910:	00000400 	.word	0x00000400
 8000914:	200003a4 	.word	0x200003a4
 8000918:	200010c8 	.word	0x200010c8

0800091c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000920:	4b06      	ldr	r3, [pc, #24]	; (800093c <SystemInit+0x20>)
 8000922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000926:	4a05      	ldr	r2, [pc, #20]	; (800093c <SystemInit+0x20>)
 8000928:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800092c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000930:	bf00      	nop
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000940:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000978 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000944:	f7ff ffea 	bl	800091c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000948:	480c      	ldr	r0, [pc, #48]	; (800097c <LoopForever+0x6>)
  ldr r1, =_edata
 800094a:	490d      	ldr	r1, [pc, #52]	; (8000980 <LoopForever+0xa>)
  ldr r2, =_sidata
 800094c:	4a0d      	ldr	r2, [pc, #52]	; (8000984 <LoopForever+0xe>)
  movs r3, #0
 800094e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000950:	e002      	b.n	8000958 <LoopCopyDataInit>

08000952 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000952:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000954:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000956:	3304      	adds	r3, #4

08000958 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000958:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800095a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800095c:	d3f9      	bcc.n	8000952 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800095e:	4a0a      	ldr	r2, [pc, #40]	; (8000988 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000960:	4c0a      	ldr	r4, [pc, #40]	; (800098c <LoopForever+0x16>)
  movs r3, #0
 8000962:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000964:	e001      	b.n	800096a <LoopFillZerobss>

08000966 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000966:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000968:	3204      	adds	r2, #4

0800096a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800096a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800096c:	d3fb      	bcc.n	8000966 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800096e:	f004 f911 	bl	8004b94 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000972:	f7ff fcdd 	bl	8000330 <main>

08000976 <LoopForever>:

LoopForever:
    b LoopForever
 8000976:	e7fe      	b.n	8000976 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000978:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800097c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000980:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000984:	08005d38 	.word	0x08005d38
  ldr r2, =_sbss
 8000988:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800098c:	200010c8 	.word	0x200010c8

08000990 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000990:	e7fe      	b.n	8000990 <ADC1_2_IRQHandler>
	...

08000994 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800099e:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <HAL_Init+0x3c>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a0b      	ldr	r2, [pc, #44]	; (80009d0 <HAL_Init+0x3c>)
 80009a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009aa:	2003      	movs	r0, #3
 80009ac:	f000 f903 	bl	8000bb6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009b0:	200f      	movs	r0, #15
 80009b2:	f7ff fe9d 	bl	80006f0 <HAL_InitTick>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d002      	beq.n	80009c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80009bc:	2301      	movs	r3, #1
 80009be:	71fb      	strb	r3, [r7, #7]
 80009c0:	e001      	b.n	80009c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009c2:	f7ff fe6d 	bl	80006a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009c6:	79fb      	ldrb	r3, [r7, #7]
}
 80009c8:	4618      	mov	r0, r3
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40022000 	.word	0x40022000

080009d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009d8:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <HAL_IncTick+0x20>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	461a      	mov	r2, r3
 80009de:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <HAL_IncTick+0x24>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4413      	add	r3, r2
 80009e4:	4a04      	ldr	r2, [pc, #16]	; (80009f8 <HAL_IncTick+0x24>)
 80009e6:	6013      	str	r3, [r2, #0]
}
 80009e8:	bf00      	nop
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	2000000c 	.word	0x2000000c
 80009f8:	200003a8 	.word	0x200003a8

080009fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000a00:	4b03      	ldr	r3, [pc, #12]	; (8000a10 <HAL_GetTick+0x14>)
 8000a02:	681b      	ldr	r3, [r3, #0]
}
 8000a04:	4618      	mov	r0, r3
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	200003a8 	.word	0x200003a8

08000a14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a1c:	f7ff ffee 	bl	80009fc <HAL_GetTick>
 8000a20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a2c:	d005      	beq.n	8000a3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000a2e:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <HAL_Delay+0x44>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	461a      	mov	r2, r3
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	4413      	add	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a3a:	bf00      	nop
 8000a3c:	f7ff ffde 	bl	80009fc <HAL_GetTick>
 8000a40:	4602      	mov	r2, r0
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	68fa      	ldr	r2, [r7, #12]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d8f7      	bhi.n	8000a3c <HAL_Delay+0x28>
  {
  }
}
 8000a4c:	bf00      	nop
 8000a4e:	bf00      	nop
 8000a50:	3710      	adds	r7, #16
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	2000000c 	.word	0x2000000c

08000a5c <__NVIC_SetPriorityGrouping>:
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f003 0307 	and.w	r3, r3, #7
 8000a6a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	; (8000aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a72:	68ba      	ldr	r2, [r7, #8]
 8000a74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a78:	4013      	ands	r3, r2
 8000a7a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a8e:	4a04      	ldr	r2, [pc, #16]	; (8000aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	60d3      	str	r3, [r2, #12]
}
 8000a94:	bf00      	nop
 8000a96:	3714      	adds	r7, #20
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <__NVIC_GetPriorityGrouping>:
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa8:	4b04      	ldr	r3, [pc, #16]	; (8000abc <__NVIC_GetPriorityGrouping+0x18>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	0a1b      	lsrs	r3, r3, #8
 8000aae:	f003 0307 	and.w	r3, r3, #7
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <__NVIC_EnableIRQ>:
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	db0b      	blt.n	8000aea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	f003 021f 	and.w	r2, r3, #31
 8000ad8:	4907      	ldr	r1, [pc, #28]	; (8000af8 <__NVIC_EnableIRQ+0x38>)
 8000ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ade:	095b      	lsrs	r3, r3, #5
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000aea:	bf00      	nop
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	e000e100 	.word	0xe000e100

08000afc <__NVIC_SetPriority>:
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	6039      	str	r1, [r7, #0]
 8000b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	db0a      	blt.n	8000b26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	b2da      	uxtb	r2, r3
 8000b14:	490c      	ldr	r1, [pc, #48]	; (8000b48 <__NVIC_SetPriority+0x4c>)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	0112      	lsls	r2, r2, #4
 8000b1c:	b2d2      	uxtb	r2, r2
 8000b1e:	440b      	add	r3, r1
 8000b20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000b24:	e00a      	b.n	8000b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	b2da      	uxtb	r2, r3
 8000b2a:	4908      	ldr	r1, [pc, #32]	; (8000b4c <__NVIC_SetPriority+0x50>)
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	f003 030f 	and.w	r3, r3, #15
 8000b32:	3b04      	subs	r3, #4
 8000b34:	0112      	lsls	r2, r2, #4
 8000b36:	b2d2      	uxtb	r2, r2
 8000b38:	440b      	add	r3, r1
 8000b3a:	761a      	strb	r2, [r3, #24]
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	e000e100 	.word	0xe000e100
 8000b4c:	e000ed00 	.word	0xe000ed00

08000b50 <NVIC_EncodePriority>:
{
 8000b50:	b480      	push	{r7}
 8000b52:	b089      	sub	sp, #36	; 0x24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	60f8      	str	r0, [r7, #12]
 8000b58:	60b9      	str	r1, [r7, #8]
 8000b5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f003 0307 	and.w	r3, r3, #7
 8000b62:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b64:	69fb      	ldr	r3, [r7, #28]
 8000b66:	f1c3 0307 	rsb	r3, r3, #7
 8000b6a:	2b04      	cmp	r3, #4
 8000b6c:	bf28      	it	cs
 8000b6e:	2304      	movcs	r3, #4
 8000b70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	3304      	adds	r3, #4
 8000b76:	2b06      	cmp	r3, #6
 8000b78:	d902      	bls.n	8000b80 <NVIC_EncodePriority+0x30>
 8000b7a:	69fb      	ldr	r3, [r7, #28]
 8000b7c:	3b03      	subs	r3, #3
 8000b7e:	e000      	b.n	8000b82 <NVIC_EncodePriority+0x32>
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	f04f 32ff 	mov.w	r2, #4294967295
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8e:	43da      	mvns	r2, r3
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	401a      	ands	r2, r3
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b98:	f04f 31ff 	mov.w	r1, #4294967295
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba2:	43d9      	mvns	r1, r3
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba8:	4313      	orrs	r3, r2
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3724      	adds	r7, #36	; 0x24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	f7ff ff4c 	bl	8000a5c <__NVIC_SetPriorityGrouping>
}
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b086      	sub	sp, #24
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	607a      	str	r2, [r7, #4]
 8000bd8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000bde:	f7ff ff61 	bl	8000aa4 <__NVIC_GetPriorityGrouping>
 8000be2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000be4:	687a      	ldr	r2, [r7, #4]
 8000be6:	68b9      	ldr	r1, [r7, #8]
 8000be8:	6978      	ldr	r0, [r7, #20]
 8000bea:	f7ff ffb1 	bl	8000b50 <NVIC_EncodePriority>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff ff80 	bl	8000afc <__NVIC_SetPriority>
}
 8000bfc:	bf00      	nop
 8000bfe:	3718      	adds	r7, #24
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff54 	bl	8000ac0 <__NVIC_EnableIRQ>
}
 8000c18:	bf00      	nop
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b087      	sub	sp, #28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c2e:	e17f      	b.n	8000f30 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	2101      	movs	r1, #1
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f000 8171 	beq.w	8000f2a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	f003 0303 	and.w	r3, r3, #3
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d005      	beq.n	8000c60 <HAL_GPIO_Init+0x40>
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f003 0303 	and.w	r3, r3, #3
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d130      	bne.n	8000cc2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	43db      	mvns	r3, r3
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	4013      	ands	r3, r2
 8000c76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	68da      	ldr	r2, [r3, #12]
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	005b      	lsls	r3, r3, #1
 8000c80:	fa02 f303 	lsl.w	r3, r2, r3
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	4313      	orrs	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c96:	2201      	movs	r2, #1
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	091b      	lsrs	r3, r3, #4
 8000cac:	f003 0201 	and.w	r2, r3, #1
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	693a      	ldr	r2, [r7, #16]
 8000cc0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f003 0303 	and.w	r3, r3, #3
 8000cca:	2b03      	cmp	r3, #3
 8000ccc:	d118      	bne.n	8000d00 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	08db      	lsrs	r3, r3, #3
 8000cea:	f003 0201 	and.w	r2, r3, #1
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf4:	693a      	ldr	r2, [r7, #16]
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	693a      	ldr	r2, [r7, #16]
 8000cfe:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f003 0303 	and.w	r3, r3, #3
 8000d08:	2b03      	cmp	r3, #3
 8000d0a:	d017      	beq.n	8000d3c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	2203      	movs	r2, #3
 8000d18:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4013      	ands	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	689a      	ldr	r2, [r3, #8]
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d30:	693a      	ldr	r2, [r7, #16]
 8000d32:	4313      	orrs	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	693a      	ldr	r2, [r7, #16]
 8000d3a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f003 0303 	and.w	r3, r3, #3
 8000d44:	2b02      	cmp	r3, #2
 8000d46:	d123      	bne.n	8000d90 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	08da      	lsrs	r2, r3, #3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3208      	adds	r2, #8
 8000d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d54:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	f003 0307 	and.w	r3, r3, #7
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	220f      	movs	r2, #15
 8000d60:	fa02 f303 	lsl.w	r3, r2, r3
 8000d64:	43db      	mvns	r3, r3
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	691a      	ldr	r2, [r3, #16]
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	f003 0307 	and.w	r3, r3, #7
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	693a      	ldr	r2, [r7, #16]
 8000d7e:	4313      	orrs	r3, r2
 8000d80:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	08da      	lsrs	r2, r3, #3
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	3208      	adds	r2, #8
 8000d8a:	6939      	ldr	r1, [r7, #16]
 8000d8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	2203      	movs	r2, #3
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	43db      	mvns	r3, r3
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f003 0203 	and.w	r2, r3, #3
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	f000 80ac 	beq.w	8000f2a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd2:	4b5f      	ldr	r3, [pc, #380]	; (8000f50 <HAL_GPIO_Init+0x330>)
 8000dd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dd6:	4a5e      	ldr	r2, [pc, #376]	; (8000f50 <HAL_GPIO_Init+0x330>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6613      	str	r3, [r2, #96]	; 0x60
 8000dde:	4b5c      	ldr	r3, [pc, #368]	; (8000f50 <HAL_GPIO_Init+0x330>)
 8000de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000dea:	4a5a      	ldr	r2, [pc, #360]	; (8000f54 <HAL_GPIO_Init+0x334>)
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	089b      	lsrs	r3, r3, #2
 8000df0:	3302      	adds	r3, #2
 8000df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000df6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	f003 0303 	and.w	r3, r3, #3
 8000dfe:	009b      	lsls	r3, r3, #2
 8000e00:	220f      	movs	r2, #15
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43db      	mvns	r3, r3
 8000e08:	693a      	ldr	r2, [r7, #16]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000e14:	d025      	beq.n	8000e62 <HAL_GPIO_Init+0x242>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a4f      	ldr	r2, [pc, #316]	; (8000f58 <HAL_GPIO_Init+0x338>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d01f      	beq.n	8000e5e <HAL_GPIO_Init+0x23e>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a4e      	ldr	r2, [pc, #312]	; (8000f5c <HAL_GPIO_Init+0x33c>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d019      	beq.n	8000e5a <HAL_GPIO_Init+0x23a>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a4d      	ldr	r2, [pc, #308]	; (8000f60 <HAL_GPIO_Init+0x340>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d013      	beq.n	8000e56 <HAL_GPIO_Init+0x236>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a4c      	ldr	r2, [pc, #304]	; (8000f64 <HAL_GPIO_Init+0x344>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d00d      	beq.n	8000e52 <HAL_GPIO_Init+0x232>
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4a4b      	ldr	r2, [pc, #300]	; (8000f68 <HAL_GPIO_Init+0x348>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d007      	beq.n	8000e4e <HAL_GPIO_Init+0x22e>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4a4a      	ldr	r2, [pc, #296]	; (8000f6c <HAL_GPIO_Init+0x34c>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d101      	bne.n	8000e4a <HAL_GPIO_Init+0x22a>
 8000e46:	2306      	movs	r3, #6
 8000e48:	e00c      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e4a:	2307      	movs	r3, #7
 8000e4c:	e00a      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e4e:	2305      	movs	r3, #5
 8000e50:	e008      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e52:	2304      	movs	r3, #4
 8000e54:	e006      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e56:	2303      	movs	r3, #3
 8000e58:	e004      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	e002      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e000      	b.n	8000e64 <HAL_GPIO_Init+0x244>
 8000e62:	2300      	movs	r3, #0
 8000e64:	697a      	ldr	r2, [r7, #20]
 8000e66:	f002 0203 	and.w	r2, r2, #3
 8000e6a:	0092      	lsls	r2, r2, #2
 8000e6c:	4093      	lsls	r3, r2
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e74:	4937      	ldr	r1, [pc, #220]	; (8000f54 <HAL_GPIO_Init+0x334>)
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	089b      	lsrs	r3, r3, #2
 8000e7a:	3302      	adds	r3, #2
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e82:	4b3b      	ldr	r3, [pc, #236]	; (8000f70 <HAL_GPIO_Init+0x350>)
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	693a      	ldr	r2, [r7, #16]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d003      	beq.n	8000ea6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ea6:	4a32      	ldr	r2, [pc, #200]	; (8000f70 <HAL_GPIO_Init+0x350>)
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000eac:	4b30      	ldr	r3, [pc, #192]	; (8000f70 <HAL_GPIO_Init+0x350>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	693a      	ldr	r2, [r7, #16]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	685b      	ldr	r3, [r3, #4]
 8000ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d003      	beq.n	8000ed0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000ec8:	693a      	ldr	r2, [r7, #16]
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ed0:	4a27      	ldr	r2, [pc, #156]	; (8000f70 <HAL_GPIO_Init+0x350>)
 8000ed2:	693b      	ldr	r3, [r7, #16]
 8000ed4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000ed6:	4b26      	ldr	r3, [pc, #152]	; (8000f70 <HAL_GPIO_Init+0x350>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d003      	beq.n	8000efa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000ef2:	693a      	ldr	r2, [r7, #16]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000efa:	4a1d      	ldr	r2, [pc, #116]	; (8000f70 <HAL_GPIO_Init+0x350>)
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000f00:	4b1b      	ldr	r3, [pc, #108]	; (8000f70 <HAL_GPIO_Init+0x350>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d003      	beq.n	8000f24 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000f1c:	693a      	ldr	r2, [r7, #16]
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f24:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <HAL_GPIO_Init+0x350>)
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	fa22 f303 	lsr.w	r3, r2, r3
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	f47f ae78 	bne.w	8000c30 <HAL_GPIO_Init+0x10>
  }
}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	371c      	adds	r7, #28
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	40021000 	.word	0x40021000
 8000f54:	40010000 	.word	0x40010000
 8000f58:	48000400 	.word	0x48000400
 8000f5c:	48000800 	.word	0x48000800
 8000f60:	48000c00 	.word	0x48000c00
 8000f64:	48001000 	.word	0x48001000
 8000f68:	48001400 	.word	0x48001400
 8000f6c:	48001800 	.word	0x48001800
 8000f70:	40010400 	.word	0x40010400

08000f74 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000f78:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <HAL_PWREx_GetVoltageRange+0x18>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	40007000 	.word	0x40007000

08000f90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b085      	sub	sp, #20
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f9e:	d130      	bne.n	8001002 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000fa0:	4b23      	ldr	r3, [pc, #140]	; (8001030 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000fa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000fac:	d038      	beq.n	8001020 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fae:	4b20      	ldr	r3, [pc, #128]	; (8001030 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000fb6:	4a1e      	ldr	r2, [pc, #120]	; (8001030 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fb8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fbc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	; (8001034 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	2232      	movs	r2, #50	; 0x32
 8000fc4:	fb02 f303 	mul.w	r3, r2, r3
 8000fc8:	4a1b      	ldr	r2, [pc, #108]	; (8001038 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000fca:	fba2 2303 	umull	r2, r3, r2, r3
 8000fce:	0c9b      	lsrs	r3, r3, #18
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fd4:	e002      	b.n	8000fdc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000fdc:	4b14      	ldr	r3, [pc, #80]	; (8001030 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000fde:	695b      	ldr	r3, [r3, #20]
 8000fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fe4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fe8:	d102      	bne.n	8000ff0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1f2      	bne.n	8000fd6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ff0:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ffc:	d110      	bne.n	8001020 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e00f      	b.n	8001022 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800100a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800100e:	d007      	beq.n	8001020 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001010:	4b07      	ldr	r3, [pc, #28]	; (8001030 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001018:	4a05      	ldr	r2, [pc, #20]	; (8001030 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800101a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800101e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001020:	2300      	movs	r3, #0
}
 8001022:	4618      	mov	r0, r3
 8001024:	3714      	adds	r7, #20
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	40007000 	.word	0x40007000
 8001034:	20000004 	.word	0x20000004
 8001038:	431bde83 	.word	0x431bde83

0800103c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d101      	bne.n	800104e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e3ca      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800104e:	4b97      	ldr	r3, [pc, #604]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	f003 030c 	and.w	r3, r3, #12
 8001056:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001058:	4b94      	ldr	r3, [pc, #592]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	f003 0303 	and.w	r3, r3, #3
 8001060:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 0310 	and.w	r3, r3, #16
 800106a:	2b00      	cmp	r3, #0
 800106c:	f000 80e4 	beq.w	8001238 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d007      	beq.n	8001086 <HAL_RCC_OscConfig+0x4a>
 8001076:	69bb      	ldr	r3, [r7, #24]
 8001078:	2b0c      	cmp	r3, #12
 800107a:	f040 808b 	bne.w	8001194 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	2b01      	cmp	r3, #1
 8001082:	f040 8087 	bne.w	8001194 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001086:	4b89      	ldr	r3, [pc, #548]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0302 	and.w	r3, r3, #2
 800108e:	2b00      	cmp	r3, #0
 8001090:	d005      	beq.n	800109e <HAL_RCC_OscConfig+0x62>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d101      	bne.n	800109e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e3a2      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a1a      	ldr	r2, [r3, #32]
 80010a2:	4b82      	ldr	r3, [pc, #520]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f003 0308 	and.w	r3, r3, #8
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d004      	beq.n	80010b8 <HAL_RCC_OscConfig+0x7c>
 80010ae:	4b7f      	ldr	r3, [pc, #508]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010b6:	e005      	b.n	80010c4 <HAL_RCC_OscConfig+0x88>
 80010b8:	4b7c      	ldr	r3, [pc, #496]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80010ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010be:	091b      	lsrs	r3, r3, #4
 80010c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d223      	bcs.n	8001110 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6a1b      	ldr	r3, [r3, #32]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 fd71 	bl	8001bb4 <RCC_SetFlashLatencyFromMSIRange>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	e383      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010dc:	4b73      	ldr	r3, [pc, #460]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a72      	ldr	r2, [pc, #456]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80010e2:	f043 0308 	orr.w	r3, r3, #8
 80010e6:	6013      	str	r3, [r2, #0]
 80010e8:	4b70      	ldr	r3, [pc, #448]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6a1b      	ldr	r3, [r3, #32]
 80010f4:	496d      	ldr	r1, [pc, #436]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80010f6:	4313      	orrs	r3, r2
 80010f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010fa:	4b6c      	ldr	r3, [pc, #432]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	4968      	ldr	r1, [pc, #416]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800110a:	4313      	orrs	r3, r2
 800110c:	604b      	str	r3, [r1, #4]
 800110e:	e025      	b.n	800115c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001110:	4b66      	ldr	r3, [pc, #408]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a65      	ldr	r2, [pc, #404]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001116:	f043 0308 	orr.w	r3, r3, #8
 800111a:	6013      	str	r3, [r2, #0]
 800111c:	4b63      	ldr	r3, [pc, #396]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a1b      	ldr	r3, [r3, #32]
 8001128:	4960      	ldr	r1, [pc, #384]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800112a:	4313      	orrs	r3, r2
 800112c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800112e:	4b5f      	ldr	r3, [pc, #380]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	495b      	ldr	r1, [pc, #364]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800113e:	4313      	orrs	r3, r2
 8001140:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d109      	bne.n	800115c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6a1b      	ldr	r3, [r3, #32]
 800114c:	4618      	mov	r0, r3
 800114e:	f000 fd31 	bl	8001bb4 <RCC_SetFlashLatencyFromMSIRange>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	e343      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800115c:	f000 fc4a 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 8001160:	4602      	mov	r2, r0
 8001162:	4b52      	ldr	r3, [pc, #328]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	091b      	lsrs	r3, r3, #4
 8001168:	f003 030f 	and.w	r3, r3, #15
 800116c:	4950      	ldr	r1, [pc, #320]	; (80012b0 <HAL_RCC_OscConfig+0x274>)
 800116e:	5ccb      	ldrb	r3, [r1, r3]
 8001170:	f003 031f 	and.w	r3, r3, #31
 8001174:	fa22 f303 	lsr.w	r3, r2, r3
 8001178:	4a4e      	ldr	r2, [pc, #312]	; (80012b4 <HAL_RCC_OscConfig+0x278>)
 800117a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800117c:	4b4e      	ldr	r3, [pc, #312]	; (80012b8 <HAL_RCC_OscConfig+0x27c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fab5 	bl	80006f0 <HAL_InitTick>
 8001186:	4603      	mov	r3, r0
 8001188:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d052      	beq.n	8001236 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001190:	7bfb      	ldrb	r3, [r7, #15]
 8001192:	e327      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d032      	beq.n	8001202 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800119c:	4b43      	ldr	r3, [pc, #268]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a42      	ldr	r2, [pc, #264]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011a2:	f043 0301 	orr.w	r3, r3, #1
 80011a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80011a8:	f7ff fc28 	bl	80009fc <HAL_GetTick>
 80011ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011ae:	e008      	b.n	80011c2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011b0:	f7ff fc24 	bl	80009fc <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d901      	bls.n	80011c2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80011be:	2303      	movs	r3, #3
 80011c0:	e310      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011c2:	4b3a      	ldr	r3, [pc, #232]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d0f0      	beq.n	80011b0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011ce:	4b37      	ldr	r3, [pc, #220]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a36      	ldr	r2, [pc, #216]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011d4:	f043 0308 	orr.w	r3, r3, #8
 80011d8:	6013      	str	r3, [r2, #0]
 80011da:	4b34      	ldr	r3, [pc, #208]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6a1b      	ldr	r3, [r3, #32]
 80011e6:	4931      	ldr	r1, [pc, #196]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011e8:	4313      	orrs	r3, r2
 80011ea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011ec:	4b2f      	ldr	r3, [pc, #188]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	021b      	lsls	r3, r3, #8
 80011fa:	492c      	ldr	r1, [pc, #176]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80011fc:	4313      	orrs	r3, r2
 80011fe:	604b      	str	r3, [r1, #4]
 8001200:	e01a      	b.n	8001238 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001202:	4b2a      	ldr	r3, [pc, #168]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a29      	ldr	r2, [pc, #164]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001208:	f023 0301 	bic.w	r3, r3, #1
 800120c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800120e:	f7ff fbf5 	bl	80009fc <HAL_GetTick>
 8001212:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001214:	e008      	b.n	8001228 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001216:	f7ff fbf1 	bl	80009fc <HAL_GetTick>
 800121a:	4602      	mov	r2, r0
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	2b02      	cmp	r3, #2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e2dd      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001228:	4b20      	ldr	r3, [pc, #128]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d1f0      	bne.n	8001216 <HAL_RCC_OscConfig+0x1da>
 8001234:	e000      	b.n	8001238 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001236:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0301 	and.w	r3, r3, #1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d074      	beq.n	800132e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001244:	69bb      	ldr	r3, [r7, #24]
 8001246:	2b08      	cmp	r3, #8
 8001248:	d005      	beq.n	8001256 <HAL_RCC_OscConfig+0x21a>
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	2b0c      	cmp	r3, #12
 800124e:	d10e      	bne.n	800126e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	2b03      	cmp	r3, #3
 8001254:	d10b      	bne.n	800126e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001256:	4b15      	ldr	r3, [pc, #84]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125e:	2b00      	cmp	r3, #0
 8001260:	d064      	beq.n	800132c <HAL_RCC_OscConfig+0x2f0>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d160      	bne.n	800132c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e2ba      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001276:	d106      	bne.n	8001286 <HAL_RCC_OscConfig+0x24a>
 8001278:	4b0c      	ldr	r3, [pc, #48]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a0b      	ldr	r2, [pc, #44]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800127e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	e026      	b.n	80012d4 <HAL_RCC_OscConfig+0x298>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800128e:	d115      	bne.n	80012bc <HAL_RCC_OscConfig+0x280>
 8001290:	4b06      	ldr	r3, [pc, #24]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a05      	ldr	r2, [pc, #20]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 8001296:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800129a:	6013      	str	r3, [r2, #0]
 800129c:	4b03      	ldr	r3, [pc, #12]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a02      	ldr	r2, [pc, #8]	; (80012ac <HAL_RCC_OscConfig+0x270>)
 80012a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012a6:	6013      	str	r3, [r2, #0]
 80012a8:	e014      	b.n	80012d4 <HAL_RCC_OscConfig+0x298>
 80012aa:	bf00      	nop
 80012ac:	40021000 	.word	0x40021000
 80012b0:	08005c50 	.word	0x08005c50
 80012b4:	20000004 	.word	0x20000004
 80012b8:	20000008 	.word	0x20000008
 80012bc:	4ba0      	ldr	r3, [pc, #640]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4a9f      	ldr	r2, [pc, #636]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80012c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012c6:	6013      	str	r3, [r2, #0]
 80012c8:	4b9d      	ldr	r3, [pc, #628]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a9c      	ldr	r2, [pc, #624]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80012ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d013      	beq.n	8001304 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012dc:	f7ff fb8e 	bl	80009fc <HAL_GetTick>
 80012e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012e4:	f7ff fb8a 	bl	80009fc <HAL_GetTick>
 80012e8:	4602      	mov	r2, r0
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b64      	cmp	r3, #100	; 0x64
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e276      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012f6:	4b92      	ldr	r3, [pc, #584]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d0f0      	beq.n	80012e4 <HAL_RCC_OscConfig+0x2a8>
 8001302:	e014      	b.n	800132e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001304:	f7ff fb7a 	bl	80009fc <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800130c:	f7ff fb76 	bl	80009fc <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b64      	cmp	r3, #100	; 0x64
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e262      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800131e:	4b88      	ldr	r3, [pc, #544]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x2d0>
 800132a:	e000      	b.n	800132e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800132c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d060      	beq.n	80013fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	2b04      	cmp	r3, #4
 800133e:	d005      	beq.n	800134c <HAL_RCC_OscConfig+0x310>
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	2b0c      	cmp	r3, #12
 8001344:	d119      	bne.n	800137a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	2b02      	cmp	r3, #2
 800134a:	d116      	bne.n	800137a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800134c:	4b7c      	ldr	r3, [pc, #496]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001354:	2b00      	cmp	r3, #0
 8001356:	d005      	beq.n	8001364 <HAL_RCC_OscConfig+0x328>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e23f      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001364:	4b76      	ldr	r3, [pc, #472]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	691b      	ldr	r3, [r3, #16]
 8001370:	061b      	lsls	r3, r3, #24
 8001372:	4973      	ldr	r1, [pc, #460]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001374:	4313      	orrs	r3, r2
 8001376:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001378:	e040      	b.n	80013fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d023      	beq.n	80013ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001382:	4b6f      	ldr	r3, [pc, #444]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a6e      	ldr	r2, [pc, #440]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800138c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138e:	f7ff fb35 	bl	80009fc <HAL_GetTick>
 8001392:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001396:	f7ff fb31 	bl	80009fc <HAL_GetTick>
 800139a:	4602      	mov	r2, r0
 800139c:	693b      	ldr	r3, [r7, #16]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e21d      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013a8:	4b65      	ldr	r3, [pc, #404]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d0f0      	beq.n	8001396 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b4:	4b62      	ldr	r3, [pc, #392]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	691b      	ldr	r3, [r3, #16]
 80013c0:	061b      	lsls	r3, r3, #24
 80013c2:	495f      	ldr	r1, [pc, #380]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
 80013c8:	e018      	b.n	80013fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ca:	4b5d      	ldr	r3, [pc, #372]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a5c      	ldr	r2, [pc, #368]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80013d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013d6:	f7ff fb11 	bl	80009fc <HAL_GetTick>
 80013da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013dc:	e008      	b.n	80013f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013de:	f7ff fb0d 	bl	80009fc <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d901      	bls.n	80013f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80013ec:	2303      	movs	r3, #3
 80013ee:	e1f9      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013f0:	4b53      	ldr	r3, [pc, #332]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1f0      	bne.n	80013de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f003 0308 	and.w	r3, r3, #8
 8001404:	2b00      	cmp	r3, #0
 8001406:	d03c      	beq.n	8001482 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	695b      	ldr	r3, [r3, #20]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d01c      	beq.n	800144a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001410:	4b4b      	ldr	r3, [pc, #300]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001412:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001416:	4a4a      	ldr	r2, [pc, #296]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001420:	f7ff faec 	bl	80009fc <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001428:	f7ff fae8 	bl	80009fc <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b02      	cmp	r3, #2
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e1d4      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800143a:	4b41      	ldr	r3, [pc, #260]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 800143c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001440:	f003 0302 	and.w	r3, r3, #2
 8001444:	2b00      	cmp	r3, #0
 8001446:	d0ef      	beq.n	8001428 <HAL_RCC_OscConfig+0x3ec>
 8001448:	e01b      	b.n	8001482 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800144a:	4b3d      	ldr	r3, [pc, #244]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 800144c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001450:	4a3b      	ldr	r2, [pc, #236]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001452:	f023 0301 	bic.w	r3, r3, #1
 8001456:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800145a:	f7ff facf 	bl	80009fc <HAL_GetTick>
 800145e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001460:	e008      	b.n	8001474 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001462:	f7ff facb 	bl	80009fc <HAL_GetTick>
 8001466:	4602      	mov	r2, r0
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	2b02      	cmp	r3, #2
 800146e:	d901      	bls.n	8001474 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001470:	2303      	movs	r3, #3
 8001472:	e1b7      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001474:	4b32      	ldr	r3, [pc, #200]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001476:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1ef      	bne.n	8001462 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0304 	and.w	r3, r3, #4
 800148a:	2b00      	cmp	r3, #0
 800148c:	f000 80a6 	beq.w	80015dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001490:	2300      	movs	r3, #0
 8001492:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001494:	4b2a      	ldr	r3, [pc, #168]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d10d      	bne.n	80014bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014a0:	4b27      	ldr	r3, [pc, #156]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80014a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014a4:	4a26      	ldr	r2, [pc, #152]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80014a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014aa:	6593      	str	r3, [r2, #88]	; 0x58
 80014ac:	4b24      	ldr	r3, [pc, #144]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 80014ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b4:	60bb      	str	r3, [r7, #8]
 80014b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014b8:	2301      	movs	r3, #1
 80014ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014bc:	4b21      	ldr	r3, [pc, #132]	; (8001544 <HAL_RCC_OscConfig+0x508>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d118      	bne.n	80014fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014c8:	4b1e      	ldr	r3, [pc, #120]	; (8001544 <HAL_RCC_OscConfig+0x508>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a1d      	ldr	r2, [pc, #116]	; (8001544 <HAL_RCC_OscConfig+0x508>)
 80014ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014d4:	f7ff fa92 	bl	80009fc <HAL_GetTick>
 80014d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014dc:	f7ff fa8e 	bl	80009fc <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e17a      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ee:	4b15      	ldr	r3, [pc, #84]	; (8001544 <HAL_RCC_OscConfig+0x508>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0f0      	beq.n	80014dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d108      	bne.n	8001514 <HAL_RCC_OscConfig+0x4d8>
 8001502:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001504:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001508:	4a0d      	ldr	r2, [pc, #52]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001512:	e029      	b.n	8001568 <HAL_RCC_OscConfig+0x52c>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	2b05      	cmp	r3, #5
 800151a:	d115      	bne.n	8001548 <HAL_RCC_OscConfig+0x50c>
 800151c:	4b08      	ldr	r3, [pc, #32]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 800151e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001522:	4a07      	ldr	r2, [pc, #28]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001524:	f043 0304 	orr.w	r3, r3, #4
 8001528:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800152c:	4b04      	ldr	r3, [pc, #16]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 800152e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001532:	4a03      	ldr	r2, [pc, #12]	; (8001540 <HAL_RCC_OscConfig+0x504>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800153c:	e014      	b.n	8001568 <HAL_RCC_OscConfig+0x52c>
 800153e:	bf00      	nop
 8001540:	40021000 	.word	0x40021000
 8001544:	40007000 	.word	0x40007000
 8001548:	4b9c      	ldr	r3, [pc, #624]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800154a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800154e:	4a9b      	ldr	r2, [pc, #620]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001550:	f023 0301 	bic.w	r3, r3, #1
 8001554:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001558:	4b98      	ldr	r3, [pc, #608]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800155a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800155e:	4a97      	ldr	r2, [pc, #604]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001560:	f023 0304 	bic.w	r3, r3, #4
 8001564:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d016      	beq.n	800159e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001570:	f7ff fa44 	bl	80009fc <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001576:	e00a      	b.n	800158e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001578:	f7ff fa40 	bl	80009fc <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	f241 3288 	movw	r2, #5000	; 0x1388
 8001586:	4293      	cmp	r3, r2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e12a      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800158e:	4b8b      	ldr	r3, [pc, #556]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001590:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0ed      	beq.n	8001578 <HAL_RCC_OscConfig+0x53c>
 800159c:	e015      	b.n	80015ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800159e:	f7ff fa2d 	bl	80009fc <HAL_GetTick>
 80015a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015a4:	e00a      	b.n	80015bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015a6:	f7ff fa29 	bl	80009fc <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d901      	bls.n	80015bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80015b8:	2303      	movs	r3, #3
 80015ba:	e113      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015bc:	4b7f      	ldr	r3, [pc, #508]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 80015be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1ed      	bne.n	80015a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015ca:	7ffb      	ldrb	r3, [r7, #31]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d105      	bne.n	80015dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015d0:	4b7a      	ldr	r3, [pc, #488]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 80015d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015d4:	4a79      	ldr	r2, [pc, #484]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 80015d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015da:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f000 80fe 	beq.w	80017e2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	f040 80d0 	bne.w	8001790 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80015f0:	4b72      	ldr	r3, [pc, #456]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	f003 0203 	and.w	r2, r3, #3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001600:	429a      	cmp	r2, r3
 8001602:	d130      	bne.n	8001666 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	3b01      	subs	r3, #1
 8001610:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001612:	429a      	cmp	r2, r3
 8001614:	d127      	bne.n	8001666 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001620:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001622:	429a      	cmp	r2, r3
 8001624:	d11f      	bne.n	8001666 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800162c:	687a      	ldr	r2, [r7, #4]
 800162e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001630:	2a07      	cmp	r2, #7
 8001632:	bf14      	ite	ne
 8001634:	2201      	movne	r2, #1
 8001636:	2200      	moveq	r2, #0
 8001638:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800163a:	4293      	cmp	r3, r2
 800163c:	d113      	bne.n	8001666 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001648:	085b      	lsrs	r3, r3, #1
 800164a:	3b01      	subs	r3, #1
 800164c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800164e:	429a      	cmp	r2, r3
 8001650:	d109      	bne.n	8001666 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165c:	085b      	lsrs	r3, r3, #1
 800165e:	3b01      	subs	r3, #1
 8001660:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001662:	429a      	cmp	r2, r3
 8001664:	d06e      	beq.n	8001744 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	2b0c      	cmp	r3, #12
 800166a:	d069      	beq.n	8001740 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800166c:	4b53      	ldr	r3, [pc, #332]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d105      	bne.n	8001684 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001678:	4b50      	ldr	r3, [pc, #320]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e0ad      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001688:	4b4c      	ldr	r3, [pc, #304]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a4b      	ldr	r2, [pc, #300]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800168e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001692:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001694:	f7ff f9b2 	bl	80009fc <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800169c:	f7ff f9ae 	bl	80009fc <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e09a      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ae:	4b43      	ldr	r3, [pc, #268]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1f0      	bne.n	800169c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016ba:	4b40      	ldr	r3, [pc, #256]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 80016bc:	68da      	ldr	r2, [r3, #12]
 80016be:	4b40      	ldr	r3, [pc, #256]	; (80017c0 <HAL_RCC_OscConfig+0x784>)
 80016c0:	4013      	ands	r3, r2
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80016c6:	687a      	ldr	r2, [r7, #4]
 80016c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016ca:	3a01      	subs	r2, #1
 80016cc:	0112      	lsls	r2, r2, #4
 80016ce:	4311      	orrs	r1, r2
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016d4:	0212      	lsls	r2, r2, #8
 80016d6:	4311      	orrs	r1, r2
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80016dc:	0852      	lsrs	r2, r2, #1
 80016de:	3a01      	subs	r2, #1
 80016e0:	0552      	lsls	r2, r2, #21
 80016e2:	4311      	orrs	r1, r2
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80016e8:	0852      	lsrs	r2, r2, #1
 80016ea:	3a01      	subs	r2, #1
 80016ec:	0652      	lsls	r2, r2, #25
 80016ee:	4311      	orrs	r1, r2
 80016f0:	687a      	ldr	r2, [r7, #4]
 80016f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80016f4:	0912      	lsrs	r2, r2, #4
 80016f6:	0452      	lsls	r2, r2, #17
 80016f8:	430a      	orrs	r2, r1
 80016fa:	4930      	ldr	r1, [pc, #192]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001700:	4b2e      	ldr	r3, [pc, #184]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a2d      	ldr	r2, [pc, #180]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001706:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800170a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800170c:	4b2b      	ldr	r3, [pc, #172]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	4a2a      	ldr	r2, [pc, #168]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001712:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001716:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001718:	f7ff f970 	bl	80009fc <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001720:	f7ff f96c 	bl	80009fc <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e058      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001732:	4b22      	ldr	r3, [pc, #136]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173a:	2b00      	cmp	r3, #0
 800173c:	d0f0      	beq.n	8001720 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800173e:	e050      	b.n	80017e2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e04f      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001744:	4b1d      	ldr	r3, [pc, #116]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d148      	bne.n	80017e2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001750:	4b1a      	ldr	r3, [pc, #104]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a19      	ldr	r2, [pc, #100]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001756:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800175a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800175c:	4b17      	ldr	r3, [pc, #92]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	4a16      	ldr	r2, [pc, #88]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001762:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001766:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001768:	f7ff f948 	bl	80009fc <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001770:	f7ff f944 	bl	80009fc <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e030      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d0f0      	beq.n	8001770 <HAL_RCC_OscConfig+0x734>
 800178e:	e028      	b.n	80017e2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	2b0c      	cmp	r3, #12
 8001794:	d023      	beq.n	80017de <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001796:	4b09      	ldr	r3, [pc, #36]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a08      	ldr	r2, [pc, #32]	; (80017bc <HAL_RCC_OscConfig+0x780>)
 800179c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80017a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a2:	f7ff f92b 	bl	80009fc <HAL_GetTick>
 80017a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017a8:	e00c      	b.n	80017c4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017aa:	f7ff f927 	bl	80009fc <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d905      	bls.n	80017c4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e013      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
 80017bc:	40021000 	.word	0x40021000
 80017c0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017c4:	4b09      	ldr	r3, [pc, #36]	; (80017ec <HAL_RCC_OscConfig+0x7b0>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1ec      	bne.n	80017aa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80017d0:	4b06      	ldr	r3, [pc, #24]	; (80017ec <HAL_RCC_OscConfig+0x7b0>)
 80017d2:	68da      	ldr	r2, [r3, #12]
 80017d4:	4905      	ldr	r1, [pc, #20]	; (80017ec <HAL_RCC_OscConfig+0x7b0>)
 80017d6:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <HAL_RCC_OscConfig+0x7b4>)
 80017d8:	4013      	ands	r3, r2
 80017da:	60cb      	str	r3, [r1, #12]
 80017dc:	e001      	b.n	80017e2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e000      	b.n	80017e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3720      	adds	r7, #32
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	feeefffc 	.word	0xfeeefffc

080017f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e0e7      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001808:	4b75      	ldr	r3, [pc, #468]	; (80019e0 <HAL_RCC_ClockConfig+0x1ec>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	d910      	bls.n	8001838 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001816:	4b72      	ldr	r3, [pc, #456]	; (80019e0 <HAL_RCC_ClockConfig+0x1ec>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f023 0207 	bic.w	r2, r3, #7
 800181e:	4970      	ldr	r1, [pc, #448]	; (80019e0 <HAL_RCC_ClockConfig+0x1ec>)
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	4313      	orrs	r3, r2
 8001824:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001826:	4b6e      	ldr	r3, [pc, #440]	; (80019e0 <HAL_RCC_ClockConfig+0x1ec>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0307 	and.w	r3, r3, #7
 800182e:	683a      	ldr	r2, [r7, #0]
 8001830:	429a      	cmp	r2, r3
 8001832:	d001      	beq.n	8001838 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e0cf      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d010      	beq.n	8001866 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	4b66      	ldr	r3, [pc, #408]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001850:	429a      	cmp	r2, r3
 8001852:	d908      	bls.n	8001866 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001854:	4b63      	ldr	r3, [pc, #396]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001856:	689b      	ldr	r3, [r3, #8]
 8001858:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	4960      	ldr	r1, [pc, #384]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001862:	4313      	orrs	r3, r2
 8001864:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	2b00      	cmp	r3, #0
 8001870:	d04c      	beq.n	800190c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b03      	cmp	r3, #3
 8001878:	d107      	bne.n	800188a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800187a:	4b5a      	ldr	r3, [pc, #360]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d121      	bne.n	80018ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e0a6      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d107      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001892:	4b54      	ldr	r3, [pc, #336]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d115      	bne.n	80018ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e09a      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d107      	bne.n	80018ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018aa:	4b4e      	ldr	r3, [pc, #312]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d109      	bne.n	80018ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e08e      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018ba:	4b4a      	ldr	r3, [pc, #296]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e086      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018ca:	4b46      	ldr	r3, [pc, #280]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	f023 0203 	bic.w	r2, r3, #3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	4943      	ldr	r1, [pc, #268]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 80018d8:	4313      	orrs	r3, r2
 80018da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018dc:	f7ff f88e 	bl	80009fc <HAL_GetTick>
 80018e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018e2:	e00a      	b.n	80018fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e4:	f7ff f88a 	bl	80009fc <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e06e      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018fa:	4b3a      	ldr	r3, [pc, #232]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f003 020c 	and.w	r2, r3, #12
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	429a      	cmp	r2, r3
 800190a:	d1eb      	bne.n	80018e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0302 	and.w	r3, r3, #2
 8001914:	2b00      	cmp	r3, #0
 8001916:	d010      	beq.n	800193a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	4b31      	ldr	r3, [pc, #196]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001924:	429a      	cmp	r2, r3
 8001926:	d208      	bcs.n	800193a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001928:	4b2e      	ldr	r3, [pc, #184]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	492b      	ldr	r1, [pc, #172]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001936:	4313      	orrs	r3, r2
 8001938:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800193a:	4b29      	ldr	r3, [pc, #164]	; (80019e0 <HAL_RCC_ClockConfig+0x1ec>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d210      	bcs.n	800196a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001948:	4b25      	ldr	r3, [pc, #148]	; (80019e0 <HAL_RCC_ClockConfig+0x1ec>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f023 0207 	bic.w	r2, r3, #7
 8001950:	4923      	ldr	r1, [pc, #140]	; (80019e0 <HAL_RCC_ClockConfig+0x1ec>)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	4313      	orrs	r3, r2
 8001956:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001958:	4b21      	ldr	r3, [pc, #132]	; (80019e0 <HAL_RCC_ClockConfig+0x1ec>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0307 	and.w	r3, r3, #7
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	429a      	cmp	r2, r3
 8001964:	d001      	beq.n	800196a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e036      	b.n	80019d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0304 	and.w	r3, r3, #4
 8001972:	2b00      	cmp	r3, #0
 8001974:	d008      	beq.n	8001988 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001976:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	4918      	ldr	r1, [pc, #96]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001984:	4313      	orrs	r3, r2
 8001986:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0308 	and.w	r3, r3, #8
 8001990:	2b00      	cmp	r3, #0
 8001992:	d009      	beq.n	80019a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001994:	4b13      	ldr	r3, [pc, #76]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	691b      	ldr	r3, [r3, #16]
 80019a0:	00db      	lsls	r3, r3, #3
 80019a2:	4910      	ldr	r1, [pc, #64]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 80019a4:	4313      	orrs	r3, r2
 80019a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019a8:	f000 f824 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80019ac:	4602      	mov	r2, r0
 80019ae:	4b0d      	ldr	r3, [pc, #52]	; (80019e4 <HAL_RCC_ClockConfig+0x1f0>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	091b      	lsrs	r3, r3, #4
 80019b4:	f003 030f 	and.w	r3, r3, #15
 80019b8:	490b      	ldr	r1, [pc, #44]	; (80019e8 <HAL_RCC_ClockConfig+0x1f4>)
 80019ba:	5ccb      	ldrb	r3, [r1, r3]
 80019bc:	f003 031f 	and.w	r3, r3, #31
 80019c0:	fa22 f303 	lsr.w	r3, r2, r3
 80019c4:	4a09      	ldr	r2, [pc, #36]	; (80019ec <HAL_RCC_ClockConfig+0x1f8>)
 80019c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <HAL_RCC_ClockConfig+0x1fc>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7fe fe8f 	bl	80006f0 <HAL_InitTick>
 80019d2:	4603      	mov	r3, r0
 80019d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80019d6:	7afb      	ldrb	r3, [r7, #11]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40022000 	.word	0x40022000
 80019e4:	40021000 	.word	0x40021000
 80019e8:	08005c50 	.word	0x08005c50
 80019ec:	20000004 	.word	0x20000004
 80019f0:	20000008 	.word	0x20000008

080019f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b089      	sub	sp, #36	; 0x24
 80019f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
 80019fe:	2300      	movs	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a02:	4b3e      	ldr	r3, [pc, #248]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	f003 030c 	and.w	r3, r3, #12
 8001a0a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a0c:	4b3b      	ldr	r3, [pc, #236]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	f003 0303 	and.w	r3, r3, #3
 8001a14:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <HAL_RCC_GetSysClockFreq+0x34>
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	2b0c      	cmp	r3, #12
 8001a20:	d121      	bne.n	8001a66 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d11e      	bne.n	8001a66 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a28:	4b34      	ldr	r3, [pc, #208]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f003 0308 	and.w	r3, r3, #8
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d107      	bne.n	8001a44 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a34:	4b31      	ldr	r3, [pc, #196]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a3a:	0a1b      	lsrs	r3, r3, #8
 8001a3c:	f003 030f 	and.w	r3, r3, #15
 8001a40:	61fb      	str	r3, [r7, #28]
 8001a42:	e005      	b.n	8001a50 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001a44:	4b2d      	ldr	r3, [pc, #180]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	091b      	lsrs	r3, r3, #4
 8001a4a:	f003 030f 	and.w	r3, r3, #15
 8001a4e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a50:	4a2b      	ldr	r2, [pc, #172]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a58:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d10d      	bne.n	8001a7c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a64:	e00a      	b.n	8001a7c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	2b04      	cmp	r3, #4
 8001a6a:	d102      	bne.n	8001a72 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a6c:	4b25      	ldr	r3, [pc, #148]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a6e:	61bb      	str	r3, [r7, #24]
 8001a70:	e004      	b.n	8001a7c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	2b08      	cmp	r3, #8
 8001a76:	d101      	bne.n	8001a7c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a78:	4b23      	ldr	r3, [pc, #140]	; (8001b08 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a7a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	2b0c      	cmp	r3, #12
 8001a80:	d134      	bne.n	8001aec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a82:	4b1e      	ldr	r3, [pc, #120]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	f003 0303 	and.w	r3, r3, #3
 8001a8a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	2b02      	cmp	r3, #2
 8001a90:	d003      	beq.n	8001a9a <HAL_RCC_GetSysClockFreq+0xa6>
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	2b03      	cmp	r3, #3
 8001a96:	d003      	beq.n	8001aa0 <HAL_RCC_GetSysClockFreq+0xac>
 8001a98:	e005      	b.n	8001aa6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001a9a:	4b1a      	ldr	r3, [pc, #104]	; (8001b04 <HAL_RCC_GetSysClockFreq+0x110>)
 8001a9c:	617b      	str	r3, [r7, #20]
      break;
 8001a9e:	e005      	b.n	8001aac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001aa0:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <HAL_RCC_GetSysClockFreq+0x114>)
 8001aa2:	617b      	str	r3, [r7, #20]
      break;
 8001aa4:	e002      	b.n	8001aac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	617b      	str	r3, [r7, #20]
      break;
 8001aaa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001aac:	4b13      	ldr	r3, [pc, #76]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	091b      	lsrs	r3, r3, #4
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001aba:	4b10      	ldr	r3, [pc, #64]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	0a1b      	lsrs	r3, r3, #8
 8001ac0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	fb03 f202 	mul.w	r2, r3, r2
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ad2:	4b0a      	ldr	r3, [pc, #40]	; (8001afc <HAL_RCC_GetSysClockFreq+0x108>)
 8001ad4:	68db      	ldr	r3, [r3, #12]
 8001ad6:	0e5b      	lsrs	r3, r3, #25
 8001ad8:	f003 0303 	and.w	r3, r3, #3
 8001adc:	3301      	adds	r3, #1
 8001ade:	005b      	lsls	r3, r3, #1
 8001ae0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001aec:	69bb      	ldr	r3, [r7, #24]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3724      	adds	r7, #36	; 0x24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000
 8001b00:	08005c68 	.word	0x08005c68
 8001b04:	00f42400 	.word	0x00f42400
 8001b08:	007a1200 	.word	0x007a1200

08001b0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b10:	4b03      	ldr	r3, [pc, #12]	; (8001b20 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b12:	681b      	ldr	r3, [r3, #0]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	20000004 	.word	0x20000004

08001b24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001b28:	f7ff fff0 	bl	8001b0c <HAL_RCC_GetHCLKFreq>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	4b06      	ldr	r3, [pc, #24]	; (8001b48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	0adb      	lsrs	r3, r3, #11
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	4904      	ldr	r1, [pc, #16]	; (8001b4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001b3a:	5ccb      	ldrb	r3, [r1, r3]
 8001b3c:	f003 031f 	and.w	r3, r3, #31
 8001b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	08005c60 	.word	0x08005c60

08001b50 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
 8001b58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	220f      	movs	r2, #15
 8001b5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001b60:	4b12      	ldr	r3, [pc, #72]	; (8001bac <HAL_RCC_GetClockConfig+0x5c>)
 8001b62:	689b      	ldr	r3, [r3, #8]
 8001b64:	f003 0203 	and.w	r2, r3, #3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001b6c:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <HAL_RCC_GetClockConfig+0x5c>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001b78:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_RCC_GetClockConfig+0x5c>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001b84:	4b09      	ldr	r3, [pc, #36]	; (8001bac <HAL_RCC_GetClockConfig+0x5c>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	08db      	lsrs	r3, r3, #3
 8001b8a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001b92:	4b07      	ldr	r3, [pc, #28]	; (8001bb0 <HAL_RCC_GetClockConfig+0x60>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0207 	and.w	r2, r3, #7
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	601a      	str	r2, [r3, #0]
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	40022000 	.word	0x40022000

08001bb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001bc0:	4b2a      	ldr	r3, [pc, #168]	; (8001c6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d003      	beq.n	8001bd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001bcc:	f7ff f9d2 	bl	8000f74 <HAL_PWREx_GetVoltageRange>
 8001bd0:	6178      	str	r0, [r7, #20]
 8001bd2:	e014      	b.n	8001bfe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bd4:	4b25      	ldr	r3, [pc, #148]	; (8001c6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd8:	4a24      	ldr	r2, [pc, #144]	; (8001c6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bda:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bde:	6593      	str	r3, [r2, #88]	; 0x58
 8001be0:	4b22      	ldr	r3, [pc, #136]	; (8001c6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001bec:	f7ff f9c2 	bl	8000f74 <HAL_PWREx_GetVoltageRange>
 8001bf0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001bf2:	4b1e      	ldr	r3, [pc, #120]	; (8001c6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	4a1d      	ldr	r2, [pc, #116]	; (8001c6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bfc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c04:	d10b      	bne.n	8001c1e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b80      	cmp	r3, #128	; 0x80
 8001c0a:	d919      	bls.n	8001c40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2ba0      	cmp	r3, #160	; 0xa0
 8001c10:	d902      	bls.n	8001c18 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c12:	2302      	movs	r3, #2
 8001c14:	613b      	str	r3, [r7, #16]
 8001c16:	e013      	b.n	8001c40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c18:	2301      	movs	r3, #1
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	e010      	b.n	8001c40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b80      	cmp	r3, #128	; 0x80
 8001c22:	d902      	bls.n	8001c2a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001c24:	2303      	movs	r3, #3
 8001c26:	613b      	str	r3, [r7, #16]
 8001c28:	e00a      	b.n	8001c40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b80      	cmp	r3, #128	; 0x80
 8001c2e:	d102      	bne.n	8001c36 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001c30:	2302      	movs	r3, #2
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	e004      	b.n	8001c40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b70      	cmp	r3, #112	; 0x70
 8001c3a:	d101      	bne.n	8001c40 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001c40:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f023 0207 	bic.w	r2, r3, #7
 8001c48:	4909      	ldr	r1, [pc, #36]	; (8001c70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001c50:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d001      	beq.n	8001c62 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e000      	b.n	8001c64 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	40022000 	.word	0x40022000

08001c74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e049      	b.n	8001d1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d106      	bne.n	8001ca0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 f841 	bl	8001d22 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3304      	adds	r3, #4
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	f000 f9f8 	bl	80020a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b083      	sub	sp, #12
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
	...

08001d38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b085      	sub	sp, #20
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d001      	beq.n	8001d50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e04f      	b.n	8001df0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2202      	movs	r2, #2
 8001d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68da      	ldr	r2, [r3, #12]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 0201 	orr.w	r2, r2, #1
 8001d66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a23      	ldr	r2, [pc, #140]	; (8001dfc <HAL_TIM_Base_Start_IT+0xc4>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d01d      	beq.n	8001dae <HAL_TIM_Base_Start_IT+0x76>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d7a:	d018      	beq.n	8001dae <HAL_TIM_Base_Start_IT+0x76>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1f      	ldr	r2, [pc, #124]	; (8001e00 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d013      	beq.n	8001dae <HAL_TIM_Base_Start_IT+0x76>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1e      	ldr	r2, [pc, #120]	; (8001e04 <HAL_TIM_Base_Start_IT+0xcc>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d00e      	beq.n	8001dae <HAL_TIM_Base_Start_IT+0x76>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a1c      	ldr	r2, [pc, #112]	; (8001e08 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d009      	beq.n	8001dae <HAL_TIM_Base_Start_IT+0x76>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a1b      	ldr	r2, [pc, #108]	; (8001e0c <HAL_TIM_Base_Start_IT+0xd4>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d004      	beq.n	8001dae <HAL_TIM_Base_Start_IT+0x76>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a19      	ldr	r2, [pc, #100]	; (8001e10 <HAL_TIM_Base_Start_IT+0xd8>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d115      	bne.n	8001dda <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <HAL_TIM_Base_Start_IT+0xdc>)
 8001db6:	4013      	ands	r3, r2
 8001db8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2b06      	cmp	r3, #6
 8001dbe:	d015      	beq.n	8001dec <HAL_TIM_Base_Start_IT+0xb4>
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dc6:	d011      	beq.n	8001dec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 0201 	orr.w	r2, r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dd8:	e008      	b.n	8001dec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f042 0201 	orr.w	r2, r2, #1
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	e000      	b.n	8001dee <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001dee:	2300      	movs	r3, #0
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	40012c00 	.word	0x40012c00
 8001e00:	40000400 	.word	0x40000400
 8001e04:	40000800 	.word	0x40000800
 8001e08:	40000c00 	.word	0x40000c00
 8001e0c:	40013400 	.word	0x40013400
 8001e10:	40014000 	.word	0x40014000
 8001e14:	00010007 	.word	0x00010007

08001e18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d122      	bne.n	8001e74 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	2b02      	cmp	r3, #2
 8001e3a:	d11b      	bne.n	8001e74 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f06f 0202 	mvn.w	r2, #2
 8001e44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	f003 0303 	and.w	r3, r3, #3
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f905 	bl	800206a <HAL_TIM_IC_CaptureCallback>
 8001e60:	e005      	b.n	8001e6e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f000 f8f7 	bl	8002056 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f000 f908 	bl	800207e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	f003 0304 	and.w	r3, r3, #4
 8001e7e:	2b04      	cmp	r3, #4
 8001e80:	d122      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	2b04      	cmp	r3, #4
 8001e8e:	d11b      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f06f 0204 	mvn.w	r2, #4
 8001e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f8db 	bl	800206a <HAL_TIM_IC_CaptureCallback>
 8001eb4:	e005      	b.n	8001ec2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f8cd 	bl	8002056 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f8de 	bl	800207e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	f003 0308 	and.w	r3, r3, #8
 8001ed2:	2b08      	cmp	r3, #8
 8001ed4:	d122      	bne.n	8001f1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	2b08      	cmp	r3, #8
 8001ee2:	d11b      	bne.n	8001f1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f06f 0208 	mvn.w	r2, #8
 8001eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	f003 0303 	and.w	r3, r3, #3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f8b1 	bl	800206a <HAL_TIM_IC_CaptureCallback>
 8001f08:	e005      	b.n	8001f16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f8a3 	bl	8002056 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f8b4 	bl	800207e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	f003 0310 	and.w	r3, r3, #16
 8001f26:	2b10      	cmp	r3, #16
 8001f28:	d122      	bne.n	8001f70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	f003 0310 	and.w	r3, r3, #16
 8001f34:	2b10      	cmp	r3, #16
 8001f36:	d11b      	bne.n	8001f70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f06f 0210 	mvn.w	r2, #16
 8001f40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2208      	movs	r2, #8
 8001f46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d003      	beq.n	8001f5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f887 	bl	800206a <HAL_TIM_IC_CaptureCallback>
 8001f5c:	e005      	b.n	8001f6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f879 	bl	8002056 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f000 f88a 	bl	800207e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	f003 0301 	and.w	r3, r3, #1
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d10e      	bne.n	8001f9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	f003 0301 	and.w	r3, r3, #1
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d107      	bne.n	8001f9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f06f 0201 	mvn.w	r2, #1
 8001f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7fe fb6a 	bl	8000670 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fa6:	2b80      	cmp	r3, #128	; 0x80
 8001fa8:	d10e      	bne.n	8001fc8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fb4:	2b80      	cmp	r3, #128	; 0x80
 8001fb6:	d107      	bne.n	8001fc8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f914 	bl	80021f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd6:	d10e      	bne.n	8001ff6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	68db      	ldr	r3, [r3, #12]
 8001fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fe2:	2b80      	cmp	r3, #128	; 0x80
 8001fe4:	d107      	bne.n	8001ff6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001fee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f000 f907 	bl	8002204 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	691b      	ldr	r3, [r3, #16]
 8001ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002000:	2b40      	cmp	r3, #64	; 0x40
 8002002:	d10e      	bne.n	8002022 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800200e:	2b40      	cmp	r3, #64	; 0x40
 8002010:	d107      	bne.n	8002022 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800201a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f000 f838 	bl	8002092 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	f003 0320 	and.w	r3, r3, #32
 800202c:	2b20      	cmp	r3, #32
 800202e:	d10e      	bne.n	800204e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	f003 0320 	and.w	r3, r3, #32
 800203a:	2b20      	cmp	r3, #32
 800203c:	d107      	bne.n	800204e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f06f 0220 	mvn.w	r2, #32
 8002046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f000 f8c7 	bl	80021dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800206a:	b480      	push	{r7}
 800206c:	b083      	sub	sp, #12
 800206e:	af00      	add	r7, sp, #0
 8002070:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002072:	bf00      	nop
 8002074:	370c      	adds	r7, #12
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr

0800207e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr

08002092 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002092:	b480      	push	{r7}
 8002094:	b083      	sub	sp, #12
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
	...

080020a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a40      	ldr	r2, [pc, #256]	; (80021bc <TIM_Base_SetConfig+0x114>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d013      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020c6:	d00f      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4a3d      	ldr	r2, [pc, #244]	; (80021c0 <TIM_Base_SetConfig+0x118>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d00b      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	4a3c      	ldr	r2, [pc, #240]	; (80021c4 <TIM_Base_SetConfig+0x11c>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d007      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a3b      	ldr	r2, [pc, #236]	; (80021c8 <TIM_Base_SetConfig+0x120>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d003      	beq.n	80020e8 <TIM_Base_SetConfig+0x40>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a3a      	ldr	r2, [pc, #232]	; (80021cc <TIM_Base_SetConfig+0x124>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d108      	bne.n	80020fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a2f      	ldr	r2, [pc, #188]	; (80021bc <TIM_Base_SetConfig+0x114>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d01f      	beq.n	8002142 <TIM_Base_SetConfig+0x9a>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002108:	d01b      	beq.n	8002142 <TIM_Base_SetConfig+0x9a>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a2c      	ldr	r2, [pc, #176]	; (80021c0 <TIM_Base_SetConfig+0x118>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d017      	beq.n	8002142 <TIM_Base_SetConfig+0x9a>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a2b      	ldr	r2, [pc, #172]	; (80021c4 <TIM_Base_SetConfig+0x11c>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d013      	beq.n	8002142 <TIM_Base_SetConfig+0x9a>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a2a      	ldr	r2, [pc, #168]	; (80021c8 <TIM_Base_SetConfig+0x120>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d00f      	beq.n	8002142 <TIM_Base_SetConfig+0x9a>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a29      	ldr	r2, [pc, #164]	; (80021cc <TIM_Base_SetConfig+0x124>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d00b      	beq.n	8002142 <TIM_Base_SetConfig+0x9a>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a28      	ldr	r2, [pc, #160]	; (80021d0 <TIM_Base_SetConfig+0x128>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d007      	beq.n	8002142 <TIM_Base_SetConfig+0x9a>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a27      	ldr	r2, [pc, #156]	; (80021d4 <TIM_Base_SetConfig+0x12c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d003      	beq.n	8002142 <TIM_Base_SetConfig+0x9a>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a26      	ldr	r2, [pc, #152]	; (80021d8 <TIM_Base_SetConfig+0x130>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d108      	bne.n	8002154 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002148:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	4313      	orrs	r3, r2
 8002152:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	4313      	orrs	r3, r2
 8002160:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	689a      	ldr	r2, [r3, #8]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4a10      	ldr	r2, [pc, #64]	; (80021bc <TIM_Base_SetConfig+0x114>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d00f      	beq.n	80021a0 <TIM_Base_SetConfig+0xf8>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a12      	ldr	r2, [pc, #72]	; (80021cc <TIM_Base_SetConfig+0x124>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d00b      	beq.n	80021a0 <TIM_Base_SetConfig+0xf8>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	4a11      	ldr	r2, [pc, #68]	; (80021d0 <TIM_Base_SetConfig+0x128>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d007      	beq.n	80021a0 <TIM_Base_SetConfig+0xf8>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	4a10      	ldr	r2, [pc, #64]	; (80021d4 <TIM_Base_SetConfig+0x12c>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d003      	beq.n	80021a0 <TIM_Base_SetConfig+0xf8>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	4a0f      	ldr	r2, [pc, #60]	; (80021d8 <TIM_Base_SetConfig+0x130>)
 800219c:	4293      	cmp	r3, r2
 800219e:	d103      	bne.n	80021a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	691a      	ldr	r2, [r3, #16]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2201      	movs	r2, #1
 80021ac:	615a      	str	r2, [r3, #20]
}
 80021ae:	bf00      	nop
 80021b0:	3714      	adds	r7, #20
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	40012c00 	.word	0x40012c00
 80021c0:	40000400 	.word	0x40000400
 80021c4:	40000800 	.word	0x40000800
 80021c8:	40000c00 	.word	0x40000c00
 80021cc:	40013400 	.word	0x40013400
 80021d0:	40014000 	.word	0x40014000
 80021d4:	40014400 	.word	0x40014400
 80021d8:	40014800 	.word	0x40014800

080021dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021f8:	bf00      	nop
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002222:	2300      	movs	r3, #0
 8002224:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800222a:	2b84      	cmp	r3, #132	; 0x84
 800222c:	d005      	beq.n	800223a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800222e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	4413      	add	r3, r2
 8002236:	3303      	adds	r3, #3
 8002238:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800223a:	68fb      	ldr	r3, [r7, #12]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr

08002248 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800224e:	f3ef 8305 	mrs	r3, IPSR
 8002252:	607b      	str	r3, [r7, #4]
  return(result);
 8002254:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8002256:	2b00      	cmp	r3, #0
 8002258:	bf14      	ite	ne
 800225a:	2301      	movne	r3, #1
 800225c:	2300      	moveq	r3, #0
 800225e:	b2db      	uxtb	r3, r3
}
 8002260:	4618      	mov	r0, r3
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002270:	f001 f926 	bl	80034c0 <vTaskStartScheduler>
  
  return osOK;
 8002274:	2300      	movs	r3, #0
}
 8002276:	4618      	mov	r0, r3
 8002278:	bd80      	pop	{r7, pc}

0800227a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800227a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800227c:	b089      	sub	sp, #36	; 0x24
 800227e:	af04      	add	r7, sp, #16
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	695b      	ldr	r3, [r3, #20]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d020      	beq.n	80022ce <osThreadCreate+0x54>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d01c      	beq.n	80022ce <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685c      	ldr	r4, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681d      	ldr	r5, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	691e      	ldr	r6, [r3, #16]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff ffb6 	bl	8002218 <makeFreeRtosPriority>
 80022ac:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80022b6:	9202      	str	r2, [sp, #8]
 80022b8:	9301      	str	r3, [sp, #4]
 80022ba:	9100      	str	r1, [sp, #0]
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	4632      	mov	r2, r6
 80022c0:	4629      	mov	r1, r5
 80022c2:	4620      	mov	r0, r4
 80022c4:	f000 ff1e 	bl	8003104 <xTaskCreateStatic>
 80022c8:	4603      	mov	r3, r0
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	e01c      	b.n	8002308 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685c      	ldr	r4, [r3, #4]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80022da:	b29e      	uxth	r6, r3
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff ff98 	bl	8002218 <makeFreeRtosPriority>
 80022e8:	4602      	mov	r2, r0
 80022ea:	f107 030c 	add.w	r3, r7, #12
 80022ee:	9301      	str	r3, [sp, #4]
 80022f0:	9200      	str	r2, [sp, #0]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	4632      	mov	r2, r6
 80022f6:	4629      	mov	r1, r5
 80022f8:	4620      	mov	r0, r4
 80022fa:	f000 ff60 	bl	80031be <xTaskCreate>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b01      	cmp	r3, #1
 8002302:	d001      	beq.n	8002308 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002304:	2300      	movs	r3, #0
 8002306:	e000      	b.n	800230a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002308:	68fb      	ldr	r3, [r7, #12]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002312 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <osDelay+0x16>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	e000      	b.n	800232a <osDelay+0x18>
 8002328:	2301      	movs	r3, #1
 800232a:	4618      	mov	r0, r3
 800232c:	f001 f894 	bl	8003458 <vTaskDelay>
  
  return osOK;
 8002330:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002332:	4618      	mov	r0, r3
 8002334:	3710      	adds	r7, #16
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}

0800233a <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800233a:	b580      	push	{r7, lr}
 800233c:	b086      	sub	sp, #24
 800233e:	af02      	add	r7, sp, #8
 8002340:	6078      	str	r0, [r7, #4]
 8002342:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d00f      	beq.n	800236c <osSemaphoreCreate+0x32>
    if (count == 1) {
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d10a      	bne.n	8002368 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	2203      	movs	r2, #3
 8002358:	9200      	str	r2, [sp, #0]
 800235a:	2200      	movs	r2, #0
 800235c:	2100      	movs	r1, #0
 800235e:	2001      	movs	r0, #1
 8002360:	f000 f9be 	bl	80026e0 <xQueueGenericCreateStatic>
 8002364:	4603      	mov	r3, r0
 8002366:	e016      	b.n	8002396 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8002368:	2300      	movs	r3, #0
 800236a:	e014      	b.n	8002396 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d110      	bne.n	8002394 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8002372:	2203      	movs	r2, #3
 8002374:	2100      	movs	r1, #0
 8002376:	2001      	movs	r0, #1
 8002378:	f000 fa2a 	bl	80027d0 <xQueueGenericCreate>
 800237c:	60f8      	str	r0, [r7, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <osSemaphoreCreate+0x56>
 8002384:	2300      	movs	r3, #0
 8002386:	2200      	movs	r2, #0
 8002388:	2100      	movs	r1, #0
 800238a:	68f8      	ldr	r0, [r7, #12]
 800238c:	f000 fa7a 	bl	8002884 <xQueueGenericSend>
      return sema;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	e000      	b.n	8002396 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8002394:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8002396:	4618      	mov	r0, r3
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
	...

080023a0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80023aa:	2300      	movs	r3, #0
 80023ac:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d101      	bne.n	80023b8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80023b4:	2380      	movs	r3, #128	; 0x80
 80023b6:	e03a      	b.n	800242e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c2:	d103      	bne.n	80023cc <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80023c4:	f04f 33ff 	mov.w	r3, #4294967295
 80023c8:	60fb      	str	r3, [r7, #12]
 80023ca:	e009      	b.n	80023e0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d006      	beq.n	80023e0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <osSemaphoreWait+0x40>
      ticks = 1;
 80023dc:	2301      	movs	r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80023e0:	f7ff ff32 	bl	8002248 <inHandlerMode>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d017      	beq.n	800241a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80023ea:	f107 0308 	add.w	r3, r7, #8
 80023ee:	461a      	mov	r2, r3
 80023f0:	2100      	movs	r1, #0
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 fcde 	bl	8002db4 <xQueueReceiveFromISR>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d001      	beq.n	8002402 <osSemaphoreWait+0x62>
      return osErrorOS;
 80023fe:	23ff      	movs	r3, #255	; 0xff
 8002400:	e015      	b.n	800242e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d011      	beq.n	800242c <osSemaphoreWait+0x8c>
 8002408:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <osSemaphoreWait+0x98>)
 800240a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	f3bf 8f4f 	dsb	sy
 8002414:	f3bf 8f6f 	isb	sy
 8002418:	e008      	b.n	800242c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800241a:	68f9      	ldr	r1, [r7, #12]
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 fbbd 	bl	8002b9c <xQueueSemaphoreTake>
 8002422:	4603      	mov	r3, r0
 8002424:	2b01      	cmp	r3, #1
 8002426:	d001      	beq.n	800242c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8002428:	23ff      	movs	r3, #255	; 0xff
 800242a:	e000      	b.n	800242e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3710      	adds	r7, #16
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	e000ed04 	.word	0xe000ed04

0800243c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8002444:	2300      	movs	r3, #0
 8002446:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8002448:	2300      	movs	r3, #0
 800244a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800244c:	f7ff fefc 	bl	8002248 <inHandlerMode>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d016      	beq.n	8002484 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8002456:	f107 0308 	add.w	r3, r7, #8
 800245a:	4619      	mov	r1, r3
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 fb0f 	bl	8002a80 <xQueueGiveFromISR>
 8002462:	4603      	mov	r3, r0
 8002464:	2b01      	cmp	r3, #1
 8002466:	d001      	beq.n	800246c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8002468:	23ff      	movs	r3, #255	; 0xff
 800246a:	e017      	b.n	800249c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d013      	beq.n	800249a <osSemaphoreRelease+0x5e>
 8002472:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <osSemaphoreRelease+0x68>)
 8002474:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	f3bf 8f4f 	dsb	sy
 800247e:	f3bf 8f6f 	isb	sy
 8002482:	e00a      	b.n	800249a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8002484:	2300      	movs	r3, #0
 8002486:	2200      	movs	r2, #0
 8002488:	2100      	movs	r1, #0
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 f9fa 	bl	8002884 <xQueueGenericSend>
 8002490:	4603      	mov	r3, r0
 8002492:	2b01      	cmp	r3, #1
 8002494:	d001      	beq.n	800249a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8002496:	23ff      	movs	r3, #255	; 0xff
 8002498:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800249a:	68fb      	ldr	r3, [r7, #12]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	e000ed04 	.word	0xe000ed04

080024a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f103 0208 	add.w	r2, r3, #8
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f04f 32ff 	mov.w	r2, #4294967295
 80024c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f103 0208 	add.w	r2, r3, #8
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f103 0208 	add.w	r2, r3, #8
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002502:	b480      	push	{r7}
 8002504:	b085      	sub	sp, #20
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
 800250a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	1c5a      	adds	r2, r3, #1
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	601a      	str	r2, [r3, #0]
}
 800253e:	bf00      	nop
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr

0800254a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800254a:	b480      	push	{r7}
 800254c:	b085      	sub	sp, #20
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
 8002552:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002560:	d103      	bne.n	800256a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	e00c      	b.n	8002584 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	3308      	adds	r3, #8
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	e002      	b.n	8002578 <vListInsert+0x2e>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	60fb      	str	r3, [r7, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	68ba      	ldr	r2, [r7, #8]
 8002580:	429a      	cmp	r2, r3
 8002582:	d2f6      	bcs.n	8002572 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	685a      	ldr	r2, [r3, #4]
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	1c5a      	adds	r2, r3, #1
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	601a      	str	r2, [r3, #0]
}
 80025b0:	bf00      	nop
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	6892      	ldr	r2, [r2, #8]
 80025d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6852      	ldr	r2, [r2, #4]
 80025dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d103      	bne.n	80025f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	1e5a      	subs	r2, r3, #1
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d10a      	bne.n	800263a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002628:	f383 8811 	msr	BASEPRI, r3
 800262c:	f3bf 8f6f 	isb	sy
 8002630:	f3bf 8f4f 	dsb	sy
 8002634:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002636:	bf00      	nop
 8002638:	e7fe      	b.n	8002638 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800263a:	f001 fea3 	bl	8004384 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002646:	68f9      	ldr	r1, [r7, #12]
 8002648:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800264a:	fb01 f303 	mul.w	r3, r1, r3
 800264e:	441a      	add	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800266a:	3b01      	subs	r3, #1
 800266c:	68f9      	ldr	r1, [r7, #12]
 800266e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002670:	fb01 f303 	mul.w	r3, r1, r3
 8002674:	441a      	add	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	22ff      	movs	r2, #255	; 0xff
 800267e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	22ff      	movs	r2, #255	; 0xff
 8002686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d114      	bne.n	80026ba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	691b      	ldr	r3, [r3, #16]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d01a      	beq.n	80026ce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	3310      	adds	r3, #16
 800269c:	4618      	mov	r0, r3
 800269e:	f001 f961 	bl	8003964 <xTaskRemoveFromEventList>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d012      	beq.n	80026ce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80026a8:	4b0c      	ldr	r3, [pc, #48]	; (80026dc <xQueueGenericReset+0xcc>)
 80026aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	f3bf 8f4f 	dsb	sy
 80026b4:	f3bf 8f6f 	isb	sy
 80026b8:	e009      	b.n	80026ce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	3310      	adds	r3, #16
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff fef2 	bl	80024a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	3324      	adds	r3, #36	; 0x24
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff feed 	bl	80024a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80026ce:	f001 fe89 	bl	80043e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80026d2:	2301      	movs	r3, #1
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	e000ed04 	.word	0xe000ed04

080026e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b08e      	sub	sp, #56	; 0x38
 80026e4:	af02      	add	r7, sp, #8
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
 80026ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d10a      	bne.n	800270a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80026f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f8:	f383 8811 	msr	BASEPRI, r3
 80026fc:	f3bf 8f6f 	isb	sy
 8002700:	f3bf 8f4f 	dsb	sy
 8002704:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002706:	bf00      	nop
 8002708:	e7fe      	b.n	8002708 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10a      	bne.n	8002726 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002714:	f383 8811 	msr	BASEPRI, r3
 8002718:	f3bf 8f6f 	isb	sy
 800271c:	f3bf 8f4f 	dsb	sy
 8002720:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002722:	bf00      	nop
 8002724:	e7fe      	b.n	8002724 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <xQueueGenericCreateStatic+0x52>
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <xQueueGenericCreateStatic+0x56>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <xQueueGenericCreateStatic+0x58>
 8002736:	2300      	movs	r3, #0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10a      	bne.n	8002752 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800273c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002740:	f383 8811 	msr	BASEPRI, r3
 8002744:	f3bf 8f6f 	isb	sy
 8002748:	f3bf 8f4f 	dsb	sy
 800274c:	623b      	str	r3, [r7, #32]
}
 800274e:	bf00      	nop
 8002750:	e7fe      	b.n	8002750 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <xQueueGenericCreateStatic+0x7e>
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <xQueueGenericCreateStatic+0x82>
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <xQueueGenericCreateStatic+0x84>
 8002762:	2300      	movs	r3, #0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d10a      	bne.n	800277e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800276c:	f383 8811 	msr	BASEPRI, r3
 8002770:	f3bf 8f6f 	isb	sy
 8002774:	f3bf 8f4f 	dsb	sy
 8002778:	61fb      	str	r3, [r7, #28]
}
 800277a:	bf00      	nop
 800277c:	e7fe      	b.n	800277c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800277e:	2348      	movs	r3, #72	; 0x48
 8002780:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	2b48      	cmp	r3, #72	; 0x48
 8002786:	d00a      	beq.n	800279e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800278c:	f383 8811 	msr	BASEPRI, r3
 8002790:	f3bf 8f6f 	isb	sy
 8002794:	f3bf 8f4f 	dsb	sy
 8002798:	61bb      	str	r3, [r7, #24]
}
 800279a:	bf00      	nop
 800279c:	e7fe      	b.n	800279c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800279e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80027a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d00d      	beq.n	80027c6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80027aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80027b2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80027b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	4613      	mov	r3, r2
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	68b9      	ldr	r1, [r7, #8]
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 f83f 	bl	8002844 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80027c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3730      	adds	r7, #48	; 0x30
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}

080027d0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08a      	sub	sp, #40	; 0x28
 80027d4:	af02      	add	r7, sp, #8
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	4613      	mov	r3, r2
 80027dc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10a      	bne.n	80027fa <xQueueGenericCreate+0x2a>
	__asm volatile
 80027e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e8:	f383 8811 	msr	BASEPRI, r3
 80027ec:	f3bf 8f6f 	isb	sy
 80027f0:	f3bf 8f4f 	dsb	sy
 80027f4:	613b      	str	r3, [r7, #16]
}
 80027f6:	bf00      	nop
 80027f8:	e7fe      	b.n	80027f8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	68ba      	ldr	r2, [r7, #8]
 80027fe:	fb02 f303 	mul.w	r3, r2, r3
 8002802:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	3348      	adds	r3, #72	; 0x48
 8002808:	4618      	mov	r0, r3
 800280a:	f001 fedd 	bl	80045c8 <pvPortMalloc>
 800280e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d011      	beq.n	800283a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	3348      	adds	r3, #72	; 0x48
 800281e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002828:	79fa      	ldrb	r2, [r7, #7]
 800282a:	69bb      	ldr	r3, [r7, #24]
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	4613      	mov	r3, r2
 8002830:	697a      	ldr	r2, [r7, #20]
 8002832:	68b9      	ldr	r1, [r7, #8]
 8002834:	68f8      	ldr	r0, [r7, #12]
 8002836:	f000 f805 	bl	8002844 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800283a:	69bb      	ldr	r3, [r7, #24]
	}
 800283c:	4618      	mov	r0, r3
 800283e:	3720      	adds	r7, #32
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}

08002844 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
 8002850:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d103      	bne.n	8002860 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	601a      	str	r2, [r3, #0]
 800285e:	e002      	b.n	8002866 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	68fa      	ldr	r2, [r7, #12]
 800286a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002872:	2101      	movs	r1, #1
 8002874:	69b8      	ldr	r0, [r7, #24]
 8002876:	f7ff fecb 	bl	8002610 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b08e      	sub	sp, #56	; 0x38
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002892:	2300      	movs	r3, #0
 8002894:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800289a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800289c:	2b00      	cmp	r3, #0
 800289e:	d10a      	bne.n	80028b6 <xQueueGenericSend+0x32>
	__asm volatile
 80028a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028a4:	f383 8811 	msr	BASEPRI, r3
 80028a8:	f3bf 8f6f 	isb	sy
 80028ac:	f3bf 8f4f 	dsb	sy
 80028b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80028b2:	bf00      	nop
 80028b4:	e7fe      	b.n	80028b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d103      	bne.n	80028c4 <xQueueGenericSend+0x40>
 80028bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <xQueueGenericSend+0x44>
 80028c4:	2301      	movs	r3, #1
 80028c6:	e000      	b.n	80028ca <xQueueGenericSend+0x46>
 80028c8:	2300      	movs	r3, #0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d10a      	bne.n	80028e4 <xQueueGenericSend+0x60>
	__asm volatile
 80028ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028d2:	f383 8811 	msr	BASEPRI, r3
 80028d6:	f3bf 8f6f 	isb	sy
 80028da:	f3bf 8f4f 	dsb	sy
 80028de:	627b      	str	r3, [r7, #36]	; 0x24
}
 80028e0:	bf00      	nop
 80028e2:	e7fe      	b.n	80028e2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d103      	bne.n	80028f2 <xQueueGenericSend+0x6e>
 80028ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d101      	bne.n	80028f6 <xQueueGenericSend+0x72>
 80028f2:	2301      	movs	r3, #1
 80028f4:	e000      	b.n	80028f8 <xQueueGenericSend+0x74>
 80028f6:	2300      	movs	r3, #0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10a      	bne.n	8002912 <xQueueGenericSend+0x8e>
	__asm volatile
 80028fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002900:	f383 8811 	msr	BASEPRI, r3
 8002904:	f3bf 8f6f 	isb	sy
 8002908:	f3bf 8f4f 	dsb	sy
 800290c:	623b      	str	r3, [r7, #32]
}
 800290e:	bf00      	nop
 8002910:	e7fe      	b.n	8002910 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002912:	f001 f9e7 	bl	8003ce4 <xTaskGetSchedulerState>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d102      	bne.n	8002922 <xQueueGenericSend+0x9e>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <xQueueGenericSend+0xa2>
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <xQueueGenericSend+0xa4>
 8002926:	2300      	movs	r3, #0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d10a      	bne.n	8002942 <xQueueGenericSend+0xbe>
	__asm volatile
 800292c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002930:	f383 8811 	msr	BASEPRI, r3
 8002934:	f3bf 8f6f 	isb	sy
 8002938:	f3bf 8f4f 	dsb	sy
 800293c:	61fb      	str	r3, [r7, #28]
}
 800293e:	bf00      	nop
 8002940:	e7fe      	b.n	8002940 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002942:	f001 fd1f 	bl	8004384 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800294a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800294c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800294e:	429a      	cmp	r2, r3
 8002950:	d302      	bcc.n	8002958 <xQueueGenericSend+0xd4>
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	2b02      	cmp	r3, #2
 8002956:	d129      	bne.n	80029ac <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	68b9      	ldr	r1, [r7, #8]
 800295c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800295e:	f000 fac1 	bl	8002ee4 <prvCopyDataToQueue>
 8002962:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002968:	2b00      	cmp	r3, #0
 800296a:	d010      	beq.n	800298e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800296c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800296e:	3324      	adds	r3, #36	; 0x24
 8002970:	4618      	mov	r0, r3
 8002972:	f000 fff7 	bl	8003964 <xTaskRemoveFromEventList>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d013      	beq.n	80029a4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800297c:	4b3f      	ldr	r3, [pc, #252]	; (8002a7c <xQueueGenericSend+0x1f8>)
 800297e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002982:	601a      	str	r2, [r3, #0]
 8002984:	f3bf 8f4f 	dsb	sy
 8002988:	f3bf 8f6f 	isb	sy
 800298c:	e00a      	b.n	80029a4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800298e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002990:	2b00      	cmp	r3, #0
 8002992:	d007      	beq.n	80029a4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002994:	4b39      	ldr	r3, [pc, #228]	; (8002a7c <xQueueGenericSend+0x1f8>)
 8002996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	f3bf 8f4f 	dsb	sy
 80029a0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80029a4:	f001 fd1e 	bl	80043e4 <vPortExitCritical>
				return pdPASS;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e063      	b.n	8002a74 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d103      	bne.n	80029ba <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80029b2:	f001 fd17 	bl	80043e4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80029b6:	2300      	movs	r3, #0
 80029b8:	e05c      	b.n	8002a74 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80029ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d106      	bne.n	80029ce <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80029c0:	f107 0314 	add.w	r3, r7, #20
 80029c4:	4618      	mov	r0, r3
 80029c6:	f001 f82f 	bl	8003a28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80029ca:	2301      	movs	r3, #1
 80029cc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80029ce:	f001 fd09 	bl	80043e4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80029d2:	f000 fddf 	bl	8003594 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80029d6:	f001 fcd5 	bl	8004384 <vPortEnterCritical>
 80029da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80029e0:	b25b      	sxtb	r3, r3
 80029e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029e6:	d103      	bne.n	80029f0 <xQueueGenericSend+0x16c>
 80029e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029f6:	b25b      	sxtb	r3, r3
 80029f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fc:	d103      	bne.n	8002a06 <xQueueGenericSend+0x182>
 80029fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002a06:	f001 fced 	bl	80043e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002a0a:	1d3a      	adds	r2, r7, #4
 8002a0c:	f107 0314 	add.w	r3, r7, #20
 8002a10:	4611      	mov	r1, r2
 8002a12:	4618      	mov	r0, r3
 8002a14:	f001 f81e 	bl	8003a54 <xTaskCheckForTimeOut>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d124      	bne.n	8002a68 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002a1e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a20:	f000 fb58 	bl	80030d4 <prvIsQueueFull>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d018      	beq.n	8002a5c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002a2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a2c:	3310      	adds	r3, #16
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	4611      	mov	r1, r2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 ff72 	bl	800391c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002a38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a3a:	f000 fae3 	bl	8003004 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002a3e:	f000 fdb7 	bl	80035b0 <xTaskResumeAll>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f47f af7c 	bne.w	8002942 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002a4a:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <xQueueGenericSend+0x1f8>)
 8002a4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	f3bf 8f4f 	dsb	sy
 8002a56:	f3bf 8f6f 	isb	sy
 8002a5a:	e772      	b.n	8002942 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002a5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a5e:	f000 fad1 	bl	8003004 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002a62:	f000 fda5 	bl	80035b0 <xTaskResumeAll>
 8002a66:	e76c      	b.n	8002942 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002a68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002a6a:	f000 facb 	bl	8003004 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002a6e:	f000 fd9f 	bl	80035b0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002a72:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3738      	adds	r7, #56	; 0x38
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	e000ed04 	.word	0xe000ed04

08002a80 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08e      	sub	sp, #56	; 0x38
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
 8002a88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8002a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10a      	bne.n	8002aaa <xQueueGiveFromISR+0x2a>
	__asm volatile
 8002a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a98:	f383 8811 	msr	BASEPRI, r3
 8002a9c:	f3bf 8f6f 	isb	sy
 8002aa0:	f3bf 8f4f 	dsb	sy
 8002aa4:	623b      	str	r3, [r7, #32]
}
 8002aa6:	bf00      	nop
 8002aa8:	e7fe      	b.n	8002aa8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d00a      	beq.n	8002ac8 <xQueueGiveFromISR+0x48>
	__asm volatile
 8002ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ab6:	f383 8811 	msr	BASEPRI, r3
 8002aba:	f3bf 8f6f 	isb	sy
 8002abe:	f3bf 8f4f 	dsb	sy
 8002ac2:	61fb      	str	r3, [r7, #28]
}
 8002ac4:	bf00      	nop
 8002ac6:	e7fe      	b.n	8002ac6 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d103      	bne.n	8002ad8 <xQueueGiveFromISR+0x58>
 8002ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d101      	bne.n	8002adc <xQueueGiveFromISR+0x5c>
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e000      	b.n	8002ade <xQueueGiveFromISR+0x5e>
 8002adc:	2300      	movs	r3, #0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10a      	bne.n	8002af8 <xQueueGiveFromISR+0x78>
	__asm volatile
 8002ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae6:	f383 8811 	msr	BASEPRI, r3
 8002aea:	f3bf 8f6f 	isb	sy
 8002aee:	f3bf 8f4f 	dsb	sy
 8002af2:	61bb      	str	r3, [r7, #24]
}
 8002af4:	bf00      	nop
 8002af6:	e7fe      	b.n	8002af6 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002af8:	f001 fd26 	bl	8004548 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002afc:	f3ef 8211 	mrs	r2, BASEPRI
 8002b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b04:	f383 8811 	msr	BASEPRI, r3
 8002b08:	f3bf 8f6f 	isb	sy
 8002b0c:	f3bf 8f4f 	dsb	sy
 8002b10:	617a      	str	r2, [r7, #20]
 8002b12:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002b14:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002b16:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b1c:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8002b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d22b      	bcs.n	8002b80 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b34:	1c5a      	adds	r2, r3, #1
 8002b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b38:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002b3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b42:	d112      	bne.n	8002b6a <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d016      	beq.n	8002b7a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b4e:	3324      	adds	r3, #36	; 0x24
 8002b50:	4618      	mov	r0, r3
 8002b52:	f000 ff07 	bl	8003964 <xTaskRemoveFromEventList>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d00e      	beq.n	8002b7a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00b      	beq.n	8002b7a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	2201      	movs	r2, #1
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	e007      	b.n	8002b7a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002b6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b6e:	3301      	adds	r3, #1
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	b25a      	sxtb	r2, r3
 8002b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	637b      	str	r3, [r7, #52]	; 0x34
 8002b7e:	e001      	b.n	8002b84 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002b80:	2300      	movs	r3, #0
 8002b82:	637b      	str	r3, [r7, #52]	; 0x34
 8002b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b86:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002b8e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3738      	adds	r7, #56	; 0x38
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
	...

08002b9c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b08e      	sub	sp, #56	; 0x38
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
 8002ba4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10a      	bne.n	8002bce <xQueueSemaphoreTake+0x32>
	__asm volatile
 8002bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bbc:	f383 8811 	msr	BASEPRI, r3
 8002bc0:	f3bf 8f6f 	isb	sy
 8002bc4:	f3bf 8f4f 	dsb	sy
 8002bc8:	623b      	str	r3, [r7, #32]
}
 8002bca:	bf00      	nop
 8002bcc:	e7fe      	b.n	8002bcc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8002bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d00a      	beq.n	8002bec <xQueueSemaphoreTake+0x50>
	__asm volatile
 8002bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bda:	f383 8811 	msr	BASEPRI, r3
 8002bde:	f3bf 8f6f 	isb	sy
 8002be2:	f3bf 8f4f 	dsb	sy
 8002be6:	61fb      	str	r3, [r7, #28]
}
 8002be8:	bf00      	nop
 8002bea:	e7fe      	b.n	8002bea <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002bec:	f001 f87a 	bl	8003ce4 <xTaskGetSchedulerState>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d102      	bne.n	8002bfc <xQueueSemaphoreTake+0x60>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d101      	bne.n	8002c00 <xQueueSemaphoreTake+0x64>
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e000      	b.n	8002c02 <xQueueSemaphoreTake+0x66>
 8002c00:	2300      	movs	r3, #0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10a      	bne.n	8002c1c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8002c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c0a:	f383 8811 	msr	BASEPRI, r3
 8002c0e:	f3bf 8f6f 	isb	sy
 8002c12:	f3bf 8f4f 	dsb	sy
 8002c16:	61bb      	str	r3, [r7, #24]
}
 8002c18:	bf00      	nop
 8002c1a:	e7fe      	b.n	8002c1a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002c1c:	f001 fbb2 	bl	8004384 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c24:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d024      	beq.n	8002c76 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2e:	1e5a      	subs	r2, r3, #1
 8002c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c32:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002c34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d104      	bne.n	8002c46 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002c3c:	f001 f9fa 	bl	8004034 <pvTaskIncrementMutexHeldCount>
 8002c40:	4602      	mov	r2, r0
 8002c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c44:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00f      	beq.n	8002c6e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c50:	3310      	adds	r3, #16
 8002c52:	4618      	mov	r0, r3
 8002c54:	f000 fe86 	bl	8003964 <xTaskRemoveFromEventList>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d007      	beq.n	8002c6e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002c5e:	4b54      	ldr	r3, [pc, #336]	; (8002db0 <xQueueSemaphoreTake+0x214>)
 8002c60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	f3bf 8f4f 	dsb	sy
 8002c6a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002c6e:	f001 fbb9 	bl	80043e4 <vPortExitCritical>
				return pdPASS;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e097      	b.n	8002da6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d111      	bne.n	8002ca0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8002c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00a      	beq.n	8002c98 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8002c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c86:	f383 8811 	msr	BASEPRI, r3
 8002c8a:	f3bf 8f6f 	isb	sy
 8002c8e:	f3bf 8f4f 	dsb	sy
 8002c92:	617b      	str	r3, [r7, #20]
}
 8002c94:	bf00      	nop
 8002c96:	e7fe      	b.n	8002c96 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8002c98:	f001 fba4 	bl	80043e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e082      	b.n	8002da6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d106      	bne.n	8002cb4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ca6:	f107 030c 	add.w	r3, r7, #12
 8002caa:	4618      	mov	r0, r3
 8002cac:	f000 febc 	bl	8003a28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002cb4:	f001 fb96 	bl	80043e4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002cb8:	f000 fc6c 	bl	8003594 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002cbc:	f001 fb62 	bl	8004384 <vPortEnterCritical>
 8002cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cc2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002cc6:	b25b      	sxtb	r3, r3
 8002cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ccc:	d103      	bne.n	8002cd6 <xQueueSemaphoreTake+0x13a>
 8002cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002cdc:	b25b      	sxtb	r3, r3
 8002cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce2:	d103      	bne.n	8002cec <xQueueSemaphoreTake+0x150>
 8002ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002cec:	f001 fb7a 	bl	80043e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002cf0:	463a      	mov	r2, r7
 8002cf2:	f107 030c 	add.w	r3, r7, #12
 8002cf6:	4611      	mov	r1, r2
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 feab 	bl	8003a54 <xTaskCheckForTimeOut>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d132      	bne.n	8002d6a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d06:	f000 f9cf 	bl	80030a8 <prvIsQueueEmpty>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d026      	beq.n	8002d5e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002d10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d109      	bne.n	8002d2c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8002d18:	f001 fb34 	bl	8004384 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f000 fffd 	bl	8003d20 <xTaskPriorityInherit>
 8002d26:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8002d28:	f001 fb5c 	bl	80043e4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d2e:	3324      	adds	r3, #36	; 0x24
 8002d30:	683a      	ldr	r2, [r7, #0]
 8002d32:	4611      	mov	r1, r2
 8002d34:	4618      	mov	r0, r3
 8002d36:	f000 fdf1 	bl	800391c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002d3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d3c:	f000 f962 	bl	8003004 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002d40:	f000 fc36 	bl	80035b0 <xTaskResumeAll>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f47f af68 	bne.w	8002c1c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8002d4c:	4b18      	ldr	r3, [pc, #96]	; (8002db0 <xQueueSemaphoreTake+0x214>)
 8002d4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	f3bf 8f4f 	dsb	sy
 8002d58:	f3bf 8f6f 	isb	sy
 8002d5c:	e75e      	b.n	8002c1c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8002d5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d60:	f000 f950 	bl	8003004 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d64:	f000 fc24 	bl	80035b0 <xTaskResumeAll>
 8002d68:	e758      	b.n	8002c1c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8002d6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d6c:	f000 f94a 	bl	8003004 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d70:	f000 fc1e 	bl	80035b0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d74:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d76:	f000 f997 	bl	80030a8 <prvIsQueueEmpty>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f43f af4d 	beq.w	8002c1c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8002d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00d      	beq.n	8002da4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8002d88:	f001 fafc 	bl	8004384 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002d8c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002d8e:	f000 f891 	bl	8002eb4 <prvGetDisinheritPriorityAfterTimeout>
 8002d92:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f001 f8bc 	bl	8003f18 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8002da0:	f001 fb20 	bl	80043e4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002da4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3738      	adds	r7, #56	; 0x38
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	e000ed04 	.word	0xe000ed04

08002db4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b08e      	sub	sp, #56	; 0x38
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d10a      	bne.n	8002de0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8002dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dce:	f383 8811 	msr	BASEPRI, r3
 8002dd2:	f3bf 8f6f 	isb	sy
 8002dd6:	f3bf 8f4f 	dsb	sy
 8002dda:	623b      	str	r3, [r7, #32]
}
 8002ddc:	bf00      	nop
 8002dde:	e7fe      	b.n	8002dde <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d103      	bne.n	8002dee <xQueueReceiveFromISR+0x3a>
 8002de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <xQueueReceiveFromISR+0x3e>
 8002dee:	2301      	movs	r3, #1
 8002df0:	e000      	b.n	8002df4 <xQueueReceiveFromISR+0x40>
 8002df2:	2300      	movs	r3, #0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d10a      	bne.n	8002e0e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8002df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dfc:	f383 8811 	msr	BASEPRI, r3
 8002e00:	f3bf 8f6f 	isb	sy
 8002e04:	f3bf 8f4f 	dsb	sy
 8002e08:	61fb      	str	r3, [r7, #28]
}
 8002e0a:	bf00      	nop
 8002e0c:	e7fe      	b.n	8002e0c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002e0e:	f001 fb9b 	bl	8004548 <vPortValidateInterruptPriority>
	__asm volatile
 8002e12:	f3ef 8211 	mrs	r2, BASEPRI
 8002e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e1a:	f383 8811 	msr	BASEPRI, r3
 8002e1e:	f3bf 8f6f 	isb	sy
 8002e22:	f3bf 8f4f 	dsb	sy
 8002e26:	61ba      	str	r2, [r7, #24]
 8002e28:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8002e2a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e32:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d02f      	beq.n	8002e9a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8002e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002e44:	68b9      	ldr	r1, [r7, #8]
 8002e46:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002e48:	f000 f8b6 	bl	8002fb8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e4e:	1e5a      	subs	r2, r3, #1
 8002e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e52:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8002e54:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8002e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e5c:	d112      	bne.n	8002e84 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e60:	691b      	ldr	r3, [r3, #16]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d016      	beq.n	8002e94 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e68:	3310      	adds	r3, #16
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f000 fd7a 	bl	8003964 <xTaskRemoveFromEventList>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00e      	beq.n	8002e94 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00b      	beq.n	8002e94 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	601a      	str	r2, [r3, #0]
 8002e82:	e007      	b.n	8002e94 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8002e84:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002e88:	3301      	adds	r3, #1
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	b25a      	sxtb	r2, r3
 8002e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8002e94:	2301      	movs	r3, #1
 8002e96:	637b      	str	r3, [r7, #52]	; 0x34
 8002e98:	e001      	b.n	8002e9e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	637b      	str	r3, [r7, #52]	; 0x34
 8002e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ea0:	613b      	str	r3, [r7, #16]
	__asm volatile
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	f383 8811 	msr	BASEPRI, r3
}
 8002ea8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002eaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3738      	adds	r7, #56	; 0x38
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d006      	beq.n	8002ed2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f1c3 0307 	rsb	r3, r3, #7
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	e001      	b.n	8002ed6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
	}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3714      	adds	r7, #20
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ef8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10d      	bne.n	8002f1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d14d      	bne.n	8002fa6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f000 ff7c 	bl	8003e0c <xTaskPriorityDisinherit>
 8002f14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
 8002f1c:	e043      	b.n	8002fa6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d119      	bne.n	8002f58 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6858      	ldr	r0, [r3, #4]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	68b9      	ldr	r1, [r7, #8]
 8002f30:	f001 fe57 	bl	8004be2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3c:	441a      	add	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	685a      	ldr	r2, [r3, #4]
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d32b      	bcc.n	8002fa6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	605a      	str	r2, [r3, #4]
 8002f56:	e026      	b.n	8002fa6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	68d8      	ldr	r0, [r3, #12]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f60:	461a      	mov	r2, r3
 8002f62:	68b9      	ldr	r1, [r7, #8]
 8002f64:	f001 fe3d 	bl	8004be2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	68da      	ldr	r2, [r3, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f70:	425b      	negs	r3, r3
 8002f72:	441a      	add	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	68da      	ldr	r2, [r3, #12]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d207      	bcs.n	8002f94 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8c:	425b      	negs	r3, r3
 8002f8e:	441a      	add	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d105      	bne.n	8002fa6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d002      	beq.n	8002fa6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1c5a      	adds	r2, r3, #1
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002fae:	697b      	ldr	r3, [r7, #20]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d018      	beq.n	8002ffc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	68da      	ldr	r2, [r3, #12]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	441a      	add	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	68da      	ldr	r2, [r3, #12]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d303      	bcc.n	8002fec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68d9      	ldr	r1, [r3, #12]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	6838      	ldr	r0, [r7, #0]
 8002ff8:	f001 fdf3 	bl	8004be2 <memcpy>
	}
}
 8002ffc:	bf00      	nop
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800300c:	f001 f9ba 	bl	8004384 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003016:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003018:	e011      	b.n	800303e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301e:	2b00      	cmp	r3, #0
 8003020:	d012      	beq.n	8003048 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	3324      	adds	r3, #36	; 0x24
 8003026:	4618      	mov	r0, r3
 8003028:	f000 fc9c 	bl	8003964 <xTaskRemoveFromEventList>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d001      	beq.n	8003036 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003032:	f000 fd71 	bl	8003b18 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003036:	7bfb      	ldrb	r3, [r7, #15]
 8003038:	3b01      	subs	r3, #1
 800303a:	b2db      	uxtb	r3, r3
 800303c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800303e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003042:	2b00      	cmp	r3, #0
 8003044:	dce9      	bgt.n	800301a <prvUnlockQueue+0x16>
 8003046:	e000      	b.n	800304a <prvUnlockQueue+0x46>
					break;
 8003048:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	22ff      	movs	r2, #255	; 0xff
 800304e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003052:	f001 f9c7 	bl	80043e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003056:	f001 f995 	bl	8004384 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003060:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003062:	e011      	b.n	8003088 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d012      	beq.n	8003092 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	3310      	adds	r3, #16
 8003070:	4618      	mov	r0, r3
 8003072:	f000 fc77 	bl	8003964 <xTaskRemoveFromEventList>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800307c:	f000 fd4c 	bl	8003b18 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003080:	7bbb      	ldrb	r3, [r7, #14]
 8003082:	3b01      	subs	r3, #1
 8003084:	b2db      	uxtb	r3, r3
 8003086:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003088:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800308c:	2b00      	cmp	r3, #0
 800308e:	dce9      	bgt.n	8003064 <prvUnlockQueue+0x60>
 8003090:	e000      	b.n	8003094 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003092:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	22ff      	movs	r2, #255	; 0xff
 8003098:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800309c:	f001 f9a2 	bl	80043e4 <vPortExitCritical>
}
 80030a0:	bf00      	nop
 80030a2:	3710      	adds	r7, #16
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b084      	sub	sp, #16
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80030b0:	f001 f968 	bl	8004384 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d102      	bne.n	80030c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80030bc:	2301      	movs	r3, #1
 80030be:	60fb      	str	r3, [r7, #12]
 80030c0:	e001      	b.n	80030c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80030c2:	2300      	movs	r3, #0
 80030c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80030c6:	f001 f98d 	bl	80043e4 <vPortExitCritical>

	return xReturn;
 80030ca:	68fb      	ldr	r3, [r7, #12]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3710      	adds	r7, #16
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80030dc:	f001 f952 	bl	8004384 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d102      	bne.n	80030f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80030ec:	2301      	movs	r3, #1
 80030ee:	60fb      	str	r3, [r7, #12]
 80030f0:	e001      	b.n	80030f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80030f2:	2300      	movs	r3, #0
 80030f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80030f6:	f001 f975 	bl	80043e4 <vPortExitCritical>

	return xReturn;
 80030fa:	68fb      	ldr	r3, [r7, #12]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3710      	adds	r7, #16
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003104:	b580      	push	{r7, lr}
 8003106:	b08e      	sub	sp, #56	; 0x38
 8003108:	af04      	add	r7, sp, #16
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]
 8003110:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003114:	2b00      	cmp	r3, #0
 8003116:	d10a      	bne.n	800312e <xTaskCreateStatic+0x2a>
	__asm volatile
 8003118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800311c:	f383 8811 	msr	BASEPRI, r3
 8003120:	f3bf 8f6f 	isb	sy
 8003124:	f3bf 8f4f 	dsb	sy
 8003128:	623b      	str	r3, [r7, #32]
}
 800312a:	bf00      	nop
 800312c:	e7fe      	b.n	800312c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800312e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10a      	bne.n	800314a <xTaskCreateStatic+0x46>
	__asm volatile
 8003134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003138:	f383 8811 	msr	BASEPRI, r3
 800313c:	f3bf 8f6f 	isb	sy
 8003140:	f3bf 8f4f 	dsb	sy
 8003144:	61fb      	str	r3, [r7, #28]
}
 8003146:	bf00      	nop
 8003148:	e7fe      	b.n	8003148 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800314a:	23b4      	movs	r3, #180	; 0xb4
 800314c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	2bb4      	cmp	r3, #180	; 0xb4
 8003152:	d00a      	beq.n	800316a <xTaskCreateStatic+0x66>
	__asm volatile
 8003154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003158:	f383 8811 	msr	BASEPRI, r3
 800315c:	f3bf 8f6f 	isb	sy
 8003160:	f3bf 8f4f 	dsb	sy
 8003164:	61bb      	str	r3, [r7, #24]
}
 8003166:	bf00      	nop
 8003168:	e7fe      	b.n	8003168 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800316a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800316c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800316e:	2b00      	cmp	r3, #0
 8003170:	d01e      	beq.n	80031b0 <xTaskCreateStatic+0xac>
 8003172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01b      	beq.n	80031b0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800317c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003180:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003184:	2202      	movs	r2, #2
 8003186:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800318a:	2300      	movs	r3, #0
 800318c:	9303      	str	r3, [sp, #12]
 800318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003190:	9302      	str	r3, [sp, #8]
 8003192:	f107 0314 	add.w	r3, r7, #20
 8003196:	9301      	str	r3, [sp, #4]
 8003198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	687a      	ldr	r2, [r7, #4]
 80031a0:	68b9      	ldr	r1, [r7, #8]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f850 	bl	8003248 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80031a8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031aa:	f000 f8eb 	bl	8003384 <prvAddNewTaskToReadyList>
 80031ae:	e001      	b.n	80031b4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80031b4:	697b      	ldr	r3, [r7, #20]
	}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3728      	adds	r7, #40	; 0x28
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80031be:	b580      	push	{r7, lr}
 80031c0:	b08c      	sub	sp, #48	; 0x30
 80031c2:	af04      	add	r7, sp, #16
 80031c4:	60f8      	str	r0, [r7, #12]
 80031c6:	60b9      	str	r1, [r7, #8]
 80031c8:	603b      	str	r3, [r7, #0]
 80031ca:	4613      	mov	r3, r2
 80031cc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80031ce:	88fb      	ldrh	r3, [r7, #6]
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4618      	mov	r0, r3
 80031d4:	f001 f9f8 	bl	80045c8 <pvPortMalloc>
 80031d8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d00e      	beq.n	80031fe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80031e0:	20b4      	movs	r0, #180	; 0xb4
 80031e2:	f001 f9f1 	bl	80045c8 <pvPortMalloc>
 80031e6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	631a      	str	r2, [r3, #48]	; 0x30
 80031f4:	e005      	b.n	8003202 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80031f6:	6978      	ldr	r0, [r7, #20]
 80031f8:	f001 fab2 	bl	8004760 <vPortFree>
 80031fc:	e001      	b.n	8003202 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003202:	69fb      	ldr	r3, [r7, #28]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d017      	beq.n	8003238 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003210:	88fa      	ldrh	r2, [r7, #6]
 8003212:	2300      	movs	r3, #0
 8003214:	9303      	str	r3, [sp, #12]
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	9302      	str	r3, [sp, #8]
 800321a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800321c:	9301      	str	r3, [sp, #4]
 800321e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003220:	9300      	str	r3, [sp, #0]
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	68b9      	ldr	r1, [r7, #8]
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f000 f80e 	bl	8003248 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800322c:	69f8      	ldr	r0, [r7, #28]
 800322e:	f000 f8a9 	bl	8003384 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003232:	2301      	movs	r3, #1
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	e002      	b.n	800323e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003238:	f04f 33ff 	mov.w	r3, #4294967295
 800323c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800323e:	69bb      	ldr	r3, [r7, #24]
	}
 8003240:	4618      	mov	r0, r3
 8003242:	3720      	adds	r7, #32
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}

08003248 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
 8003254:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003258:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003260:	3b01      	subs	r3, #1
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	4413      	add	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003268:	69bb      	ldr	r3, [r7, #24]
 800326a:	f023 0307 	bic.w	r3, r3, #7
 800326e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	2b00      	cmp	r3, #0
 8003278:	d00a      	beq.n	8003290 <prvInitialiseNewTask+0x48>
	__asm volatile
 800327a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800327e:	f383 8811 	msr	BASEPRI, r3
 8003282:	f3bf 8f6f 	isb	sy
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	617b      	str	r3, [r7, #20]
}
 800328c:	bf00      	nop
 800328e:	e7fe      	b.n	800328e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d01f      	beq.n	80032d6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
 800329a:	e012      	b.n	80032c2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	4413      	add	r3, r2
 80032a2:	7819      	ldrb	r1, [r3, #0]
 80032a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	4413      	add	r3, r2
 80032aa:	3334      	adds	r3, #52	; 0x34
 80032ac:	460a      	mov	r2, r1
 80032ae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80032b0:	68ba      	ldr	r2, [r7, #8]
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	4413      	add	r3, r2
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d006      	beq.n	80032ca <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	3301      	adds	r3, #1
 80032c0:	61fb      	str	r3, [r7, #28]
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	2b0f      	cmp	r3, #15
 80032c6:	d9e9      	bls.n	800329c <prvInitialiseNewTask+0x54>
 80032c8:	e000      	b.n	80032cc <prvInitialiseNewTask+0x84>
			{
				break;
 80032ca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80032cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032d4:	e003      	b.n	80032de <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80032d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80032de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e0:	2b06      	cmp	r3, #6
 80032e2:	d901      	bls.n	80032e8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80032e4:	2306      	movs	r3, #6
 80032e6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80032e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032ec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80032ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032f2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80032f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032f6:	2200      	movs	r2, #0
 80032f8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80032fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032fc:	3304      	adds	r3, #4
 80032fe:	4618      	mov	r0, r3
 8003300:	f7ff f8f2 	bl	80024e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003306:	3318      	adds	r3, #24
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff f8ed 	bl	80024e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800330e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003310:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003312:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003316:	f1c3 0207 	rsb	r2, r3, #7
 800331a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800331e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003320:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003322:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003326:	2200      	movs	r2, #0
 8003328:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800332c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800332e:	2200      	movs	r2, #0
 8003330:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003336:	334c      	adds	r3, #76	; 0x4c
 8003338:	2260      	movs	r2, #96	; 0x60
 800333a:	2100      	movs	r1, #0
 800333c:	4618      	mov	r0, r3
 800333e:	f001 fc5e 	bl	8004bfe <memset>
 8003342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003344:	4a0c      	ldr	r2, [pc, #48]	; (8003378 <prvInitialiseNewTask+0x130>)
 8003346:	651a      	str	r2, [r3, #80]	; 0x50
 8003348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800334a:	4a0c      	ldr	r2, [pc, #48]	; (800337c <prvInitialiseNewTask+0x134>)
 800334c:	655a      	str	r2, [r3, #84]	; 0x54
 800334e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003350:	4a0b      	ldr	r2, [pc, #44]	; (8003380 <prvInitialiseNewTask+0x138>)
 8003352:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	68f9      	ldr	r1, [r7, #12]
 8003358:	69b8      	ldr	r0, [r7, #24]
 800335a:	f000 fee5 	bl	8004128 <pxPortInitialiseStack>
 800335e:	4602      	mov	r2, r0
 8003360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003362:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800336a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800336c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800336e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003370:	bf00      	nop
 8003372:	3720      	adds	r7, #32
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	08005cb8 	.word	0x08005cb8
 800337c:	08005cd8 	.word	0x08005cd8
 8003380:	08005c98 	.word	0x08005c98

08003384 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800338c:	f000 fffa 	bl	8004384 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003390:	4b2a      	ldr	r3, [pc, #168]	; (800343c <prvAddNewTaskToReadyList+0xb8>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	3301      	adds	r3, #1
 8003396:	4a29      	ldr	r2, [pc, #164]	; (800343c <prvAddNewTaskToReadyList+0xb8>)
 8003398:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800339a:	4b29      	ldr	r3, [pc, #164]	; (8003440 <prvAddNewTaskToReadyList+0xbc>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d109      	bne.n	80033b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80033a2:	4a27      	ldr	r2, [pc, #156]	; (8003440 <prvAddNewTaskToReadyList+0xbc>)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80033a8:	4b24      	ldr	r3, [pc, #144]	; (800343c <prvAddNewTaskToReadyList+0xb8>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d110      	bne.n	80033d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80033b0:	f000 fbd6 	bl	8003b60 <prvInitialiseTaskLists>
 80033b4:	e00d      	b.n	80033d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80033b6:	4b23      	ldr	r3, [pc, #140]	; (8003444 <prvAddNewTaskToReadyList+0xc0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d109      	bne.n	80033d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80033be:	4b20      	ldr	r3, [pc, #128]	; (8003440 <prvAddNewTaskToReadyList+0xbc>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d802      	bhi.n	80033d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80033cc:	4a1c      	ldr	r2, [pc, #112]	; (8003440 <prvAddNewTaskToReadyList+0xbc>)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80033d2:	4b1d      	ldr	r3, [pc, #116]	; (8003448 <prvAddNewTaskToReadyList+0xc4>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	3301      	adds	r3, #1
 80033d8:	4a1b      	ldr	r2, [pc, #108]	; (8003448 <prvAddNewTaskToReadyList+0xc4>)
 80033da:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e0:	2201      	movs	r2, #1
 80033e2:	409a      	lsls	r2, r3
 80033e4:	4b19      	ldr	r3, [pc, #100]	; (800344c <prvAddNewTaskToReadyList+0xc8>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	4a18      	ldr	r2, [pc, #96]	; (800344c <prvAddNewTaskToReadyList+0xc8>)
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f2:	4613      	mov	r3, r2
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	4413      	add	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4a15      	ldr	r2, [pc, #84]	; (8003450 <prvAddNewTaskToReadyList+0xcc>)
 80033fc:	441a      	add	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	3304      	adds	r3, #4
 8003402:	4619      	mov	r1, r3
 8003404:	4610      	mov	r0, r2
 8003406:	f7ff f87c 	bl	8002502 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800340a:	f000 ffeb 	bl	80043e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800340e:	4b0d      	ldr	r3, [pc, #52]	; (8003444 <prvAddNewTaskToReadyList+0xc0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d00e      	beq.n	8003434 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003416:	4b0a      	ldr	r3, [pc, #40]	; (8003440 <prvAddNewTaskToReadyList+0xbc>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003420:	429a      	cmp	r2, r3
 8003422:	d207      	bcs.n	8003434 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003424:	4b0b      	ldr	r3, [pc, #44]	; (8003454 <prvAddNewTaskToReadyList+0xd0>)
 8003426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	f3bf 8f4f 	dsb	sy
 8003430:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003434:	bf00      	nop
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	200004ac 	.word	0x200004ac
 8003440:	200003ac 	.word	0x200003ac
 8003444:	200004b8 	.word	0x200004b8
 8003448:	200004c8 	.word	0x200004c8
 800344c:	200004b4 	.word	0x200004b4
 8003450:	200003b0 	.word	0x200003b0
 8003454:	e000ed04 	.word	0xe000ed04

08003458 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003460:	2300      	movs	r3, #0
 8003462:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d017      	beq.n	800349a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800346a:	4b13      	ldr	r3, [pc, #76]	; (80034b8 <vTaskDelay+0x60>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00a      	beq.n	8003488 <vTaskDelay+0x30>
	__asm volatile
 8003472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003476:	f383 8811 	msr	BASEPRI, r3
 800347a:	f3bf 8f6f 	isb	sy
 800347e:	f3bf 8f4f 	dsb	sy
 8003482:	60bb      	str	r3, [r7, #8]
}
 8003484:	bf00      	nop
 8003486:	e7fe      	b.n	8003486 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003488:	f000 f884 	bl	8003594 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800348c:	2100      	movs	r1, #0
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 fde4 	bl	800405c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003494:	f000 f88c 	bl	80035b0 <xTaskResumeAll>
 8003498:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d107      	bne.n	80034b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80034a0:	4b06      	ldr	r3, [pc, #24]	; (80034bc <vTaskDelay+0x64>)
 80034a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	f3bf 8f4f 	dsb	sy
 80034ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80034b0:	bf00      	nop
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	200004d4 	.word	0x200004d4
 80034bc:	e000ed04 	.word	0xe000ed04

080034c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b08a      	sub	sp, #40	; 0x28
 80034c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80034c6:	2300      	movs	r3, #0
 80034c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80034ce:	463a      	mov	r2, r7
 80034d0:	1d39      	adds	r1, r7, #4
 80034d2:	f107 0308 	add.w	r3, r7, #8
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7fc feca 	bl	8000270 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80034dc:	6839      	ldr	r1, [r7, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68ba      	ldr	r2, [r7, #8]
 80034e2:	9202      	str	r2, [sp, #8]
 80034e4:	9301      	str	r3, [sp, #4]
 80034e6:	2300      	movs	r3, #0
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	2300      	movs	r3, #0
 80034ec:	460a      	mov	r2, r1
 80034ee:	4921      	ldr	r1, [pc, #132]	; (8003574 <vTaskStartScheduler+0xb4>)
 80034f0:	4821      	ldr	r0, [pc, #132]	; (8003578 <vTaskStartScheduler+0xb8>)
 80034f2:	f7ff fe07 	bl	8003104 <xTaskCreateStatic>
 80034f6:	4603      	mov	r3, r0
 80034f8:	4a20      	ldr	r2, [pc, #128]	; (800357c <vTaskStartScheduler+0xbc>)
 80034fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80034fc:	4b1f      	ldr	r3, [pc, #124]	; (800357c <vTaskStartScheduler+0xbc>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003504:	2301      	movs	r3, #1
 8003506:	617b      	str	r3, [r7, #20]
 8003508:	e001      	b.n	800350e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800350a:	2300      	movs	r3, #0
 800350c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d11b      	bne.n	800354c <vTaskStartScheduler+0x8c>
	__asm volatile
 8003514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003518:	f383 8811 	msr	BASEPRI, r3
 800351c:	f3bf 8f6f 	isb	sy
 8003520:	f3bf 8f4f 	dsb	sy
 8003524:	613b      	str	r3, [r7, #16]
}
 8003526:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003528:	4b15      	ldr	r3, [pc, #84]	; (8003580 <vTaskStartScheduler+0xc0>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	334c      	adds	r3, #76	; 0x4c
 800352e:	4a15      	ldr	r2, [pc, #84]	; (8003584 <vTaskStartScheduler+0xc4>)
 8003530:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003532:	4b15      	ldr	r3, [pc, #84]	; (8003588 <vTaskStartScheduler+0xc8>)
 8003534:	f04f 32ff 	mov.w	r2, #4294967295
 8003538:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800353a:	4b14      	ldr	r3, [pc, #80]	; (800358c <vTaskStartScheduler+0xcc>)
 800353c:	2201      	movs	r2, #1
 800353e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003540:	4b13      	ldr	r3, [pc, #76]	; (8003590 <vTaskStartScheduler+0xd0>)
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003546:	f000 fe7b 	bl	8004240 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800354a:	e00e      	b.n	800356a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003552:	d10a      	bne.n	800356a <vTaskStartScheduler+0xaa>
	__asm volatile
 8003554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003558:	f383 8811 	msr	BASEPRI, r3
 800355c:	f3bf 8f6f 	isb	sy
 8003560:	f3bf 8f4f 	dsb	sy
 8003564:	60fb      	str	r3, [r7, #12]
}
 8003566:	bf00      	nop
 8003568:	e7fe      	b.n	8003568 <vTaskStartScheduler+0xa8>
}
 800356a:	bf00      	nop
 800356c:	3718      	adds	r7, #24
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	08005c48 	.word	0x08005c48
 8003578:	08003b31 	.word	0x08003b31
 800357c:	200004d0 	.word	0x200004d0
 8003580:	200003ac 	.word	0x200003ac
 8003584:	20000014 	.word	0x20000014
 8003588:	200004cc 	.word	0x200004cc
 800358c:	200004b8 	.word	0x200004b8
 8003590:	200004b0 	.word	0x200004b0

08003594 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003594:	b480      	push	{r7}
 8003596:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003598:	4b04      	ldr	r3, [pc, #16]	; (80035ac <vTaskSuspendAll+0x18>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	3301      	adds	r3, #1
 800359e:	4a03      	ldr	r2, [pc, #12]	; (80035ac <vTaskSuspendAll+0x18>)
 80035a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80035a2:	bf00      	nop
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr
 80035ac:	200004d4 	.word	0x200004d4

080035b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80035b6:	2300      	movs	r3, #0
 80035b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80035be:	4b41      	ldr	r3, [pc, #260]	; (80036c4 <xTaskResumeAll+0x114>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d10a      	bne.n	80035dc <xTaskResumeAll+0x2c>
	__asm volatile
 80035c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035ca:	f383 8811 	msr	BASEPRI, r3
 80035ce:	f3bf 8f6f 	isb	sy
 80035d2:	f3bf 8f4f 	dsb	sy
 80035d6:	603b      	str	r3, [r7, #0]
}
 80035d8:	bf00      	nop
 80035da:	e7fe      	b.n	80035da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80035dc:	f000 fed2 	bl	8004384 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80035e0:	4b38      	ldr	r3, [pc, #224]	; (80036c4 <xTaskResumeAll+0x114>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	3b01      	subs	r3, #1
 80035e6:	4a37      	ldr	r2, [pc, #220]	; (80036c4 <xTaskResumeAll+0x114>)
 80035e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035ea:	4b36      	ldr	r3, [pc, #216]	; (80036c4 <xTaskResumeAll+0x114>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d161      	bne.n	80036b6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80035f2:	4b35      	ldr	r3, [pc, #212]	; (80036c8 <xTaskResumeAll+0x118>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d05d      	beq.n	80036b6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80035fa:	e02e      	b.n	800365a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80035fc:	4b33      	ldr	r3, [pc, #204]	; (80036cc <xTaskResumeAll+0x11c>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	68db      	ldr	r3, [r3, #12]
 8003602:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	3318      	adds	r3, #24
 8003608:	4618      	mov	r0, r3
 800360a:	f7fe ffd7 	bl	80025bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	3304      	adds	r3, #4
 8003612:	4618      	mov	r0, r3
 8003614:	f7fe ffd2 	bl	80025bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361c:	2201      	movs	r2, #1
 800361e:	409a      	lsls	r2, r3
 8003620:	4b2b      	ldr	r3, [pc, #172]	; (80036d0 <xTaskResumeAll+0x120>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4313      	orrs	r3, r2
 8003626:	4a2a      	ldr	r2, [pc, #168]	; (80036d0 <xTaskResumeAll+0x120>)
 8003628:	6013      	str	r3, [r2, #0]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800362e:	4613      	mov	r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	4413      	add	r3, r2
 8003634:	009b      	lsls	r3, r3, #2
 8003636:	4a27      	ldr	r2, [pc, #156]	; (80036d4 <xTaskResumeAll+0x124>)
 8003638:	441a      	add	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	3304      	adds	r3, #4
 800363e:	4619      	mov	r1, r3
 8003640:	4610      	mov	r0, r2
 8003642:	f7fe ff5e 	bl	8002502 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800364a:	4b23      	ldr	r3, [pc, #140]	; (80036d8 <xTaskResumeAll+0x128>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003650:	429a      	cmp	r2, r3
 8003652:	d302      	bcc.n	800365a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003654:	4b21      	ldr	r3, [pc, #132]	; (80036dc <xTaskResumeAll+0x12c>)
 8003656:	2201      	movs	r2, #1
 8003658:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800365a:	4b1c      	ldr	r3, [pc, #112]	; (80036cc <xTaskResumeAll+0x11c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1cc      	bne.n	80035fc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003668:	f000 fb1c 	bl	8003ca4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800366c:	4b1c      	ldr	r3, [pc, #112]	; (80036e0 <xTaskResumeAll+0x130>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d010      	beq.n	800369a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003678:	f000 f836 	bl	80036e8 <xTaskIncrementTick>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003682:	4b16      	ldr	r3, [pc, #88]	; (80036dc <xTaskResumeAll+0x12c>)
 8003684:	2201      	movs	r2, #1
 8003686:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	3b01      	subs	r3, #1
 800368c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1f1      	bne.n	8003678 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003694:	4b12      	ldr	r3, [pc, #72]	; (80036e0 <xTaskResumeAll+0x130>)
 8003696:	2200      	movs	r2, #0
 8003698:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800369a:	4b10      	ldr	r3, [pc, #64]	; (80036dc <xTaskResumeAll+0x12c>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d009      	beq.n	80036b6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80036a2:	2301      	movs	r3, #1
 80036a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80036a6:	4b0f      	ldr	r3, [pc, #60]	; (80036e4 <xTaskResumeAll+0x134>)
 80036a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	f3bf 8f4f 	dsb	sy
 80036b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80036b6:	f000 fe95 	bl	80043e4 <vPortExitCritical>

	return xAlreadyYielded;
 80036ba:	68bb      	ldr	r3, [r7, #8]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	200004d4 	.word	0x200004d4
 80036c8:	200004ac 	.word	0x200004ac
 80036cc:	2000046c 	.word	0x2000046c
 80036d0:	200004b4 	.word	0x200004b4
 80036d4:	200003b0 	.word	0x200003b0
 80036d8:	200003ac 	.word	0x200003ac
 80036dc:	200004c0 	.word	0x200004c0
 80036e0:	200004bc 	.word	0x200004bc
 80036e4:	e000ed04 	.word	0xe000ed04

080036e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80036ee:	2300      	movs	r3, #0
 80036f0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036f2:	4b4e      	ldr	r3, [pc, #312]	; (800382c <xTaskIncrementTick+0x144>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f040 808e 	bne.w	8003818 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80036fc:	4b4c      	ldr	r3, [pc, #304]	; (8003830 <xTaskIncrementTick+0x148>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3301      	adds	r3, #1
 8003702:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003704:	4a4a      	ldr	r2, [pc, #296]	; (8003830 <xTaskIncrementTick+0x148>)
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d120      	bne.n	8003752 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003710:	4b48      	ldr	r3, [pc, #288]	; (8003834 <xTaskIncrementTick+0x14c>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00a      	beq.n	8003730 <xTaskIncrementTick+0x48>
	__asm volatile
 800371a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371e:	f383 8811 	msr	BASEPRI, r3
 8003722:	f3bf 8f6f 	isb	sy
 8003726:	f3bf 8f4f 	dsb	sy
 800372a:	603b      	str	r3, [r7, #0]
}
 800372c:	bf00      	nop
 800372e:	e7fe      	b.n	800372e <xTaskIncrementTick+0x46>
 8003730:	4b40      	ldr	r3, [pc, #256]	; (8003834 <xTaskIncrementTick+0x14c>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	4b40      	ldr	r3, [pc, #256]	; (8003838 <xTaskIncrementTick+0x150>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a3e      	ldr	r2, [pc, #248]	; (8003834 <xTaskIncrementTick+0x14c>)
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4a3e      	ldr	r2, [pc, #248]	; (8003838 <xTaskIncrementTick+0x150>)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6013      	str	r3, [r2, #0]
 8003744:	4b3d      	ldr	r3, [pc, #244]	; (800383c <xTaskIncrementTick+0x154>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	3301      	adds	r3, #1
 800374a:	4a3c      	ldr	r2, [pc, #240]	; (800383c <xTaskIncrementTick+0x154>)
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	f000 faa9 	bl	8003ca4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003752:	4b3b      	ldr	r3, [pc, #236]	; (8003840 <xTaskIncrementTick+0x158>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	693a      	ldr	r2, [r7, #16]
 8003758:	429a      	cmp	r2, r3
 800375a:	d348      	bcc.n	80037ee <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800375c:	4b35      	ldr	r3, [pc, #212]	; (8003834 <xTaskIncrementTick+0x14c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d104      	bne.n	8003770 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003766:	4b36      	ldr	r3, [pc, #216]	; (8003840 <xTaskIncrementTick+0x158>)
 8003768:	f04f 32ff 	mov.w	r2, #4294967295
 800376c:	601a      	str	r2, [r3, #0]
					break;
 800376e:	e03e      	b.n	80037ee <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003770:	4b30      	ldr	r3, [pc, #192]	; (8003834 <xTaskIncrementTick+0x14c>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	429a      	cmp	r2, r3
 8003786:	d203      	bcs.n	8003790 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003788:	4a2d      	ldr	r2, [pc, #180]	; (8003840 <xTaskIncrementTick+0x158>)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800378e:	e02e      	b.n	80037ee <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	3304      	adds	r3, #4
 8003794:	4618      	mov	r0, r3
 8003796:	f7fe ff11 	bl	80025bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d004      	beq.n	80037ac <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	3318      	adds	r3, #24
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7fe ff08 	bl	80025bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b0:	2201      	movs	r2, #1
 80037b2:	409a      	lsls	r2, r3
 80037b4:	4b23      	ldr	r3, [pc, #140]	; (8003844 <xTaskIncrementTick+0x15c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	4a22      	ldr	r2, [pc, #136]	; (8003844 <xTaskIncrementTick+0x15c>)
 80037bc:	6013      	str	r3, [r2, #0]
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c2:	4613      	mov	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	4a1f      	ldr	r2, [pc, #124]	; (8003848 <xTaskIncrementTick+0x160>)
 80037cc:	441a      	add	r2, r3
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	3304      	adds	r3, #4
 80037d2:	4619      	mov	r1, r3
 80037d4:	4610      	mov	r0, r2
 80037d6:	f7fe fe94 	bl	8002502 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037de:	4b1b      	ldr	r3, [pc, #108]	; (800384c <xTaskIncrementTick+0x164>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d3b9      	bcc.n	800375c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80037e8:	2301      	movs	r3, #1
 80037ea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037ec:	e7b6      	b.n	800375c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80037ee:	4b17      	ldr	r3, [pc, #92]	; (800384c <xTaskIncrementTick+0x164>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f4:	4914      	ldr	r1, [pc, #80]	; (8003848 <xTaskIncrementTick+0x160>)
 80037f6:	4613      	mov	r3, r2
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4413      	add	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d901      	bls.n	800380a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003806:	2301      	movs	r3, #1
 8003808:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800380a:	4b11      	ldr	r3, [pc, #68]	; (8003850 <xTaskIncrementTick+0x168>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003812:	2301      	movs	r3, #1
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	e004      	b.n	8003822 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003818:	4b0e      	ldr	r3, [pc, #56]	; (8003854 <xTaskIncrementTick+0x16c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3301      	adds	r3, #1
 800381e:	4a0d      	ldr	r2, [pc, #52]	; (8003854 <xTaskIncrementTick+0x16c>)
 8003820:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003822:	697b      	ldr	r3, [r7, #20]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	200004d4 	.word	0x200004d4
 8003830:	200004b0 	.word	0x200004b0
 8003834:	20000464 	.word	0x20000464
 8003838:	20000468 	.word	0x20000468
 800383c:	200004c4 	.word	0x200004c4
 8003840:	200004cc 	.word	0x200004cc
 8003844:	200004b4 	.word	0x200004b4
 8003848:	200003b0 	.word	0x200003b0
 800384c:	200003ac 	.word	0x200003ac
 8003850:	200004c0 	.word	0x200004c0
 8003854:	200004bc 	.word	0x200004bc

08003858 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003858:	b480      	push	{r7}
 800385a:	b087      	sub	sp, #28
 800385c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800385e:	4b29      	ldr	r3, [pc, #164]	; (8003904 <vTaskSwitchContext+0xac>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d003      	beq.n	800386e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003866:	4b28      	ldr	r3, [pc, #160]	; (8003908 <vTaskSwitchContext+0xb0>)
 8003868:	2201      	movs	r2, #1
 800386a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800386c:	e044      	b.n	80038f8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800386e:	4b26      	ldr	r3, [pc, #152]	; (8003908 <vTaskSwitchContext+0xb0>)
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003874:	4b25      	ldr	r3, [pc, #148]	; (800390c <vTaskSwitchContext+0xb4>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	fab3 f383 	clz	r3, r3
 8003880:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003882:	7afb      	ldrb	r3, [r7, #11]
 8003884:	f1c3 031f 	rsb	r3, r3, #31
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	4921      	ldr	r1, [pc, #132]	; (8003910 <vTaskSwitchContext+0xb8>)
 800388c:	697a      	ldr	r2, [r7, #20]
 800388e:	4613      	mov	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	440b      	add	r3, r1
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10a      	bne.n	80038b4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800389e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038a2:	f383 8811 	msr	BASEPRI, r3
 80038a6:	f3bf 8f6f 	isb	sy
 80038aa:	f3bf 8f4f 	dsb	sy
 80038ae:	607b      	str	r3, [r7, #4]
}
 80038b0:	bf00      	nop
 80038b2:	e7fe      	b.n	80038b2 <vTaskSwitchContext+0x5a>
 80038b4:	697a      	ldr	r2, [r7, #20]
 80038b6:	4613      	mov	r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	4413      	add	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4a14      	ldr	r2, [pc, #80]	; (8003910 <vTaskSwitchContext+0xb8>)
 80038c0:	4413      	add	r3, r2
 80038c2:	613b      	str	r3, [r7, #16]
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	605a      	str	r2, [r3, #4]
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	685a      	ldr	r2, [r3, #4]
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	3308      	adds	r3, #8
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d104      	bne.n	80038e4 <vTaskSwitchContext+0x8c>
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	685a      	ldr	r2, [r3, #4]
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	605a      	str	r2, [r3, #4]
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	4a0a      	ldr	r2, [pc, #40]	; (8003914 <vTaskSwitchContext+0xbc>)
 80038ec:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80038ee:	4b09      	ldr	r3, [pc, #36]	; (8003914 <vTaskSwitchContext+0xbc>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	334c      	adds	r3, #76	; 0x4c
 80038f4:	4a08      	ldr	r2, [pc, #32]	; (8003918 <vTaskSwitchContext+0xc0>)
 80038f6:	6013      	str	r3, [r2, #0]
}
 80038f8:	bf00      	nop
 80038fa:	371c      	adds	r7, #28
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	200004d4 	.word	0x200004d4
 8003908:	200004c0 	.word	0x200004c0
 800390c:	200004b4 	.word	0x200004b4
 8003910:	200003b0 	.word	0x200003b0
 8003914:	200003ac 	.word	0x200003ac
 8003918:	20000014 	.word	0x20000014

0800391c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d10a      	bne.n	8003942 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800392c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003930:	f383 8811 	msr	BASEPRI, r3
 8003934:	f3bf 8f6f 	isb	sy
 8003938:	f3bf 8f4f 	dsb	sy
 800393c:	60fb      	str	r3, [r7, #12]
}
 800393e:	bf00      	nop
 8003940:	e7fe      	b.n	8003940 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003942:	4b07      	ldr	r3, [pc, #28]	; (8003960 <vTaskPlaceOnEventList+0x44>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	3318      	adds	r3, #24
 8003948:	4619      	mov	r1, r3
 800394a:	6878      	ldr	r0, [r7, #4]
 800394c:	f7fe fdfd 	bl	800254a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003950:	2101      	movs	r1, #1
 8003952:	6838      	ldr	r0, [r7, #0]
 8003954:	f000 fb82 	bl	800405c <prvAddCurrentTaskToDelayedList>
}
 8003958:	bf00      	nop
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}
 8003960:	200003ac 	.word	0x200003ac

08003964 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10a      	bne.n	8003990 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800397a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800397e:	f383 8811 	msr	BASEPRI, r3
 8003982:	f3bf 8f6f 	isb	sy
 8003986:	f3bf 8f4f 	dsb	sy
 800398a:	60fb      	str	r3, [r7, #12]
}
 800398c:	bf00      	nop
 800398e:	e7fe      	b.n	800398e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	3318      	adds	r3, #24
 8003994:	4618      	mov	r0, r3
 8003996:	f7fe fe11 	bl	80025bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800399a:	4b1d      	ldr	r3, [pc, #116]	; (8003a10 <xTaskRemoveFromEventList+0xac>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d11c      	bne.n	80039dc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	3304      	adds	r3, #4
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fe fe08 	bl	80025bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b0:	2201      	movs	r2, #1
 80039b2:	409a      	lsls	r2, r3
 80039b4:	4b17      	ldr	r3, [pc, #92]	; (8003a14 <xTaskRemoveFromEventList+0xb0>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	4a16      	ldr	r2, [pc, #88]	; (8003a14 <xTaskRemoveFromEventList+0xb0>)
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c2:	4613      	mov	r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	4413      	add	r3, r2
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	4a13      	ldr	r2, [pc, #76]	; (8003a18 <xTaskRemoveFromEventList+0xb4>)
 80039cc:	441a      	add	r2, r3
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	3304      	adds	r3, #4
 80039d2:	4619      	mov	r1, r3
 80039d4:	4610      	mov	r0, r2
 80039d6:	f7fe fd94 	bl	8002502 <vListInsertEnd>
 80039da:	e005      	b.n	80039e8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	3318      	adds	r3, #24
 80039e0:	4619      	mov	r1, r3
 80039e2:	480e      	ldr	r0, [pc, #56]	; (8003a1c <xTaskRemoveFromEventList+0xb8>)
 80039e4:	f7fe fd8d 	bl	8002502 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ec:	4b0c      	ldr	r3, [pc, #48]	; (8003a20 <xTaskRemoveFromEventList+0xbc>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d905      	bls.n	8003a02 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80039f6:	2301      	movs	r3, #1
 80039f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80039fa:	4b0a      	ldr	r3, [pc, #40]	; (8003a24 <xTaskRemoveFromEventList+0xc0>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	601a      	str	r2, [r3, #0]
 8003a00:	e001      	b.n	8003a06 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003a02:	2300      	movs	r3, #0
 8003a04:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003a06:	697b      	ldr	r3, [r7, #20]
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3718      	adds	r7, #24
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	200004d4 	.word	0x200004d4
 8003a14:	200004b4 	.word	0x200004b4
 8003a18:	200003b0 	.word	0x200003b0
 8003a1c:	2000046c 	.word	0x2000046c
 8003a20:	200003ac 	.word	0x200003ac
 8003a24:	200004c0 	.word	0x200004c0

08003a28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003a30:	4b06      	ldr	r3, [pc, #24]	; (8003a4c <vTaskInternalSetTimeOutState+0x24>)
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003a38:	4b05      	ldr	r3, [pc, #20]	; (8003a50 <vTaskInternalSetTimeOutState+0x28>)
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	605a      	str	r2, [r3, #4]
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	200004c4 	.word	0x200004c4
 8003a50:	200004b0 	.word	0x200004b0

08003a54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b088      	sub	sp, #32
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10a      	bne.n	8003a7a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a68:	f383 8811 	msr	BASEPRI, r3
 8003a6c:	f3bf 8f6f 	isb	sy
 8003a70:	f3bf 8f4f 	dsb	sy
 8003a74:	613b      	str	r3, [r7, #16]
}
 8003a76:	bf00      	nop
 8003a78:	e7fe      	b.n	8003a78 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10a      	bne.n	8003a96 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a84:	f383 8811 	msr	BASEPRI, r3
 8003a88:	f3bf 8f6f 	isb	sy
 8003a8c:	f3bf 8f4f 	dsb	sy
 8003a90:	60fb      	str	r3, [r7, #12]
}
 8003a92:	bf00      	nop
 8003a94:	e7fe      	b.n	8003a94 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003a96:	f000 fc75 	bl	8004384 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003a9a:	4b1d      	ldr	r3, [pc, #116]	; (8003b10 <xTaskCheckForTimeOut+0xbc>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab2:	d102      	bne.n	8003aba <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	61fb      	str	r3, [r7, #28]
 8003ab8:	e023      	b.n	8003b02 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	4b15      	ldr	r3, [pc, #84]	; (8003b14 <xTaskCheckForTimeOut+0xc0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d007      	beq.n	8003ad6 <xTaskCheckForTimeOut+0x82>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	69ba      	ldr	r2, [r7, #24]
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d302      	bcc.n	8003ad6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	61fb      	str	r3, [r7, #28]
 8003ad4:	e015      	b.n	8003b02 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d20b      	bcs.n	8003af8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	1ad2      	subs	r2, r2, r3
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f7ff ff9b 	bl	8003a28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
 8003af6:	e004      	b.n	8003b02 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	2200      	movs	r2, #0
 8003afc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003afe:	2301      	movs	r3, #1
 8003b00:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003b02:	f000 fc6f 	bl	80043e4 <vPortExitCritical>

	return xReturn;
 8003b06:	69fb      	ldr	r3, [r7, #28]
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3720      	adds	r7, #32
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	200004b0 	.word	0x200004b0
 8003b14:	200004c4 	.word	0x200004c4

08003b18 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003b18:	b480      	push	{r7}
 8003b1a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003b1c:	4b03      	ldr	r3, [pc, #12]	; (8003b2c <vTaskMissedYield+0x14>)
 8003b1e:	2201      	movs	r2, #1
 8003b20:	601a      	str	r2, [r3, #0]
}
 8003b22:	bf00      	nop
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	200004c0 	.word	0x200004c0

08003b30 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003b38:	f000 f852 	bl	8003be0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003b3c:	4b06      	ldr	r3, [pc, #24]	; (8003b58 <prvIdleTask+0x28>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d9f9      	bls.n	8003b38 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003b44:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <prvIdleTask+0x2c>)
 8003b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	f3bf 8f4f 	dsb	sy
 8003b50:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003b54:	e7f0      	b.n	8003b38 <prvIdleTask+0x8>
 8003b56:	bf00      	nop
 8003b58:	200003b0 	.word	0x200003b0
 8003b5c:	e000ed04 	.word	0xe000ed04

08003b60 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b66:	2300      	movs	r3, #0
 8003b68:	607b      	str	r3, [r7, #4]
 8003b6a:	e00c      	b.n	8003b86 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	4613      	mov	r3, r2
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4a12      	ldr	r2, [pc, #72]	; (8003bc0 <prvInitialiseTaskLists+0x60>)
 8003b78:	4413      	add	r3, r2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7fe fc94 	bl	80024a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	3301      	adds	r3, #1
 8003b84:	607b      	str	r3, [r7, #4]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2b06      	cmp	r3, #6
 8003b8a:	d9ef      	bls.n	8003b6c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003b8c:	480d      	ldr	r0, [pc, #52]	; (8003bc4 <prvInitialiseTaskLists+0x64>)
 8003b8e:	f7fe fc8b 	bl	80024a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003b92:	480d      	ldr	r0, [pc, #52]	; (8003bc8 <prvInitialiseTaskLists+0x68>)
 8003b94:	f7fe fc88 	bl	80024a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003b98:	480c      	ldr	r0, [pc, #48]	; (8003bcc <prvInitialiseTaskLists+0x6c>)
 8003b9a:	f7fe fc85 	bl	80024a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003b9e:	480c      	ldr	r0, [pc, #48]	; (8003bd0 <prvInitialiseTaskLists+0x70>)
 8003ba0:	f7fe fc82 	bl	80024a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003ba4:	480b      	ldr	r0, [pc, #44]	; (8003bd4 <prvInitialiseTaskLists+0x74>)
 8003ba6:	f7fe fc7f 	bl	80024a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003baa:	4b0b      	ldr	r3, [pc, #44]	; (8003bd8 <prvInitialiseTaskLists+0x78>)
 8003bac:	4a05      	ldr	r2, [pc, #20]	; (8003bc4 <prvInitialiseTaskLists+0x64>)
 8003bae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003bb0:	4b0a      	ldr	r3, [pc, #40]	; (8003bdc <prvInitialiseTaskLists+0x7c>)
 8003bb2:	4a05      	ldr	r2, [pc, #20]	; (8003bc8 <prvInitialiseTaskLists+0x68>)
 8003bb4:	601a      	str	r2, [r3, #0]
}
 8003bb6:	bf00      	nop
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	200003b0 	.word	0x200003b0
 8003bc4:	2000043c 	.word	0x2000043c
 8003bc8:	20000450 	.word	0x20000450
 8003bcc:	2000046c 	.word	0x2000046c
 8003bd0:	20000480 	.word	0x20000480
 8003bd4:	20000498 	.word	0x20000498
 8003bd8:	20000464 	.word	0x20000464
 8003bdc:	20000468 	.word	0x20000468

08003be0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003be6:	e019      	b.n	8003c1c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003be8:	f000 fbcc 	bl	8004384 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bec:	4b10      	ldr	r3, [pc, #64]	; (8003c30 <prvCheckTasksWaitingTermination+0x50>)
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3304      	adds	r3, #4
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fe fcdf 	bl	80025bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003bfe:	4b0d      	ldr	r3, [pc, #52]	; (8003c34 <prvCheckTasksWaitingTermination+0x54>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	4a0b      	ldr	r2, [pc, #44]	; (8003c34 <prvCheckTasksWaitingTermination+0x54>)
 8003c06:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003c08:	4b0b      	ldr	r3, [pc, #44]	; (8003c38 <prvCheckTasksWaitingTermination+0x58>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	4a0a      	ldr	r2, [pc, #40]	; (8003c38 <prvCheckTasksWaitingTermination+0x58>)
 8003c10:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003c12:	f000 fbe7 	bl	80043e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f810 	bl	8003c3c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c1c:	4b06      	ldr	r3, [pc, #24]	; (8003c38 <prvCheckTasksWaitingTermination+0x58>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1e1      	bne.n	8003be8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003c24:	bf00      	nop
 8003c26:	bf00      	nop
 8003c28:	3708      	adds	r7, #8
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	20000480 	.word	0x20000480
 8003c34:	200004ac 	.word	0x200004ac
 8003c38:	20000494 	.word	0x20000494

08003c3c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	334c      	adds	r3, #76	; 0x4c
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f001 f911 	bl	8004e70 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d108      	bne.n	8003c6a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 fd7f 	bl	8004760 <vPortFree>
				vPortFree( pxTCB );
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 fd7c 	bl	8004760 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003c68:	e018      	b.n	8003c9c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d103      	bne.n	8003c7c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 fd73 	bl	8004760 <vPortFree>
	}
 8003c7a:	e00f      	b.n	8003c9c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d00a      	beq.n	8003c9c <prvDeleteTCB+0x60>
	__asm volatile
 8003c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c8a:	f383 8811 	msr	BASEPRI, r3
 8003c8e:	f3bf 8f6f 	isb	sy
 8003c92:	f3bf 8f4f 	dsb	sy
 8003c96:	60fb      	str	r3, [r7, #12]
}
 8003c98:	bf00      	nop
 8003c9a:	e7fe      	b.n	8003c9a <prvDeleteTCB+0x5e>
	}
 8003c9c:	bf00      	nop
 8003c9e:	3710      	adds	r7, #16
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003caa:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <prvResetNextTaskUnblockTime+0x38>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d104      	bne.n	8003cbe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003cb4:	4b0a      	ldr	r3, [pc, #40]	; (8003ce0 <prvResetNextTaskUnblockTime+0x3c>)
 8003cb6:	f04f 32ff 	mov.w	r2, #4294967295
 8003cba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003cbc:	e008      	b.n	8003cd0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003cbe:	4b07      	ldr	r3, [pc, #28]	; (8003cdc <prvResetNextTaskUnblockTime+0x38>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	4a04      	ldr	r2, [pc, #16]	; (8003ce0 <prvResetNextTaskUnblockTime+0x3c>)
 8003cce:	6013      	str	r3, [r2, #0]
}
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	20000464 	.word	0x20000464
 8003ce0:	200004cc 	.word	0x200004cc

08003ce4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003cea:	4b0b      	ldr	r3, [pc, #44]	; (8003d18 <xTaskGetSchedulerState+0x34>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d102      	bne.n	8003cf8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	607b      	str	r3, [r7, #4]
 8003cf6:	e008      	b.n	8003d0a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cf8:	4b08      	ldr	r3, [pc, #32]	; (8003d1c <xTaskGetSchedulerState+0x38>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d102      	bne.n	8003d06 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003d00:	2302      	movs	r3, #2
 8003d02:	607b      	str	r3, [r7, #4]
 8003d04:	e001      	b.n	8003d0a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003d06:	2300      	movs	r3, #0
 8003d08:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003d0a:	687b      	ldr	r3, [r7, #4]
	}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	200004b8 	.word	0x200004b8
 8003d1c:	200004d4 	.word	0x200004d4

08003d20 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d05e      	beq.n	8003df4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d3a:	4b31      	ldr	r3, [pc, #196]	; (8003e00 <xTaskPriorityInherit+0xe0>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d24e      	bcs.n	8003de2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	db06      	blt.n	8003d5a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d4c:	4b2c      	ldr	r3, [pc, #176]	; (8003e00 <xTaskPriorityInherit+0xe0>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d52:	f1c3 0207 	rsb	r2, r3, #7
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	6959      	ldr	r1, [r3, #20]
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d62:	4613      	mov	r3, r2
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	4413      	add	r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4a26      	ldr	r2, [pc, #152]	; (8003e04 <xTaskPriorityInherit+0xe4>)
 8003d6c:	4413      	add	r3, r2
 8003d6e:	4299      	cmp	r1, r3
 8003d70:	d12f      	bne.n	8003dd2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	3304      	adds	r3, #4
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fe fc20 	bl	80025bc <uxListRemove>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10a      	bne.n	8003d98 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d86:	2201      	movs	r2, #1
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	43da      	mvns	r2, r3
 8003d8e:	4b1e      	ldr	r3, [pc, #120]	; (8003e08 <xTaskPriorityInherit+0xe8>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4013      	ands	r3, r2
 8003d94:	4a1c      	ldr	r2, [pc, #112]	; (8003e08 <xTaskPriorityInherit+0xe8>)
 8003d96:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003d98:	4b19      	ldr	r3, [pc, #100]	; (8003e00 <xTaskPriorityInherit+0xe0>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da6:	2201      	movs	r2, #1
 8003da8:	409a      	lsls	r2, r3
 8003daa:	4b17      	ldr	r3, [pc, #92]	; (8003e08 <xTaskPriorityInherit+0xe8>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	4a15      	ldr	r2, [pc, #84]	; (8003e08 <xTaskPriorityInherit+0xe8>)
 8003db2:	6013      	str	r3, [r2, #0]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db8:	4613      	mov	r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	4413      	add	r3, r2
 8003dbe:	009b      	lsls	r3, r3, #2
 8003dc0:	4a10      	ldr	r2, [pc, #64]	; (8003e04 <xTaskPriorityInherit+0xe4>)
 8003dc2:	441a      	add	r2, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4610      	mov	r0, r2
 8003dcc:	f7fe fb99 	bl	8002502 <vListInsertEnd>
 8003dd0:	e004      	b.n	8003ddc <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003dd2:	4b0b      	ldr	r3, [pc, #44]	; (8003e00 <xTaskPriorityInherit+0xe0>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	e008      	b.n	8003df4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003de6:	4b06      	ldr	r3, [pc, #24]	; (8003e00 <xTaskPriorityInherit+0xe0>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d201      	bcs.n	8003df4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8003df0:	2301      	movs	r3, #1
 8003df2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003df4:	68fb      	ldr	r3, [r7, #12]
	}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop
 8003e00:	200003ac 	.word	0x200003ac
 8003e04:	200003b0 	.word	0x200003b0
 8003e08:	200004b4 	.word	0x200004b4

08003e0c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b086      	sub	sp, #24
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d06e      	beq.n	8003f00 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003e22:	4b3a      	ldr	r3, [pc, #232]	; (8003f0c <xTaskPriorityDisinherit+0x100>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d00a      	beq.n	8003e42 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e30:	f383 8811 	msr	BASEPRI, r3
 8003e34:	f3bf 8f6f 	isb	sy
 8003e38:	f3bf 8f4f 	dsb	sy
 8003e3c:	60fb      	str	r3, [r7, #12]
}
 8003e3e:	bf00      	nop
 8003e40:	e7fe      	b.n	8003e40 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d10a      	bne.n	8003e60 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4e:	f383 8811 	msr	BASEPRI, r3
 8003e52:	f3bf 8f6f 	isb	sy
 8003e56:	f3bf 8f4f 	dsb	sy
 8003e5a:	60bb      	str	r3, [r7, #8]
}
 8003e5c:	bf00      	nop
 8003e5e:	e7fe      	b.n	8003e5e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e64:	1e5a      	subs	r2, r3, #1
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d044      	beq.n	8003f00 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d140      	bne.n	8003f00 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	3304      	adds	r3, #4
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fe fb9a 	bl	80025bc <uxListRemove>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d115      	bne.n	8003eba <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e92:	491f      	ldr	r1, [pc, #124]	; (8003f10 <xTaskPriorityDisinherit+0x104>)
 8003e94:	4613      	mov	r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	4413      	add	r3, r2
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	440b      	add	r3, r1
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <xTaskPriorityDisinherit+0xae>
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003eae:	43da      	mvns	r2, r3
 8003eb0:	4b18      	ldr	r3, [pc, #96]	; (8003f14 <xTaskPriorityDisinherit+0x108>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	4a17      	ldr	r2, [pc, #92]	; (8003f14 <xTaskPriorityDisinherit+0x108>)
 8003eb8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec6:	f1c3 0207 	rsb	r2, r3, #7
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	409a      	lsls	r2, r3
 8003ed6:	4b0f      	ldr	r3, [pc, #60]	; (8003f14 <xTaskPriorityDisinherit+0x108>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	4a0d      	ldr	r2, [pc, #52]	; (8003f14 <xTaskPriorityDisinherit+0x108>)
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	4413      	add	r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	4a08      	ldr	r2, [pc, #32]	; (8003f10 <xTaskPriorityDisinherit+0x104>)
 8003eee:	441a      	add	r2, r3
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	3304      	adds	r3, #4
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	4610      	mov	r0, r2
 8003ef8:	f7fe fb03 	bl	8002502 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003efc:	2301      	movs	r3, #1
 8003efe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003f00:	697b      	ldr	r3, [r7, #20]
	}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	200003ac 	.word	0x200003ac
 8003f10:	200003b0 	.word	0x200003b0
 8003f14:	200004b4 	.word	0x200004b4

08003f18 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b088      	sub	sp, #32
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8003f26:	2301      	movs	r3, #1
 8003f28:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d077      	beq.n	8004020 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10a      	bne.n	8003f4e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8003f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f3c:	f383 8811 	msr	BASEPRI, r3
 8003f40:	f3bf 8f6f 	isb	sy
 8003f44:	f3bf 8f4f 	dsb	sy
 8003f48:	60fb      	str	r3, [r7, #12]
}
 8003f4a:	bf00      	nop
 8003f4c:	e7fe      	b.n	8003f4c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d902      	bls.n	8003f5e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	61fb      	str	r3, [r7, #28]
 8003f5c:	e002      	b.n	8003f64 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f62:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f68:	69fa      	ldr	r2, [r7, #28]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d058      	beq.n	8004020 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d153      	bne.n	8004020 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8003f78:	4b2b      	ldr	r3, [pc, #172]	; (8004028 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d10a      	bne.n	8003f98 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8003f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f86:	f383 8811 	msr	BASEPRI, r3
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	f3bf 8f4f 	dsb	sy
 8003f92:	60bb      	str	r3, [r7, #8]
}
 8003f94:	bf00      	nop
 8003f96:	e7fe      	b.n	8003f96 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	69fa      	ldr	r2, [r7, #28]
 8003fa2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003fa4:	69bb      	ldr	r3, [r7, #24]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	db04      	blt.n	8003fb6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	f1c3 0207 	rsb	r2, r3, #7
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	6959      	ldr	r1, [r3, #20]
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	4a19      	ldr	r2, [pc, #100]	; (800402c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003fc6:	4413      	add	r3, r2
 8003fc8:	4299      	cmp	r1, r3
 8003fca:	d129      	bne.n	8004020 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	3304      	adds	r3, #4
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fe faf3 	bl	80025bc <uxListRemove>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d10a      	bne.n	8003ff2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	43da      	mvns	r2, r3
 8003fe8:	4b11      	ldr	r3, [pc, #68]	; (8004030 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4013      	ands	r3, r2
 8003fee:	4a10      	ldr	r2, [pc, #64]	; (8004030 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003ff0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	409a      	lsls	r2, r3
 8003ffa:	4b0d      	ldr	r3, [pc, #52]	; (8004030 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	4a0b      	ldr	r2, [pc, #44]	; (8004030 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8004002:	6013      	str	r3, [r2, #0]
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004008:	4613      	mov	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4413      	add	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4a06      	ldr	r2, [pc, #24]	; (800402c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8004012:	441a      	add	r2, r3
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	3304      	adds	r3, #4
 8004018:	4619      	mov	r1, r3
 800401a:	4610      	mov	r0, r2
 800401c:	f7fe fa71 	bl	8002502 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004020:	bf00      	nop
 8004022:	3720      	adds	r7, #32
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	200003ac 	.word	0x200003ac
 800402c:	200003b0 	.word	0x200003b0
 8004030:	200004b4 	.word	0x200004b4

08004034 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004034:	b480      	push	{r7}
 8004036:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004038:	4b07      	ldr	r3, [pc, #28]	; (8004058 <pvTaskIncrementMutexHeldCount+0x24>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d004      	beq.n	800404a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004040:	4b05      	ldr	r3, [pc, #20]	; (8004058 <pvTaskIncrementMutexHeldCount+0x24>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004046:	3201      	adds	r2, #1
 8004048:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800404a:	4b03      	ldr	r3, [pc, #12]	; (8004058 <pvTaskIncrementMutexHeldCount+0x24>)
 800404c:	681b      	ldr	r3, [r3, #0]
	}
 800404e:	4618      	mov	r0, r3
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	200003ac 	.word	0x200003ac

0800405c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004066:	4b29      	ldr	r3, [pc, #164]	; (800410c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800406c:	4b28      	ldr	r3, [pc, #160]	; (8004110 <prvAddCurrentTaskToDelayedList+0xb4>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	3304      	adds	r3, #4
 8004072:	4618      	mov	r0, r3
 8004074:	f7fe faa2 	bl	80025bc <uxListRemove>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d10b      	bne.n	8004096 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800407e:	4b24      	ldr	r3, [pc, #144]	; (8004110 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004084:	2201      	movs	r2, #1
 8004086:	fa02 f303 	lsl.w	r3, r2, r3
 800408a:	43da      	mvns	r2, r3
 800408c:	4b21      	ldr	r3, [pc, #132]	; (8004114 <prvAddCurrentTaskToDelayedList+0xb8>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4013      	ands	r3, r2
 8004092:	4a20      	ldr	r2, [pc, #128]	; (8004114 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004094:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800409c:	d10a      	bne.n	80040b4 <prvAddCurrentTaskToDelayedList+0x58>
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d007      	beq.n	80040b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040a4:	4b1a      	ldr	r3, [pc, #104]	; (8004110 <prvAddCurrentTaskToDelayedList+0xb4>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	3304      	adds	r3, #4
 80040aa:	4619      	mov	r1, r3
 80040ac:	481a      	ldr	r0, [pc, #104]	; (8004118 <prvAddCurrentTaskToDelayedList+0xbc>)
 80040ae:	f7fe fa28 	bl	8002502 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80040b2:	e026      	b.n	8004102 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80040b4:	68fa      	ldr	r2, [r7, #12]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4413      	add	r3, r2
 80040ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80040bc:	4b14      	ldr	r3, [pc, #80]	; (8004110 <prvAddCurrentTaskToDelayedList+0xb4>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80040c4:	68ba      	ldr	r2, [r7, #8]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d209      	bcs.n	80040e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040cc:	4b13      	ldr	r3, [pc, #76]	; (800411c <prvAddCurrentTaskToDelayedList+0xc0>)
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	4b0f      	ldr	r3, [pc, #60]	; (8004110 <prvAddCurrentTaskToDelayedList+0xb4>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	3304      	adds	r3, #4
 80040d6:	4619      	mov	r1, r3
 80040d8:	4610      	mov	r0, r2
 80040da:	f7fe fa36 	bl	800254a <vListInsert>
}
 80040de:	e010      	b.n	8004102 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040e0:	4b0f      	ldr	r3, [pc, #60]	; (8004120 <prvAddCurrentTaskToDelayedList+0xc4>)
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	4b0a      	ldr	r3, [pc, #40]	; (8004110 <prvAddCurrentTaskToDelayedList+0xb4>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	3304      	adds	r3, #4
 80040ea:	4619      	mov	r1, r3
 80040ec:	4610      	mov	r0, r2
 80040ee:	f7fe fa2c 	bl	800254a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80040f2:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <prvAddCurrentTaskToDelayedList+0xc8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d202      	bcs.n	8004102 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80040fc:	4a09      	ldr	r2, [pc, #36]	; (8004124 <prvAddCurrentTaskToDelayedList+0xc8>)
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	6013      	str	r3, [r2, #0]
}
 8004102:	bf00      	nop
 8004104:	3710      	adds	r7, #16
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	200004b0 	.word	0x200004b0
 8004110:	200003ac 	.word	0x200003ac
 8004114:	200004b4 	.word	0x200004b4
 8004118:	20000498 	.word	0x20000498
 800411c:	20000468 	.word	0x20000468
 8004120:	20000464 	.word	0x20000464
 8004124:	200004cc 	.word	0x200004cc

08004128 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004128:	b480      	push	{r7}
 800412a:	b085      	sub	sp, #20
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	3b04      	subs	r3, #4
 8004138:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004140:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	3b04      	subs	r3, #4
 8004146:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	f023 0201 	bic.w	r2, r3, #1
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	3b04      	subs	r3, #4
 8004156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004158:	4a0c      	ldr	r2, [pc, #48]	; (800418c <pxPortInitialiseStack+0x64>)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	3b14      	subs	r3, #20
 8004162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	3b04      	subs	r3, #4
 800416e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f06f 0202 	mvn.w	r2, #2
 8004176:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	3b20      	subs	r3, #32
 800417c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800417e:	68fb      	ldr	r3, [r7, #12]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3714      	adds	r7, #20
 8004184:	46bd      	mov	sp, r7
 8004186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418a:	4770      	bx	lr
 800418c:	08004191 	.word	0x08004191

08004190 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004190:	b480      	push	{r7}
 8004192:	b085      	sub	sp, #20
 8004194:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004196:	2300      	movs	r3, #0
 8004198:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800419a:	4b12      	ldr	r3, [pc, #72]	; (80041e4 <prvTaskExitError+0x54>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a2:	d00a      	beq.n	80041ba <prvTaskExitError+0x2a>
	__asm volatile
 80041a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a8:	f383 8811 	msr	BASEPRI, r3
 80041ac:	f3bf 8f6f 	isb	sy
 80041b0:	f3bf 8f4f 	dsb	sy
 80041b4:	60fb      	str	r3, [r7, #12]
}
 80041b6:	bf00      	nop
 80041b8:	e7fe      	b.n	80041b8 <prvTaskExitError+0x28>
	__asm volatile
 80041ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041be:	f383 8811 	msr	BASEPRI, r3
 80041c2:	f3bf 8f6f 	isb	sy
 80041c6:	f3bf 8f4f 	dsb	sy
 80041ca:	60bb      	str	r3, [r7, #8]
}
 80041cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80041ce:	bf00      	nop
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d0fc      	beq.n	80041d0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80041d6:	bf00      	nop
 80041d8:	bf00      	nop
 80041da:	3714      	adds	r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr
 80041e4:	20000010 	.word	0x20000010
	...

080041f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80041f0:	4b07      	ldr	r3, [pc, #28]	; (8004210 <pxCurrentTCBConst2>)
 80041f2:	6819      	ldr	r1, [r3, #0]
 80041f4:	6808      	ldr	r0, [r1, #0]
 80041f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041fa:	f380 8809 	msr	PSP, r0
 80041fe:	f3bf 8f6f 	isb	sy
 8004202:	f04f 0000 	mov.w	r0, #0
 8004206:	f380 8811 	msr	BASEPRI, r0
 800420a:	4770      	bx	lr
 800420c:	f3af 8000 	nop.w

08004210 <pxCurrentTCBConst2>:
 8004210:	200003ac 	.word	0x200003ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004214:	bf00      	nop
 8004216:	bf00      	nop

08004218 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004218:	4808      	ldr	r0, [pc, #32]	; (800423c <prvPortStartFirstTask+0x24>)
 800421a:	6800      	ldr	r0, [r0, #0]
 800421c:	6800      	ldr	r0, [r0, #0]
 800421e:	f380 8808 	msr	MSP, r0
 8004222:	f04f 0000 	mov.w	r0, #0
 8004226:	f380 8814 	msr	CONTROL, r0
 800422a:	b662      	cpsie	i
 800422c:	b661      	cpsie	f
 800422e:	f3bf 8f4f 	dsb	sy
 8004232:	f3bf 8f6f 	isb	sy
 8004236:	df00      	svc	0
 8004238:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800423a:	bf00      	nop
 800423c:	e000ed08 	.word	0xe000ed08

08004240 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004246:	4b46      	ldr	r3, [pc, #280]	; (8004360 <xPortStartScheduler+0x120>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a46      	ldr	r2, [pc, #280]	; (8004364 <xPortStartScheduler+0x124>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d10a      	bne.n	8004266 <xPortStartScheduler+0x26>
	__asm volatile
 8004250:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004254:	f383 8811 	msr	BASEPRI, r3
 8004258:	f3bf 8f6f 	isb	sy
 800425c:	f3bf 8f4f 	dsb	sy
 8004260:	613b      	str	r3, [r7, #16]
}
 8004262:	bf00      	nop
 8004264:	e7fe      	b.n	8004264 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004266:	4b3e      	ldr	r3, [pc, #248]	; (8004360 <xPortStartScheduler+0x120>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a3f      	ldr	r2, [pc, #252]	; (8004368 <xPortStartScheduler+0x128>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d10a      	bne.n	8004286 <xPortStartScheduler+0x46>
	__asm volatile
 8004270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004274:	f383 8811 	msr	BASEPRI, r3
 8004278:	f3bf 8f6f 	isb	sy
 800427c:	f3bf 8f4f 	dsb	sy
 8004280:	60fb      	str	r3, [r7, #12]
}
 8004282:	bf00      	nop
 8004284:	e7fe      	b.n	8004284 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004286:	4b39      	ldr	r3, [pc, #228]	; (800436c <xPortStartScheduler+0x12c>)
 8004288:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	b2db      	uxtb	r3, r3
 8004290:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	22ff      	movs	r2, #255	; 0xff
 8004296:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	b2db      	uxtb	r3, r3
 800429e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80042a0:	78fb      	ldrb	r3, [r7, #3]
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	4b31      	ldr	r3, [pc, #196]	; (8004370 <xPortStartScheduler+0x130>)
 80042ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80042ae:	4b31      	ldr	r3, [pc, #196]	; (8004374 <xPortStartScheduler+0x134>)
 80042b0:	2207      	movs	r2, #7
 80042b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042b4:	e009      	b.n	80042ca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80042b6:	4b2f      	ldr	r3, [pc, #188]	; (8004374 <xPortStartScheduler+0x134>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	3b01      	subs	r3, #1
 80042bc:	4a2d      	ldr	r2, [pc, #180]	; (8004374 <xPortStartScheduler+0x134>)
 80042be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80042c0:	78fb      	ldrb	r3, [r7, #3]
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80042ca:	78fb      	ldrb	r3, [r7, #3]
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042d2:	2b80      	cmp	r3, #128	; 0x80
 80042d4:	d0ef      	beq.n	80042b6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80042d6:	4b27      	ldr	r3, [pc, #156]	; (8004374 <xPortStartScheduler+0x134>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f1c3 0307 	rsb	r3, r3, #7
 80042de:	2b04      	cmp	r3, #4
 80042e0:	d00a      	beq.n	80042f8 <xPortStartScheduler+0xb8>
	__asm volatile
 80042e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e6:	f383 8811 	msr	BASEPRI, r3
 80042ea:	f3bf 8f6f 	isb	sy
 80042ee:	f3bf 8f4f 	dsb	sy
 80042f2:	60bb      	str	r3, [r7, #8]
}
 80042f4:	bf00      	nop
 80042f6:	e7fe      	b.n	80042f6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80042f8:	4b1e      	ldr	r3, [pc, #120]	; (8004374 <xPortStartScheduler+0x134>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	021b      	lsls	r3, r3, #8
 80042fe:	4a1d      	ldr	r2, [pc, #116]	; (8004374 <xPortStartScheduler+0x134>)
 8004300:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004302:	4b1c      	ldr	r3, [pc, #112]	; (8004374 <xPortStartScheduler+0x134>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800430a:	4a1a      	ldr	r2, [pc, #104]	; (8004374 <xPortStartScheduler+0x134>)
 800430c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	b2da      	uxtb	r2, r3
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004316:	4b18      	ldr	r3, [pc, #96]	; (8004378 <xPortStartScheduler+0x138>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a17      	ldr	r2, [pc, #92]	; (8004378 <xPortStartScheduler+0x138>)
 800431c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004320:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004322:	4b15      	ldr	r3, [pc, #84]	; (8004378 <xPortStartScheduler+0x138>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a14      	ldr	r2, [pc, #80]	; (8004378 <xPortStartScheduler+0x138>)
 8004328:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800432c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800432e:	f000 f8dd 	bl	80044ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004332:	4b12      	ldr	r3, [pc, #72]	; (800437c <xPortStartScheduler+0x13c>)
 8004334:	2200      	movs	r2, #0
 8004336:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004338:	f000 f8fc 	bl	8004534 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800433c:	4b10      	ldr	r3, [pc, #64]	; (8004380 <xPortStartScheduler+0x140>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a0f      	ldr	r2, [pc, #60]	; (8004380 <xPortStartScheduler+0x140>)
 8004342:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004346:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004348:	f7ff ff66 	bl	8004218 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800434c:	f7ff fa84 	bl	8003858 <vTaskSwitchContext>
	prvTaskExitError();
 8004350:	f7ff ff1e 	bl	8004190 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3718      	adds	r7, #24
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	e000ed00 	.word	0xe000ed00
 8004364:	410fc271 	.word	0x410fc271
 8004368:	410fc270 	.word	0x410fc270
 800436c:	e000e400 	.word	0xe000e400
 8004370:	200004d8 	.word	0x200004d8
 8004374:	200004dc 	.word	0x200004dc
 8004378:	e000ed20 	.word	0xe000ed20
 800437c:	20000010 	.word	0x20000010
 8004380:	e000ef34 	.word	0xe000ef34

08004384 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004384:	b480      	push	{r7}
 8004386:	b083      	sub	sp, #12
 8004388:	af00      	add	r7, sp, #0
	__asm volatile
 800438a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800438e:	f383 8811 	msr	BASEPRI, r3
 8004392:	f3bf 8f6f 	isb	sy
 8004396:	f3bf 8f4f 	dsb	sy
 800439a:	607b      	str	r3, [r7, #4]
}
 800439c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800439e:	4b0f      	ldr	r3, [pc, #60]	; (80043dc <vPortEnterCritical+0x58>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	3301      	adds	r3, #1
 80043a4:	4a0d      	ldr	r2, [pc, #52]	; (80043dc <vPortEnterCritical+0x58>)
 80043a6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80043a8:	4b0c      	ldr	r3, [pc, #48]	; (80043dc <vPortEnterCritical+0x58>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d10f      	bne.n	80043d0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80043b0:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <vPortEnterCritical+0x5c>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00a      	beq.n	80043d0 <vPortEnterCritical+0x4c>
	__asm volatile
 80043ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043be:	f383 8811 	msr	BASEPRI, r3
 80043c2:	f3bf 8f6f 	isb	sy
 80043c6:	f3bf 8f4f 	dsb	sy
 80043ca:	603b      	str	r3, [r7, #0]
}
 80043cc:	bf00      	nop
 80043ce:	e7fe      	b.n	80043ce <vPortEnterCritical+0x4a>
	}
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr
 80043dc:	20000010 	.word	0x20000010
 80043e0:	e000ed04 	.word	0xe000ed04

080043e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80043ea:	4b12      	ldr	r3, [pc, #72]	; (8004434 <vPortExitCritical+0x50>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10a      	bne.n	8004408 <vPortExitCritical+0x24>
	__asm volatile
 80043f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	607b      	str	r3, [r7, #4]
}
 8004404:	bf00      	nop
 8004406:	e7fe      	b.n	8004406 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004408:	4b0a      	ldr	r3, [pc, #40]	; (8004434 <vPortExitCritical+0x50>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	3b01      	subs	r3, #1
 800440e:	4a09      	ldr	r2, [pc, #36]	; (8004434 <vPortExitCritical+0x50>)
 8004410:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004412:	4b08      	ldr	r3, [pc, #32]	; (8004434 <vPortExitCritical+0x50>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d105      	bne.n	8004426 <vPortExitCritical+0x42>
 800441a:	2300      	movs	r3, #0
 800441c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	f383 8811 	msr	BASEPRI, r3
}
 8004424:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004426:	bf00      	nop
 8004428:	370c      	adds	r7, #12
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	20000010 	.word	0x20000010
	...

08004440 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004440:	f3ef 8009 	mrs	r0, PSP
 8004444:	f3bf 8f6f 	isb	sy
 8004448:	4b15      	ldr	r3, [pc, #84]	; (80044a0 <pxCurrentTCBConst>)
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	f01e 0f10 	tst.w	lr, #16
 8004450:	bf08      	it	eq
 8004452:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004456:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800445a:	6010      	str	r0, [r2, #0]
 800445c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004460:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004464:	f380 8811 	msr	BASEPRI, r0
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	f7ff f9f2 	bl	8003858 <vTaskSwitchContext>
 8004474:	f04f 0000 	mov.w	r0, #0
 8004478:	f380 8811 	msr	BASEPRI, r0
 800447c:	bc09      	pop	{r0, r3}
 800447e:	6819      	ldr	r1, [r3, #0]
 8004480:	6808      	ldr	r0, [r1, #0]
 8004482:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004486:	f01e 0f10 	tst.w	lr, #16
 800448a:	bf08      	it	eq
 800448c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004490:	f380 8809 	msr	PSP, r0
 8004494:	f3bf 8f6f 	isb	sy
 8004498:	4770      	bx	lr
 800449a:	bf00      	nop
 800449c:	f3af 8000 	nop.w

080044a0 <pxCurrentTCBConst>:
 80044a0:	200003ac 	.word	0x200003ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80044a4:	bf00      	nop
 80044a6:	bf00      	nop

080044a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
	__asm volatile
 80044ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b2:	f383 8811 	msr	BASEPRI, r3
 80044b6:	f3bf 8f6f 	isb	sy
 80044ba:	f3bf 8f4f 	dsb	sy
 80044be:	607b      	str	r3, [r7, #4]
}
 80044c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80044c2:	f7ff f911 	bl	80036e8 <xTaskIncrementTick>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d003      	beq.n	80044d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80044cc:	4b06      	ldr	r3, [pc, #24]	; (80044e8 <SysTick_Handler+0x40>)
 80044ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	2300      	movs	r3, #0
 80044d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	f383 8811 	msr	BASEPRI, r3
}
 80044de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80044e0:	bf00      	nop
 80044e2:	3708      	adds	r7, #8
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}
 80044e8:	e000ed04 	.word	0xe000ed04

080044ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80044f0:	4b0b      	ldr	r3, [pc, #44]	; (8004520 <vPortSetupTimerInterrupt+0x34>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80044f6:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <vPortSetupTimerInterrupt+0x38>)
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80044fc:	4b0a      	ldr	r3, [pc, #40]	; (8004528 <vPortSetupTimerInterrupt+0x3c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a0a      	ldr	r2, [pc, #40]	; (800452c <vPortSetupTimerInterrupt+0x40>)
 8004502:	fba2 2303 	umull	r2, r3, r2, r3
 8004506:	099b      	lsrs	r3, r3, #6
 8004508:	4a09      	ldr	r2, [pc, #36]	; (8004530 <vPortSetupTimerInterrupt+0x44>)
 800450a:	3b01      	subs	r3, #1
 800450c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800450e:	4b04      	ldr	r3, [pc, #16]	; (8004520 <vPortSetupTimerInterrupt+0x34>)
 8004510:	2207      	movs	r2, #7
 8004512:	601a      	str	r2, [r3, #0]
}
 8004514:	bf00      	nop
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	e000e010 	.word	0xe000e010
 8004524:	e000e018 	.word	0xe000e018
 8004528:	20000004 	.word	0x20000004
 800452c:	10624dd3 	.word	0x10624dd3
 8004530:	e000e014 	.word	0xe000e014

08004534 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004534:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004544 <vPortEnableVFP+0x10>
 8004538:	6801      	ldr	r1, [r0, #0]
 800453a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800453e:	6001      	str	r1, [r0, #0]
 8004540:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004542:	bf00      	nop
 8004544:	e000ed88 	.word	0xe000ed88

08004548 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800454e:	f3ef 8305 	mrs	r3, IPSR
 8004552:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2b0f      	cmp	r3, #15
 8004558:	d914      	bls.n	8004584 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800455a:	4a17      	ldr	r2, [pc, #92]	; (80045b8 <vPortValidateInterruptPriority+0x70>)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4413      	add	r3, r2
 8004560:	781b      	ldrb	r3, [r3, #0]
 8004562:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004564:	4b15      	ldr	r3, [pc, #84]	; (80045bc <vPortValidateInterruptPriority+0x74>)
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	7afa      	ldrb	r2, [r7, #11]
 800456a:	429a      	cmp	r2, r3
 800456c:	d20a      	bcs.n	8004584 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	607b      	str	r3, [r7, #4]
}
 8004580:	bf00      	nop
 8004582:	e7fe      	b.n	8004582 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004584:	4b0e      	ldr	r3, [pc, #56]	; (80045c0 <vPortValidateInterruptPriority+0x78>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800458c:	4b0d      	ldr	r3, [pc, #52]	; (80045c4 <vPortValidateInterruptPriority+0x7c>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	429a      	cmp	r2, r3
 8004592:	d90a      	bls.n	80045aa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004598:	f383 8811 	msr	BASEPRI, r3
 800459c:	f3bf 8f6f 	isb	sy
 80045a0:	f3bf 8f4f 	dsb	sy
 80045a4:	603b      	str	r3, [r7, #0]
}
 80045a6:	bf00      	nop
 80045a8:	e7fe      	b.n	80045a8 <vPortValidateInterruptPriority+0x60>
	}
 80045aa:	bf00      	nop
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop
 80045b8:	e000e3f0 	.word	0xe000e3f0
 80045bc:	200004d8 	.word	0x200004d8
 80045c0:	e000ed0c 	.word	0xe000ed0c
 80045c4:	200004dc 	.word	0x200004dc

080045c8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b08a      	sub	sp, #40	; 0x28
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80045d4:	f7fe ffde 	bl	8003594 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80045d8:	4b5b      	ldr	r3, [pc, #364]	; (8004748 <pvPortMalloc+0x180>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80045e0:	f000 f920 	bl	8004824 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80045e4:	4b59      	ldr	r3, [pc, #356]	; (800474c <pvPortMalloc+0x184>)
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4013      	ands	r3, r2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f040 8093 	bne.w	8004718 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d01d      	beq.n	8004634 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80045f8:	2208      	movs	r2, #8
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4413      	add	r3, r2
 80045fe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f003 0307 	and.w	r3, r3, #7
 8004606:	2b00      	cmp	r3, #0
 8004608:	d014      	beq.n	8004634 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	f023 0307 	bic.w	r3, r3, #7
 8004610:	3308      	adds	r3, #8
 8004612:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <pvPortMalloc+0x6c>
	__asm volatile
 800461e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004622:	f383 8811 	msr	BASEPRI, r3
 8004626:	f3bf 8f6f 	isb	sy
 800462a:	f3bf 8f4f 	dsb	sy
 800462e:	617b      	str	r3, [r7, #20]
}
 8004630:	bf00      	nop
 8004632:	e7fe      	b.n	8004632 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d06e      	beq.n	8004718 <pvPortMalloc+0x150>
 800463a:	4b45      	ldr	r3, [pc, #276]	; (8004750 <pvPortMalloc+0x188>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	429a      	cmp	r2, r3
 8004642:	d869      	bhi.n	8004718 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004644:	4b43      	ldr	r3, [pc, #268]	; (8004754 <pvPortMalloc+0x18c>)
 8004646:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004648:	4b42      	ldr	r3, [pc, #264]	; (8004754 <pvPortMalloc+0x18c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800464e:	e004      	b.n	800465a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004652:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800465a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	429a      	cmp	r2, r3
 8004662:	d903      	bls.n	800466c <pvPortMalloc+0xa4>
 8004664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d1f1      	bne.n	8004650 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800466c:	4b36      	ldr	r3, [pc, #216]	; (8004748 <pvPortMalloc+0x180>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004672:	429a      	cmp	r2, r3
 8004674:	d050      	beq.n	8004718 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004676:	6a3b      	ldr	r3, [r7, #32]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2208      	movs	r2, #8
 800467c:	4413      	add	r3, r2
 800467e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	1ad2      	subs	r2, r2, r3
 8004690:	2308      	movs	r3, #8
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	429a      	cmp	r2, r3
 8004696:	d91f      	bls.n	80046d8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004698:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4413      	add	r3, r2
 800469e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00a      	beq.n	80046c0 <pvPortMalloc+0xf8>
	__asm volatile
 80046aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ae:	f383 8811 	msr	BASEPRI, r3
 80046b2:	f3bf 8f6f 	isb	sy
 80046b6:	f3bf 8f4f 	dsb	sy
 80046ba:	613b      	str	r3, [r7, #16]
}
 80046bc:	bf00      	nop
 80046be:	e7fe      	b.n	80046be <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	1ad2      	subs	r2, r2, r3
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80046cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80046d2:	69b8      	ldr	r0, [r7, #24]
 80046d4:	f000 f908 	bl	80048e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80046d8:	4b1d      	ldr	r3, [pc, #116]	; (8004750 <pvPortMalloc+0x188>)
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	4a1b      	ldr	r2, [pc, #108]	; (8004750 <pvPortMalloc+0x188>)
 80046e4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80046e6:	4b1a      	ldr	r3, [pc, #104]	; (8004750 <pvPortMalloc+0x188>)
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	4b1b      	ldr	r3, [pc, #108]	; (8004758 <pvPortMalloc+0x190>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d203      	bcs.n	80046fa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80046f2:	4b17      	ldr	r3, [pc, #92]	; (8004750 <pvPortMalloc+0x188>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a18      	ldr	r2, [pc, #96]	; (8004758 <pvPortMalloc+0x190>)
 80046f8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80046fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046fc:	685a      	ldr	r2, [r3, #4]
 80046fe:	4b13      	ldr	r3, [pc, #76]	; (800474c <pvPortMalloc+0x184>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	431a      	orrs	r2, r3
 8004704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004706:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800470e:	4b13      	ldr	r3, [pc, #76]	; (800475c <pvPortMalloc+0x194>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	3301      	adds	r3, #1
 8004714:	4a11      	ldr	r2, [pc, #68]	; (800475c <pvPortMalloc+0x194>)
 8004716:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004718:	f7fe ff4a 	bl	80035b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	f003 0307 	and.w	r3, r3, #7
 8004722:	2b00      	cmp	r3, #0
 8004724:	d00a      	beq.n	800473c <pvPortMalloc+0x174>
	__asm volatile
 8004726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800472a:	f383 8811 	msr	BASEPRI, r3
 800472e:	f3bf 8f6f 	isb	sy
 8004732:	f3bf 8f4f 	dsb	sy
 8004736:	60fb      	str	r3, [r7, #12]
}
 8004738:	bf00      	nop
 800473a:	e7fe      	b.n	800473a <pvPortMalloc+0x172>
	return pvReturn;
 800473c:	69fb      	ldr	r3, [r7, #28]
}
 800473e:	4618      	mov	r0, r3
 8004740:	3728      	adds	r7, #40	; 0x28
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
 8004746:	bf00      	nop
 8004748:	200010a0 	.word	0x200010a0
 800474c:	200010b4 	.word	0x200010b4
 8004750:	200010a4 	.word	0x200010a4
 8004754:	20001098 	.word	0x20001098
 8004758:	200010a8 	.word	0x200010a8
 800475c:	200010ac 	.word	0x200010ac

08004760 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b086      	sub	sp, #24
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d04d      	beq.n	800480e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004772:	2308      	movs	r3, #8
 8004774:	425b      	negs	r3, r3
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4413      	add	r3, r2
 800477a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	4b24      	ldr	r3, [pc, #144]	; (8004818 <vPortFree+0xb8>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4013      	ands	r3, r2
 800478a:	2b00      	cmp	r3, #0
 800478c:	d10a      	bne.n	80047a4 <vPortFree+0x44>
	__asm volatile
 800478e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004792:	f383 8811 	msr	BASEPRI, r3
 8004796:	f3bf 8f6f 	isb	sy
 800479a:	f3bf 8f4f 	dsb	sy
 800479e:	60fb      	str	r3, [r7, #12]
}
 80047a0:	bf00      	nop
 80047a2:	e7fe      	b.n	80047a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00a      	beq.n	80047c2 <vPortFree+0x62>
	__asm volatile
 80047ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b0:	f383 8811 	msr	BASEPRI, r3
 80047b4:	f3bf 8f6f 	isb	sy
 80047b8:	f3bf 8f4f 	dsb	sy
 80047bc:	60bb      	str	r3, [r7, #8]
}
 80047be:	bf00      	nop
 80047c0:	e7fe      	b.n	80047c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	4b14      	ldr	r3, [pc, #80]	; (8004818 <vPortFree+0xb8>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4013      	ands	r3, r2
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01e      	beq.n	800480e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d11a      	bne.n	800480e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	4b0e      	ldr	r3, [pc, #56]	; (8004818 <vPortFree+0xb8>)
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	43db      	mvns	r3, r3
 80047e2:	401a      	ands	r2, r3
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80047e8:	f7fe fed4 	bl	8003594 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	685a      	ldr	r2, [r3, #4]
 80047f0:	4b0a      	ldr	r3, [pc, #40]	; (800481c <vPortFree+0xbc>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4413      	add	r3, r2
 80047f6:	4a09      	ldr	r2, [pc, #36]	; (800481c <vPortFree+0xbc>)
 80047f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80047fa:	6938      	ldr	r0, [r7, #16]
 80047fc:	f000 f874 	bl	80048e8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004800:	4b07      	ldr	r3, [pc, #28]	; (8004820 <vPortFree+0xc0>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	3301      	adds	r3, #1
 8004806:	4a06      	ldr	r2, [pc, #24]	; (8004820 <vPortFree+0xc0>)
 8004808:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800480a:	f7fe fed1 	bl	80035b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800480e:	bf00      	nop
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	200010b4 	.word	0x200010b4
 800481c:	200010a4 	.word	0x200010a4
 8004820:	200010b0 	.word	0x200010b0

08004824 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004824:	b480      	push	{r7}
 8004826:	b085      	sub	sp, #20
 8004828:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800482a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800482e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004830:	4b27      	ldr	r3, [pc, #156]	; (80048d0 <prvHeapInit+0xac>)
 8004832:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00c      	beq.n	8004858 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	3307      	adds	r3, #7
 8004842:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0307 	bic.w	r3, r3, #7
 800484a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800484c:	68ba      	ldr	r2, [r7, #8]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	4a1f      	ldr	r2, [pc, #124]	; (80048d0 <prvHeapInit+0xac>)
 8004854:	4413      	add	r3, r2
 8004856:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800485c:	4a1d      	ldr	r2, [pc, #116]	; (80048d4 <prvHeapInit+0xb0>)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004862:	4b1c      	ldr	r3, [pc, #112]	; (80048d4 <prvHeapInit+0xb0>)
 8004864:	2200      	movs	r2, #0
 8004866:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	4413      	add	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004870:	2208      	movs	r2, #8
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1a9b      	subs	r3, r3, r2
 8004876:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f023 0307 	bic.w	r3, r3, #7
 800487e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4a15      	ldr	r2, [pc, #84]	; (80048d8 <prvHeapInit+0xb4>)
 8004884:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004886:	4b14      	ldr	r3, [pc, #80]	; (80048d8 <prvHeapInit+0xb4>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2200      	movs	r2, #0
 800488c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800488e:	4b12      	ldr	r3, [pc, #72]	; (80048d8 <prvHeapInit+0xb4>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	1ad2      	subs	r2, r2, r3
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80048a4:	4b0c      	ldr	r3, [pc, #48]	; (80048d8 <prvHeapInit+0xb4>)
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	4a0a      	ldr	r2, [pc, #40]	; (80048dc <prvHeapInit+0xb8>)
 80048b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	4a09      	ldr	r2, [pc, #36]	; (80048e0 <prvHeapInit+0xbc>)
 80048ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80048bc:	4b09      	ldr	r3, [pc, #36]	; (80048e4 <prvHeapInit+0xc0>)
 80048be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80048c2:	601a      	str	r2, [r3, #0]
}
 80048c4:	bf00      	nop
 80048c6:	3714      	adds	r7, #20
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr
 80048d0:	200004e0 	.word	0x200004e0
 80048d4:	20001098 	.word	0x20001098
 80048d8:	200010a0 	.word	0x200010a0
 80048dc:	200010a8 	.word	0x200010a8
 80048e0:	200010a4 	.word	0x200010a4
 80048e4:	200010b4 	.word	0x200010b4

080048e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80048f0:	4b28      	ldr	r3, [pc, #160]	; (8004994 <prvInsertBlockIntoFreeList+0xac>)
 80048f2:	60fb      	str	r3, [r7, #12]
 80048f4:	e002      	b.n	80048fc <prvInsertBlockIntoFreeList+0x14>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	429a      	cmp	r2, r3
 8004904:	d8f7      	bhi.n	80048f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	4413      	add	r3, r2
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	429a      	cmp	r2, r3
 8004916:	d108      	bne.n	800492a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	685a      	ldr	r2, [r3, #4]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	441a      	add	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	441a      	add	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	429a      	cmp	r2, r3
 800493c:	d118      	bne.n	8004970 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	4b15      	ldr	r3, [pc, #84]	; (8004998 <prvInsertBlockIntoFreeList+0xb0>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	429a      	cmp	r2, r3
 8004948:	d00d      	beq.n	8004966 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	441a      	add	r2, r3
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	601a      	str	r2, [r3, #0]
 8004964:	e008      	b.n	8004978 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004966:	4b0c      	ldr	r3, [pc, #48]	; (8004998 <prvInsertBlockIntoFreeList+0xb0>)
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	e003      	b.n	8004978 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	429a      	cmp	r2, r3
 800497e:	d002      	beq.n	8004986 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004986:	bf00      	nop
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	20001098 	.word	0x20001098
 8004998:	200010a0 	.word	0x200010a0

0800499c <__errno>:
 800499c:	4b01      	ldr	r3, [pc, #4]	; (80049a4 <__errno+0x8>)
 800499e:	6818      	ldr	r0, [r3, #0]
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	20000014 	.word	0x20000014

080049a8 <std>:
 80049a8:	2300      	movs	r3, #0
 80049aa:	b510      	push	{r4, lr}
 80049ac:	4604      	mov	r4, r0
 80049ae:	e9c0 3300 	strd	r3, r3, [r0]
 80049b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80049b6:	6083      	str	r3, [r0, #8]
 80049b8:	8181      	strh	r1, [r0, #12]
 80049ba:	6643      	str	r3, [r0, #100]	; 0x64
 80049bc:	81c2      	strh	r2, [r0, #14]
 80049be:	6183      	str	r3, [r0, #24]
 80049c0:	4619      	mov	r1, r3
 80049c2:	2208      	movs	r2, #8
 80049c4:	305c      	adds	r0, #92	; 0x5c
 80049c6:	f000 f91a 	bl	8004bfe <memset>
 80049ca:	4b05      	ldr	r3, [pc, #20]	; (80049e0 <std+0x38>)
 80049cc:	6263      	str	r3, [r4, #36]	; 0x24
 80049ce:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <std+0x3c>)
 80049d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80049d2:	4b05      	ldr	r3, [pc, #20]	; (80049e8 <std+0x40>)
 80049d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80049d6:	4b05      	ldr	r3, [pc, #20]	; (80049ec <std+0x44>)
 80049d8:	6224      	str	r4, [r4, #32]
 80049da:	6323      	str	r3, [r4, #48]	; 0x30
 80049dc:	bd10      	pop	{r4, pc}
 80049de:	bf00      	nop
 80049e0:	08004f49 	.word	0x08004f49
 80049e4:	08004f6b 	.word	0x08004f6b
 80049e8:	08004fa3 	.word	0x08004fa3
 80049ec:	08004fc7 	.word	0x08004fc7

080049f0 <_cleanup_r>:
 80049f0:	4901      	ldr	r1, [pc, #4]	; (80049f8 <_cleanup_r+0x8>)
 80049f2:	f000 b8af 	b.w	8004b54 <_fwalk_reent>
 80049f6:	bf00      	nop
 80049f8:	080052a1 	.word	0x080052a1

080049fc <__sfmoreglue>:
 80049fc:	b570      	push	{r4, r5, r6, lr}
 80049fe:	2268      	movs	r2, #104	; 0x68
 8004a00:	1e4d      	subs	r5, r1, #1
 8004a02:	4355      	muls	r5, r2
 8004a04:	460e      	mov	r6, r1
 8004a06:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004a0a:	f000 f921 	bl	8004c50 <_malloc_r>
 8004a0e:	4604      	mov	r4, r0
 8004a10:	b140      	cbz	r0, 8004a24 <__sfmoreglue+0x28>
 8004a12:	2100      	movs	r1, #0
 8004a14:	e9c0 1600 	strd	r1, r6, [r0]
 8004a18:	300c      	adds	r0, #12
 8004a1a:	60a0      	str	r0, [r4, #8]
 8004a1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004a20:	f000 f8ed 	bl	8004bfe <memset>
 8004a24:	4620      	mov	r0, r4
 8004a26:	bd70      	pop	{r4, r5, r6, pc}

08004a28 <__sfp_lock_acquire>:
 8004a28:	4801      	ldr	r0, [pc, #4]	; (8004a30 <__sfp_lock_acquire+0x8>)
 8004a2a:	f000 b8d8 	b.w	8004bde <__retarget_lock_acquire_recursive>
 8004a2e:	bf00      	nop
 8004a30:	200010b9 	.word	0x200010b9

08004a34 <__sfp_lock_release>:
 8004a34:	4801      	ldr	r0, [pc, #4]	; (8004a3c <__sfp_lock_release+0x8>)
 8004a36:	f000 b8d3 	b.w	8004be0 <__retarget_lock_release_recursive>
 8004a3a:	bf00      	nop
 8004a3c:	200010b9 	.word	0x200010b9

08004a40 <__sinit_lock_acquire>:
 8004a40:	4801      	ldr	r0, [pc, #4]	; (8004a48 <__sinit_lock_acquire+0x8>)
 8004a42:	f000 b8cc 	b.w	8004bde <__retarget_lock_acquire_recursive>
 8004a46:	bf00      	nop
 8004a48:	200010ba 	.word	0x200010ba

08004a4c <__sinit_lock_release>:
 8004a4c:	4801      	ldr	r0, [pc, #4]	; (8004a54 <__sinit_lock_release+0x8>)
 8004a4e:	f000 b8c7 	b.w	8004be0 <__retarget_lock_release_recursive>
 8004a52:	bf00      	nop
 8004a54:	200010ba 	.word	0x200010ba

08004a58 <__sinit>:
 8004a58:	b510      	push	{r4, lr}
 8004a5a:	4604      	mov	r4, r0
 8004a5c:	f7ff fff0 	bl	8004a40 <__sinit_lock_acquire>
 8004a60:	69a3      	ldr	r3, [r4, #24]
 8004a62:	b11b      	cbz	r3, 8004a6c <__sinit+0x14>
 8004a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a68:	f7ff bff0 	b.w	8004a4c <__sinit_lock_release>
 8004a6c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004a70:	6523      	str	r3, [r4, #80]	; 0x50
 8004a72:	4b13      	ldr	r3, [pc, #76]	; (8004ac0 <__sinit+0x68>)
 8004a74:	4a13      	ldr	r2, [pc, #76]	; (8004ac4 <__sinit+0x6c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	62a2      	str	r2, [r4, #40]	; 0x28
 8004a7a:	42a3      	cmp	r3, r4
 8004a7c:	bf04      	itt	eq
 8004a7e:	2301      	moveq	r3, #1
 8004a80:	61a3      	streq	r3, [r4, #24]
 8004a82:	4620      	mov	r0, r4
 8004a84:	f000 f820 	bl	8004ac8 <__sfp>
 8004a88:	6060      	str	r0, [r4, #4]
 8004a8a:	4620      	mov	r0, r4
 8004a8c:	f000 f81c 	bl	8004ac8 <__sfp>
 8004a90:	60a0      	str	r0, [r4, #8]
 8004a92:	4620      	mov	r0, r4
 8004a94:	f000 f818 	bl	8004ac8 <__sfp>
 8004a98:	2200      	movs	r2, #0
 8004a9a:	60e0      	str	r0, [r4, #12]
 8004a9c:	2104      	movs	r1, #4
 8004a9e:	6860      	ldr	r0, [r4, #4]
 8004aa0:	f7ff ff82 	bl	80049a8 <std>
 8004aa4:	68a0      	ldr	r0, [r4, #8]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	2109      	movs	r1, #9
 8004aaa:	f7ff ff7d 	bl	80049a8 <std>
 8004aae:	68e0      	ldr	r0, [r4, #12]
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	2112      	movs	r1, #18
 8004ab4:	f7ff ff78 	bl	80049a8 <std>
 8004ab8:	2301      	movs	r3, #1
 8004aba:	61a3      	str	r3, [r4, #24]
 8004abc:	e7d2      	b.n	8004a64 <__sinit+0xc>
 8004abe:	bf00      	nop
 8004ac0:	08005cf8 	.word	0x08005cf8
 8004ac4:	080049f1 	.word	0x080049f1

08004ac8 <__sfp>:
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aca:	4607      	mov	r7, r0
 8004acc:	f7ff ffac 	bl	8004a28 <__sfp_lock_acquire>
 8004ad0:	4b1e      	ldr	r3, [pc, #120]	; (8004b4c <__sfp+0x84>)
 8004ad2:	681e      	ldr	r6, [r3, #0]
 8004ad4:	69b3      	ldr	r3, [r6, #24]
 8004ad6:	b913      	cbnz	r3, 8004ade <__sfp+0x16>
 8004ad8:	4630      	mov	r0, r6
 8004ada:	f7ff ffbd 	bl	8004a58 <__sinit>
 8004ade:	3648      	adds	r6, #72	; 0x48
 8004ae0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	d503      	bpl.n	8004af0 <__sfp+0x28>
 8004ae8:	6833      	ldr	r3, [r6, #0]
 8004aea:	b30b      	cbz	r3, 8004b30 <__sfp+0x68>
 8004aec:	6836      	ldr	r6, [r6, #0]
 8004aee:	e7f7      	b.n	8004ae0 <__sfp+0x18>
 8004af0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004af4:	b9d5      	cbnz	r5, 8004b2c <__sfp+0x64>
 8004af6:	4b16      	ldr	r3, [pc, #88]	; (8004b50 <__sfp+0x88>)
 8004af8:	60e3      	str	r3, [r4, #12]
 8004afa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004afe:	6665      	str	r5, [r4, #100]	; 0x64
 8004b00:	f000 f86c 	bl	8004bdc <__retarget_lock_init_recursive>
 8004b04:	f7ff ff96 	bl	8004a34 <__sfp_lock_release>
 8004b08:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004b0c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004b10:	6025      	str	r5, [r4, #0]
 8004b12:	61a5      	str	r5, [r4, #24]
 8004b14:	2208      	movs	r2, #8
 8004b16:	4629      	mov	r1, r5
 8004b18:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004b1c:	f000 f86f 	bl	8004bfe <memset>
 8004b20:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004b24:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004b28:	4620      	mov	r0, r4
 8004b2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b2c:	3468      	adds	r4, #104	; 0x68
 8004b2e:	e7d9      	b.n	8004ae4 <__sfp+0x1c>
 8004b30:	2104      	movs	r1, #4
 8004b32:	4638      	mov	r0, r7
 8004b34:	f7ff ff62 	bl	80049fc <__sfmoreglue>
 8004b38:	4604      	mov	r4, r0
 8004b3a:	6030      	str	r0, [r6, #0]
 8004b3c:	2800      	cmp	r0, #0
 8004b3e:	d1d5      	bne.n	8004aec <__sfp+0x24>
 8004b40:	f7ff ff78 	bl	8004a34 <__sfp_lock_release>
 8004b44:	230c      	movs	r3, #12
 8004b46:	603b      	str	r3, [r7, #0]
 8004b48:	e7ee      	b.n	8004b28 <__sfp+0x60>
 8004b4a:	bf00      	nop
 8004b4c:	08005cf8 	.word	0x08005cf8
 8004b50:	ffff0001 	.word	0xffff0001

08004b54 <_fwalk_reent>:
 8004b54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b58:	4606      	mov	r6, r0
 8004b5a:	4688      	mov	r8, r1
 8004b5c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004b60:	2700      	movs	r7, #0
 8004b62:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004b66:	f1b9 0901 	subs.w	r9, r9, #1
 8004b6a:	d505      	bpl.n	8004b78 <_fwalk_reent+0x24>
 8004b6c:	6824      	ldr	r4, [r4, #0]
 8004b6e:	2c00      	cmp	r4, #0
 8004b70:	d1f7      	bne.n	8004b62 <_fwalk_reent+0xe>
 8004b72:	4638      	mov	r0, r7
 8004b74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b78:	89ab      	ldrh	r3, [r5, #12]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d907      	bls.n	8004b8e <_fwalk_reent+0x3a>
 8004b7e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004b82:	3301      	adds	r3, #1
 8004b84:	d003      	beq.n	8004b8e <_fwalk_reent+0x3a>
 8004b86:	4629      	mov	r1, r5
 8004b88:	4630      	mov	r0, r6
 8004b8a:	47c0      	blx	r8
 8004b8c:	4307      	orrs	r7, r0
 8004b8e:	3568      	adds	r5, #104	; 0x68
 8004b90:	e7e9      	b.n	8004b66 <_fwalk_reent+0x12>
	...

08004b94 <__libc_init_array>:
 8004b94:	b570      	push	{r4, r5, r6, lr}
 8004b96:	4d0d      	ldr	r5, [pc, #52]	; (8004bcc <__libc_init_array+0x38>)
 8004b98:	4c0d      	ldr	r4, [pc, #52]	; (8004bd0 <__libc_init_array+0x3c>)
 8004b9a:	1b64      	subs	r4, r4, r5
 8004b9c:	10a4      	asrs	r4, r4, #2
 8004b9e:	2600      	movs	r6, #0
 8004ba0:	42a6      	cmp	r6, r4
 8004ba2:	d109      	bne.n	8004bb8 <__libc_init_array+0x24>
 8004ba4:	4d0b      	ldr	r5, [pc, #44]	; (8004bd4 <__libc_init_array+0x40>)
 8004ba6:	4c0c      	ldr	r4, [pc, #48]	; (8004bd8 <__libc_init_array+0x44>)
 8004ba8:	f000 ffa8 	bl	8005afc <_init>
 8004bac:	1b64      	subs	r4, r4, r5
 8004bae:	10a4      	asrs	r4, r4, #2
 8004bb0:	2600      	movs	r6, #0
 8004bb2:	42a6      	cmp	r6, r4
 8004bb4:	d105      	bne.n	8004bc2 <__libc_init_array+0x2e>
 8004bb6:	bd70      	pop	{r4, r5, r6, pc}
 8004bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bbc:	4798      	blx	r3
 8004bbe:	3601      	adds	r6, #1
 8004bc0:	e7ee      	b.n	8004ba0 <__libc_init_array+0xc>
 8004bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bc6:	4798      	blx	r3
 8004bc8:	3601      	adds	r6, #1
 8004bca:	e7f2      	b.n	8004bb2 <__libc_init_array+0x1e>
 8004bcc:	08005d30 	.word	0x08005d30
 8004bd0:	08005d30 	.word	0x08005d30
 8004bd4:	08005d30 	.word	0x08005d30
 8004bd8:	08005d34 	.word	0x08005d34

08004bdc <__retarget_lock_init_recursive>:
 8004bdc:	4770      	bx	lr

08004bde <__retarget_lock_acquire_recursive>:
 8004bde:	4770      	bx	lr

08004be0 <__retarget_lock_release_recursive>:
 8004be0:	4770      	bx	lr

08004be2 <memcpy>:
 8004be2:	440a      	add	r2, r1
 8004be4:	4291      	cmp	r1, r2
 8004be6:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bea:	d100      	bne.n	8004bee <memcpy+0xc>
 8004bec:	4770      	bx	lr
 8004bee:	b510      	push	{r4, lr}
 8004bf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004bf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004bf8:	4291      	cmp	r1, r2
 8004bfa:	d1f9      	bne.n	8004bf0 <memcpy+0xe>
 8004bfc:	bd10      	pop	{r4, pc}

08004bfe <memset>:
 8004bfe:	4402      	add	r2, r0
 8004c00:	4603      	mov	r3, r0
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d100      	bne.n	8004c08 <memset+0xa>
 8004c06:	4770      	bx	lr
 8004c08:	f803 1b01 	strb.w	r1, [r3], #1
 8004c0c:	e7f9      	b.n	8004c02 <memset+0x4>
	...

08004c10 <sbrk_aligned>:
 8004c10:	b570      	push	{r4, r5, r6, lr}
 8004c12:	4e0e      	ldr	r6, [pc, #56]	; (8004c4c <sbrk_aligned+0x3c>)
 8004c14:	460c      	mov	r4, r1
 8004c16:	6831      	ldr	r1, [r6, #0]
 8004c18:	4605      	mov	r5, r0
 8004c1a:	b911      	cbnz	r1, 8004c22 <sbrk_aligned+0x12>
 8004c1c:	f000 f984 	bl	8004f28 <_sbrk_r>
 8004c20:	6030      	str	r0, [r6, #0]
 8004c22:	4621      	mov	r1, r4
 8004c24:	4628      	mov	r0, r5
 8004c26:	f000 f97f 	bl	8004f28 <_sbrk_r>
 8004c2a:	1c43      	adds	r3, r0, #1
 8004c2c:	d00a      	beq.n	8004c44 <sbrk_aligned+0x34>
 8004c2e:	1cc4      	adds	r4, r0, #3
 8004c30:	f024 0403 	bic.w	r4, r4, #3
 8004c34:	42a0      	cmp	r0, r4
 8004c36:	d007      	beq.n	8004c48 <sbrk_aligned+0x38>
 8004c38:	1a21      	subs	r1, r4, r0
 8004c3a:	4628      	mov	r0, r5
 8004c3c:	f000 f974 	bl	8004f28 <_sbrk_r>
 8004c40:	3001      	adds	r0, #1
 8004c42:	d101      	bne.n	8004c48 <sbrk_aligned+0x38>
 8004c44:	f04f 34ff 	mov.w	r4, #4294967295
 8004c48:	4620      	mov	r0, r4
 8004c4a:	bd70      	pop	{r4, r5, r6, pc}
 8004c4c:	200010c0 	.word	0x200010c0

08004c50 <_malloc_r>:
 8004c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c54:	1ccd      	adds	r5, r1, #3
 8004c56:	f025 0503 	bic.w	r5, r5, #3
 8004c5a:	3508      	adds	r5, #8
 8004c5c:	2d0c      	cmp	r5, #12
 8004c5e:	bf38      	it	cc
 8004c60:	250c      	movcc	r5, #12
 8004c62:	2d00      	cmp	r5, #0
 8004c64:	4607      	mov	r7, r0
 8004c66:	db01      	blt.n	8004c6c <_malloc_r+0x1c>
 8004c68:	42a9      	cmp	r1, r5
 8004c6a:	d905      	bls.n	8004c78 <_malloc_r+0x28>
 8004c6c:	230c      	movs	r3, #12
 8004c6e:	603b      	str	r3, [r7, #0]
 8004c70:	2600      	movs	r6, #0
 8004c72:	4630      	mov	r0, r6
 8004c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c78:	4e2e      	ldr	r6, [pc, #184]	; (8004d34 <_malloc_r+0xe4>)
 8004c7a:	f000 fbc5 	bl	8005408 <__malloc_lock>
 8004c7e:	6833      	ldr	r3, [r6, #0]
 8004c80:	461c      	mov	r4, r3
 8004c82:	bb34      	cbnz	r4, 8004cd2 <_malloc_r+0x82>
 8004c84:	4629      	mov	r1, r5
 8004c86:	4638      	mov	r0, r7
 8004c88:	f7ff ffc2 	bl	8004c10 <sbrk_aligned>
 8004c8c:	1c43      	adds	r3, r0, #1
 8004c8e:	4604      	mov	r4, r0
 8004c90:	d14d      	bne.n	8004d2e <_malloc_r+0xde>
 8004c92:	6834      	ldr	r4, [r6, #0]
 8004c94:	4626      	mov	r6, r4
 8004c96:	2e00      	cmp	r6, #0
 8004c98:	d140      	bne.n	8004d1c <_malloc_r+0xcc>
 8004c9a:	6823      	ldr	r3, [r4, #0]
 8004c9c:	4631      	mov	r1, r6
 8004c9e:	4638      	mov	r0, r7
 8004ca0:	eb04 0803 	add.w	r8, r4, r3
 8004ca4:	f000 f940 	bl	8004f28 <_sbrk_r>
 8004ca8:	4580      	cmp	r8, r0
 8004caa:	d13a      	bne.n	8004d22 <_malloc_r+0xd2>
 8004cac:	6821      	ldr	r1, [r4, #0]
 8004cae:	3503      	adds	r5, #3
 8004cb0:	1a6d      	subs	r5, r5, r1
 8004cb2:	f025 0503 	bic.w	r5, r5, #3
 8004cb6:	3508      	adds	r5, #8
 8004cb8:	2d0c      	cmp	r5, #12
 8004cba:	bf38      	it	cc
 8004cbc:	250c      	movcc	r5, #12
 8004cbe:	4629      	mov	r1, r5
 8004cc0:	4638      	mov	r0, r7
 8004cc2:	f7ff ffa5 	bl	8004c10 <sbrk_aligned>
 8004cc6:	3001      	adds	r0, #1
 8004cc8:	d02b      	beq.n	8004d22 <_malloc_r+0xd2>
 8004cca:	6823      	ldr	r3, [r4, #0]
 8004ccc:	442b      	add	r3, r5
 8004cce:	6023      	str	r3, [r4, #0]
 8004cd0:	e00e      	b.n	8004cf0 <_malloc_r+0xa0>
 8004cd2:	6822      	ldr	r2, [r4, #0]
 8004cd4:	1b52      	subs	r2, r2, r5
 8004cd6:	d41e      	bmi.n	8004d16 <_malloc_r+0xc6>
 8004cd8:	2a0b      	cmp	r2, #11
 8004cda:	d916      	bls.n	8004d0a <_malloc_r+0xba>
 8004cdc:	1961      	adds	r1, r4, r5
 8004cde:	42a3      	cmp	r3, r4
 8004ce0:	6025      	str	r5, [r4, #0]
 8004ce2:	bf18      	it	ne
 8004ce4:	6059      	strne	r1, [r3, #4]
 8004ce6:	6863      	ldr	r3, [r4, #4]
 8004ce8:	bf08      	it	eq
 8004cea:	6031      	streq	r1, [r6, #0]
 8004cec:	5162      	str	r2, [r4, r5]
 8004cee:	604b      	str	r3, [r1, #4]
 8004cf0:	4638      	mov	r0, r7
 8004cf2:	f104 060b 	add.w	r6, r4, #11
 8004cf6:	f000 fb8d 	bl	8005414 <__malloc_unlock>
 8004cfa:	f026 0607 	bic.w	r6, r6, #7
 8004cfe:	1d23      	adds	r3, r4, #4
 8004d00:	1af2      	subs	r2, r6, r3
 8004d02:	d0b6      	beq.n	8004c72 <_malloc_r+0x22>
 8004d04:	1b9b      	subs	r3, r3, r6
 8004d06:	50a3      	str	r3, [r4, r2]
 8004d08:	e7b3      	b.n	8004c72 <_malloc_r+0x22>
 8004d0a:	6862      	ldr	r2, [r4, #4]
 8004d0c:	42a3      	cmp	r3, r4
 8004d0e:	bf0c      	ite	eq
 8004d10:	6032      	streq	r2, [r6, #0]
 8004d12:	605a      	strne	r2, [r3, #4]
 8004d14:	e7ec      	b.n	8004cf0 <_malloc_r+0xa0>
 8004d16:	4623      	mov	r3, r4
 8004d18:	6864      	ldr	r4, [r4, #4]
 8004d1a:	e7b2      	b.n	8004c82 <_malloc_r+0x32>
 8004d1c:	4634      	mov	r4, r6
 8004d1e:	6876      	ldr	r6, [r6, #4]
 8004d20:	e7b9      	b.n	8004c96 <_malloc_r+0x46>
 8004d22:	230c      	movs	r3, #12
 8004d24:	603b      	str	r3, [r7, #0]
 8004d26:	4638      	mov	r0, r7
 8004d28:	f000 fb74 	bl	8005414 <__malloc_unlock>
 8004d2c:	e7a1      	b.n	8004c72 <_malloc_r+0x22>
 8004d2e:	6025      	str	r5, [r4, #0]
 8004d30:	e7de      	b.n	8004cf0 <_malloc_r+0xa0>
 8004d32:	bf00      	nop
 8004d34:	200010bc 	.word	0x200010bc

08004d38 <iprintf>:
 8004d38:	b40f      	push	{r0, r1, r2, r3}
 8004d3a:	4b0a      	ldr	r3, [pc, #40]	; (8004d64 <iprintf+0x2c>)
 8004d3c:	b513      	push	{r0, r1, r4, lr}
 8004d3e:	681c      	ldr	r4, [r3, #0]
 8004d40:	b124      	cbz	r4, 8004d4c <iprintf+0x14>
 8004d42:	69a3      	ldr	r3, [r4, #24]
 8004d44:	b913      	cbnz	r3, 8004d4c <iprintf+0x14>
 8004d46:	4620      	mov	r0, r4
 8004d48:	f7ff fe86 	bl	8004a58 <__sinit>
 8004d4c:	ab05      	add	r3, sp, #20
 8004d4e:	9a04      	ldr	r2, [sp, #16]
 8004d50:	68a1      	ldr	r1, [r4, #8]
 8004d52:	9301      	str	r3, [sp, #4]
 8004d54:	4620      	mov	r0, r4
 8004d56:	f000 fbd9 	bl	800550c <_vfiprintf_r>
 8004d5a:	b002      	add	sp, #8
 8004d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d60:	b004      	add	sp, #16
 8004d62:	4770      	bx	lr
 8004d64:	20000014 	.word	0x20000014

08004d68 <_puts_r>:
 8004d68:	b570      	push	{r4, r5, r6, lr}
 8004d6a:	460e      	mov	r6, r1
 8004d6c:	4605      	mov	r5, r0
 8004d6e:	b118      	cbz	r0, 8004d78 <_puts_r+0x10>
 8004d70:	6983      	ldr	r3, [r0, #24]
 8004d72:	b90b      	cbnz	r3, 8004d78 <_puts_r+0x10>
 8004d74:	f7ff fe70 	bl	8004a58 <__sinit>
 8004d78:	69ab      	ldr	r3, [r5, #24]
 8004d7a:	68ac      	ldr	r4, [r5, #8]
 8004d7c:	b913      	cbnz	r3, 8004d84 <_puts_r+0x1c>
 8004d7e:	4628      	mov	r0, r5
 8004d80:	f7ff fe6a 	bl	8004a58 <__sinit>
 8004d84:	4b2c      	ldr	r3, [pc, #176]	; (8004e38 <_puts_r+0xd0>)
 8004d86:	429c      	cmp	r4, r3
 8004d88:	d120      	bne.n	8004dcc <_puts_r+0x64>
 8004d8a:	686c      	ldr	r4, [r5, #4]
 8004d8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d8e:	07db      	lsls	r3, r3, #31
 8004d90:	d405      	bmi.n	8004d9e <_puts_r+0x36>
 8004d92:	89a3      	ldrh	r3, [r4, #12]
 8004d94:	0598      	lsls	r0, r3, #22
 8004d96:	d402      	bmi.n	8004d9e <_puts_r+0x36>
 8004d98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d9a:	f7ff ff20 	bl	8004bde <__retarget_lock_acquire_recursive>
 8004d9e:	89a3      	ldrh	r3, [r4, #12]
 8004da0:	0719      	lsls	r1, r3, #28
 8004da2:	d51d      	bpl.n	8004de0 <_puts_r+0x78>
 8004da4:	6923      	ldr	r3, [r4, #16]
 8004da6:	b1db      	cbz	r3, 8004de0 <_puts_r+0x78>
 8004da8:	3e01      	subs	r6, #1
 8004daa:	68a3      	ldr	r3, [r4, #8]
 8004dac:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004db0:	3b01      	subs	r3, #1
 8004db2:	60a3      	str	r3, [r4, #8]
 8004db4:	bb39      	cbnz	r1, 8004e06 <_puts_r+0x9e>
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	da38      	bge.n	8004e2c <_puts_r+0xc4>
 8004dba:	4622      	mov	r2, r4
 8004dbc:	210a      	movs	r1, #10
 8004dbe:	4628      	mov	r0, r5
 8004dc0:	f000 f906 	bl	8004fd0 <__swbuf_r>
 8004dc4:	3001      	adds	r0, #1
 8004dc6:	d011      	beq.n	8004dec <_puts_r+0x84>
 8004dc8:	250a      	movs	r5, #10
 8004dca:	e011      	b.n	8004df0 <_puts_r+0x88>
 8004dcc:	4b1b      	ldr	r3, [pc, #108]	; (8004e3c <_puts_r+0xd4>)
 8004dce:	429c      	cmp	r4, r3
 8004dd0:	d101      	bne.n	8004dd6 <_puts_r+0x6e>
 8004dd2:	68ac      	ldr	r4, [r5, #8]
 8004dd4:	e7da      	b.n	8004d8c <_puts_r+0x24>
 8004dd6:	4b1a      	ldr	r3, [pc, #104]	; (8004e40 <_puts_r+0xd8>)
 8004dd8:	429c      	cmp	r4, r3
 8004dda:	bf08      	it	eq
 8004ddc:	68ec      	ldreq	r4, [r5, #12]
 8004dde:	e7d5      	b.n	8004d8c <_puts_r+0x24>
 8004de0:	4621      	mov	r1, r4
 8004de2:	4628      	mov	r0, r5
 8004de4:	f000 f958 	bl	8005098 <__swsetup_r>
 8004de8:	2800      	cmp	r0, #0
 8004dea:	d0dd      	beq.n	8004da8 <_puts_r+0x40>
 8004dec:	f04f 35ff 	mov.w	r5, #4294967295
 8004df0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004df2:	07da      	lsls	r2, r3, #31
 8004df4:	d405      	bmi.n	8004e02 <_puts_r+0x9a>
 8004df6:	89a3      	ldrh	r3, [r4, #12]
 8004df8:	059b      	lsls	r3, r3, #22
 8004dfa:	d402      	bmi.n	8004e02 <_puts_r+0x9a>
 8004dfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dfe:	f7ff feef 	bl	8004be0 <__retarget_lock_release_recursive>
 8004e02:	4628      	mov	r0, r5
 8004e04:	bd70      	pop	{r4, r5, r6, pc}
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	da04      	bge.n	8004e14 <_puts_r+0xac>
 8004e0a:	69a2      	ldr	r2, [r4, #24]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	dc06      	bgt.n	8004e1e <_puts_r+0xb6>
 8004e10:	290a      	cmp	r1, #10
 8004e12:	d004      	beq.n	8004e1e <_puts_r+0xb6>
 8004e14:	6823      	ldr	r3, [r4, #0]
 8004e16:	1c5a      	adds	r2, r3, #1
 8004e18:	6022      	str	r2, [r4, #0]
 8004e1a:	7019      	strb	r1, [r3, #0]
 8004e1c:	e7c5      	b.n	8004daa <_puts_r+0x42>
 8004e1e:	4622      	mov	r2, r4
 8004e20:	4628      	mov	r0, r5
 8004e22:	f000 f8d5 	bl	8004fd0 <__swbuf_r>
 8004e26:	3001      	adds	r0, #1
 8004e28:	d1bf      	bne.n	8004daa <_puts_r+0x42>
 8004e2a:	e7df      	b.n	8004dec <_puts_r+0x84>
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	250a      	movs	r5, #10
 8004e30:	1c5a      	adds	r2, r3, #1
 8004e32:	6022      	str	r2, [r4, #0]
 8004e34:	701d      	strb	r5, [r3, #0]
 8004e36:	e7db      	b.n	8004df0 <_puts_r+0x88>
 8004e38:	08005cb8 	.word	0x08005cb8
 8004e3c:	08005cd8 	.word	0x08005cd8
 8004e40:	08005c98 	.word	0x08005c98

08004e44 <puts>:
 8004e44:	4b02      	ldr	r3, [pc, #8]	; (8004e50 <puts+0xc>)
 8004e46:	4601      	mov	r1, r0
 8004e48:	6818      	ldr	r0, [r3, #0]
 8004e4a:	f7ff bf8d 	b.w	8004d68 <_puts_r>
 8004e4e:	bf00      	nop
 8004e50:	20000014 	.word	0x20000014

08004e54 <cleanup_glue>:
 8004e54:	b538      	push	{r3, r4, r5, lr}
 8004e56:	460c      	mov	r4, r1
 8004e58:	6809      	ldr	r1, [r1, #0]
 8004e5a:	4605      	mov	r5, r0
 8004e5c:	b109      	cbz	r1, 8004e62 <cleanup_glue+0xe>
 8004e5e:	f7ff fff9 	bl	8004e54 <cleanup_glue>
 8004e62:	4621      	mov	r1, r4
 8004e64:	4628      	mov	r0, r5
 8004e66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e6a:	f000 bad9 	b.w	8005420 <_free_r>
	...

08004e70 <_reclaim_reent>:
 8004e70:	4b2c      	ldr	r3, [pc, #176]	; (8004f24 <_reclaim_reent+0xb4>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4283      	cmp	r3, r0
 8004e76:	b570      	push	{r4, r5, r6, lr}
 8004e78:	4604      	mov	r4, r0
 8004e7a:	d051      	beq.n	8004f20 <_reclaim_reent+0xb0>
 8004e7c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004e7e:	b143      	cbz	r3, 8004e92 <_reclaim_reent+0x22>
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d14a      	bne.n	8004f1c <_reclaim_reent+0xac>
 8004e86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004e88:	6819      	ldr	r1, [r3, #0]
 8004e8a:	b111      	cbz	r1, 8004e92 <_reclaim_reent+0x22>
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	f000 fac7 	bl	8005420 <_free_r>
 8004e92:	6961      	ldr	r1, [r4, #20]
 8004e94:	b111      	cbz	r1, 8004e9c <_reclaim_reent+0x2c>
 8004e96:	4620      	mov	r0, r4
 8004e98:	f000 fac2 	bl	8005420 <_free_r>
 8004e9c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004e9e:	b111      	cbz	r1, 8004ea6 <_reclaim_reent+0x36>
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	f000 fabd 	bl	8005420 <_free_r>
 8004ea6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004ea8:	b111      	cbz	r1, 8004eb0 <_reclaim_reent+0x40>
 8004eaa:	4620      	mov	r0, r4
 8004eac:	f000 fab8 	bl	8005420 <_free_r>
 8004eb0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004eb2:	b111      	cbz	r1, 8004eba <_reclaim_reent+0x4a>
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	f000 fab3 	bl	8005420 <_free_r>
 8004eba:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004ebc:	b111      	cbz	r1, 8004ec4 <_reclaim_reent+0x54>
 8004ebe:	4620      	mov	r0, r4
 8004ec0:	f000 faae 	bl	8005420 <_free_r>
 8004ec4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8004ec6:	b111      	cbz	r1, 8004ece <_reclaim_reent+0x5e>
 8004ec8:	4620      	mov	r0, r4
 8004eca:	f000 faa9 	bl	8005420 <_free_r>
 8004ece:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8004ed0:	b111      	cbz	r1, 8004ed8 <_reclaim_reent+0x68>
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	f000 faa4 	bl	8005420 <_free_r>
 8004ed8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004eda:	b111      	cbz	r1, 8004ee2 <_reclaim_reent+0x72>
 8004edc:	4620      	mov	r0, r4
 8004ede:	f000 fa9f 	bl	8005420 <_free_r>
 8004ee2:	69a3      	ldr	r3, [r4, #24]
 8004ee4:	b1e3      	cbz	r3, 8004f20 <_reclaim_reent+0xb0>
 8004ee6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004ee8:	4620      	mov	r0, r4
 8004eea:	4798      	blx	r3
 8004eec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004eee:	b1b9      	cbz	r1, 8004f20 <_reclaim_reent+0xb0>
 8004ef0:	4620      	mov	r0, r4
 8004ef2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004ef6:	f7ff bfad 	b.w	8004e54 <cleanup_glue>
 8004efa:	5949      	ldr	r1, [r1, r5]
 8004efc:	b941      	cbnz	r1, 8004f10 <_reclaim_reent+0xa0>
 8004efe:	3504      	adds	r5, #4
 8004f00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f02:	2d80      	cmp	r5, #128	; 0x80
 8004f04:	68d9      	ldr	r1, [r3, #12]
 8004f06:	d1f8      	bne.n	8004efa <_reclaim_reent+0x8a>
 8004f08:	4620      	mov	r0, r4
 8004f0a:	f000 fa89 	bl	8005420 <_free_r>
 8004f0e:	e7ba      	b.n	8004e86 <_reclaim_reent+0x16>
 8004f10:	680e      	ldr	r6, [r1, #0]
 8004f12:	4620      	mov	r0, r4
 8004f14:	f000 fa84 	bl	8005420 <_free_r>
 8004f18:	4631      	mov	r1, r6
 8004f1a:	e7ef      	b.n	8004efc <_reclaim_reent+0x8c>
 8004f1c:	2500      	movs	r5, #0
 8004f1e:	e7ef      	b.n	8004f00 <_reclaim_reent+0x90>
 8004f20:	bd70      	pop	{r4, r5, r6, pc}
 8004f22:	bf00      	nop
 8004f24:	20000014 	.word	0x20000014

08004f28 <_sbrk_r>:
 8004f28:	b538      	push	{r3, r4, r5, lr}
 8004f2a:	4d06      	ldr	r5, [pc, #24]	; (8004f44 <_sbrk_r+0x1c>)
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	4604      	mov	r4, r0
 8004f30:	4608      	mov	r0, r1
 8004f32:	602b      	str	r3, [r5, #0]
 8004f34:	f7fb fcbc 	bl	80008b0 <_sbrk>
 8004f38:	1c43      	adds	r3, r0, #1
 8004f3a:	d102      	bne.n	8004f42 <_sbrk_r+0x1a>
 8004f3c:	682b      	ldr	r3, [r5, #0]
 8004f3e:	b103      	cbz	r3, 8004f42 <_sbrk_r+0x1a>
 8004f40:	6023      	str	r3, [r4, #0]
 8004f42:	bd38      	pop	{r3, r4, r5, pc}
 8004f44:	200010c4 	.word	0x200010c4

08004f48 <__sread>:
 8004f48:	b510      	push	{r4, lr}
 8004f4a:	460c      	mov	r4, r1
 8004f4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f50:	f000 fda0 	bl	8005a94 <_read_r>
 8004f54:	2800      	cmp	r0, #0
 8004f56:	bfab      	itete	ge
 8004f58:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004f5a:	89a3      	ldrhlt	r3, [r4, #12]
 8004f5c:	181b      	addge	r3, r3, r0
 8004f5e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004f62:	bfac      	ite	ge
 8004f64:	6563      	strge	r3, [r4, #84]	; 0x54
 8004f66:	81a3      	strhlt	r3, [r4, #12]
 8004f68:	bd10      	pop	{r4, pc}

08004f6a <__swrite>:
 8004f6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f6e:	461f      	mov	r7, r3
 8004f70:	898b      	ldrh	r3, [r1, #12]
 8004f72:	05db      	lsls	r3, r3, #23
 8004f74:	4605      	mov	r5, r0
 8004f76:	460c      	mov	r4, r1
 8004f78:	4616      	mov	r6, r2
 8004f7a:	d505      	bpl.n	8004f88 <__swrite+0x1e>
 8004f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f80:	2302      	movs	r3, #2
 8004f82:	2200      	movs	r2, #0
 8004f84:	f000 f9c8 	bl	8005318 <_lseek_r>
 8004f88:	89a3      	ldrh	r3, [r4, #12]
 8004f8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004f8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f92:	81a3      	strh	r3, [r4, #12]
 8004f94:	4632      	mov	r2, r6
 8004f96:	463b      	mov	r3, r7
 8004f98:	4628      	mov	r0, r5
 8004f9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004f9e:	f000 b869 	b.w	8005074 <_write_r>

08004fa2 <__sseek>:
 8004fa2:	b510      	push	{r4, lr}
 8004fa4:	460c      	mov	r4, r1
 8004fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004faa:	f000 f9b5 	bl	8005318 <_lseek_r>
 8004fae:	1c43      	adds	r3, r0, #1
 8004fb0:	89a3      	ldrh	r3, [r4, #12]
 8004fb2:	bf15      	itete	ne
 8004fb4:	6560      	strne	r0, [r4, #84]	; 0x54
 8004fb6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004fba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004fbe:	81a3      	strheq	r3, [r4, #12]
 8004fc0:	bf18      	it	ne
 8004fc2:	81a3      	strhne	r3, [r4, #12]
 8004fc4:	bd10      	pop	{r4, pc}

08004fc6 <__sclose>:
 8004fc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fca:	f000 b8d3 	b.w	8005174 <_close_r>
	...

08004fd0 <__swbuf_r>:
 8004fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fd2:	460e      	mov	r6, r1
 8004fd4:	4614      	mov	r4, r2
 8004fd6:	4605      	mov	r5, r0
 8004fd8:	b118      	cbz	r0, 8004fe2 <__swbuf_r+0x12>
 8004fda:	6983      	ldr	r3, [r0, #24]
 8004fdc:	b90b      	cbnz	r3, 8004fe2 <__swbuf_r+0x12>
 8004fde:	f7ff fd3b 	bl	8004a58 <__sinit>
 8004fe2:	4b21      	ldr	r3, [pc, #132]	; (8005068 <__swbuf_r+0x98>)
 8004fe4:	429c      	cmp	r4, r3
 8004fe6:	d12b      	bne.n	8005040 <__swbuf_r+0x70>
 8004fe8:	686c      	ldr	r4, [r5, #4]
 8004fea:	69a3      	ldr	r3, [r4, #24]
 8004fec:	60a3      	str	r3, [r4, #8]
 8004fee:	89a3      	ldrh	r3, [r4, #12]
 8004ff0:	071a      	lsls	r2, r3, #28
 8004ff2:	d52f      	bpl.n	8005054 <__swbuf_r+0x84>
 8004ff4:	6923      	ldr	r3, [r4, #16]
 8004ff6:	b36b      	cbz	r3, 8005054 <__swbuf_r+0x84>
 8004ff8:	6923      	ldr	r3, [r4, #16]
 8004ffa:	6820      	ldr	r0, [r4, #0]
 8004ffc:	1ac0      	subs	r0, r0, r3
 8004ffe:	6963      	ldr	r3, [r4, #20]
 8005000:	b2f6      	uxtb	r6, r6
 8005002:	4283      	cmp	r3, r0
 8005004:	4637      	mov	r7, r6
 8005006:	dc04      	bgt.n	8005012 <__swbuf_r+0x42>
 8005008:	4621      	mov	r1, r4
 800500a:	4628      	mov	r0, r5
 800500c:	f000 f948 	bl	80052a0 <_fflush_r>
 8005010:	bb30      	cbnz	r0, 8005060 <__swbuf_r+0x90>
 8005012:	68a3      	ldr	r3, [r4, #8]
 8005014:	3b01      	subs	r3, #1
 8005016:	60a3      	str	r3, [r4, #8]
 8005018:	6823      	ldr	r3, [r4, #0]
 800501a:	1c5a      	adds	r2, r3, #1
 800501c:	6022      	str	r2, [r4, #0]
 800501e:	701e      	strb	r6, [r3, #0]
 8005020:	6963      	ldr	r3, [r4, #20]
 8005022:	3001      	adds	r0, #1
 8005024:	4283      	cmp	r3, r0
 8005026:	d004      	beq.n	8005032 <__swbuf_r+0x62>
 8005028:	89a3      	ldrh	r3, [r4, #12]
 800502a:	07db      	lsls	r3, r3, #31
 800502c:	d506      	bpl.n	800503c <__swbuf_r+0x6c>
 800502e:	2e0a      	cmp	r6, #10
 8005030:	d104      	bne.n	800503c <__swbuf_r+0x6c>
 8005032:	4621      	mov	r1, r4
 8005034:	4628      	mov	r0, r5
 8005036:	f000 f933 	bl	80052a0 <_fflush_r>
 800503a:	b988      	cbnz	r0, 8005060 <__swbuf_r+0x90>
 800503c:	4638      	mov	r0, r7
 800503e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005040:	4b0a      	ldr	r3, [pc, #40]	; (800506c <__swbuf_r+0x9c>)
 8005042:	429c      	cmp	r4, r3
 8005044:	d101      	bne.n	800504a <__swbuf_r+0x7a>
 8005046:	68ac      	ldr	r4, [r5, #8]
 8005048:	e7cf      	b.n	8004fea <__swbuf_r+0x1a>
 800504a:	4b09      	ldr	r3, [pc, #36]	; (8005070 <__swbuf_r+0xa0>)
 800504c:	429c      	cmp	r4, r3
 800504e:	bf08      	it	eq
 8005050:	68ec      	ldreq	r4, [r5, #12]
 8005052:	e7ca      	b.n	8004fea <__swbuf_r+0x1a>
 8005054:	4621      	mov	r1, r4
 8005056:	4628      	mov	r0, r5
 8005058:	f000 f81e 	bl	8005098 <__swsetup_r>
 800505c:	2800      	cmp	r0, #0
 800505e:	d0cb      	beq.n	8004ff8 <__swbuf_r+0x28>
 8005060:	f04f 37ff 	mov.w	r7, #4294967295
 8005064:	e7ea      	b.n	800503c <__swbuf_r+0x6c>
 8005066:	bf00      	nop
 8005068:	08005cb8 	.word	0x08005cb8
 800506c:	08005cd8 	.word	0x08005cd8
 8005070:	08005c98 	.word	0x08005c98

08005074 <_write_r>:
 8005074:	b538      	push	{r3, r4, r5, lr}
 8005076:	4d07      	ldr	r5, [pc, #28]	; (8005094 <_write_r+0x20>)
 8005078:	4604      	mov	r4, r0
 800507a:	4608      	mov	r0, r1
 800507c:	4611      	mov	r1, r2
 800507e:	2200      	movs	r2, #0
 8005080:	602a      	str	r2, [r5, #0]
 8005082:	461a      	mov	r2, r3
 8005084:	f7fb f935 	bl	80002f2 <_write>
 8005088:	1c43      	adds	r3, r0, #1
 800508a:	d102      	bne.n	8005092 <_write_r+0x1e>
 800508c:	682b      	ldr	r3, [r5, #0]
 800508e:	b103      	cbz	r3, 8005092 <_write_r+0x1e>
 8005090:	6023      	str	r3, [r4, #0]
 8005092:	bd38      	pop	{r3, r4, r5, pc}
 8005094:	200010c4 	.word	0x200010c4

08005098 <__swsetup_r>:
 8005098:	4b32      	ldr	r3, [pc, #200]	; (8005164 <__swsetup_r+0xcc>)
 800509a:	b570      	push	{r4, r5, r6, lr}
 800509c:	681d      	ldr	r5, [r3, #0]
 800509e:	4606      	mov	r6, r0
 80050a0:	460c      	mov	r4, r1
 80050a2:	b125      	cbz	r5, 80050ae <__swsetup_r+0x16>
 80050a4:	69ab      	ldr	r3, [r5, #24]
 80050a6:	b913      	cbnz	r3, 80050ae <__swsetup_r+0x16>
 80050a8:	4628      	mov	r0, r5
 80050aa:	f7ff fcd5 	bl	8004a58 <__sinit>
 80050ae:	4b2e      	ldr	r3, [pc, #184]	; (8005168 <__swsetup_r+0xd0>)
 80050b0:	429c      	cmp	r4, r3
 80050b2:	d10f      	bne.n	80050d4 <__swsetup_r+0x3c>
 80050b4:	686c      	ldr	r4, [r5, #4]
 80050b6:	89a3      	ldrh	r3, [r4, #12]
 80050b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050bc:	0719      	lsls	r1, r3, #28
 80050be:	d42c      	bmi.n	800511a <__swsetup_r+0x82>
 80050c0:	06dd      	lsls	r5, r3, #27
 80050c2:	d411      	bmi.n	80050e8 <__swsetup_r+0x50>
 80050c4:	2309      	movs	r3, #9
 80050c6:	6033      	str	r3, [r6, #0]
 80050c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80050cc:	81a3      	strh	r3, [r4, #12]
 80050ce:	f04f 30ff 	mov.w	r0, #4294967295
 80050d2:	e03e      	b.n	8005152 <__swsetup_r+0xba>
 80050d4:	4b25      	ldr	r3, [pc, #148]	; (800516c <__swsetup_r+0xd4>)
 80050d6:	429c      	cmp	r4, r3
 80050d8:	d101      	bne.n	80050de <__swsetup_r+0x46>
 80050da:	68ac      	ldr	r4, [r5, #8]
 80050dc:	e7eb      	b.n	80050b6 <__swsetup_r+0x1e>
 80050de:	4b24      	ldr	r3, [pc, #144]	; (8005170 <__swsetup_r+0xd8>)
 80050e0:	429c      	cmp	r4, r3
 80050e2:	bf08      	it	eq
 80050e4:	68ec      	ldreq	r4, [r5, #12]
 80050e6:	e7e6      	b.n	80050b6 <__swsetup_r+0x1e>
 80050e8:	0758      	lsls	r0, r3, #29
 80050ea:	d512      	bpl.n	8005112 <__swsetup_r+0x7a>
 80050ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050ee:	b141      	cbz	r1, 8005102 <__swsetup_r+0x6a>
 80050f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050f4:	4299      	cmp	r1, r3
 80050f6:	d002      	beq.n	80050fe <__swsetup_r+0x66>
 80050f8:	4630      	mov	r0, r6
 80050fa:	f000 f991 	bl	8005420 <_free_r>
 80050fe:	2300      	movs	r3, #0
 8005100:	6363      	str	r3, [r4, #52]	; 0x34
 8005102:	89a3      	ldrh	r3, [r4, #12]
 8005104:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005108:	81a3      	strh	r3, [r4, #12]
 800510a:	2300      	movs	r3, #0
 800510c:	6063      	str	r3, [r4, #4]
 800510e:	6923      	ldr	r3, [r4, #16]
 8005110:	6023      	str	r3, [r4, #0]
 8005112:	89a3      	ldrh	r3, [r4, #12]
 8005114:	f043 0308 	orr.w	r3, r3, #8
 8005118:	81a3      	strh	r3, [r4, #12]
 800511a:	6923      	ldr	r3, [r4, #16]
 800511c:	b94b      	cbnz	r3, 8005132 <__swsetup_r+0x9a>
 800511e:	89a3      	ldrh	r3, [r4, #12]
 8005120:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005124:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005128:	d003      	beq.n	8005132 <__swsetup_r+0x9a>
 800512a:	4621      	mov	r1, r4
 800512c:	4630      	mov	r0, r6
 800512e:	f000 f92b 	bl	8005388 <__smakebuf_r>
 8005132:	89a0      	ldrh	r0, [r4, #12]
 8005134:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005138:	f010 0301 	ands.w	r3, r0, #1
 800513c:	d00a      	beq.n	8005154 <__swsetup_r+0xbc>
 800513e:	2300      	movs	r3, #0
 8005140:	60a3      	str	r3, [r4, #8]
 8005142:	6963      	ldr	r3, [r4, #20]
 8005144:	425b      	negs	r3, r3
 8005146:	61a3      	str	r3, [r4, #24]
 8005148:	6923      	ldr	r3, [r4, #16]
 800514a:	b943      	cbnz	r3, 800515e <__swsetup_r+0xc6>
 800514c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005150:	d1ba      	bne.n	80050c8 <__swsetup_r+0x30>
 8005152:	bd70      	pop	{r4, r5, r6, pc}
 8005154:	0781      	lsls	r1, r0, #30
 8005156:	bf58      	it	pl
 8005158:	6963      	ldrpl	r3, [r4, #20]
 800515a:	60a3      	str	r3, [r4, #8]
 800515c:	e7f4      	b.n	8005148 <__swsetup_r+0xb0>
 800515e:	2000      	movs	r0, #0
 8005160:	e7f7      	b.n	8005152 <__swsetup_r+0xba>
 8005162:	bf00      	nop
 8005164:	20000014 	.word	0x20000014
 8005168:	08005cb8 	.word	0x08005cb8
 800516c:	08005cd8 	.word	0x08005cd8
 8005170:	08005c98 	.word	0x08005c98

08005174 <_close_r>:
 8005174:	b538      	push	{r3, r4, r5, lr}
 8005176:	4d06      	ldr	r5, [pc, #24]	; (8005190 <_close_r+0x1c>)
 8005178:	2300      	movs	r3, #0
 800517a:	4604      	mov	r4, r0
 800517c:	4608      	mov	r0, r1
 800517e:	602b      	str	r3, [r5, #0]
 8005180:	f7fb fb61 	bl	8000846 <_close>
 8005184:	1c43      	adds	r3, r0, #1
 8005186:	d102      	bne.n	800518e <_close_r+0x1a>
 8005188:	682b      	ldr	r3, [r5, #0]
 800518a:	b103      	cbz	r3, 800518e <_close_r+0x1a>
 800518c:	6023      	str	r3, [r4, #0]
 800518e:	bd38      	pop	{r3, r4, r5, pc}
 8005190:	200010c4 	.word	0x200010c4

08005194 <__sflush_r>:
 8005194:	898a      	ldrh	r2, [r1, #12]
 8005196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800519a:	4605      	mov	r5, r0
 800519c:	0710      	lsls	r0, r2, #28
 800519e:	460c      	mov	r4, r1
 80051a0:	d458      	bmi.n	8005254 <__sflush_r+0xc0>
 80051a2:	684b      	ldr	r3, [r1, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	dc05      	bgt.n	80051b4 <__sflush_r+0x20>
 80051a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	dc02      	bgt.n	80051b4 <__sflush_r+0x20>
 80051ae:	2000      	movs	r0, #0
 80051b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051b6:	2e00      	cmp	r6, #0
 80051b8:	d0f9      	beq.n	80051ae <__sflush_r+0x1a>
 80051ba:	2300      	movs	r3, #0
 80051bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80051c0:	682f      	ldr	r7, [r5, #0]
 80051c2:	602b      	str	r3, [r5, #0]
 80051c4:	d032      	beq.n	800522c <__sflush_r+0x98>
 80051c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80051c8:	89a3      	ldrh	r3, [r4, #12]
 80051ca:	075a      	lsls	r2, r3, #29
 80051cc:	d505      	bpl.n	80051da <__sflush_r+0x46>
 80051ce:	6863      	ldr	r3, [r4, #4]
 80051d0:	1ac0      	subs	r0, r0, r3
 80051d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80051d4:	b10b      	cbz	r3, 80051da <__sflush_r+0x46>
 80051d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051d8:	1ac0      	subs	r0, r0, r3
 80051da:	2300      	movs	r3, #0
 80051dc:	4602      	mov	r2, r0
 80051de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80051e0:	6a21      	ldr	r1, [r4, #32]
 80051e2:	4628      	mov	r0, r5
 80051e4:	47b0      	blx	r6
 80051e6:	1c43      	adds	r3, r0, #1
 80051e8:	89a3      	ldrh	r3, [r4, #12]
 80051ea:	d106      	bne.n	80051fa <__sflush_r+0x66>
 80051ec:	6829      	ldr	r1, [r5, #0]
 80051ee:	291d      	cmp	r1, #29
 80051f0:	d82c      	bhi.n	800524c <__sflush_r+0xb8>
 80051f2:	4a2a      	ldr	r2, [pc, #168]	; (800529c <__sflush_r+0x108>)
 80051f4:	40ca      	lsrs	r2, r1
 80051f6:	07d6      	lsls	r6, r2, #31
 80051f8:	d528      	bpl.n	800524c <__sflush_r+0xb8>
 80051fa:	2200      	movs	r2, #0
 80051fc:	6062      	str	r2, [r4, #4]
 80051fe:	04d9      	lsls	r1, r3, #19
 8005200:	6922      	ldr	r2, [r4, #16]
 8005202:	6022      	str	r2, [r4, #0]
 8005204:	d504      	bpl.n	8005210 <__sflush_r+0x7c>
 8005206:	1c42      	adds	r2, r0, #1
 8005208:	d101      	bne.n	800520e <__sflush_r+0x7a>
 800520a:	682b      	ldr	r3, [r5, #0]
 800520c:	b903      	cbnz	r3, 8005210 <__sflush_r+0x7c>
 800520e:	6560      	str	r0, [r4, #84]	; 0x54
 8005210:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005212:	602f      	str	r7, [r5, #0]
 8005214:	2900      	cmp	r1, #0
 8005216:	d0ca      	beq.n	80051ae <__sflush_r+0x1a>
 8005218:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800521c:	4299      	cmp	r1, r3
 800521e:	d002      	beq.n	8005226 <__sflush_r+0x92>
 8005220:	4628      	mov	r0, r5
 8005222:	f000 f8fd 	bl	8005420 <_free_r>
 8005226:	2000      	movs	r0, #0
 8005228:	6360      	str	r0, [r4, #52]	; 0x34
 800522a:	e7c1      	b.n	80051b0 <__sflush_r+0x1c>
 800522c:	6a21      	ldr	r1, [r4, #32]
 800522e:	2301      	movs	r3, #1
 8005230:	4628      	mov	r0, r5
 8005232:	47b0      	blx	r6
 8005234:	1c41      	adds	r1, r0, #1
 8005236:	d1c7      	bne.n	80051c8 <__sflush_r+0x34>
 8005238:	682b      	ldr	r3, [r5, #0]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0c4      	beq.n	80051c8 <__sflush_r+0x34>
 800523e:	2b1d      	cmp	r3, #29
 8005240:	d001      	beq.n	8005246 <__sflush_r+0xb2>
 8005242:	2b16      	cmp	r3, #22
 8005244:	d101      	bne.n	800524a <__sflush_r+0xb6>
 8005246:	602f      	str	r7, [r5, #0]
 8005248:	e7b1      	b.n	80051ae <__sflush_r+0x1a>
 800524a:	89a3      	ldrh	r3, [r4, #12]
 800524c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005250:	81a3      	strh	r3, [r4, #12]
 8005252:	e7ad      	b.n	80051b0 <__sflush_r+0x1c>
 8005254:	690f      	ldr	r7, [r1, #16]
 8005256:	2f00      	cmp	r7, #0
 8005258:	d0a9      	beq.n	80051ae <__sflush_r+0x1a>
 800525a:	0793      	lsls	r3, r2, #30
 800525c:	680e      	ldr	r6, [r1, #0]
 800525e:	bf08      	it	eq
 8005260:	694b      	ldreq	r3, [r1, #20]
 8005262:	600f      	str	r7, [r1, #0]
 8005264:	bf18      	it	ne
 8005266:	2300      	movne	r3, #0
 8005268:	eba6 0807 	sub.w	r8, r6, r7
 800526c:	608b      	str	r3, [r1, #8]
 800526e:	f1b8 0f00 	cmp.w	r8, #0
 8005272:	dd9c      	ble.n	80051ae <__sflush_r+0x1a>
 8005274:	6a21      	ldr	r1, [r4, #32]
 8005276:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005278:	4643      	mov	r3, r8
 800527a:	463a      	mov	r2, r7
 800527c:	4628      	mov	r0, r5
 800527e:	47b0      	blx	r6
 8005280:	2800      	cmp	r0, #0
 8005282:	dc06      	bgt.n	8005292 <__sflush_r+0xfe>
 8005284:	89a3      	ldrh	r3, [r4, #12]
 8005286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800528a:	81a3      	strh	r3, [r4, #12]
 800528c:	f04f 30ff 	mov.w	r0, #4294967295
 8005290:	e78e      	b.n	80051b0 <__sflush_r+0x1c>
 8005292:	4407      	add	r7, r0
 8005294:	eba8 0800 	sub.w	r8, r8, r0
 8005298:	e7e9      	b.n	800526e <__sflush_r+0xda>
 800529a:	bf00      	nop
 800529c:	20400001 	.word	0x20400001

080052a0 <_fflush_r>:
 80052a0:	b538      	push	{r3, r4, r5, lr}
 80052a2:	690b      	ldr	r3, [r1, #16]
 80052a4:	4605      	mov	r5, r0
 80052a6:	460c      	mov	r4, r1
 80052a8:	b913      	cbnz	r3, 80052b0 <_fflush_r+0x10>
 80052aa:	2500      	movs	r5, #0
 80052ac:	4628      	mov	r0, r5
 80052ae:	bd38      	pop	{r3, r4, r5, pc}
 80052b0:	b118      	cbz	r0, 80052ba <_fflush_r+0x1a>
 80052b2:	6983      	ldr	r3, [r0, #24]
 80052b4:	b90b      	cbnz	r3, 80052ba <_fflush_r+0x1a>
 80052b6:	f7ff fbcf 	bl	8004a58 <__sinit>
 80052ba:	4b14      	ldr	r3, [pc, #80]	; (800530c <_fflush_r+0x6c>)
 80052bc:	429c      	cmp	r4, r3
 80052be:	d11b      	bne.n	80052f8 <_fflush_r+0x58>
 80052c0:	686c      	ldr	r4, [r5, #4]
 80052c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d0ef      	beq.n	80052aa <_fflush_r+0xa>
 80052ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80052cc:	07d0      	lsls	r0, r2, #31
 80052ce:	d404      	bmi.n	80052da <_fflush_r+0x3a>
 80052d0:	0599      	lsls	r1, r3, #22
 80052d2:	d402      	bmi.n	80052da <_fflush_r+0x3a>
 80052d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052d6:	f7ff fc82 	bl	8004bde <__retarget_lock_acquire_recursive>
 80052da:	4628      	mov	r0, r5
 80052dc:	4621      	mov	r1, r4
 80052de:	f7ff ff59 	bl	8005194 <__sflush_r>
 80052e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052e4:	07da      	lsls	r2, r3, #31
 80052e6:	4605      	mov	r5, r0
 80052e8:	d4e0      	bmi.n	80052ac <_fflush_r+0xc>
 80052ea:	89a3      	ldrh	r3, [r4, #12]
 80052ec:	059b      	lsls	r3, r3, #22
 80052ee:	d4dd      	bmi.n	80052ac <_fflush_r+0xc>
 80052f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052f2:	f7ff fc75 	bl	8004be0 <__retarget_lock_release_recursive>
 80052f6:	e7d9      	b.n	80052ac <_fflush_r+0xc>
 80052f8:	4b05      	ldr	r3, [pc, #20]	; (8005310 <_fflush_r+0x70>)
 80052fa:	429c      	cmp	r4, r3
 80052fc:	d101      	bne.n	8005302 <_fflush_r+0x62>
 80052fe:	68ac      	ldr	r4, [r5, #8]
 8005300:	e7df      	b.n	80052c2 <_fflush_r+0x22>
 8005302:	4b04      	ldr	r3, [pc, #16]	; (8005314 <_fflush_r+0x74>)
 8005304:	429c      	cmp	r4, r3
 8005306:	bf08      	it	eq
 8005308:	68ec      	ldreq	r4, [r5, #12]
 800530a:	e7da      	b.n	80052c2 <_fflush_r+0x22>
 800530c:	08005cb8 	.word	0x08005cb8
 8005310:	08005cd8 	.word	0x08005cd8
 8005314:	08005c98 	.word	0x08005c98

08005318 <_lseek_r>:
 8005318:	b538      	push	{r3, r4, r5, lr}
 800531a:	4d07      	ldr	r5, [pc, #28]	; (8005338 <_lseek_r+0x20>)
 800531c:	4604      	mov	r4, r0
 800531e:	4608      	mov	r0, r1
 8005320:	4611      	mov	r1, r2
 8005322:	2200      	movs	r2, #0
 8005324:	602a      	str	r2, [r5, #0]
 8005326:	461a      	mov	r2, r3
 8005328:	f7fb fab4 	bl	8000894 <_lseek>
 800532c:	1c43      	adds	r3, r0, #1
 800532e:	d102      	bne.n	8005336 <_lseek_r+0x1e>
 8005330:	682b      	ldr	r3, [r5, #0]
 8005332:	b103      	cbz	r3, 8005336 <_lseek_r+0x1e>
 8005334:	6023      	str	r3, [r4, #0]
 8005336:	bd38      	pop	{r3, r4, r5, pc}
 8005338:	200010c4 	.word	0x200010c4

0800533c <__swhatbuf_r>:
 800533c:	b570      	push	{r4, r5, r6, lr}
 800533e:	460e      	mov	r6, r1
 8005340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005344:	2900      	cmp	r1, #0
 8005346:	b096      	sub	sp, #88	; 0x58
 8005348:	4614      	mov	r4, r2
 800534a:	461d      	mov	r5, r3
 800534c:	da08      	bge.n	8005360 <__swhatbuf_r+0x24>
 800534e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	602a      	str	r2, [r5, #0]
 8005356:	061a      	lsls	r2, r3, #24
 8005358:	d410      	bmi.n	800537c <__swhatbuf_r+0x40>
 800535a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800535e:	e00e      	b.n	800537e <__swhatbuf_r+0x42>
 8005360:	466a      	mov	r2, sp
 8005362:	f000 fba9 	bl	8005ab8 <_fstat_r>
 8005366:	2800      	cmp	r0, #0
 8005368:	dbf1      	blt.n	800534e <__swhatbuf_r+0x12>
 800536a:	9a01      	ldr	r2, [sp, #4]
 800536c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005370:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005374:	425a      	negs	r2, r3
 8005376:	415a      	adcs	r2, r3
 8005378:	602a      	str	r2, [r5, #0]
 800537a:	e7ee      	b.n	800535a <__swhatbuf_r+0x1e>
 800537c:	2340      	movs	r3, #64	; 0x40
 800537e:	2000      	movs	r0, #0
 8005380:	6023      	str	r3, [r4, #0]
 8005382:	b016      	add	sp, #88	; 0x58
 8005384:	bd70      	pop	{r4, r5, r6, pc}
	...

08005388 <__smakebuf_r>:
 8005388:	898b      	ldrh	r3, [r1, #12]
 800538a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800538c:	079d      	lsls	r5, r3, #30
 800538e:	4606      	mov	r6, r0
 8005390:	460c      	mov	r4, r1
 8005392:	d507      	bpl.n	80053a4 <__smakebuf_r+0x1c>
 8005394:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	6123      	str	r3, [r4, #16]
 800539c:	2301      	movs	r3, #1
 800539e:	6163      	str	r3, [r4, #20]
 80053a0:	b002      	add	sp, #8
 80053a2:	bd70      	pop	{r4, r5, r6, pc}
 80053a4:	ab01      	add	r3, sp, #4
 80053a6:	466a      	mov	r2, sp
 80053a8:	f7ff ffc8 	bl	800533c <__swhatbuf_r>
 80053ac:	9900      	ldr	r1, [sp, #0]
 80053ae:	4605      	mov	r5, r0
 80053b0:	4630      	mov	r0, r6
 80053b2:	f7ff fc4d 	bl	8004c50 <_malloc_r>
 80053b6:	b948      	cbnz	r0, 80053cc <__smakebuf_r+0x44>
 80053b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053bc:	059a      	lsls	r2, r3, #22
 80053be:	d4ef      	bmi.n	80053a0 <__smakebuf_r+0x18>
 80053c0:	f023 0303 	bic.w	r3, r3, #3
 80053c4:	f043 0302 	orr.w	r3, r3, #2
 80053c8:	81a3      	strh	r3, [r4, #12]
 80053ca:	e7e3      	b.n	8005394 <__smakebuf_r+0xc>
 80053cc:	4b0d      	ldr	r3, [pc, #52]	; (8005404 <__smakebuf_r+0x7c>)
 80053ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80053d0:	89a3      	ldrh	r3, [r4, #12]
 80053d2:	6020      	str	r0, [r4, #0]
 80053d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053d8:	81a3      	strh	r3, [r4, #12]
 80053da:	9b00      	ldr	r3, [sp, #0]
 80053dc:	6163      	str	r3, [r4, #20]
 80053de:	9b01      	ldr	r3, [sp, #4]
 80053e0:	6120      	str	r0, [r4, #16]
 80053e2:	b15b      	cbz	r3, 80053fc <__smakebuf_r+0x74>
 80053e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053e8:	4630      	mov	r0, r6
 80053ea:	f000 fb77 	bl	8005adc <_isatty_r>
 80053ee:	b128      	cbz	r0, 80053fc <__smakebuf_r+0x74>
 80053f0:	89a3      	ldrh	r3, [r4, #12]
 80053f2:	f023 0303 	bic.w	r3, r3, #3
 80053f6:	f043 0301 	orr.w	r3, r3, #1
 80053fa:	81a3      	strh	r3, [r4, #12]
 80053fc:	89a0      	ldrh	r0, [r4, #12]
 80053fe:	4305      	orrs	r5, r0
 8005400:	81a5      	strh	r5, [r4, #12]
 8005402:	e7cd      	b.n	80053a0 <__smakebuf_r+0x18>
 8005404:	080049f1 	.word	0x080049f1

08005408 <__malloc_lock>:
 8005408:	4801      	ldr	r0, [pc, #4]	; (8005410 <__malloc_lock+0x8>)
 800540a:	f7ff bbe8 	b.w	8004bde <__retarget_lock_acquire_recursive>
 800540e:	bf00      	nop
 8005410:	200010b8 	.word	0x200010b8

08005414 <__malloc_unlock>:
 8005414:	4801      	ldr	r0, [pc, #4]	; (800541c <__malloc_unlock+0x8>)
 8005416:	f7ff bbe3 	b.w	8004be0 <__retarget_lock_release_recursive>
 800541a:	bf00      	nop
 800541c:	200010b8 	.word	0x200010b8

08005420 <_free_r>:
 8005420:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005422:	2900      	cmp	r1, #0
 8005424:	d044      	beq.n	80054b0 <_free_r+0x90>
 8005426:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800542a:	9001      	str	r0, [sp, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	f1a1 0404 	sub.w	r4, r1, #4
 8005432:	bfb8      	it	lt
 8005434:	18e4      	addlt	r4, r4, r3
 8005436:	f7ff ffe7 	bl	8005408 <__malloc_lock>
 800543a:	4a1e      	ldr	r2, [pc, #120]	; (80054b4 <_free_r+0x94>)
 800543c:	9801      	ldr	r0, [sp, #4]
 800543e:	6813      	ldr	r3, [r2, #0]
 8005440:	b933      	cbnz	r3, 8005450 <_free_r+0x30>
 8005442:	6063      	str	r3, [r4, #4]
 8005444:	6014      	str	r4, [r2, #0]
 8005446:	b003      	add	sp, #12
 8005448:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800544c:	f7ff bfe2 	b.w	8005414 <__malloc_unlock>
 8005450:	42a3      	cmp	r3, r4
 8005452:	d908      	bls.n	8005466 <_free_r+0x46>
 8005454:	6825      	ldr	r5, [r4, #0]
 8005456:	1961      	adds	r1, r4, r5
 8005458:	428b      	cmp	r3, r1
 800545a:	bf01      	itttt	eq
 800545c:	6819      	ldreq	r1, [r3, #0]
 800545e:	685b      	ldreq	r3, [r3, #4]
 8005460:	1949      	addeq	r1, r1, r5
 8005462:	6021      	streq	r1, [r4, #0]
 8005464:	e7ed      	b.n	8005442 <_free_r+0x22>
 8005466:	461a      	mov	r2, r3
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	b10b      	cbz	r3, 8005470 <_free_r+0x50>
 800546c:	42a3      	cmp	r3, r4
 800546e:	d9fa      	bls.n	8005466 <_free_r+0x46>
 8005470:	6811      	ldr	r1, [r2, #0]
 8005472:	1855      	adds	r5, r2, r1
 8005474:	42a5      	cmp	r5, r4
 8005476:	d10b      	bne.n	8005490 <_free_r+0x70>
 8005478:	6824      	ldr	r4, [r4, #0]
 800547a:	4421      	add	r1, r4
 800547c:	1854      	adds	r4, r2, r1
 800547e:	42a3      	cmp	r3, r4
 8005480:	6011      	str	r1, [r2, #0]
 8005482:	d1e0      	bne.n	8005446 <_free_r+0x26>
 8005484:	681c      	ldr	r4, [r3, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	6053      	str	r3, [r2, #4]
 800548a:	4421      	add	r1, r4
 800548c:	6011      	str	r1, [r2, #0]
 800548e:	e7da      	b.n	8005446 <_free_r+0x26>
 8005490:	d902      	bls.n	8005498 <_free_r+0x78>
 8005492:	230c      	movs	r3, #12
 8005494:	6003      	str	r3, [r0, #0]
 8005496:	e7d6      	b.n	8005446 <_free_r+0x26>
 8005498:	6825      	ldr	r5, [r4, #0]
 800549a:	1961      	adds	r1, r4, r5
 800549c:	428b      	cmp	r3, r1
 800549e:	bf04      	itt	eq
 80054a0:	6819      	ldreq	r1, [r3, #0]
 80054a2:	685b      	ldreq	r3, [r3, #4]
 80054a4:	6063      	str	r3, [r4, #4]
 80054a6:	bf04      	itt	eq
 80054a8:	1949      	addeq	r1, r1, r5
 80054aa:	6021      	streq	r1, [r4, #0]
 80054ac:	6054      	str	r4, [r2, #4]
 80054ae:	e7ca      	b.n	8005446 <_free_r+0x26>
 80054b0:	b003      	add	sp, #12
 80054b2:	bd30      	pop	{r4, r5, pc}
 80054b4:	200010bc 	.word	0x200010bc

080054b8 <__sfputc_r>:
 80054b8:	6893      	ldr	r3, [r2, #8]
 80054ba:	3b01      	subs	r3, #1
 80054bc:	2b00      	cmp	r3, #0
 80054be:	b410      	push	{r4}
 80054c0:	6093      	str	r3, [r2, #8]
 80054c2:	da08      	bge.n	80054d6 <__sfputc_r+0x1e>
 80054c4:	6994      	ldr	r4, [r2, #24]
 80054c6:	42a3      	cmp	r3, r4
 80054c8:	db01      	blt.n	80054ce <__sfputc_r+0x16>
 80054ca:	290a      	cmp	r1, #10
 80054cc:	d103      	bne.n	80054d6 <__sfputc_r+0x1e>
 80054ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054d2:	f7ff bd7d 	b.w	8004fd0 <__swbuf_r>
 80054d6:	6813      	ldr	r3, [r2, #0]
 80054d8:	1c58      	adds	r0, r3, #1
 80054da:	6010      	str	r0, [r2, #0]
 80054dc:	7019      	strb	r1, [r3, #0]
 80054de:	4608      	mov	r0, r1
 80054e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054e4:	4770      	bx	lr

080054e6 <__sfputs_r>:
 80054e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054e8:	4606      	mov	r6, r0
 80054ea:	460f      	mov	r7, r1
 80054ec:	4614      	mov	r4, r2
 80054ee:	18d5      	adds	r5, r2, r3
 80054f0:	42ac      	cmp	r4, r5
 80054f2:	d101      	bne.n	80054f8 <__sfputs_r+0x12>
 80054f4:	2000      	movs	r0, #0
 80054f6:	e007      	b.n	8005508 <__sfputs_r+0x22>
 80054f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054fc:	463a      	mov	r2, r7
 80054fe:	4630      	mov	r0, r6
 8005500:	f7ff ffda 	bl	80054b8 <__sfputc_r>
 8005504:	1c43      	adds	r3, r0, #1
 8005506:	d1f3      	bne.n	80054f0 <__sfputs_r+0xa>
 8005508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800550c <_vfiprintf_r>:
 800550c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005510:	460d      	mov	r5, r1
 8005512:	b09d      	sub	sp, #116	; 0x74
 8005514:	4614      	mov	r4, r2
 8005516:	4698      	mov	r8, r3
 8005518:	4606      	mov	r6, r0
 800551a:	b118      	cbz	r0, 8005524 <_vfiprintf_r+0x18>
 800551c:	6983      	ldr	r3, [r0, #24]
 800551e:	b90b      	cbnz	r3, 8005524 <_vfiprintf_r+0x18>
 8005520:	f7ff fa9a 	bl	8004a58 <__sinit>
 8005524:	4b89      	ldr	r3, [pc, #548]	; (800574c <_vfiprintf_r+0x240>)
 8005526:	429d      	cmp	r5, r3
 8005528:	d11b      	bne.n	8005562 <_vfiprintf_r+0x56>
 800552a:	6875      	ldr	r5, [r6, #4]
 800552c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800552e:	07d9      	lsls	r1, r3, #31
 8005530:	d405      	bmi.n	800553e <_vfiprintf_r+0x32>
 8005532:	89ab      	ldrh	r3, [r5, #12]
 8005534:	059a      	lsls	r2, r3, #22
 8005536:	d402      	bmi.n	800553e <_vfiprintf_r+0x32>
 8005538:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800553a:	f7ff fb50 	bl	8004bde <__retarget_lock_acquire_recursive>
 800553e:	89ab      	ldrh	r3, [r5, #12]
 8005540:	071b      	lsls	r3, r3, #28
 8005542:	d501      	bpl.n	8005548 <_vfiprintf_r+0x3c>
 8005544:	692b      	ldr	r3, [r5, #16]
 8005546:	b9eb      	cbnz	r3, 8005584 <_vfiprintf_r+0x78>
 8005548:	4629      	mov	r1, r5
 800554a:	4630      	mov	r0, r6
 800554c:	f7ff fda4 	bl	8005098 <__swsetup_r>
 8005550:	b1c0      	cbz	r0, 8005584 <_vfiprintf_r+0x78>
 8005552:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005554:	07dc      	lsls	r4, r3, #31
 8005556:	d50e      	bpl.n	8005576 <_vfiprintf_r+0x6a>
 8005558:	f04f 30ff 	mov.w	r0, #4294967295
 800555c:	b01d      	add	sp, #116	; 0x74
 800555e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005562:	4b7b      	ldr	r3, [pc, #492]	; (8005750 <_vfiprintf_r+0x244>)
 8005564:	429d      	cmp	r5, r3
 8005566:	d101      	bne.n	800556c <_vfiprintf_r+0x60>
 8005568:	68b5      	ldr	r5, [r6, #8]
 800556a:	e7df      	b.n	800552c <_vfiprintf_r+0x20>
 800556c:	4b79      	ldr	r3, [pc, #484]	; (8005754 <_vfiprintf_r+0x248>)
 800556e:	429d      	cmp	r5, r3
 8005570:	bf08      	it	eq
 8005572:	68f5      	ldreq	r5, [r6, #12]
 8005574:	e7da      	b.n	800552c <_vfiprintf_r+0x20>
 8005576:	89ab      	ldrh	r3, [r5, #12]
 8005578:	0598      	lsls	r0, r3, #22
 800557a:	d4ed      	bmi.n	8005558 <_vfiprintf_r+0x4c>
 800557c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800557e:	f7ff fb2f 	bl	8004be0 <__retarget_lock_release_recursive>
 8005582:	e7e9      	b.n	8005558 <_vfiprintf_r+0x4c>
 8005584:	2300      	movs	r3, #0
 8005586:	9309      	str	r3, [sp, #36]	; 0x24
 8005588:	2320      	movs	r3, #32
 800558a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800558e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005592:	2330      	movs	r3, #48	; 0x30
 8005594:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005758 <_vfiprintf_r+0x24c>
 8005598:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800559c:	f04f 0901 	mov.w	r9, #1
 80055a0:	4623      	mov	r3, r4
 80055a2:	469a      	mov	sl, r3
 80055a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055a8:	b10a      	cbz	r2, 80055ae <_vfiprintf_r+0xa2>
 80055aa:	2a25      	cmp	r2, #37	; 0x25
 80055ac:	d1f9      	bne.n	80055a2 <_vfiprintf_r+0x96>
 80055ae:	ebba 0b04 	subs.w	fp, sl, r4
 80055b2:	d00b      	beq.n	80055cc <_vfiprintf_r+0xc0>
 80055b4:	465b      	mov	r3, fp
 80055b6:	4622      	mov	r2, r4
 80055b8:	4629      	mov	r1, r5
 80055ba:	4630      	mov	r0, r6
 80055bc:	f7ff ff93 	bl	80054e6 <__sfputs_r>
 80055c0:	3001      	adds	r0, #1
 80055c2:	f000 80aa 	beq.w	800571a <_vfiprintf_r+0x20e>
 80055c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055c8:	445a      	add	r2, fp
 80055ca:	9209      	str	r2, [sp, #36]	; 0x24
 80055cc:	f89a 3000 	ldrb.w	r3, [sl]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f000 80a2 	beq.w	800571a <_vfiprintf_r+0x20e>
 80055d6:	2300      	movs	r3, #0
 80055d8:	f04f 32ff 	mov.w	r2, #4294967295
 80055dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80055e0:	f10a 0a01 	add.w	sl, sl, #1
 80055e4:	9304      	str	r3, [sp, #16]
 80055e6:	9307      	str	r3, [sp, #28]
 80055e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80055ec:	931a      	str	r3, [sp, #104]	; 0x68
 80055ee:	4654      	mov	r4, sl
 80055f0:	2205      	movs	r2, #5
 80055f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055f6:	4858      	ldr	r0, [pc, #352]	; (8005758 <_vfiprintf_r+0x24c>)
 80055f8:	f7fa fdea 	bl	80001d0 <memchr>
 80055fc:	9a04      	ldr	r2, [sp, #16]
 80055fe:	b9d8      	cbnz	r0, 8005638 <_vfiprintf_r+0x12c>
 8005600:	06d1      	lsls	r1, r2, #27
 8005602:	bf44      	itt	mi
 8005604:	2320      	movmi	r3, #32
 8005606:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800560a:	0713      	lsls	r3, r2, #28
 800560c:	bf44      	itt	mi
 800560e:	232b      	movmi	r3, #43	; 0x2b
 8005610:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005614:	f89a 3000 	ldrb.w	r3, [sl]
 8005618:	2b2a      	cmp	r3, #42	; 0x2a
 800561a:	d015      	beq.n	8005648 <_vfiprintf_r+0x13c>
 800561c:	9a07      	ldr	r2, [sp, #28]
 800561e:	4654      	mov	r4, sl
 8005620:	2000      	movs	r0, #0
 8005622:	f04f 0c0a 	mov.w	ip, #10
 8005626:	4621      	mov	r1, r4
 8005628:	f811 3b01 	ldrb.w	r3, [r1], #1
 800562c:	3b30      	subs	r3, #48	; 0x30
 800562e:	2b09      	cmp	r3, #9
 8005630:	d94e      	bls.n	80056d0 <_vfiprintf_r+0x1c4>
 8005632:	b1b0      	cbz	r0, 8005662 <_vfiprintf_r+0x156>
 8005634:	9207      	str	r2, [sp, #28]
 8005636:	e014      	b.n	8005662 <_vfiprintf_r+0x156>
 8005638:	eba0 0308 	sub.w	r3, r0, r8
 800563c:	fa09 f303 	lsl.w	r3, r9, r3
 8005640:	4313      	orrs	r3, r2
 8005642:	9304      	str	r3, [sp, #16]
 8005644:	46a2      	mov	sl, r4
 8005646:	e7d2      	b.n	80055ee <_vfiprintf_r+0xe2>
 8005648:	9b03      	ldr	r3, [sp, #12]
 800564a:	1d19      	adds	r1, r3, #4
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	9103      	str	r1, [sp, #12]
 8005650:	2b00      	cmp	r3, #0
 8005652:	bfbb      	ittet	lt
 8005654:	425b      	neglt	r3, r3
 8005656:	f042 0202 	orrlt.w	r2, r2, #2
 800565a:	9307      	strge	r3, [sp, #28]
 800565c:	9307      	strlt	r3, [sp, #28]
 800565e:	bfb8      	it	lt
 8005660:	9204      	strlt	r2, [sp, #16]
 8005662:	7823      	ldrb	r3, [r4, #0]
 8005664:	2b2e      	cmp	r3, #46	; 0x2e
 8005666:	d10c      	bne.n	8005682 <_vfiprintf_r+0x176>
 8005668:	7863      	ldrb	r3, [r4, #1]
 800566a:	2b2a      	cmp	r3, #42	; 0x2a
 800566c:	d135      	bne.n	80056da <_vfiprintf_r+0x1ce>
 800566e:	9b03      	ldr	r3, [sp, #12]
 8005670:	1d1a      	adds	r2, r3, #4
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	9203      	str	r2, [sp, #12]
 8005676:	2b00      	cmp	r3, #0
 8005678:	bfb8      	it	lt
 800567a:	f04f 33ff 	movlt.w	r3, #4294967295
 800567e:	3402      	adds	r4, #2
 8005680:	9305      	str	r3, [sp, #20]
 8005682:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005768 <_vfiprintf_r+0x25c>
 8005686:	7821      	ldrb	r1, [r4, #0]
 8005688:	2203      	movs	r2, #3
 800568a:	4650      	mov	r0, sl
 800568c:	f7fa fda0 	bl	80001d0 <memchr>
 8005690:	b140      	cbz	r0, 80056a4 <_vfiprintf_r+0x198>
 8005692:	2340      	movs	r3, #64	; 0x40
 8005694:	eba0 000a 	sub.w	r0, r0, sl
 8005698:	fa03 f000 	lsl.w	r0, r3, r0
 800569c:	9b04      	ldr	r3, [sp, #16]
 800569e:	4303      	orrs	r3, r0
 80056a0:	3401      	adds	r4, #1
 80056a2:	9304      	str	r3, [sp, #16]
 80056a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056a8:	482c      	ldr	r0, [pc, #176]	; (800575c <_vfiprintf_r+0x250>)
 80056aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80056ae:	2206      	movs	r2, #6
 80056b0:	f7fa fd8e 	bl	80001d0 <memchr>
 80056b4:	2800      	cmp	r0, #0
 80056b6:	d03f      	beq.n	8005738 <_vfiprintf_r+0x22c>
 80056b8:	4b29      	ldr	r3, [pc, #164]	; (8005760 <_vfiprintf_r+0x254>)
 80056ba:	bb1b      	cbnz	r3, 8005704 <_vfiprintf_r+0x1f8>
 80056bc:	9b03      	ldr	r3, [sp, #12]
 80056be:	3307      	adds	r3, #7
 80056c0:	f023 0307 	bic.w	r3, r3, #7
 80056c4:	3308      	adds	r3, #8
 80056c6:	9303      	str	r3, [sp, #12]
 80056c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056ca:	443b      	add	r3, r7
 80056cc:	9309      	str	r3, [sp, #36]	; 0x24
 80056ce:	e767      	b.n	80055a0 <_vfiprintf_r+0x94>
 80056d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80056d4:	460c      	mov	r4, r1
 80056d6:	2001      	movs	r0, #1
 80056d8:	e7a5      	b.n	8005626 <_vfiprintf_r+0x11a>
 80056da:	2300      	movs	r3, #0
 80056dc:	3401      	adds	r4, #1
 80056de:	9305      	str	r3, [sp, #20]
 80056e0:	4619      	mov	r1, r3
 80056e2:	f04f 0c0a 	mov.w	ip, #10
 80056e6:	4620      	mov	r0, r4
 80056e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80056ec:	3a30      	subs	r2, #48	; 0x30
 80056ee:	2a09      	cmp	r2, #9
 80056f0:	d903      	bls.n	80056fa <_vfiprintf_r+0x1ee>
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d0c5      	beq.n	8005682 <_vfiprintf_r+0x176>
 80056f6:	9105      	str	r1, [sp, #20]
 80056f8:	e7c3      	b.n	8005682 <_vfiprintf_r+0x176>
 80056fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80056fe:	4604      	mov	r4, r0
 8005700:	2301      	movs	r3, #1
 8005702:	e7f0      	b.n	80056e6 <_vfiprintf_r+0x1da>
 8005704:	ab03      	add	r3, sp, #12
 8005706:	9300      	str	r3, [sp, #0]
 8005708:	462a      	mov	r2, r5
 800570a:	4b16      	ldr	r3, [pc, #88]	; (8005764 <_vfiprintf_r+0x258>)
 800570c:	a904      	add	r1, sp, #16
 800570e:	4630      	mov	r0, r6
 8005710:	f3af 8000 	nop.w
 8005714:	4607      	mov	r7, r0
 8005716:	1c78      	adds	r0, r7, #1
 8005718:	d1d6      	bne.n	80056c8 <_vfiprintf_r+0x1bc>
 800571a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800571c:	07d9      	lsls	r1, r3, #31
 800571e:	d405      	bmi.n	800572c <_vfiprintf_r+0x220>
 8005720:	89ab      	ldrh	r3, [r5, #12]
 8005722:	059a      	lsls	r2, r3, #22
 8005724:	d402      	bmi.n	800572c <_vfiprintf_r+0x220>
 8005726:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005728:	f7ff fa5a 	bl	8004be0 <__retarget_lock_release_recursive>
 800572c:	89ab      	ldrh	r3, [r5, #12]
 800572e:	065b      	lsls	r3, r3, #25
 8005730:	f53f af12 	bmi.w	8005558 <_vfiprintf_r+0x4c>
 8005734:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005736:	e711      	b.n	800555c <_vfiprintf_r+0x50>
 8005738:	ab03      	add	r3, sp, #12
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	462a      	mov	r2, r5
 800573e:	4b09      	ldr	r3, [pc, #36]	; (8005764 <_vfiprintf_r+0x258>)
 8005740:	a904      	add	r1, sp, #16
 8005742:	4630      	mov	r0, r6
 8005744:	f000 f880 	bl	8005848 <_printf_i>
 8005748:	e7e4      	b.n	8005714 <_vfiprintf_r+0x208>
 800574a:	bf00      	nop
 800574c:	08005cb8 	.word	0x08005cb8
 8005750:	08005cd8 	.word	0x08005cd8
 8005754:	08005c98 	.word	0x08005c98
 8005758:	08005cfc 	.word	0x08005cfc
 800575c:	08005d06 	.word	0x08005d06
 8005760:	00000000 	.word	0x00000000
 8005764:	080054e7 	.word	0x080054e7
 8005768:	08005d02 	.word	0x08005d02

0800576c <_printf_common>:
 800576c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005770:	4616      	mov	r6, r2
 8005772:	4699      	mov	r9, r3
 8005774:	688a      	ldr	r2, [r1, #8]
 8005776:	690b      	ldr	r3, [r1, #16]
 8005778:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800577c:	4293      	cmp	r3, r2
 800577e:	bfb8      	it	lt
 8005780:	4613      	movlt	r3, r2
 8005782:	6033      	str	r3, [r6, #0]
 8005784:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005788:	4607      	mov	r7, r0
 800578a:	460c      	mov	r4, r1
 800578c:	b10a      	cbz	r2, 8005792 <_printf_common+0x26>
 800578e:	3301      	adds	r3, #1
 8005790:	6033      	str	r3, [r6, #0]
 8005792:	6823      	ldr	r3, [r4, #0]
 8005794:	0699      	lsls	r1, r3, #26
 8005796:	bf42      	ittt	mi
 8005798:	6833      	ldrmi	r3, [r6, #0]
 800579a:	3302      	addmi	r3, #2
 800579c:	6033      	strmi	r3, [r6, #0]
 800579e:	6825      	ldr	r5, [r4, #0]
 80057a0:	f015 0506 	ands.w	r5, r5, #6
 80057a4:	d106      	bne.n	80057b4 <_printf_common+0x48>
 80057a6:	f104 0a19 	add.w	sl, r4, #25
 80057aa:	68e3      	ldr	r3, [r4, #12]
 80057ac:	6832      	ldr	r2, [r6, #0]
 80057ae:	1a9b      	subs	r3, r3, r2
 80057b0:	42ab      	cmp	r3, r5
 80057b2:	dc26      	bgt.n	8005802 <_printf_common+0x96>
 80057b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057b8:	1e13      	subs	r3, r2, #0
 80057ba:	6822      	ldr	r2, [r4, #0]
 80057bc:	bf18      	it	ne
 80057be:	2301      	movne	r3, #1
 80057c0:	0692      	lsls	r2, r2, #26
 80057c2:	d42b      	bmi.n	800581c <_printf_common+0xb0>
 80057c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057c8:	4649      	mov	r1, r9
 80057ca:	4638      	mov	r0, r7
 80057cc:	47c0      	blx	r8
 80057ce:	3001      	adds	r0, #1
 80057d0:	d01e      	beq.n	8005810 <_printf_common+0xa4>
 80057d2:	6823      	ldr	r3, [r4, #0]
 80057d4:	68e5      	ldr	r5, [r4, #12]
 80057d6:	6832      	ldr	r2, [r6, #0]
 80057d8:	f003 0306 	and.w	r3, r3, #6
 80057dc:	2b04      	cmp	r3, #4
 80057de:	bf08      	it	eq
 80057e0:	1aad      	subeq	r5, r5, r2
 80057e2:	68a3      	ldr	r3, [r4, #8]
 80057e4:	6922      	ldr	r2, [r4, #16]
 80057e6:	bf0c      	ite	eq
 80057e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057ec:	2500      	movne	r5, #0
 80057ee:	4293      	cmp	r3, r2
 80057f0:	bfc4      	itt	gt
 80057f2:	1a9b      	subgt	r3, r3, r2
 80057f4:	18ed      	addgt	r5, r5, r3
 80057f6:	2600      	movs	r6, #0
 80057f8:	341a      	adds	r4, #26
 80057fa:	42b5      	cmp	r5, r6
 80057fc:	d11a      	bne.n	8005834 <_printf_common+0xc8>
 80057fe:	2000      	movs	r0, #0
 8005800:	e008      	b.n	8005814 <_printf_common+0xa8>
 8005802:	2301      	movs	r3, #1
 8005804:	4652      	mov	r2, sl
 8005806:	4649      	mov	r1, r9
 8005808:	4638      	mov	r0, r7
 800580a:	47c0      	blx	r8
 800580c:	3001      	adds	r0, #1
 800580e:	d103      	bne.n	8005818 <_printf_common+0xac>
 8005810:	f04f 30ff 	mov.w	r0, #4294967295
 8005814:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005818:	3501      	adds	r5, #1
 800581a:	e7c6      	b.n	80057aa <_printf_common+0x3e>
 800581c:	18e1      	adds	r1, r4, r3
 800581e:	1c5a      	adds	r2, r3, #1
 8005820:	2030      	movs	r0, #48	; 0x30
 8005822:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005826:	4422      	add	r2, r4
 8005828:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800582c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005830:	3302      	adds	r3, #2
 8005832:	e7c7      	b.n	80057c4 <_printf_common+0x58>
 8005834:	2301      	movs	r3, #1
 8005836:	4622      	mov	r2, r4
 8005838:	4649      	mov	r1, r9
 800583a:	4638      	mov	r0, r7
 800583c:	47c0      	blx	r8
 800583e:	3001      	adds	r0, #1
 8005840:	d0e6      	beq.n	8005810 <_printf_common+0xa4>
 8005842:	3601      	adds	r6, #1
 8005844:	e7d9      	b.n	80057fa <_printf_common+0x8e>
	...

08005848 <_printf_i>:
 8005848:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800584c:	7e0f      	ldrb	r7, [r1, #24]
 800584e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005850:	2f78      	cmp	r7, #120	; 0x78
 8005852:	4691      	mov	r9, r2
 8005854:	4680      	mov	r8, r0
 8005856:	460c      	mov	r4, r1
 8005858:	469a      	mov	sl, r3
 800585a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800585e:	d807      	bhi.n	8005870 <_printf_i+0x28>
 8005860:	2f62      	cmp	r7, #98	; 0x62
 8005862:	d80a      	bhi.n	800587a <_printf_i+0x32>
 8005864:	2f00      	cmp	r7, #0
 8005866:	f000 80d8 	beq.w	8005a1a <_printf_i+0x1d2>
 800586a:	2f58      	cmp	r7, #88	; 0x58
 800586c:	f000 80a3 	beq.w	80059b6 <_printf_i+0x16e>
 8005870:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005874:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005878:	e03a      	b.n	80058f0 <_printf_i+0xa8>
 800587a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800587e:	2b15      	cmp	r3, #21
 8005880:	d8f6      	bhi.n	8005870 <_printf_i+0x28>
 8005882:	a101      	add	r1, pc, #4	; (adr r1, 8005888 <_printf_i+0x40>)
 8005884:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005888:	080058e1 	.word	0x080058e1
 800588c:	080058f5 	.word	0x080058f5
 8005890:	08005871 	.word	0x08005871
 8005894:	08005871 	.word	0x08005871
 8005898:	08005871 	.word	0x08005871
 800589c:	08005871 	.word	0x08005871
 80058a0:	080058f5 	.word	0x080058f5
 80058a4:	08005871 	.word	0x08005871
 80058a8:	08005871 	.word	0x08005871
 80058ac:	08005871 	.word	0x08005871
 80058b0:	08005871 	.word	0x08005871
 80058b4:	08005a01 	.word	0x08005a01
 80058b8:	08005925 	.word	0x08005925
 80058bc:	080059e3 	.word	0x080059e3
 80058c0:	08005871 	.word	0x08005871
 80058c4:	08005871 	.word	0x08005871
 80058c8:	08005a23 	.word	0x08005a23
 80058cc:	08005871 	.word	0x08005871
 80058d0:	08005925 	.word	0x08005925
 80058d4:	08005871 	.word	0x08005871
 80058d8:	08005871 	.word	0x08005871
 80058dc:	080059eb 	.word	0x080059eb
 80058e0:	682b      	ldr	r3, [r5, #0]
 80058e2:	1d1a      	adds	r2, r3, #4
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	602a      	str	r2, [r5, #0]
 80058e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058f0:	2301      	movs	r3, #1
 80058f2:	e0a3      	b.n	8005a3c <_printf_i+0x1f4>
 80058f4:	6820      	ldr	r0, [r4, #0]
 80058f6:	6829      	ldr	r1, [r5, #0]
 80058f8:	0606      	lsls	r6, r0, #24
 80058fa:	f101 0304 	add.w	r3, r1, #4
 80058fe:	d50a      	bpl.n	8005916 <_printf_i+0xce>
 8005900:	680e      	ldr	r6, [r1, #0]
 8005902:	602b      	str	r3, [r5, #0]
 8005904:	2e00      	cmp	r6, #0
 8005906:	da03      	bge.n	8005910 <_printf_i+0xc8>
 8005908:	232d      	movs	r3, #45	; 0x2d
 800590a:	4276      	negs	r6, r6
 800590c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005910:	485e      	ldr	r0, [pc, #376]	; (8005a8c <_printf_i+0x244>)
 8005912:	230a      	movs	r3, #10
 8005914:	e019      	b.n	800594a <_printf_i+0x102>
 8005916:	680e      	ldr	r6, [r1, #0]
 8005918:	602b      	str	r3, [r5, #0]
 800591a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800591e:	bf18      	it	ne
 8005920:	b236      	sxthne	r6, r6
 8005922:	e7ef      	b.n	8005904 <_printf_i+0xbc>
 8005924:	682b      	ldr	r3, [r5, #0]
 8005926:	6820      	ldr	r0, [r4, #0]
 8005928:	1d19      	adds	r1, r3, #4
 800592a:	6029      	str	r1, [r5, #0]
 800592c:	0601      	lsls	r1, r0, #24
 800592e:	d501      	bpl.n	8005934 <_printf_i+0xec>
 8005930:	681e      	ldr	r6, [r3, #0]
 8005932:	e002      	b.n	800593a <_printf_i+0xf2>
 8005934:	0646      	lsls	r6, r0, #25
 8005936:	d5fb      	bpl.n	8005930 <_printf_i+0xe8>
 8005938:	881e      	ldrh	r6, [r3, #0]
 800593a:	4854      	ldr	r0, [pc, #336]	; (8005a8c <_printf_i+0x244>)
 800593c:	2f6f      	cmp	r7, #111	; 0x6f
 800593e:	bf0c      	ite	eq
 8005940:	2308      	moveq	r3, #8
 8005942:	230a      	movne	r3, #10
 8005944:	2100      	movs	r1, #0
 8005946:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800594a:	6865      	ldr	r5, [r4, #4]
 800594c:	60a5      	str	r5, [r4, #8]
 800594e:	2d00      	cmp	r5, #0
 8005950:	bfa2      	ittt	ge
 8005952:	6821      	ldrge	r1, [r4, #0]
 8005954:	f021 0104 	bicge.w	r1, r1, #4
 8005958:	6021      	strge	r1, [r4, #0]
 800595a:	b90e      	cbnz	r6, 8005960 <_printf_i+0x118>
 800595c:	2d00      	cmp	r5, #0
 800595e:	d04d      	beq.n	80059fc <_printf_i+0x1b4>
 8005960:	4615      	mov	r5, r2
 8005962:	fbb6 f1f3 	udiv	r1, r6, r3
 8005966:	fb03 6711 	mls	r7, r3, r1, r6
 800596a:	5dc7      	ldrb	r7, [r0, r7]
 800596c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005970:	4637      	mov	r7, r6
 8005972:	42bb      	cmp	r3, r7
 8005974:	460e      	mov	r6, r1
 8005976:	d9f4      	bls.n	8005962 <_printf_i+0x11a>
 8005978:	2b08      	cmp	r3, #8
 800597a:	d10b      	bne.n	8005994 <_printf_i+0x14c>
 800597c:	6823      	ldr	r3, [r4, #0]
 800597e:	07de      	lsls	r6, r3, #31
 8005980:	d508      	bpl.n	8005994 <_printf_i+0x14c>
 8005982:	6923      	ldr	r3, [r4, #16]
 8005984:	6861      	ldr	r1, [r4, #4]
 8005986:	4299      	cmp	r1, r3
 8005988:	bfde      	ittt	le
 800598a:	2330      	movle	r3, #48	; 0x30
 800598c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005990:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005994:	1b52      	subs	r2, r2, r5
 8005996:	6122      	str	r2, [r4, #16]
 8005998:	f8cd a000 	str.w	sl, [sp]
 800599c:	464b      	mov	r3, r9
 800599e:	aa03      	add	r2, sp, #12
 80059a0:	4621      	mov	r1, r4
 80059a2:	4640      	mov	r0, r8
 80059a4:	f7ff fee2 	bl	800576c <_printf_common>
 80059a8:	3001      	adds	r0, #1
 80059aa:	d14c      	bne.n	8005a46 <_printf_i+0x1fe>
 80059ac:	f04f 30ff 	mov.w	r0, #4294967295
 80059b0:	b004      	add	sp, #16
 80059b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059b6:	4835      	ldr	r0, [pc, #212]	; (8005a8c <_printf_i+0x244>)
 80059b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80059bc:	6829      	ldr	r1, [r5, #0]
 80059be:	6823      	ldr	r3, [r4, #0]
 80059c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80059c4:	6029      	str	r1, [r5, #0]
 80059c6:	061d      	lsls	r5, r3, #24
 80059c8:	d514      	bpl.n	80059f4 <_printf_i+0x1ac>
 80059ca:	07df      	lsls	r7, r3, #31
 80059cc:	bf44      	itt	mi
 80059ce:	f043 0320 	orrmi.w	r3, r3, #32
 80059d2:	6023      	strmi	r3, [r4, #0]
 80059d4:	b91e      	cbnz	r6, 80059de <_printf_i+0x196>
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	f023 0320 	bic.w	r3, r3, #32
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	2310      	movs	r3, #16
 80059e0:	e7b0      	b.n	8005944 <_printf_i+0xfc>
 80059e2:	6823      	ldr	r3, [r4, #0]
 80059e4:	f043 0320 	orr.w	r3, r3, #32
 80059e8:	6023      	str	r3, [r4, #0]
 80059ea:	2378      	movs	r3, #120	; 0x78
 80059ec:	4828      	ldr	r0, [pc, #160]	; (8005a90 <_printf_i+0x248>)
 80059ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059f2:	e7e3      	b.n	80059bc <_printf_i+0x174>
 80059f4:	0659      	lsls	r1, r3, #25
 80059f6:	bf48      	it	mi
 80059f8:	b2b6      	uxthmi	r6, r6
 80059fa:	e7e6      	b.n	80059ca <_printf_i+0x182>
 80059fc:	4615      	mov	r5, r2
 80059fe:	e7bb      	b.n	8005978 <_printf_i+0x130>
 8005a00:	682b      	ldr	r3, [r5, #0]
 8005a02:	6826      	ldr	r6, [r4, #0]
 8005a04:	6961      	ldr	r1, [r4, #20]
 8005a06:	1d18      	adds	r0, r3, #4
 8005a08:	6028      	str	r0, [r5, #0]
 8005a0a:	0635      	lsls	r5, r6, #24
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	d501      	bpl.n	8005a14 <_printf_i+0x1cc>
 8005a10:	6019      	str	r1, [r3, #0]
 8005a12:	e002      	b.n	8005a1a <_printf_i+0x1d2>
 8005a14:	0670      	lsls	r0, r6, #25
 8005a16:	d5fb      	bpl.n	8005a10 <_printf_i+0x1c8>
 8005a18:	8019      	strh	r1, [r3, #0]
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	6123      	str	r3, [r4, #16]
 8005a1e:	4615      	mov	r5, r2
 8005a20:	e7ba      	b.n	8005998 <_printf_i+0x150>
 8005a22:	682b      	ldr	r3, [r5, #0]
 8005a24:	1d1a      	adds	r2, r3, #4
 8005a26:	602a      	str	r2, [r5, #0]
 8005a28:	681d      	ldr	r5, [r3, #0]
 8005a2a:	6862      	ldr	r2, [r4, #4]
 8005a2c:	2100      	movs	r1, #0
 8005a2e:	4628      	mov	r0, r5
 8005a30:	f7fa fbce 	bl	80001d0 <memchr>
 8005a34:	b108      	cbz	r0, 8005a3a <_printf_i+0x1f2>
 8005a36:	1b40      	subs	r0, r0, r5
 8005a38:	6060      	str	r0, [r4, #4]
 8005a3a:	6863      	ldr	r3, [r4, #4]
 8005a3c:	6123      	str	r3, [r4, #16]
 8005a3e:	2300      	movs	r3, #0
 8005a40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a44:	e7a8      	b.n	8005998 <_printf_i+0x150>
 8005a46:	6923      	ldr	r3, [r4, #16]
 8005a48:	462a      	mov	r2, r5
 8005a4a:	4649      	mov	r1, r9
 8005a4c:	4640      	mov	r0, r8
 8005a4e:	47d0      	blx	sl
 8005a50:	3001      	adds	r0, #1
 8005a52:	d0ab      	beq.n	80059ac <_printf_i+0x164>
 8005a54:	6823      	ldr	r3, [r4, #0]
 8005a56:	079b      	lsls	r3, r3, #30
 8005a58:	d413      	bmi.n	8005a82 <_printf_i+0x23a>
 8005a5a:	68e0      	ldr	r0, [r4, #12]
 8005a5c:	9b03      	ldr	r3, [sp, #12]
 8005a5e:	4298      	cmp	r0, r3
 8005a60:	bfb8      	it	lt
 8005a62:	4618      	movlt	r0, r3
 8005a64:	e7a4      	b.n	80059b0 <_printf_i+0x168>
 8005a66:	2301      	movs	r3, #1
 8005a68:	4632      	mov	r2, r6
 8005a6a:	4649      	mov	r1, r9
 8005a6c:	4640      	mov	r0, r8
 8005a6e:	47d0      	blx	sl
 8005a70:	3001      	adds	r0, #1
 8005a72:	d09b      	beq.n	80059ac <_printf_i+0x164>
 8005a74:	3501      	adds	r5, #1
 8005a76:	68e3      	ldr	r3, [r4, #12]
 8005a78:	9903      	ldr	r1, [sp, #12]
 8005a7a:	1a5b      	subs	r3, r3, r1
 8005a7c:	42ab      	cmp	r3, r5
 8005a7e:	dcf2      	bgt.n	8005a66 <_printf_i+0x21e>
 8005a80:	e7eb      	b.n	8005a5a <_printf_i+0x212>
 8005a82:	2500      	movs	r5, #0
 8005a84:	f104 0619 	add.w	r6, r4, #25
 8005a88:	e7f5      	b.n	8005a76 <_printf_i+0x22e>
 8005a8a:	bf00      	nop
 8005a8c:	08005d0d 	.word	0x08005d0d
 8005a90:	08005d1e 	.word	0x08005d1e

08005a94 <_read_r>:
 8005a94:	b538      	push	{r3, r4, r5, lr}
 8005a96:	4d07      	ldr	r5, [pc, #28]	; (8005ab4 <_read_r+0x20>)
 8005a98:	4604      	mov	r4, r0
 8005a9a:	4608      	mov	r0, r1
 8005a9c:	4611      	mov	r1, r2
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	602a      	str	r2, [r5, #0]
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	f7fa feb2 	bl	800080c <_read>
 8005aa8:	1c43      	adds	r3, r0, #1
 8005aaa:	d102      	bne.n	8005ab2 <_read_r+0x1e>
 8005aac:	682b      	ldr	r3, [r5, #0]
 8005aae:	b103      	cbz	r3, 8005ab2 <_read_r+0x1e>
 8005ab0:	6023      	str	r3, [r4, #0]
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}
 8005ab4:	200010c4 	.word	0x200010c4

08005ab8 <_fstat_r>:
 8005ab8:	b538      	push	{r3, r4, r5, lr}
 8005aba:	4d07      	ldr	r5, [pc, #28]	; (8005ad8 <_fstat_r+0x20>)
 8005abc:	2300      	movs	r3, #0
 8005abe:	4604      	mov	r4, r0
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	4611      	mov	r1, r2
 8005ac4:	602b      	str	r3, [r5, #0]
 8005ac6:	f7fa feca 	bl	800085e <_fstat>
 8005aca:	1c43      	adds	r3, r0, #1
 8005acc:	d102      	bne.n	8005ad4 <_fstat_r+0x1c>
 8005ace:	682b      	ldr	r3, [r5, #0]
 8005ad0:	b103      	cbz	r3, 8005ad4 <_fstat_r+0x1c>
 8005ad2:	6023      	str	r3, [r4, #0]
 8005ad4:	bd38      	pop	{r3, r4, r5, pc}
 8005ad6:	bf00      	nop
 8005ad8:	200010c4 	.word	0x200010c4

08005adc <_isatty_r>:
 8005adc:	b538      	push	{r3, r4, r5, lr}
 8005ade:	4d06      	ldr	r5, [pc, #24]	; (8005af8 <_isatty_r+0x1c>)
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	4604      	mov	r4, r0
 8005ae4:	4608      	mov	r0, r1
 8005ae6:	602b      	str	r3, [r5, #0]
 8005ae8:	f7fa fec9 	bl	800087e <_isatty>
 8005aec:	1c43      	adds	r3, r0, #1
 8005aee:	d102      	bne.n	8005af6 <_isatty_r+0x1a>
 8005af0:	682b      	ldr	r3, [r5, #0]
 8005af2:	b103      	cbz	r3, 8005af6 <_isatty_r+0x1a>
 8005af4:	6023      	str	r3, [r4, #0]
 8005af6:	bd38      	pop	{r3, r4, r5, pc}
 8005af8:	200010c4 	.word	0x200010c4

08005afc <_init>:
 8005afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005afe:	bf00      	nop
 8005b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b02:	bc08      	pop	{r3}
 8005b04:	469e      	mov	lr, r3
 8005b06:	4770      	bx	lr

08005b08 <_fini>:
 8005b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b0a:	bf00      	nop
 8005b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b0e:	bc08      	pop	{r3}
 8005b10:	469e      	mov	lr, r3
 8005b12:	4770      	bx	lr
