Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jan 13 18:04:11 2026
| Host         : en433345.uoa.auckland.ac.nz running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pynq_wrapper_timing_summary_routed.rpt -pb pynq_wrapper_timing_summary_routed.pb -rpx pynq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pynq_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  16          
SYNTH-15   Warning           Byte wide write enable not inferred         16          
TIMING-20  Warning           Non-clocked latch                           1           
LATCH-1    Advisory          Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3968)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6407)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (3968)
---------------------------
 There are 2121 register/latch pins with no clock driven by root clock pin: clk_cnt_reg[1]/Q (HIGH)

 There are 1847 register/latch pins with no clock driven by root clock pin: u_ibex/u_top/core_clock_gate_i/en_latch_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6407)
---------------------------------------------------
 There are 6407 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.301        0.000                      0                    2        0.279        0.000                      0                    2        3.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.301        0.000                      0                    2        0.279        0.000                      0                    2        3.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.301ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.797ns (44.746%)  route 0.984ns (55.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 13.247 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.656     5.730    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478     6.208 r  clk_cnt_reg[1]/Q
                         net (fo=3, routed)           0.984     7.192    clk_sys
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.319     7.511 r  clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.511    clk_cnt[1]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.482    13.247    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[1]/C
                         clock pessimism              0.483    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.118    13.812    clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.812    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.642ns (50.024%)  route 0.641ns (49.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 13.247 - 8.000 ) 
    Source Clock Delay      (SCD):    5.730ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.656     5.730    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518     6.248 f  clk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.641     6.889    clk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.013 r  clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.013    clk_cnt[0]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.482    13.247    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[0]/C
                         clock pessimism              0.483    13.730    
                         clock uncertainty           -0.035    13.694    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    13.771    clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.771    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  6.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.210ns (51.172%)  route 0.200ns (48.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558     1.644    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.808 r  clk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.200     2.008    clk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.046     2.054 r  clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.054    clk_cnt[1]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825     2.167    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[1]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.131     1.775    clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.053%)  route 0.200ns (48.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.558     1.644    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     1.808 f  clk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.200     2.008    clk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.053 r  clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.053    clk_cnt[0]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.825     2.167    sysclk_IBUF_BUFG
    SLICE_X50Y46         FDRE                                         r  clk_cnt_reg[0]/C
                         clock pessimism             -0.523     1.644    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120     1.764    clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X50Y46    clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X50Y46    clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    clk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    clk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    clk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46    clk_cnt_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6408 Endpoints
Min Delay          6408 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[60]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.210ns  (logic 4.505ns (14.912%)  route 25.705ns (85.088%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 f  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 r  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 r  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           0.815    22.547    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    22.671 f  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/perf_instr_ret_wb_o_i_1/O
                         net (fo=2, routed)           1.021    23.692    u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q_reg[0]_2
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124    23.816 f  u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_3/O
                         net (fo=15, routed)          2.318    26.134    u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_3_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    26.258 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3__0/O
                         net (fo=66, routed)          2.811    29.069    u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3__0_n_0
    SLICE_X44Y51         LUT3 (Prop_lut3_I1_O)        0.152    29.221 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[60]_i_1/O
                         net (fo=1, routed)           0.989    30.210    u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[63]_2[60]
    SLICE_X45Y50         FDCE                                         r  u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.593ns  (logic 4.477ns (15.129%)  route 25.116ns (84.871%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 r  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           1.405    23.138    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.262 r  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o[31]_i_3/O
                         net (fo=9, routed)           1.356    24.618    u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_rlist_q_reg[0]_1
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124    24.742 f  u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_instr_addr_nr.instr_addr_q[31]_i_5/O
                         net (fo=2, routed)           0.905    25.647    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[1]_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    25.771 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3/O
                         net (fo=5, routed)           1.132    26.904    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    27.028 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][31]_i_1/O
                         net (fo=32, routed)          2.565    29.593    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1
    SLICE_X37Y30         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.593ns  (logic 4.477ns (15.129%)  route 25.116ns (84.871%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 r  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           1.405    23.138    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.262 r  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o[31]_i_3/O
                         net (fo=9, routed)           1.356    24.618    u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_rlist_q_reg[0]_1
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124    24.742 f  u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_instr_addr_nr.instr_addr_q[31]_i_5/O
                         net (fo=2, routed)           0.905    25.647    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[1]_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    25.771 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3/O
                         net (fo=5, routed)           1.132    26.904    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    27.028 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][31]_i_1/O
                         net (fo=32, routed)          2.565    29.593    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1
    SLICE_X37Y30         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.593ns  (logic 4.477ns (15.129%)  route 25.116ns (84.871%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 r  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           1.405    23.138    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.262 r  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o[31]_i_3/O
                         net (fo=9, routed)           1.356    24.618    u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_rlist_q_reg[0]_1
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124    24.742 f  u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_instr_addr_nr.instr_addr_q[31]_i_5/O
                         net (fo=2, routed)           0.905    25.647    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[1]_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    25.771 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3/O
                         net (fo=5, routed)           1.132    26.904    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    27.028 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][31]_i_1/O
                         net (fo=32, routed)          2.565    29.593    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1
    SLICE_X37Y30         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.593ns  (logic 4.477ns (15.129%)  route 25.116ns (84.871%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 r  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           1.405    23.138    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.262 r  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o[31]_i_3/O
                         net (fo=9, routed)           1.356    24.618    u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_rlist_q_reg[0]_1
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124    24.742 f  u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_instr_addr_nr.instr_addr_q[31]_i_5/O
                         net (fo=2, routed)           0.905    25.647    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[1]_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    25.771 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3/O
                         net (fo=5, routed)           1.132    26.904    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    27.028 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][31]_i_1/O
                         net (fo=32, routed)          2.565    29.593    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1
    SLICE_X37Y30         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.567ns  (logic 4.469ns (15.115%)  route 25.098ns (84.885%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 f  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 r  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 r  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           0.815    22.547    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    22.671 f  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/perf_instr_ret_wb_o_i_1/O
                         net (fo=2, routed)           1.021    23.692    u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q_reg[0]_2
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124    23.816 f  u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_3/O
                         net (fo=15, routed)          2.318    26.134    u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_3_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    26.258 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3__0/O
                         net (fo=66, routed)          2.108    28.366    u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3__0_n_0
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.116    28.482 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[53]_i_1/O
                         net (fo=1, routed)           1.085    29.567    u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[63]_2[53]
    SLICE_X43Y50         FDCE                                         r  u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.502ns  (logic 4.507ns (15.277%)  route 24.995ns (84.723%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 f  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 r  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 r  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           0.815    22.547    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    22.671 f  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/perf_instr_ret_wb_o_i_1/O
                         net (fo=2, routed)           1.021    23.692    u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q_reg[0]_2
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124    23.816 f  u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_3/O
                         net (fo=15, routed)          2.318    26.134    u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_3_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    26.258 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3__0/O
                         net (fo=66, routed)          2.266    28.524    u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3__0_n_0
    SLICE_X44Y49         LUT3 (Prop_lut3_I1_O)        0.154    28.678 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_2/O
                         net (fo=1, routed)           0.824    29.502    u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[63]_2[63]
    SLICE_X43Y49         FDCE                                         r  u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[55]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.492ns  (logic 4.505ns (15.275%)  route 24.987ns (84.725%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 f  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 r  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 r  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           0.815    22.547    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124    22.671 f  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/perf_instr_ret_wb_o_i_1/O
                         net (fo=2, routed)           1.021    23.692    u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q_reg[0]_2
    SLICE_X54Y38         LUT6 (Prop_lut6_I1_O)        0.124    23.816 f  u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_3/O
                         net (fo=15, routed)          2.318    26.134    u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[17]_i_3_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I1_O)        0.124    26.258 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3__0/O
                         net (fo=66, routed)          2.503    28.761    u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3__0_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.152    28.913 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[55]_i_1/O
                         net (fo=1, routed)           0.579    29.492    u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[63]_2[55]
    SLICE_X43Y49         FDCE                                         r  u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.457ns  (logic 4.477ns (15.199%)  route 24.980ns (84.801%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 r  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           1.405    23.138    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.262 r  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o[31]_i_3/O
                         net (fo=9, routed)           1.356    24.618    u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_rlist_q_reg[0]_1
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124    24.742 f  u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_instr_addr_nr.instr_addr_q[31]_i_5/O
                         net (fo=2, routed)           0.905    25.647    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[1]_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    25.771 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3/O
                         net (fo=5, routed)           1.132    26.904    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    27.028 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][31]_i_1/O
                         net (fo=32, routed)          2.429    29.457    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1
    SLICE_X36Y34         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.457ns  (logic 4.477ns (15.199%)  route 24.980ns (84.801%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 LUT6=11 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[15]/Q
                         net (fo=261, routed)         8.007     8.426    u_ibex/u_top/gen_regfile_ff.register_file_i/Q[5]
    SLICE_X87Y29         LUT6 (Prop_lut6_I4_O)        0.296     8.722 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406/O
                         net (fo=1, routed)           0.000     8.722    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_406_n_0
    SLICE_X87Y29         MUXF7 (Prop_muxf7_I1_O)      0.245     8.967 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189/O
                         net (fo=1, routed)           0.446     9.413    u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_189_n_0
    SLICE_X84Y30         LUT6 (Prop_lut6_I1_O)        0.298     9.711 r  u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_92/O
                         net (fo=5, routed)           2.192    11.903    u_ibex/u_top/u_ibex_core/if_stage_i/rf_rdata_a_ecc[5]
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_10/O
                         net (fo=8, routed)           1.577    13.604    u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/alu_operand_a_ex[5]
    SLICE_X71Y36         LUT6 (Prop_lut6_I5_O)        0.124    13.728 r  u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_result_ext_o_carry__0_i_2/O
                         net (fo=2, routed)           1.006    14.734    u_ibex/u_top/u_ibex_core/if_stage_i/adder_in_a[5]
    SLICE_X70Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.858 r  u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.858    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/addr_last_q_reg[6][2]
    SLICE_X70Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.256 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.256    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.370 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.370    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.484 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.484    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.598 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.598    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.712 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.712    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.826 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.826    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    16.174 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6/O[1]
                         net (fo=10, routed)          1.727    17.901    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]
    SLICE_X63Y39         LUT4 (Prop_lut4_I1_O)        0.331    18.232 f  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3/O
                         net (fo=1, routed)           0.266    18.497    u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_3_n_0
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.332    18.829 r  u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_resp[0]_i_1/O
                         net (fo=7, routed)           1.323    20.152    u_ibex/u_top/u_ibex_core/load_store_unit_i/device_sel_req[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I0_O)        0.124    20.276 r  u_ibex/u_top/u_ibex_core/load_store_unit_i/perf_instr_ret_wb_o_i_9/O
                         net (fo=4, routed)           0.318    20.594    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4_1
    SLICE_X56Y36         LUT6 (Prop_lut6_I4_O)        0.124    20.718 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5/O
                         net (fo=1, routed)           0.890    21.609    u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_5_n_0
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.124    21.733 f  u_ibex/u_top/u_ibex_core/if_stage_i/perf_instr_ret_wb_o_i_4/O
                         net (fo=3, routed)           1.405    23.138    u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o_reg[31]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.262 r  u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/g_instr_rdata_nr.instr_rdata_id_o[31]_i_3/O
                         net (fo=9, routed)           1.356    24.618    u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_cm_meta_nr.cm_rlist_q_reg[0]_1
    SLICE_X54Y24         LUT6 (Prop_lut6_I5_O)        0.124    24.742 f  u_ibex/u_top/u_ibex_core/if_stage_i/compressed_decoder_i/g_instr_addr_nr.instr_addr_q[31]_i_5/O
                         net (fo=2, routed)           0.905    25.647    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[1]_1
    SLICE_X54Y29         LUT6 (Prop_lut6_I1_O)        0.124    25.771 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3/O
                         net (fo=5, routed)           1.132    26.904    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.124    27.028 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][31]_i_1/O
                         net (fo=32, routed)          2.429    29.457    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/entry_en_1
    SLICE_X36Y34         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][25]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][26]/C
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][26]/Q
                         net (fo=1, routed)           0.053     0.194    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][26]
    SLICE_X53Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.239 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q[0][26]_i_1/O
                         net (fo=1, routed)           0.000     0.239    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_10[26]
    SLICE_X53Y27         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][30]/C
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][30]/Q
                         net (fo=1, routed)           0.054     0.195    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][30]
    SLICE_X45Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.240 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q[0][30]_i_1/O
                         net (fo=1, routed)           0.000     0.240    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_10[30]
    SLICE_X45Y27         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][3]/C
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][3]/Q
                         net (fo=2, routed)           0.068     0.209    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][3]
    SLICE_X36Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.254 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.254    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_10[3]
    SLICE_X36Y26         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_timer/mtimecmp_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ibex/u_timer/rdata_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.186ns (72.182%)  route 0.072ns (27.818%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE                         0.000     0.000 r  u_ibex/u_timer/mtimecmp_q_reg[2]/C
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ibex/u_timer/mtimecmp_q_reg[2]/Q
                         net (fo=3, routed)           0.072     0.213    u_ibex/u_timer/mtimecmp_q_reg_n_0_[2]
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.258 r  u_ibex/u_timer/rdata_q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.258    u_ibex/u_timer/rdata_q[2]_i_1__4_n_0
    SLICE_X40Y34         FDRE                                         r  u_ibex/u_timer/rdata_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ibex/u_top/u_ibex_core/cs_registers_i/priv_lvl_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.512%)  route 0.082ns (30.488%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDCE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]/C
    SLICE_X53Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[2]/Q
                         net (fo=4, routed)           0.082     0.223    u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/rdata_q_reg[5]_0[2]
    SLICE_X52Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.268 r  u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr/priv_lvl_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.268    u_ibex/u_top/u_ibex_core/cs_registers_i/u_mstatus_csr_n_11
    SLICE_X52Y43         FDPE                                         r  u_ibex/u_top/u_ibex_core/cs_registers_i/priv_lvl_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][27]/C
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][27]/Q
                         net (fo=1, routed)           0.085     0.226    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][27]
    SLICE_X53Y27         LUT5 (Prop_lut5_I0_O)        0.045     0.271 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q[0][27]_i_1/O
                         net (fo=1, routed)           0.000     0.271    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_10[27]
    SLICE_X53Y27         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_timer/mtimecmp_q_reg[42]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ibex/u_timer/rdata_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE                         0.000     0.000 r  u_ibex/u_timer/mtimecmp_q_reg[42]/C
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_ibex/u_timer/mtimecmp_q_reg[42]/Q
                         net (fo=3, routed)           0.063     0.227    u_ibex/u_timer/data3[10]
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.272 r  u_ibex/u_timer/rdata_q[10]_i_1__2/O
                         net (fo=1, routed)           0.000     0.272    u_ibex/u_timer/rdata_q[10]_i_1__2_n_0
    SLICE_X43Y33         FDRE                                         r  u_ibex/u_timer/rdata_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][20]/C
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][20]/Q
                         net (fo=1, routed)           0.087     0.228    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2]_8[20]
    SLICE_X50Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q[1][20]_i_1/O
                         net (fo=1, routed)           0.000     0.273    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[1]_11[20]
    SLICE_X50Y31         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.pc_id_o_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.051%)  route 0.135ns (48.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y47         FDRE                         0.000     0.000 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[22]/C
    SLICE_X59Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[22]/Q
                         net (fo=4, routed)           0.135     0.276    u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_addr_nr.instr_addr_q_reg[31][19]
    SLICE_X61Y46         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.pc_id_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][4]_i_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.209ns (73.495%)  route 0.075ns (26.505%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y30         FDRE                         0.000     0.000 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][4]_i_2/C
    SLICE_X50Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][4]_i_2/Q
                         net (fo=3, routed)           0.075     0.239    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][4]_0
    SLICE_X51Y30         LUT5 (Prop_lut5_I4_O)        0.045     0.284 r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q[0][4]_i_1/O
                         net (fo=1, routed)           0.000     0.284    u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/rdata_d[0]_10[4]
    SLICE_X51Y30         FDRE                                         r  u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][4]/D
  -------------------------------------------------------------------    -------------------





