// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "05/04/2015 10:41:06"

// 
// Device: Altera EP1C6T144C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPGA_EP2C (
	INT0,
	clk,
	wr_enable,
	NADV,
	A16,
	A17,
	A18,
	AD_IN,
	NOE,
	ADS930_DATA,
	INT4,
	adclk,
	ADS930CLk,
	J1_DIN,
	J7_DIN,
	J1_SYNC,
	J7_SYNC,
	J1_SCLk,
	J7_SCLK,
	ADS930_DIN,
	ADS930_SYNC,
	ADS_SYNC,
	ADS930_SCLK,
	panduan_FIFOADIN,
	rd_enable,
	\output ,
	NWE);
output 	INT0;
input 	clk;
output 	wr_enable;
input 	NADV;
input 	A16;
input 	A17;
input 	A18;
inout 	[15:0] AD_IN;
input 	NOE;
input 	[7:0] ADS930_DATA;
output 	INT4;
output 	adclk;
output 	ADS930CLk;
output 	J1_DIN;
input 	J7_DIN;
output 	J1_SYNC;
input 	J7_SYNC;
output 	J1_SCLk;
input 	J7_SCLK;
output 	ADS930_DIN;
output 	ADS930_SYNC;
input 	ADS_SYNC;
output 	ADS930_SCLK;
output 	panduan_FIFOADIN;
output 	rd_enable;
output 	[7:0] \output ;
input 	NWE;

// Design Ports Information
// AD_IN[15]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[14]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[13]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[12]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[11]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[10]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[9]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[8]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[7]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[6]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[5]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[4]	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[3]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[2]	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[1]	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AD_IN[0]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INT0	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wr_enable	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INT4	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adclk	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADS930CLk	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// J1_DIN	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// J1_SYNC	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// J1_SCLk	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADS930_DIN	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADS930_SYNC	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADS930_SCLK	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// panduan_FIFOADIN	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_enable	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[7]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[6]	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[5]	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[4]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[3]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[2]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[1]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// output[0]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// J7_DIN	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// J7_SYNC	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// J7_SCLK	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS_SYNC	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A16	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NADV	=>  Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A18	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A17	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NWE	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NOE	=>  Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[7]	=>  Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[6]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[5]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[4]	=>  Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[3]	=>  Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[2]	=>  Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[1]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADS930_DATA[0]	=>  Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FPGA_EP2C_v.sdo");
// synopsys translate_on

wire \inst10|altpll_component|pll~CLK2 ;
wire \inst10|altpll_component|pll~CLK3 ;
wire \inst10|altpll_component|pll~CLK4 ;
wire \inst10|altpll_component|pll~CLK5 ;
wire \NADV~combout ;
wire \AD_IN~0 ;
wire \AD_IN~1 ;
wire \AD_IN~2 ;
wire \AD_IN~3 ;
wire \AD_IN~4 ;
wire \AD_IN~5 ;
wire \AD_IN~6 ;
wire \AD_IN~7 ;
wire \AD_IN~8 ;
wire \AD_IN~9 ;
wire \AD_IN~10 ;
wire \AD_IN~11 ;
wire \AD_IN~12 ;
wire \AD_IN~13 ;
wire \AD_IN~14 ;
wire \AD_IN~15 ;
wire \inst7|Equal1~2 ;
wire \A17~combout ;
wire \A16~combout ;
wire \A18~combout ;
wire \inst7|Equal1~0 ;
wire \inst7|Equal1~1 ;
wire \inst7|Equal1~3 ;
wire \inst7|Equal1~4_combout ;
wire \inst7|Equal3~0 ;
wire \NOE~combout ;
wire \inst11|DATA_OUT[0]_89~combout ;
wire \clk~combout ;
wire \inst10|altpll_component|_clk1 ;
wire \inst8|dcfifo_component|auto_generated|read_state|llreq~regout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|_~2_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout ;
wire \inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ;
wire \inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5 ;
wire \inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor2 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUT ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10~COUT ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23COUT1_34 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3COUT1_36 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5COUT1_38 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7COUT1_40 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11COUT1_42 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13COUT1_44 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15COUT1_46 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17COUT1_48 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10]~19 ;
wire \inst8|dcfifo_component|auto_generated|read_state|is_one11~1_combout ;
wire \inst8|dcfifo_component|auto_generated|read_state|is_one11~0_combout ;
wire \inst8|dcfifo_component|auto_generated|read_state|is_one11~2_combout ;
wire \inst8|dcfifo_component|auto_generated|read_state|_~0_combout ;
wire \inst8|dcfifo_component|auto_generated|read_state|b_one~regout ;
wire \inst8|dcfifo_component|auto_generated|read_state|is_one11~3_combout ;
wire \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0_combout ;
wire \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout ;
wire \inst8|dcfifo_component|auto_generated|read_state|llreq~0 ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1~regout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2~regout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0~regout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout ;
wire \inst8|dcfifo_component|auto_generated|rdptr_g|_~2_combout ;
wire \inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8 ;
wire \inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor2 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7COUT1_34 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1COUT1_36 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3COUT1_38 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9COUT1_40 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13COUT1_42 ;
wire \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1_combout ;
wire \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15COUT1_44 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUT ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUTCOUT1_3 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10~COUT ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17COUT1_46 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19COUT1_48 ;
wire \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10]~21 ;
wire \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2_combout ;
wire \inst8|dcfifo_component|auto_generated|write_state|b_full~regout ;
wire \inst4|next_state~1 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|_~1 ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2~regout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1~regout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0~regout ;
wire \inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout ;
wire \inst4|wr_enable~regout ;
wire \inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ;
wire \inst11|DATA_OUT[7]$latch~combout ;
wire \inst11|DATA_OUT[6]$latch~combout ;
wire \inst11|DATA_OUT[5]$latch~combout ;
wire \inst11|DATA_OUT[4]$latch~combout ;
wire \inst11|DATA_OUT[3]$latch~combout ;
wire \inst11|DATA_OUT[2]$latch~combout ;
wire \inst11|DATA_OUT[1]$latch~combout ;
wire \inst11|DATA_OUT[0]$latch~combout ;
wire \inst10|altpll_component|_clk0 ;
wire \inst4|rd_enable~regout ;
wire \J7_DIN~combout ;
wire \J7_SYNC~combout ;
wire \J7_SCLK~combout ;
wire \ADS_SYNC~combout ;
wire \inst7|Equal0~0 ;
wire \NWE~combout ;
wire \inst7|Equal2~0 ;
wire \inst7|Equal1~5 ;
wire \inst3|acc[0]~63 ;
wire \inst3|acc[1]~61 ;
wire \inst3|acc[1]~61COUT1_90 ;
wire \inst3|acc[2]~59 ;
wire \inst3|acc[2]~59COUT1_92 ;
wire \inst3|acc[3]~57 ;
wire \inst3|acc[3]~57COUT1_94 ;
wire \inst3|acc[4]~55 ;
wire \inst3|acc[4]~55COUT1_96 ;
wire \inst3|acc[5]~53 ;
wire \inst3|acc[6]~51 ;
wire \inst3|acc[6]~51COUT1_98 ;
wire \inst3|acc[7]~49 ;
wire \inst3|acc[7]~49COUT1_100 ;
wire \inst3|acc[8]~47 ;
wire \inst3|acc[8]~47COUT1_102 ;
wire \inst3|acc[9]~45 ;
wire \inst3|acc[9]~45COUT1_104 ;
wire \inst3|acc[10]~43 ;
wire \inst3|acc[11]~41 ;
wire \inst3|acc[11]~41COUT1_106 ;
wire \inst3|acc[12]~39 ;
wire \inst3|acc[12]~39COUT1_108 ;
wire \inst3|acc[13]~37 ;
wire \inst3|acc[13]~37COUT1_110 ;
wire \inst3|acc[14]~35 ;
wire \inst3|acc[14]~35COUT1_112 ;
wire \inst3|acc[15]~33 ;
wire \inst3|acc[16]~31 ;
wire \inst3|acc[16]~31COUT1_114 ;
wire \inst3|acc[17]~29 ;
wire \inst3|acc[17]~29COUT1_116 ;
wire \inst3|acc[18]~27 ;
wire \inst3|acc[18]~27COUT1_118 ;
wire \inst3|acc[19]~25 ;
wire \inst3|acc[19]~25COUT1_120 ;
wire \inst3|acc[20]~23 ;
wire \inst3|acc[21]~21 ;
wire \inst3|acc[21]~21COUT1_122 ;
wire \inst3|acc[22]~19 ;
wire \inst3|acc[22]~19COUT1_124 ;
wire \inst3|acc[23]~17 ;
wire \inst3|acc[23]~17COUT1_126 ;
wire \inst3|acc[24]~1 ;
wire \inst3|acc[24]~1COUT1_128 ;
wire \inst3|acc[25]~3 ;
wire \inst3|acc[26]~5 ;
wire \inst3|acc[26]~5COUT1_130 ;
wire \inst3|acc[27]~7 ;
wire \inst3|acc[27]~7COUT1_132 ;
wire \inst3|acc[28]~9 ;
wire \inst3|acc[28]~9COUT1_134 ;
wire \inst3|acc[29]~11 ;
wire \inst3|acc[29]~11COUT1_136 ;
wire \inst3|acc[30]~13 ;
wire [11:0] \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q ;
wire [15:0] \inst6|DATA_OUT ;
wire [11:0] \inst8|dcfifo_component|auto_generated|write_delay_cycle ;
wire [11:0] \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a ;
wire [7:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a ;
wire [11:0] \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a ;
wire [15:0] \inst5|DATA_OUT ;
wire [7:0] \inst1|altsyncram_component|auto_generated|q_b ;
wire [31:0] \inst3|acc ;
wire [11:0] \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q ;
wire [7:0] \ADS930_DATA~combout ;
wire [18:0] \inst|ADDR ;

wire [5:0] \inst10|altpll_component|pll_CLK_bus ;
wire [7:0] \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7_PORTBDATAOUT_bus ;
wire [0:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6_PORTBDATAOUT_bus ;
wire [0:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5_PORTBDATAOUT_bus ;
wire [0:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4_PORTBDATAOUT_bus ;
wire [0:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3_PORTBDATAOUT_bus ;
wire [0:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2_PORTBDATAOUT_bus ;
wire [0:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1_PORTBDATAOUT_bus ;
wire [0:0] \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0_PORTBDATAOUT_bus ;

assign \inst10|altpll_component|_clk0  = \inst10|altpll_component|pll_CLK_bus [0];
assign \inst10|altpll_component|_clk1  = \inst10|altpll_component|pll_CLK_bus [1];
assign \inst10|altpll_component|pll~CLK2  = \inst10|altpll_component|pll_CLK_bus [2];
assign \inst10|altpll_component|pll~CLK3  = \inst10|altpll_component|pll_CLK_bus [3];
assign \inst10|altpll_component|pll~CLK4  = \inst10|altpll_component|pll_CLK_bus [4];
assign \inst10|altpll_component|pll~CLK5  = \inst10|altpll_component|pll_CLK_bus [5];

assign \inst1|altsyncram_component|auto_generated|q_b [7] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \inst1|altsyncram_component|auto_generated|q_b [6] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \inst1|altsyncram_component|auto_generated|q_b [5] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \inst1|altsyncram_component|auto_generated|q_b [4] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];
assign \inst1|altsyncram_component|auto_generated|q_b [3] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [4];
assign \inst1|altsyncram_component|auto_generated|q_b [2] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [5];
assign \inst1|altsyncram_component|auto_generated|q_b [1] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [6];
assign \inst1|altsyncram_component|auto_generated|q_b [0] = \inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [7];

assign \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [7] = \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7_PORTBDATAOUT_bus [0];

assign \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [6] = \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6_PORTBDATAOUT_bus [0];

assign \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [5] = \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5_PORTBDATAOUT_bus [0];

assign \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [4] = \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4_PORTBDATAOUT_bus [0];

assign \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [3] = \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3_PORTBDATAOUT_bus [0];

assign \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [2] = \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2_PORTBDATAOUT_bus [0];

assign \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [1] = \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1_PORTBDATAOUT_bus [0];

assign \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [0] = \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0_PORTBDATAOUT_bus [0];

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \NADV~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NADV~combout ),
	.regout(),
	.padio(NADV));
// synopsys translate_off
defparam \NADV~I .input_async_reset = "none";
defparam \NADV~I .input_power_up = "low";
defparam \NADV~I .input_register_mode = "none";
defparam \NADV~I .input_sync_reset = "none";
defparam \NADV~I .oe_async_reset = "none";
defparam \NADV~I .oe_power_up = "low";
defparam \NADV~I .oe_register_mode = "none";
defparam \NADV~I .oe_sync_reset = "none";
defparam \NADV~I .operation_mode = "input";
defparam \NADV~I .output_async_reset = "none";
defparam \NADV~I .output_power_up = "low";
defparam \NADV~I .output_register_mode = "none";
defparam \NADV~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[15]~I (
	.datain(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~0 ),
	.regout(),
	.padio(AD_IN[15]));
// synopsys translate_off
defparam \AD_IN[15]~I .input_async_reset = "none";
defparam \AD_IN[15]~I .input_power_up = "low";
defparam \AD_IN[15]~I .input_register_mode = "none";
defparam \AD_IN[15]~I .input_sync_reset = "none";
defparam \AD_IN[15]~I .oe_async_reset = "none";
defparam \AD_IN[15]~I .oe_power_up = "low";
defparam \AD_IN[15]~I .oe_register_mode = "none";
defparam \AD_IN[15]~I .oe_sync_reset = "none";
defparam \AD_IN[15]~I .open_drain_output = "true";
defparam \AD_IN[15]~I .operation_mode = "bidir";
defparam \AD_IN[15]~I .output_async_reset = "none";
defparam \AD_IN[15]~I .output_power_up = "low";
defparam \AD_IN[15]~I .output_register_mode = "none";
defparam \AD_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[14]~I (
	.datain(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~1 ),
	.regout(),
	.padio(AD_IN[14]));
// synopsys translate_off
defparam \AD_IN[14]~I .input_async_reset = "none";
defparam \AD_IN[14]~I .input_power_up = "low";
defparam \AD_IN[14]~I .input_register_mode = "none";
defparam \AD_IN[14]~I .input_sync_reset = "none";
defparam \AD_IN[14]~I .oe_async_reset = "none";
defparam \AD_IN[14]~I .oe_power_up = "low";
defparam \AD_IN[14]~I .oe_register_mode = "none";
defparam \AD_IN[14]~I .oe_sync_reset = "none";
defparam \AD_IN[14]~I .open_drain_output = "true";
defparam \AD_IN[14]~I .operation_mode = "bidir";
defparam \AD_IN[14]~I .output_async_reset = "none";
defparam \AD_IN[14]~I .output_power_up = "low";
defparam \AD_IN[14]~I .output_register_mode = "none";
defparam \AD_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[13]~I (
	.datain(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~2 ),
	.regout(),
	.padio(AD_IN[13]));
// synopsys translate_off
defparam \AD_IN[13]~I .input_async_reset = "none";
defparam \AD_IN[13]~I .input_power_up = "low";
defparam \AD_IN[13]~I .input_register_mode = "none";
defparam \AD_IN[13]~I .input_sync_reset = "none";
defparam \AD_IN[13]~I .oe_async_reset = "none";
defparam \AD_IN[13]~I .oe_power_up = "low";
defparam \AD_IN[13]~I .oe_register_mode = "none";
defparam \AD_IN[13]~I .oe_sync_reset = "none";
defparam \AD_IN[13]~I .open_drain_output = "true";
defparam \AD_IN[13]~I .operation_mode = "bidir";
defparam \AD_IN[13]~I .output_async_reset = "none";
defparam \AD_IN[13]~I .output_power_up = "low";
defparam \AD_IN[13]~I .output_register_mode = "none";
defparam \AD_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[12]~I (
	.datain(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~3 ),
	.regout(),
	.padio(AD_IN[12]));
// synopsys translate_off
defparam \AD_IN[12]~I .input_async_reset = "none";
defparam \AD_IN[12]~I .input_power_up = "low";
defparam \AD_IN[12]~I .input_register_mode = "none";
defparam \AD_IN[12]~I .input_sync_reset = "none";
defparam \AD_IN[12]~I .oe_async_reset = "none";
defparam \AD_IN[12]~I .oe_power_up = "low";
defparam \AD_IN[12]~I .oe_register_mode = "none";
defparam \AD_IN[12]~I .oe_sync_reset = "none";
defparam \AD_IN[12]~I .open_drain_output = "true";
defparam \AD_IN[12]~I .operation_mode = "bidir";
defparam \AD_IN[12]~I .output_async_reset = "none";
defparam \AD_IN[12]~I .output_power_up = "low";
defparam \AD_IN[12]~I .output_register_mode = "none";
defparam \AD_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[11]~I (
	.datain(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~4 ),
	.regout(),
	.padio(AD_IN[11]));
// synopsys translate_off
defparam \AD_IN[11]~I .input_async_reset = "none";
defparam \AD_IN[11]~I .input_power_up = "low";
defparam \AD_IN[11]~I .input_register_mode = "none";
defparam \AD_IN[11]~I .input_sync_reset = "none";
defparam \AD_IN[11]~I .oe_async_reset = "none";
defparam \AD_IN[11]~I .oe_power_up = "low";
defparam \AD_IN[11]~I .oe_register_mode = "none";
defparam \AD_IN[11]~I .oe_sync_reset = "none";
defparam \AD_IN[11]~I .open_drain_output = "true";
defparam \AD_IN[11]~I .operation_mode = "bidir";
defparam \AD_IN[11]~I .output_async_reset = "none";
defparam \AD_IN[11]~I .output_power_up = "low";
defparam \AD_IN[11]~I .output_register_mode = "none";
defparam \AD_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[10]~I (
	.datain(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~5 ),
	.regout(),
	.padio(AD_IN[10]));
// synopsys translate_off
defparam \AD_IN[10]~I .input_async_reset = "none";
defparam \AD_IN[10]~I .input_power_up = "low";
defparam \AD_IN[10]~I .input_register_mode = "none";
defparam \AD_IN[10]~I .input_sync_reset = "none";
defparam \AD_IN[10]~I .oe_async_reset = "none";
defparam \AD_IN[10]~I .oe_power_up = "low";
defparam \AD_IN[10]~I .oe_register_mode = "none";
defparam \AD_IN[10]~I .oe_sync_reset = "none";
defparam \AD_IN[10]~I .open_drain_output = "true";
defparam \AD_IN[10]~I .operation_mode = "bidir";
defparam \AD_IN[10]~I .output_async_reset = "none";
defparam \AD_IN[10]~I .output_power_up = "low";
defparam \AD_IN[10]~I .output_register_mode = "none";
defparam \AD_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[9]~I (
	.datain(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~6 ),
	.regout(),
	.padio(AD_IN[9]));
// synopsys translate_off
defparam \AD_IN[9]~I .input_async_reset = "none";
defparam \AD_IN[9]~I .input_power_up = "low";
defparam \AD_IN[9]~I .input_register_mode = "none";
defparam \AD_IN[9]~I .input_sync_reset = "none";
defparam \AD_IN[9]~I .oe_async_reset = "none";
defparam \AD_IN[9]~I .oe_power_up = "low";
defparam \AD_IN[9]~I .oe_register_mode = "none";
defparam \AD_IN[9]~I .oe_sync_reset = "none";
defparam \AD_IN[9]~I .open_drain_output = "true";
defparam \AD_IN[9]~I .operation_mode = "bidir";
defparam \AD_IN[9]~I .output_async_reset = "none";
defparam \AD_IN[9]~I .output_power_up = "low";
defparam \AD_IN[9]~I .output_register_mode = "none";
defparam \AD_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[8]~I (
	.datain(!\inst11|DATA_OUT[0]_89~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~7 ),
	.regout(),
	.padio(AD_IN[8]));
// synopsys translate_off
defparam \AD_IN[8]~I .input_async_reset = "none";
defparam \AD_IN[8]~I .input_power_up = "low";
defparam \AD_IN[8]~I .input_register_mode = "none";
defparam \AD_IN[8]~I .input_sync_reset = "none";
defparam \AD_IN[8]~I .oe_async_reset = "none";
defparam \AD_IN[8]~I .oe_power_up = "low";
defparam \AD_IN[8]~I .oe_register_mode = "none";
defparam \AD_IN[8]~I .oe_sync_reset = "none";
defparam \AD_IN[8]~I .open_drain_output = "true";
defparam \AD_IN[8]~I .operation_mode = "bidir";
defparam \AD_IN[8]~I .output_async_reset = "none";
defparam \AD_IN[8]~I .output_power_up = "low";
defparam \AD_IN[8]~I .output_register_mode = "none";
defparam \AD_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[7]~I (
	.datain(\inst11|DATA_OUT[7]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~8 ),
	.regout(),
	.padio(AD_IN[7]));
// synopsys translate_off
defparam \AD_IN[7]~I .input_async_reset = "none";
defparam \AD_IN[7]~I .input_power_up = "low";
defparam \AD_IN[7]~I .input_register_mode = "none";
defparam \AD_IN[7]~I .input_sync_reset = "none";
defparam \AD_IN[7]~I .oe_async_reset = "none";
defparam \AD_IN[7]~I .oe_power_up = "low";
defparam \AD_IN[7]~I .oe_register_mode = "none";
defparam \AD_IN[7]~I .oe_sync_reset = "none";
defparam \AD_IN[7]~I .operation_mode = "bidir";
defparam \AD_IN[7]~I .output_async_reset = "none";
defparam \AD_IN[7]~I .output_power_up = "low";
defparam \AD_IN[7]~I .output_register_mode = "none";
defparam \AD_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[6]~I (
	.datain(\inst11|DATA_OUT[6]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~9 ),
	.regout(),
	.padio(AD_IN[6]));
// synopsys translate_off
defparam \AD_IN[6]~I .input_async_reset = "none";
defparam \AD_IN[6]~I .input_power_up = "low";
defparam \AD_IN[6]~I .input_register_mode = "none";
defparam \AD_IN[6]~I .input_sync_reset = "none";
defparam \AD_IN[6]~I .oe_async_reset = "none";
defparam \AD_IN[6]~I .oe_power_up = "low";
defparam \AD_IN[6]~I .oe_register_mode = "none";
defparam \AD_IN[6]~I .oe_sync_reset = "none";
defparam \AD_IN[6]~I .operation_mode = "bidir";
defparam \AD_IN[6]~I .output_async_reset = "none";
defparam \AD_IN[6]~I .output_power_up = "low";
defparam \AD_IN[6]~I .output_register_mode = "none";
defparam \AD_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[5]~I (
	.datain(\inst11|DATA_OUT[5]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~10 ),
	.regout(),
	.padio(AD_IN[5]));
// synopsys translate_off
defparam \AD_IN[5]~I .input_async_reset = "none";
defparam \AD_IN[5]~I .input_power_up = "low";
defparam \AD_IN[5]~I .input_register_mode = "none";
defparam \AD_IN[5]~I .input_sync_reset = "none";
defparam \AD_IN[5]~I .oe_async_reset = "none";
defparam \AD_IN[5]~I .oe_power_up = "low";
defparam \AD_IN[5]~I .oe_register_mode = "none";
defparam \AD_IN[5]~I .oe_sync_reset = "none";
defparam \AD_IN[5]~I .operation_mode = "bidir";
defparam \AD_IN[5]~I .output_async_reset = "none";
defparam \AD_IN[5]~I .output_power_up = "low";
defparam \AD_IN[5]~I .output_register_mode = "none";
defparam \AD_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[4]~I (
	.datain(\inst11|DATA_OUT[4]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~11 ),
	.regout(),
	.padio(AD_IN[4]));
// synopsys translate_off
defparam \AD_IN[4]~I .input_async_reset = "none";
defparam \AD_IN[4]~I .input_power_up = "low";
defparam \AD_IN[4]~I .input_register_mode = "none";
defparam \AD_IN[4]~I .input_sync_reset = "none";
defparam \AD_IN[4]~I .oe_async_reset = "none";
defparam \AD_IN[4]~I .oe_power_up = "low";
defparam \AD_IN[4]~I .oe_register_mode = "none";
defparam \AD_IN[4]~I .oe_sync_reset = "none";
defparam \AD_IN[4]~I .operation_mode = "bidir";
defparam \AD_IN[4]~I .output_async_reset = "none";
defparam \AD_IN[4]~I .output_power_up = "low";
defparam \AD_IN[4]~I .output_register_mode = "none";
defparam \AD_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[3]~I (
	.datain(\inst11|DATA_OUT[3]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~12 ),
	.regout(),
	.padio(AD_IN[3]));
// synopsys translate_off
defparam \AD_IN[3]~I .input_async_reset = "none";
defparam \AD_IN[3]~I .input_power_up = "low";
defparam \AD_IN[3]~I .input_register_mode = "none";
defparam \AD_IN[3]~I .input_sync_reset = "none";
defparam \AD_IN[3]~I .oe_async_reset = "none";
defparam \AD_IN[3]~I .oe_power_up = "low";
defparam \AD_IN[3]~I .oe_register_mode = "none";
defparam \AD_IN[3]~I .oe_sync_reset = "none";
defparam \AD_IN[3]~I .operation_mode = "bidir";
defparam \AD_IN[3]~I .output_async_reset = "none";
defparam \AD_IN[3]~I .output_power_up = "low";
defparam \AD_IN[3]~I .output_register_mode = "none";
defparam \AD_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[2]~I (
	.datain(\inst11|DATA_OUT[2]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~13 ),
	.regout(),
	.padio(AD_IN[2]));
// synopsys translate_off
defparam \AD_IN[2]~I .input_async_reset = "none";
defparam \AD_IN[2]~I .input_power_up = "low";
defparam \AD_IN[2]~I .input_register_mode = "none";
defparam \AD_IN[2]~I .input_sync_reset = "none";
defparam \AD_IN[2]~I .oe_async_reset = "none";
defparam \AD_IN[2]~I .oe_power_up = "low";
defparam \AD_IN[2]~I .oe_register_mode = "none";
defparam \AD_IN[2]~I .oe_sync_reset = "none";
defparam \AD_IN[2]~I .operation_mode = "bidir";
defparam \AD_IN[2]~I .output_async_reset = "none";
defparam \AD_IN[2]~I .output_power_up = "low";
defparam \AD_IN[2]~I .output_register_mode = "none";
defparam \AD_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[1]~I (
	.datain(\inst11|DATA_OUT[1]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~14 ),
	.regout(),
	.padio(AD_IN[1]));
// synopsys translate_off
defparam \AD_IN[1]~I .input_async_reset = "none";
defparam \AD_IN[1]~I .input_power_up = "low";
defparam \AD_IN[1]~I .input_register_mode = "none";
defparam \AD_IN[1]~I .input_sync_reset = "none";
defparam \AD_IN[1]~I .oe_async_reset = "none";
defparam \AD_IN[1]~I .oe_power_up = "low";
defparam \AD_IN[1]~I .oe_register_mode = "none";
defparam \AD_IN[1]~I .oe_sync_reset = "none";
defparam \AD_IN[1]~I .operation_mode = "bidir";
defparam \AD_IN[1]~I .output_async_reset = "none";
defparam \AD_IN[1]~I .output_power_up = "low";
defparam \AD_IN[1]~I .output_register_mode = "none";
defparam \AD_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \AD_IN[0]~I (
	.datain(\inst11|DATA_OUT[0]$latch~combout ),
	.oe(\inst11|DATA_OUT[0]_89~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AD_IN~15 ),
	.regout(),
	.padio(AD_IN[0]));
// synopsys translate_off
defparam \AD_IN[0]~I .input_async_reset = "none";
defparam \AD_IN[0]~I .input_power_up = "low";
defparam \AD_IN[0]~I .input_register_mode = "none";
defparam \AD_IN[0]~I .input_sync_reset = "none";
defparam \AD_IN[0]~I .oe_async_reset = "none";
defparam \AD_IN[0]~I .oe_power_up = "low";
defparam \AD_IN[0]~I .oe_register_mode = "none";
defparam \AD_IN[0]~I .oe_sync_reset = "none";
defparam \AD_IN[0]~I .operation_mode = "bidir";
defparam \AD_IN[0]~I .output_async_reset = "none";
defparam \AD_IN[0]~I .output_power_up = "low";
defparam \AD_IN[0]~I .output_register_mode = "none";
defparam \AD_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X14_Y7_N7
cyclone_lcell \inst|ADDR[9] (
// Equation(s):
// \inst|ADDR [9] = DFFEAS(GND, GLOBAL(\NADV~combout ), VCC, , , \AD_IN~6 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[9] .lut_mask = "0000";
defparam \inst|ADDR[9] .operation_mode = "normal";
defparam \inst|ADDR[9] .output_mode = "reg_only";
defparam \inst|ADDR[9] .register_cascade_mode = "off";
defparam \inst|ADDR[9] .sum_lutc_input = "datac";
defparam \inst|ADDR[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N8
cyclone_lcell \inst|ADDR[7] (
// Equation(s):
// \inst|ADDR [7] = DFFEAS(GND, GLOBAL(\NADV~combout ), VCC, , , \AD_IN~8 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[7] .lut_mask = "0000";
defparam \inst|ADDR[7] .operation_mode = "normal";
defparam \inst|ADDR[7] .output_mode = "reg_only";
defparam \inst|ADDR[7] .register_cascade_mode = "off";
defparam \inst|ADDR[7] .sum_lutc_input = "datac";
defparam \inst|ADDR[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N5
cyclone_lcell \inst|ADDR[6] (
// Equation(s):
// \inst|ADDR [6] = DFFEAS((((\AD_IN~9 ))), GLOBAL(\NADV~combout ), VCC, , , , , , )

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[6] .lut_mask = "ff00";
defparam \inst|ADDR[6] .operation_mode = "normal";
defparam \inst|ADDR[6] .output_mode = "reg_only";
defparam \inst|ADDR[6] .register_cascade_mode = "off";
defparam \inst|ADDR[6] .sum_lutc_input = "datac";
defparam \inst|ADDR[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
cyclone_lcell \inst|ADDR[8] (
// Equation(s):
// \inst7|Equal1~2  = (!\inst|ADDR [9] & (!\inst|ADDR [7] & (!C1_ADDR[8] & !\inst|ADDR [6])))

	.clk(\NADV~combout ),
	.dataa(\inst|ADDR [9]),
	.datab(\inst|ADDR [7]),
	.datac(\AD_IN~7 ),
	.datad(\inst|ADDR [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal1~2 ),
	.regout(\inst|ADDR [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[8] .lut_mask = "0001";
defparam \inst|ADDR[8] .operation_mode = "normal";
defparam \inst|ADDR[8] .output_mode = "comb_only";
defparam \inst|ADDR[8] .register_cascade_mode = "off";
defparam \inst|ADDR[8] .sum_lutc_input = "qfbk";
defparam \inst|ADDR[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N2
cyclone_lcell \inst|ADDR[1] (
// Equation(s):
// \inst|ADDR [1] = DFFEAS((((\AD_IN~14 ))), GLOBAL(\NADV~combout ), VCC, , , , , , )

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[1] .lut_mask = "ff00";
defparam \inst|ADDR[1] .operation_mode = "normal";
defparam \inst|ADDR[1] .output_mode = "reg_only";
defparam \inst|ADDR[1] .register_cascade_mode = "off";
defparam \inst|ADDR[1] .sum_lutc_input = "datac";
defparam \inst|ADDR[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \A17~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A17~combout ),
	.regout(),
	.padio(A17));
// synopsys translate_off
defparam \A17~I .input_async_reset = "none";
defparam \A17~I .input_power_up = "low";
defparam \A17~I .input_register_mode = "none";
defparam \A17~I .input_sync_reset = "none";
defparam \A17~I .oe_async_reset = "none";
defparam \A17~I .oe_power_up = "low";
defparam \A17~I .oe_register_mode = "none";
defparam \A17~I .oe_sync_reset = "none";
defparam \A17~I .operation_mode = "input";
defparam \A17~I .output_async_reset = "none";
defparam \A17~I .output_power_up = "low";
defparam \A17~I .output_register_mode = "none";
defparam \A17~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X14_Y7_N0
cyclone_lcell \inst|ADDR[17] (
// Equation(s):
// \inst|ADDR [17] = DFFEAS(GND, GLOBAL(\NADV~combout ), VCC, , , \A17~combout , , , VCC)

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A17~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[17] .lut_mask = "0000";
defparam \inst|ADDR[17] .operation_mode = "normal";
defparam \inst|ADDR[17] .output_mode = "reg_only";
defparam \inst|ADDR[17] .register_cascade_mode = "off";
defparam \inst|ADDR[17] .sum_lutc_input = "datac";
defparam \inst|ADDR[17] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \A16~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A16~combout ),
	.regout(),
	.padio(A16));
// synopsys translate_off
defparam \A16~I .input_async_reset = "none";
defparam \A16~I .input_power_up = "low";
defparam \A16~I .input_register_mode = "none";
defparam \A16~I .input_sync_reset = "none";
defparam \A16~I .oe_async_reset = "none";
defparam \A16~I .oe_power_up = "low";
defparam \A16~I .oe_register_mode = "none";
defparam \A16~I .oe_sync_reset = "none";
defparam \A16~I .operation_mode = "input";
defparam \A16~I .output_async_reset = "none";
defparam \A16~I .output_power_up = "low";
defparam \A16~I .output_register_mode = "none";
defparam \A16~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X14_Y7_N9
cyclone_lcell \inst|ADDR[16] (
// Equation(s):
// \inst7|Equal1~0  = (!\inst|ADDR [1] & (!\inst|ADDR [17] & (C1_ADDR[16] & \inst|ADDR [18])))
// \inst|ADDR [16] = DFFEAS(\inst7|Equal1~0 , GLOBAL(\NADV~combout ), VCC, , , \A16~combout , , , VCC)

	.clk(\NADV~combout ),
	.dataa(\inst|ADDR [1]),
	.datab(\inst|ADDR [17]),
	.datac(\A16~combout ),
	.datad(\inst|ADDR [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal1~0 ),
	.regout(\inst|ADDR [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[16] .lut_mask = "1000";
defparam \inst|ADDR[16] .operation_mode = "normal";
defparam \inst|ADDR[16] .output_mode = "reg_and_comb";
defparam \inst|ADDR[16] .register_cascade_mode = "off";
defparam \inst|ADDR[16] .sum_lutc_input = "qfbk";
defparam \inst|ADDR[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N4
cyclone_lcell \inst|ADDR[15] (
// Equation(s):
// \inst|ADDR [15] = DFFEAS(GND, GLOBAL(\NADV~combout ), VCC, , , \AD_IN~0 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[15] .lut_mask = "0000";
defparam \inst|ADDR[15] .operation_mode = "normal";
defparam \inst|ADDR[15] .output_mode = "reg_only";
defparam \inst|ADDR[15] .register_cascade_mode = "off";
defparam \inst|ADDR[15] .sum_lutc_input = "datac";
defparam \inst|ADDR[15] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \A18~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A18~combout ),
	.regout(),
	.padio(A18));
// synopsys translate_off
defparam \A18~I .input_async_reset = "none";
defparam \A18~I .input_power_up = "low";
defparam \A18~I .input_register_mode = "none";
defparam \A18~I .input_sync_reset = "none";
defparam \A18~I .oe_async_reset = "none";
defparam \A18~I .oe_power_up = "low";
defparam \A18~I .oe_register_mode = "none";
defparam \A18~I .oe_sync_reset = "none";
defparam \A18~I .operation_mode = "input";
defparam \A18~I .output_async_reset = "none";
defparam \A18~I .output_power_up = "low";
defparam \A18~I .output_register_mode = "none";
defparam \A18~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X14_Y7_N6
cyclone_lcell \inst|ADDR[18] (
// Equation(s):
// \inst7|Equal0~0  = (\inst|ADDR [16] & (!\inst|ADDR [15] & (C1_ADDR[18] & !\inst|ADDR [17])))
// \inst|ADDR [18] = DFFEAS(\inst7|Equal0~0 , GLOBAL(\NADV~combout ), VCC, , , \A18~combout , , , VCC)

	.clk(\NADV~combout ),
	.dataa(\inst|ADDR [16]),
	.datab(\inst|ADDR [15]),
	.datac(\A18~combout ),
	.datad(\inst|ADDR [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal0~0 ),
	.regout(\inst|ADDR [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[18] .lut_mask = "0020";
defparam \inst|ADDR[18] .operation_mode = "normal";
defparam \inst|ADDR[18] .output_mode = "reg_and_comb";
defparam \inst|ADDR[18] .register_cascade_mode = "off";
defparam \inst|ADDR[18] .sum_lutc_input = "qfbk";
defparam \inst|ADDR[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N2
cyclone_lcell \inst|ADDR[4] (
// Equation(s):
// \inst|ADDR [4] = DFFEAS((((\AD_IN~11 ))), GLOBAL(\NADV~combout ), VCC, , , , , , )

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[4] .lut_mask = "ff00";
defparam \inst|ADDR[4] .operation_mode = "normal";
defparam \inst|ADDR[4] .output_mode = "reg_only";
defparam \inst|ADDR[4] .register_cascade_mode = "off";
defparam \inst|ADDR[4] .sum_lutc_input = "datac";
defparam \inst|ADDR[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
cyclone_lcell \inst|ADDR[3] (
// Equation(s):
// \inst|ADDR [3] = DFFEAS(GND, GLOBAL(\NADV~combout ), VCC, , , \AD_IN~12 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~12 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[3] .lut_mask = "0000";
defparam \inst|ADDR[3] .operation_mode = "normal";
defparam \inst|ADDR[3] .output_mode = "reg_only";
defparam \inst|ADDR[3] .register_cascade_mode = "off";
defparam \inst|ADDR[3] .sum_lutc_input = "datac";
defparam \inst|ADDR[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N6
cyclone_lcell \inst|ADDR[5] (
// Equation(s):
// \inst|ADDR [5] = DFFEAS(GND, GLOBAL(\NADV~combout ), VCC, , , \AD_IN~10 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~10 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[5] .lut_mask = "0000";
defparam \inst|ADDR[5] .operation_mode = "normal";
defparam \inst|ADDR[5] .output_mode = "reg_only";
defparam \inst|ADDR[5] .register_cascade_mode = "off";
defparam \inst|ADDR[5] .sum_lutc_input = "datac";
defparam \inst|ADDR[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N7
cyclone_lcell \inst|ADDR[2] (
// Equation(s):
// \inst7|Equal1~1  = (!\inst|ADDR [4] & (!\inst|ADDR [3] & (!C1_ADDR[2] & !\inst|ADDR [5])))
// \inst|ADDR [2] = DFFEAS(\inst7|Equal1~1 , GLOBAL(\NADV~combout ), VCC, , , \AD_IN~13 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(\inst|ADDR [4]),
	.datab(\inst|ADDR [3]),
	.datac(\AD_IN~13 ),
	.datad(\inst|ADDR [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal1~1 ),
	.regout(\inst|ADDR [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[2] .lut_mask = "0001";
defparam \inst|ADDR[2] .operation_mode = "normal";
defparam \inst|ADDR[2] .output_mode = "reg_and_comb";
defparam \inst|ADDR[2] .register_cascade_mode = "off";
defparam \inst|ADDR[2] .sum_lutc_input = "qfbk";
defparam \inst|ADDR[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N3
cyclone_lcell \inst|ADDR[14] (
// Equation(s):
// \inst|ADDR [14] = DFFEAS(GND, GLOBAL(\NADV~combout ), VCC, , , \AD_IN~1 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[14] .lut_mask = "0000";
defparam \inst|ADDR[14] .operation_mode = "normal";
defparam \inst|ADDR[14] .output_mode = "reg_only";
defparam \inst|ADDR[14] .register_cascade_mode = "off";
defparam \inst|ADDR[14] .sum_lutc_input = "datac";
defparam \inst|ADDR[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N0
cyclone_lcell \inst|ADDR[13] (
// Equation(s):
// \inst|ADDR [13] = DFFEAS((((\AD_IN~2 ))), GLOBAL(\NADV~combout ), VCC, , , , , , )

	.clk(\NADV~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst|ADDR [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[13] .lut_mask = "ff00";
defparam \inst|ADDR[13] .operation_mode = "normal";
defparam \inst|ADDR[13] .output_mode = "reg_only";
defparam \inst|ADDR[13] .register_cascade_mode = "off";
defparam \inst|ADDR[13] .sum_lutc_input = "datac";
defparam \inst|ADDR[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
cyclone_lcell \inst|ADDR[12] (
// Equation(s):
// \inst7|Equal1~3  = (!\inst|ADDR [14] & (\inst|ADDR [15] & (!C1_ADDR[12] & !\inst|ADDR [13])))

	.clk(\NADV~combout ),
	.dataa(\inst|ADDR [14]),
	.datab(\inst|ADDR [15]),
	.datac(\AD_IN~3 ),
	.datad(\inst|ADDR [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal1~3 ),
	.regout(\inst|ADDR [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[12] .lut_mask = "0004";
defparam \inst|ADDR[12] .operation_mode = "normal";
defparam \inst|ADDR[12] .output_mode = "comb_only";
defparam \inst|ADDR[12] .register_cascade_mode = "off";
defparam \inst|ADDR[12] .sum_lutc_input = "qfbk";
defparam \inst|ADDR[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N8
cyclone_lcell \inst7|Equal1~4 (
// Equation(s):
// \inst7|Equal1~4_combout  = (\inst7|Equal1~2  & (\inst7|Equal1~0  & (\inst7|Equal1~1  & \inst7|Equal1~3 )))

	.clk(gnd),
	.dataa(\inst7|Equal1~2 ),
	.datab(\inst7|Equal1~0 ),
	.datac(\inst7|Equal1~1 ),
	.datad(\inst7|Equal1~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|Equal1~4 .lut_mask = "8000";
defparam \inst7|Equal1~4 .operation_mode = "normal";
defparam \inst7|Equal1~4 .output_mode = "comb_only";
defparam \inst7|Equal1~4 .register_cascade_mode = "off";
defparam \inst7|Equal1~4 .sum_lutc_input = "datac";
defparam \inst7|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
cyclone_lcell \inst|ADDR[10] (
// Equation(s):
// \inst7|Equal1~5  = (!\inst|ADDR [0] & (!\inst|ADDR [11] & (C1_ADDR[10] & \inst7|Equal1~4_combout )))
// \inst|ADDR [10] = DFFEAS(\inst7|Equal1~5 , GLOBAL(\NADV~combout ), VCC, , , \AD_IN~5 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(\inst|ADDR [0]),
	.datab(\inst|ADDR [11]),
	.datac(\AD_IN~5 ),
	.datad(\inst7|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal1~5 ),
	.regout(\inst|ADDR [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[10] .lut_mask = "1000";
defparam \inst|ADDR[10] .operation_mode = "normal";
defparam \inst|ADDR[10] .output_mode = "reg_and_comb";
defparam \inst|ADDR[10] .register_cascade_mode = "off";
defparam \inst|ADDR[10] .sum_lutc_input = "qfbk";
defparam \inst|ADDR[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N9
cyclone_lcell \inst|ADDR[0] (
// Equation(s):
// \inst7|Equal3~0  = (!\inst|ADDR [11] & (!\inst|ADDR [10] & (C1_ADDR[0] & \inst7|Equal1~4_combout )))
// \inst|ADDR [0] = DFFEAS(\inst7|Equal3~0 , GLOBAL(\NADV~combout ), VCC, , , \AD_IN~15 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(\inst|ADDR [11]),
	.datab(\inst|ADDR [10]),
	.datac(\AD_IN~15 ),
	.datad(\inst7|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal3~0 ),
	.regout(\inst|ADDR [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[0] .lut_mask = "1000";
defparam \inst|ADDR[0] .operation_mode = "normal";
defparam \inst|ADDR[0] .output_mode = "reg_and_comb";
defparam \inst|ADDR[0] .register_cascade_mode = "off";
defparam \inst|ADDR[0] .sum_lutc_input = "qfbk";
defparam \inst|ADDR[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N1
cyclone_lcell \inst|ADDR[11] (
// Equation(s):
// \inst7|Equal2~0  = (!\inst|ADDR [0] & (!\inst|ADDR [10] & (C1_ADDR[11] & \inst7|Equal1~4_combout )))
// \inst|ADDR [11] = DFFEAS(\inst7|Equal2~0 , GLOBAL(\NADV~combout ), VCC, , , \AD_IN~4 , , , VCC)

	.clk(\NADV~combout ),
	.dataa(\inst|ADDR [0]),
	.datab(\inst|ADDR [10]),
	.datac(\AD_IN~4 ),
	.datad(\inst7|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Equal2~0 ),
	.regout(\inst|ADDR [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst|ADDR[11] .lut_mask = "1000";
defparam \inst|ADDR[11] .operation_mode = "normal";
defparam \inst|ADDR[11] .output_mode = "reg_and_comb";
defparam \inst|ADDR[11] .register_cascade_mode = "off";
defparam \inst|ADDR[11] .sum_lutc_input = "qfbk";
defparam \inst|ADDR[11] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \NOE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NOE~combout ),
	.regout(),
	.padio(NOE));
// synopsys translate_off
defparam \NOE~I .input_async_reset = "none";
defparam \NOE~I .input_power_up = "low";
defparam \NOE~I .input_register_mode = "none";
defparam \NOE~I .input_sync_reset = "none";
defparam \NOE~I .oe_async_reset = "none";
defparam \NOE~I .oe_power_up = "low";
defparam \NOE~I .oe_register_mode = "none";
defparam \NOE~I .oe_sync_reset = "none";
defparam \NOE~I .operation_mode = "input";
defparam \NOE~I .output_async_reset = "none";
defparam \NOE~I .output_power_up = "low";
defparam \NOE~I .output_register_mode = "none";
defparam \NOE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X11_Y1_N3
cyclone_lcell \inst11|DATA_OUT[0]_89 (
// Equation(s):
// \inst11|DATA_OUT[0]_89~combout  = (!\NOE~combout  & ((\inst7|Equal3~0 ) # ((\inst11|DATA_OUT[0]_89~combout ))))

	.clk(gnd),
	.dataa(\inst7|Equal3~0 ),
	.datab(\NOE~combout ),
	.datac(vcc),
	.datad(\inst11|DATA_OUT[0]_89~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[0]_89~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[0]_89 .lut_mask = "3322";
defparam \inst11|DATA_OUT[0]_89 .operation_mode = "normal";
defparam \inst11|DATA_OUT[0]_89 .output_mode = "comb_only";
defparam \inst11|DATA_OUT[0]_89 .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[0]_89 .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[0]_89 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cyclone_pll \inst10|altpll_component|pll (
	.fbin(vcc),
	.ena(vcc),
	.clkswitch(gnd),
	.areset(gnd),
	.pfdena(vcc),
	.scanclk(gnd),
	.scanaclr(gnd),
	.scandata(gnd),
	.comparator(gnd),
	.inclk({gnd,\clk~combout }),
	.clkena(6'b111111),
	.extclkena(4'b1111),
	.activeclock(),
	.clkloss(),
	.locked(),
	.scandataout(),
	.enable0(),
	.enable1(),
	.clk(\inst10|altpll_component|pll_CLK_bus ),
	.extclk(),
	.clkbad());
// synopsys translate_off
defparam \inst10|altpll_component|pll .bandwidth = 2591093;
defparam \inst10|altpll_component|pll .bandwidth_type = "auto";
defparam \inst10|altpll_component|pll .charge_pump_current = 40;
defparam \inst10|altpll_component|pll .clk0_counter = "g0";
defparam \inst10|altpll_component|pll .clk0_divide_by = 1;
defparam \inst10|altpll_component|pll .clk0_duty_cycle = 50;
defparam \inst10|altpll_component|pll .clk0_multiply_by = 2;
defparam \inst10|altpll_component|pll .clk0_phase_shift = "0";
defparam \inst10|altpll_component|pll .clk0_time_delay = "0";
defparam \inst10|altpll_component|pll .clk1_counter = "g1";
defparam \inst10|altpll_component|pll .clk1_divide_by = 1;
defparam \inst10|altpll_component|pll .clk1_duty_cycle = 50;
defparam \inst10|altpll_component|pll .clk1_multiply_by = 4;
defparam \inst10|altpll_component|pll .clk1_phase_shift = "0";
defparam \inst10|altpll_component|pll .clk1_time_delay = "0";
defparam \inst10|altpll_component|pll .clk2_divide_by = 1;
defparam \inst10|altpll_component|pll .clk2_duty_cycle = 50;
defparam \inst10|altpll_component|pll .clk2_multiply_by = 1;
defparam \inst10|altpll_component|pll .clk2_phase_shift = "0";
defparam \inst10|altpll_component|pll .clk2_time_delay = "0";
defparam \inst10|altpll_component|pll .clk3_divide_by = 1;
defparam \inst10|altpll_component|pll .clk3_duty_cycle = 50;
defparam \inst10|altpll_component|pll .clk3_multiply_by = 1;
defparam \inst10|altpll_component|pll .clk3_phase_shift = "0";
defparam \inst10|altpll_component|pll .clk3_time_delay = "0";
defparam \inst10|altpll_component|pll .clk4_divide_by = 1;
defparam \inst10|altpll_component|pll .clk4_duty_cycle = 50;
defparam \inst10|altpll_component|pll .clk4_multiply_by = 1;
defparam \inst10|altpll_component|pll .clk4_phase_shift = "0";
defparam \inst10|altpll_component|pll .clk4_time_delay = "0";
defparam \inst10|altpll_component|pll .clk5_divide_by = 1;
defparam \inst10|altpll_component|pll .clk5_duty_cycle = 50;
defparam \inst10|altpll_component|pll .clk5_multiply_by = 1;
defparam \inst10|altpll_component|pll .clk5_phase_shift = "0";
defparam \inst10|altpll_component|pll .clk5_time_delay = "0";
defparam \inst10|altpll_component|pll .compensate_clock = "clk0";
defparam \inst10|altpll_component|pll .down_spread = "0 %";
defparam \inst10|altpll_component|pll .e0_mode = "bypass";
defparam \inst10|altpll_component|pll .e0_ph = 0;
defparam \inst10|altpll_component|pll .e0_time_delay = 0;
defparam \inst10|altpll_component|pll .e1_mode = "bypass";
defparam \inst10|altpll_component|pll .e1_ph = 0;
defparam \inst10|altpll_component|pll .e1_time_delay = 0;
defparam \inst10|altpll_component|pll .e2_mode = "bypass";
defparam \inst10|altpll_component|pll .e2_ph = 0;
defparam \inst10|altpll_component|pll .e2_time_delay = 0;
defparam \inst10|altpll_component|pll .e3_mode = "bypass";
defparam \inst10|altpll_component|pll .e3_ph = 0;
defparam \inst10|altpll_component|pll .e3_time_delay = 0;
defparam \inst10|altpll_component|pll .enable_switch_over_counter = "off";
defparam \inst10|altpll_component|pll .extclk0_divide_by = 1;
defparam \inst10|altpll_component|pll .extclk0_duty_cycle = 50;
defparam \inst10|altpll_component|pll .extclk0_multiply_by = 1;
defparam \inst10|altpll_component|pll .extclk0_phase_shift = "0";
defparam \inst10|altpll_component|pll .extclk0_time_delay = "0";
defparam \inst10|altpll_component|pll .extclk1_divide_by = 1;
defparam \inst10|altpll_component|pll .extclk1_duty_cycle = 50;
defparam \inst10|altpll_component|pll .extclk1_multiply_by = 1;
defparam \inst10|altpll_component|pll .extclk1_phase_shift = "0";
defparam \inst10|altpll_component|pll .extclk1_time_delay = "0";
defparam \inst10|altpll_component|pll .extclk2_divide_by = 1;
defparam \inst10|altpll_component|pll .extclk2_duty_cycle = 50;
defparam \inst10|altpll_component|pll .extclk2_multiply_by = 1;
defparam \inst10|altpll_component|pll .extclk2_phase_shift = "0";
defparam \inst10|altpll_component|pll .extclk2_time_delay = "0";
defparam \inst10|altpll_component|pll .extclk3_divide_by = 1;
defparam \inst10|altpll_component|pll .extclk3_duty_cycle = 50;
defparam \inst10|altpll_component|pll .extclk3_multiply_by = 1;
defparam \inst10|altpll_component|pll .extclk3_phase_shift = "0";
defparam \inst10|altpll_component|pll .extclk3_time_delay = "0";
defparam \inst10|altpll_component|pll .g0_high = 8;
defparam \inst10|altpll_component|pll .g0_initial = 1;
defparam \inst10|altpll_component|pll .g0_low = 8;
defparam \inst10|altpll_component|pll .g0_mode = "even";
defparam \inst10|altpll_component|pll .g0_ph = 0;
defparam \inst10|altpll_component|pll .g0_time_delay = 0;
defparam \inst10|altpll_component|pll .g1_high = 4;
defparam \inst10|altpll_component|pll .g1_initial = 1;
defparam \inst10|altpll_component|pll .g1_low = 4;
defparam \inst10|altpll_component|pll .g1_mode = "even";
defparam \inst10|altpll_component|pll .g1_ph = 0;
defparam \inst10|altpll_component|pll .g1_time_delay = 0;
defparam \inst10|altpll_component|pll .g2_mode = "bypass";
defparam \inst10|altpll_component|pll .g2_ph = 0;
defparam \inst10|altpll_component|pll .g2_time_delay = 0;
defparam \inst10|altpll_component|pll .g3_mode = "bypass";
defparam \inst10|altpll_component|pll .g3_ph = 0;
defparam \inst10|altpll_component|pll .g3_time_delay = 0;
defparam \inst10|altpll_component|pll .gate_lock_counter = 0;
defparam \inst10|altpll_component|pll .gate_lock_signal = "no";
defparam \inst10|altpll_component|pll .inclk0_input_frequency = 40000;
defparam \inst10|altpll_component|pll .inclk1_input_frequency = 40000;
defparam \inst10|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \inst10|altpll_component|pll .l0_high = 8;
defparam \inst10|altpll_component|pll .l0_initial = 1;
defparam \inst10|altpll_component|pll .l0_low = 8;
defparam \inst10|altpll_component|pll .l0_mode = "even";
defparam \inst10|altpll_component|pll .l0_ph = 0;
defparam \inst10|altpll_component|pll .l0_time_delay = 0;
defparam \inst10|altpll_component|pll .l1_high = 4;
defparam \inst10|altpll_component|pll .l1_initial = 1;
defparam \inst10|altpll_component|pll .l1_low = 4;
defparam \inst10|altpll_component|pll .l1_mode = "even";
defparam \inst10|altpll_component|pll .l1_ph = 0;
defparam \inst10|altpll_component|pll .l1_time_delay = 0;
defparam \inst10|altpll_component|pll .loop_filter_c = 10;
defparam \inst10|altpll_component|pll .loop_filter_r = "1.021000";
defparam \inst10|altpll_component|pll .m = 32;
defparam \inst10|altpll_component|pll .m2 = 1;
defparam \inst10|altpll_component|pll .m_initial = 1;
defparam \inst10|altpll_component|pll .m_ph = 0;
defparam \inst10|altpll_component|pll .m_time_delay = 0;
defparam \inst10|altpll_component|pll .n = 1;
defparam \inst10|altpll_component|pll .n2 = 1;
defparam \inst10|altpll_component|pll .n_time_delay = 0;
defparam \inst10|altpll_component|pll .operation_mode = "normal";
defparam \inst10|altpll_component|pll .pfd_max = 66666;
defparam \inst10|altpll_component|pll .pfd_min = 5000;
defparam \inst10|altpll_component|pll .pll_compensation_delay = 5200;
defparam \inst10|altpll_component|pll .pll_type = "auto";
defparam \inst10|altpll_component|pll .primary_clock = "inclk0";
defparam \inst10|altpll_component|pll .qualify_conf_done = "off";
defparam \inst10|altpll_component|pll .simulation_type = "timing";
defparam \inst10|altpll_component|pll .skip_vco = "off";
defparam \inst10|altpll_component|pll .spread_frequency = 0;
defparam \inst10|altpll_component|pll .switch_over_counter = 1;
defparam \inst10|altpll_component|pll .switch_over_on_gated_lock = "off";
defparam \inst10|altpll_component|pll .switch_over_on_lossclk = "off";
defparam \inst10|altpll_component|pll .valid_lock_multiplier = 1;
defparam \inst10|altpll_component|pll .vco_center = 1250;
defparam \inst10|altpll_component|pll .vco_max = 2037;
defparam \inst10|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: LC_X16_Y7_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|llreq (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|llreq~0  = (((\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout  & \inst7|Equal3~0 )))
// \inst8|dcfifo_component|auto_generated|read_state|llreq~regout  = DFFEAS(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 , GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout ),
	.datad(\inst7|Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.regout(\inst8|dcfifo_component|auto_generated|read_state|llreq~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|llreq .lut_mask = "f000";
defparam \inst8|dcfifo_component|auto_generated|read_state|llreq .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|llreq .output_mode = "reg_and_comb";
defparam \inst8|dcfifo_component|auto_generated|read_state|llreq .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|llreq .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|llreq .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout  & \inst8|dcfifo_component|auto_generated|valid_wreq~0_combout )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[1] .lut_mask = "78f0";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [1] = DFFEAS((((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[1] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [1] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [1], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[1] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[1] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [1] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [1], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[1] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[1] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [1] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [1], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[1] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[1] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [1] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [1]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[1] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[1] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2] = DFFEAS((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|_~1  & \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a 
// [1])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|_~1 ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[2] .lut_mask = "3fc0";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|_~2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|_~2_combout  = ((\inst8|dcfifo_component|auto_generated|wrptr_g|_~1  & (!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1] & !\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|_~1 ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g|_~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~2 .lut_mask = "000c";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~2 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~2 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~2 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~2 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3] & 
// ((\inst8|dcfifo_component|auto_generated|wrptr_g|_~2_combout ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4]),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|_~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[4] .lut_mask = "66cc";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [4] = DFFEAS((((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[4] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [4] = DFFEAS((((\inst8|dcfifo_component|auto_generated|write_delay_cycle [4]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|write_delay_cycle [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[4] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[4] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [4] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [4]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[4] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[4] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [4] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [4], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[4] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[4] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [4] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [4], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[4] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[4] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout  & !\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[6] .lut_mask = "aa6a";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [6] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[6] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y6_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [6] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [6], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[6] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[6] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [6] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [6], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[6] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[6] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [6] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [6]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[6] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[6] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [6] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [6], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[6] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[6] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [7] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[7] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [7] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [7], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[7] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[7] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [7] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [7], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[7] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[7] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [7] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [7], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[7] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[7] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [7] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [7]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[7] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[7] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [5] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[5] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [5] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [5], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[5] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[5] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [5] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [5], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[5] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[5] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [5] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [5], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[5] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[5] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|_~5 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout  = ((!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7] & (\inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout  & !\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~5 .lut_mask = "0030";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~5 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~5 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~5 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~5 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9] = DFFEAS((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8] & 
// \inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[9] .lut_mask = "3fc0";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10] $ (((!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout  & \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10]),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[10] .lut_mask = "b4f0";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [10] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[10] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [10] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [10], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[10] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[10] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [10] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [10]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[10] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[10] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [10] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [10]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[10] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[10] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [10] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [10], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[10] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[10] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [9] = DFFEAS((((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[9] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [9] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [9], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[9] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[9] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [9] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [9], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[9] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[9] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [9] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [9], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[9] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[9] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [9] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [9]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[9] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[9] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [8] = DFFEAS((((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[8] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [8] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [8], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[8] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[8] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [8] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [8], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[8] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[8] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [8] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [8]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[8] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[8] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11] $ (((!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout  & !\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~5_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[11] .lut_mask = "aa9a";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [11] = DFFEAS((((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[11] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [11] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [11], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[11] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[11] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [11] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [11], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[11] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[11] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [11] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [11], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[11] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[11] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [11], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[11] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[11] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8  = \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [10] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [9] $ (AB1_dffe13a[8] $ 
// (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11])))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [10]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [9]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [8]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[8] .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[8] .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[8] .sum_lutc_input = "qfbk";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[8] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5  = \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [6] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [7] $ (AB1_dffe13a[5] $ 
// (\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 )))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [6]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [5]),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5 ),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[5] .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[5] .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[5] .sum_lutc_input = "qfbk";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[5] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [2] = DFFEAS((((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[2] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [2] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [2], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[2] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[2] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [2] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [2], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[2] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[2] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [2] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [2], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[2] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[2] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [2] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [2], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[2] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[2] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [3] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[3] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y3_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [3] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [3], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[3] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[3] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [3] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [3], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[3] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[3] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [3] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [3]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[3] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[3] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [3] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [3], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[3] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[3] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor2  = \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [4] $ (\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5  $ 
// (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [2] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [3])))
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [2] = DFFEAS(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor2 , GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [4]),
	.datab(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5 ),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [2]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor2 ),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[2] .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[2] .output_mode = "reg_and_comb";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_delay_cycle[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_delay_cycle [0] = DFFEAS((((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_delay_cycle [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[0] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_delay_cycle[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [0] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|write_delay_cycle [0], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|write_delay_cycle [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[0] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[0] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [0] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [0], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe10a [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[0] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[0] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [0] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [0], , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe11a [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[0] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[0] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [0] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [0]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe12a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[0] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[0] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [0] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [1] $ (((\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor2  $ 
// (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [0])))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [1]),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor2 ),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[0] .lut_mask = "a55a";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [0] = DFFEAS(\inst8|dcfifo_component|auto_generated|read_state|llreq~0  $ ((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [0])), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  = CARRY(((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [0])))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [0]),
	.cout(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0 .lut_mask = "66cc";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [0] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [0] $ ((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [0])), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [0]) # ((!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [0])))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [0]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [0]),
	.cout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0] .lut_mask = "66bb";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [1] = DFFEAS(((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [1] $ (\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor2 ))), GLOBAL(\NOE~combout ), VCC, , , , 
// , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[1] .lut_mask = "0ff0";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1]))
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUTCOUT1_3  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1]))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1]),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1 .lut_mask = "6a5f";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [1] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [1] $ (\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1] $ 
// ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [1] & (\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 )) # (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [1] & ((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ))))
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23COUT1_34  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [1] & (\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 )) # (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [1] & ((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ))))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [1]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [1]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23COUT1_34 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1] .lut_mask = "694d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [11] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11]))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[11] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// (!(!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  & \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUT ) # (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  & 
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUTCOUT1_3 ))))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUT  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] & ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUT ))))
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUTCOUT1_3  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] & ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUTCOUT1_3 ))))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2]),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella1~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .lut_mask = "a60a";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  & \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUT ) # (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  & 
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUTCOUT1_3 ))))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUT )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3]))
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUTCOUT1_3  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUTCOUT1_3 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3]))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3]),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella2~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .lut_mask = "6a5f";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// (!(!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  & \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUT ) # (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  & 
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUTCOUT1_3 ))))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUT  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] & ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUT ))))
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUTCOUT1_3  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] & ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUTCOUT1_3 ))))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4]),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella3~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .lut_mask = "a60a";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  & \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUT ) # (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT  & 
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUTCOUT1_3 ))))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUTCOUT1_3 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5]))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5]),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella0~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella4~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5]),
	.cout(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .lut_mask = "6a5f";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUT  = CARRY(((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6] & !\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT )))
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUTCOUT1_3  = CARRY(((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6] & !\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT )))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6 .lut_mask = "c60c";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  & \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUT ) # (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  & 
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUTCOUT1_3 ))))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUT )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7]))
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUTCOUT1_3  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUTCOUT1_3 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7]))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7]),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella6~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .lut_mask = "6a5f";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// (!(!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  & \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUT ) # (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  & 
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUTCOUT1_3 ))))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUT  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] & ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUT ))))
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUTCOUT1_3  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] & ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUTCOUT1_3 ))))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8]),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella7~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .lut_mask = "a60a";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// ((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  & \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUT ) # (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  & 
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUTCOUT1_3 ))))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUT ) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9])))
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUTCOUT1_3  = CARRY(((!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUTCOUT1_3 ) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9])))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella8~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .lut_mask = "6c3f";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10] $ (((\inst8|dcfifo_component|auto_generated|read_state|llreq~0  & 
// (!(!\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  & \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUT ) # (\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT  & 
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUTCOUT1_3 ))))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10~COUT  = CARRY(((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10] & !\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUTCOUT1_3 )))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella5~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella9~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10]),
	.cout(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .lut_mask = "c60c";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella11 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [11] = DFFEAS((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [11] $ (((\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10~COUT  & 
// \inst8|dcfifo_component|auto_generated|read_state|llreq~0 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [11]),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella10~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella11 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella11 .lut_mask = "3ccc";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella11 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella11 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella11 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella11 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|rdptr_b|counter_cella11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [10] = DFFEAS(((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [10] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11]))), 
// GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [10]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[10] .lut_mask = "0ff0";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [5] = DFFEAS(GND, GLOBAL(\NOE~combout ), VCC, , , \inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5 , , , VCC)

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[5] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [4] = DFFEAS((\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5  $ (((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [4])))), GLOBAL(\NOE~combout ), VCC, , , 
// , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5 ),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[4] .lut_mask = "33cc";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [3] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [4] $ (\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5  $ 
// (((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [3])))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [4]),
	.datab(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor5 ),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[3] .lut_mask = "9966";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [2] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [2] $ 
// (((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23COUT1_34 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] & (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [2] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] & ((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [2]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23 ))))
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3COUT1_36  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] & (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [2] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23COUT1_34 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2] & ((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [2]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23COUT1_34 ))))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [2]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[1]~23COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [2]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3COUT1_36 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .lut_mask = "964d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [3] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [3] $ 
// ((!(!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3COUT1_36 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [3]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [3] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3 )))
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5COUT1_38  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3COUT1_36 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [3]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [3] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3COUT1_36 )))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [3]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[2]~3COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [3]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5COUT1_38 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .lut_mask = "692b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [4] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [4] $ 
// (((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5COUT1_38 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] & (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [4] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] & ((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [4]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5 ))))
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7COUT1_40  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] & (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [4] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5COUT1_38 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4] & ((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [4]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5COUT1_38 ))))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [4]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[3]~5COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [4]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7COUT1_40 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .lut_mask = "964d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [5] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [5] $ (\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5] $ 
// ((!(!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7COUT1_40 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [5] & (\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7COUT1_40 )) # (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [5] & ((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7COUT1_40 ))))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [5]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[0]~1 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[4]~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [5]),
	.cout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .lut_mask = "694d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y8_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [9] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [10] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [9] $ 
// (((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11])))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [10]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [9]),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[9] .lut_mask = "9966";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [8] = DFFEAS((((\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[8] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [7] = DFFEAS(((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [7] $ (\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ))), GLOBAL(\NOE~combout ), VCC, , , , 
// , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [7]),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[7] .lut_mask = "0ff0";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [6] = DFFEAS((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [6] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [7] $ 
// (\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [6]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dgwp|dffpipe9|dffe13a [7]),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_rs_nbwp|xor8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[6] .lut_mask = "c33c";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [6] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [6] $ (\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6] $ 
// ((\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [6] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ) # 
// (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6]))) # (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [6] & (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 )))
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11COUT1_42  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [6] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ) # 
// (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6]))) # (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [6] & (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 )))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [6]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [6]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11COUT1_42 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6] .lut_mask = "962b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [7] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [7] $ 
// ((!(!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11COUT1_42 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [7]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [7] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11 )))
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13COUT1_44  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11COUT1_42 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [7]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [7] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11COUT1_42 )))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [7]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[6]~11COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [7]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13COUT1_44 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .lut_mask = "692b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [8] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [8] $ 
// (((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13COUT1_44 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] & (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [8] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] & ((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [8]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13 ))))
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15COUT1_46  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] & (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [8] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13COUT1_44 )) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8] & ((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [8]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13COUT1_44 ))))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [8]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[7]~13COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [8]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15COUT1_46 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .lut_mask = "964d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [9] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9] $ (\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [9] $ 
// ((!(!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15COUT1_46 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [9]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [9] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15 )))
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17COUT1_48  = CARRY((\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15COUT1_46 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [9]))) # (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [9] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15COUT1_46 )))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [9]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[8]~15COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [9]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17COUT1_48 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .lut_mask = "692b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [10] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [10] $ (\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10] $ 
// (((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17COUT1_48 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10]~19  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [10] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17COUT1_48 ) # 
// (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10]))) # (!\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [10] & (!\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17COUT1_48 )))

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [10]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[5]~9 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[9]~17COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [10]),
	.cout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .lut_mask = "962b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [11] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [11] $ (\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [11] $ 
// ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10]~19 ))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rs_dbwp|dffe8a [11]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_b|safe_q [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[11] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[11] .lut_mask = "6969";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[11] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y8_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|is_one11~1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|is_one11~1_combout  = (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [8] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [6] & 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [9] & !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [7])))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [8]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [6]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [9]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|read_state|is_one11~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~1 .lut_mask = "0001";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~1 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~1 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~1 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~1 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|is_one11~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|is_one11~0_combout  = (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [5] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [4] & 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [3] & !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [2])))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [5]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [4]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [3]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|read_state|is_one11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~0 .lut_mask = "0001";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~0 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~0 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|is_one11~2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|is_one11~2_combout  = (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [11] & (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [10] & 
// (\inst8|dcfifo_component|auto_generated|read_state|is_one11~1_combout  & \inst8|dcfifo_component|auto_generated|read_state|is_one11~0_combout )))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [11]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [10]),
	.datac(\inst8|dcfifo_component|auto_generated|read_state|is_one11~1_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|read_state|is_one11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|read_state|is_one11~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~2 .lut_mask = "1000";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~2 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~2 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~2 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~2 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|_~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|_~0_combout  = (\inst8|dcfifo_component|auto_generated|read_state|is_one11~2_combout  & ((\inst8|dcfifo_component|auto_generated|read_state|llreq~regout  & 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [0] & \inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [1])) # (!\inst8|dcfifo_component|auto_generated|read_state|llreq~regout  & 
// (\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [0] & !\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [1]))))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|read_state|llreq~regout ),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [0]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|read_state|is_one11~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|read_state|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|_~0 .lut_mask = "2400";
defparam \inst8|dcfifo_component|auto_generated|read_state|_~0 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|_~0 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|read_state|_~0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|_~0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|b_one (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|b_one~regout  = DFFEAS((\inst7|Equal3~0  & (!\inst8|dcfifo_component|auto_generated|read_state|b_one~regout  & (\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout  & 
// \inst8|dcfifo_component|auto_generated|read_state|_~0_combout ))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst7|Equal3~0 ),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|b_one~regout ),
	.datac(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout ),
	.datad(\inst8|dcfifo_component|auto_generated|read_state|_~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|read_state|b_one~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|b_one .lut_mask = "2000";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_one .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_one .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_one .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_one .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_one .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|is_one11~3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|is_one11~3_combout  = ((!\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [1] & ((\inst8|dcfifo_component|auto_generated|read_state|is_one11~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [1]),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|read_state|is_one11~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|read_state|is_one11~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~3 .lut_mask = "3300";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~3 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~3 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~3 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~3 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|is_one11~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0_combout  = (\inst8|dcfifo_component|auto_generated|read_state|b_one~regout  & (((!\inst8|dcfifo_component|auto_generated|read_state|is_one11~3_combout )))) # 
// (!\inst8|dcfifo_component|auto_generated|read_state|b_one~regout  & (!\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout  & ((\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [0]) # 
// (!\inst8|dcfifo_component|auto_generated|read_state|is_one11~3_combout ))))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout ),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|b_one~regout ),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_rdbuw|dffe8a [0]),
	.datad(\inst8|dcfifo_component|auto_generated|read_state|is_one11~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0 .lut_mask = "10dd";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|read_state|b_non_empty (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout  = DFFEAS((\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0_combout ) # ((\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout  & 
// ((!\inst8|dcfifo_component|auto_generated|read_state|_~0_combout ) # (!\inst7|Equal3~0 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst7|Equal3~0 ),
	.datab(\inst8|dcfifo_component|auto_generated|read_state|_~0_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~0_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty .lut_mask = "f7f0";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|read_state|b_non_empty .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0] = DFFEAS(((\inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout  $ (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]))), GLOBAL(\NOE~combout ), VCC, , 
// \inst8|dcfifo_component|auto_generated|read_state|llreq~0 , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[0] .lut_mask = "f00f";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|_~1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout  = (\inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout  & (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0] & 
// (\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout  & \inst7|Equal3~0 )))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]),
	.datac(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout ),
	.datad(\inst7|Equal3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~1 .lut_mask = "2000";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~1 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~1 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~1 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~1 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|_~3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout  = (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2] & (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1] & (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3] 
// & \inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout )))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~3 .lut_mask = "0100";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~3 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~3 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~3 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~3 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|_~4 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout  = (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4] & (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5] & ((\inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout 
// ))))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5]),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~4 .lut_mask = "1100";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~4 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~4 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~4 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~4 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7] = DFFEAS((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7] $ (((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6] & 
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[7] .lut_mask = "3ccc";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1~regout  = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4] $ (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7] $ (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5]))), GLOBAL(\NOE~combout ), VCC, , \inst8|dcfifo_component|auto_generated|read_state|llreq~0 , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1 .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|_~5 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout  = ((!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7] & (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6] & \inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~5 .lut_mask = "0300";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~5 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~5 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~5 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~5 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11] $ (((!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9] & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8] & \inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[11] .lut_mask = "c9cc";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10] $ (((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9] & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8] & \inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[10] .lut_mask = "a6aa";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2~regout  = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9] $ (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11] $ (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10]))), GLOBAL(\NOE~combout ), VCC, , \inst8|dcfifo_component|auto_generated|read_state|llreq~0 , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2 .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0~regout  = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0] $ (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3] $ 
// (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1] $ (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2]))), GLOBAL(\NOE~combout ), VCC, , \inst8|dcfifo_component|auto_generated|read_state|llreq~0 , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0 .lut_mask = "9669";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|parity3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout  = DFFEAS((\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1~regout  $ (\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2~regout  $ 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0~regout ))), GLOBAL(\NOE~combout ), VCC, , \inst8|dcfifo_component|auto_generated|read_state|llreq~0 , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a1~regout ),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a2~regout ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|sub_parity4a0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|parity3 .lut_mask = "3cc3";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|parity3 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|parity3 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|parity3 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|parity3 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|parity3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1] $ (((\inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout  & 
// (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0] & \inst8|dcfifo_component|auto_generated|read_state|llreq~0 )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|parity3~regout ),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]),
	.datac(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[1] .lut_mask = "7f80";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2] = DFFEAS((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2] $ (((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1] & 
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[2] .lut_mask = "3ccc";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3] $ (((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2] & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1] & \inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[3] .lut_mask = "a6aa";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|_~2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~2_combout  = ((!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2] & (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1] & \inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|rdptr_g|_~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~2 .lut_mask = "0300";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~2 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~2 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~2 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~2 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|_~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4] $ ((((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3] & 
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~2_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4]),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[4] .lut_mask = "5aaa";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5] = DFFEAS((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5] $ (((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4] & 
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4]),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[5] .lut_mask = "5af0";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6] $ (((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5] & 
// (!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4] & \inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[6] .lut_mask = "a6aa";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8] = DFFEAS(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8] $ (((!\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6] & 
// (\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7] & \inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6]),
	.datab(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[8] .lut_mask = "b4f0";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9] = DFFEAS((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9] $ (((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8] & 
// \inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout )))), GLOBAL(\NOE~combout ), VCC, , , , , , )

	.clk(\NOE~combout ),
	.dataa(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8]),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9]),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|_~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[9] .lut_mask = "5af0";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [9] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[9] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[9] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [9] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [9]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[9] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[9] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [9] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [9], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[9] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[9] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [9] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [9]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[9] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[9] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y7_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [11] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[11] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[11] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [11] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [11]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[11] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[11] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [11] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [11]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[11] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[11] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [11]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[11] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[11] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[11] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [8] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[8] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[8] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [8] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [8], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[8] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[8] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [8] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [8], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[8] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[8] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [10] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[10] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[10] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [10] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [10], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[10] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[10] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [10] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [10]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[10] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[10] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [10] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [10], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[10] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[10] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[10] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y5_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8  = \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [9] $ (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11] $ (AB2_dffe13a[8] $ 
// (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [10])))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [9]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [8]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8 ),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[8] .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[8] .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[8] .sum_lutc_input = "qfbk";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[8] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [7] = DFFEAS((((\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[7] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[7] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [7] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [7], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[7] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[7] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [7] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [7]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[7] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[7] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [7] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [7], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[7] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[7] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [5] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[5] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[5] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [5] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [5], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[5] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[5] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [5] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [5], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[5] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[5] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [6] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[6] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[6] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [6] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [6]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[6] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[6] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [6] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [6], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[6] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[6] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [6] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [6]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[6] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[6] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5  = \inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8  $ (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [7] $ (AB2_dffe13a[5] $ 
// (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [6])))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8 ),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [5]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5 ),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[5] .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[5] .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[5] .sum_lutc_input = "qfbk";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[5] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [5] = DFFEAS((((\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5 ))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[5] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [0] = DFFEAS(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  $ ((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [0])), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  = CARRY(((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [0])))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [0]),
	.cout(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0 .lut_mask = "66cc";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1])))
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUTCOUT1_3  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1])))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1 .lut_mask = "6c3f";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// (!(!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  & \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUT ) # (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUTCOUT1_3 ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUT  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] & ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUT ))))
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUTCOUT1_3  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] & ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUTCOUT1_3 ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2]),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella1~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .lut_mask = "a60a";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  & \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUT ) # (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUTCOUT1_3 ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUT )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3]))
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUTCOUT1_3  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUTCOUT1_3 )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3]))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3]),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella2~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .lut_mask = "6a5f";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// (!(!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  & \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUT ) # (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUTCOUT1_3 ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUT  = CARRY(((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] & !\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUT )))
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUTCOUT1_3  = CARRY(((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] & !\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUTCOUT1_3 )))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella3~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .lut_mask = "c60c";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y4_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  & \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUT ) # (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUTCOUT1_3 ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUTCOUT1_3 )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5]))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5]),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella0~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella4~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5]),
	.cout(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .lut_mask = "6a5f";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y7_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [0] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[0] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[0] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [0] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [0], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[0] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[0] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [0] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [0], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[0] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[0] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X19_Y8_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [0] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [0], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[0] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[0] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [1] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[1] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[1] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [1] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [1]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[1] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[1] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X20_Y6_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [1] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [1], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[1] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[1] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [1] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [1], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[1] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[1] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [2] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[2] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[2] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y8_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [2] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [2], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[2] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[2] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [2] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [2], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[2] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[2] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [2] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [2], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[2] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[2] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [4] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[4] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[4] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [4] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [4]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[4] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[4] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y6_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [4] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [4], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[4] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[4] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [4] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [4], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[4] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[4] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [3] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[3] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[3] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y7_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [3] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [3]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe10a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[3] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[3] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [3] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [3]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe11a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[3] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[3] .synch_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [3] = DFFEAS(GND, GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [3], , , VCC)

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe12a [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[3] .lut_mask = "0000";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[3] .synch_mode = "on";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor2  = \inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [2] $ (\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5  $ 
// (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [4] $ (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [3])))
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [2] = DFFEAS(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor2 , GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [2]),
	.datab(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5 ),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [4]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor2 ),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[2] .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[2] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[2] .output_mode = "reg_and_comb";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[2] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [0] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [0] $ (((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [1] $ 
// (\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor2 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [0]),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[0] .lut_mask = "a55a";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [0] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [0] $ ((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [0])), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , 
// , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [0]) # ((!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [0])))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [0]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [0]),
	.cout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0] .lut_mask = "66bb";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [4] = DFFEAS(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5  $ ((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [4])))), 
// GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[4] .lut_mask = "55aa";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[4] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[4] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [3] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [4] $ (((\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5  $ 
// (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [3])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [4]),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor5 ),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[3] .lut_mask = "a55a";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y4_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [1] = DFFEAS(((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [1] $ (\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor2 ))), 
// GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[1] .lut_mask = "0ff0";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[1] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[1] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [1] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [1] $ (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1] $ 
// ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [1] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ) # 
// (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1]))) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [1] & (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 )))
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7COUT1_34  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [1] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ) # 
// (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1]))) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [1] & (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 )))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [1]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [1]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7COUT1_34 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1] .lut_mask = "692b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [2] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] $ (\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [2] $ 
// (((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7COUT1_34 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [2]))) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] & (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [2] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7 )))
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1COUT1_36  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7COUT1_34 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [2]))) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2] & (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [2] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7COUT1_34 )))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [2]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[1]~7COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [2]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1COUT1_36 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .lut_mask = "962b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [3] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [3] $ (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3] $ 
// ((!(!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1COUT1_36 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [3] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1 ) # 
// (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3]))) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [3] & (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1 )))
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3COUT1_38  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [3] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1COUT1_36 ) # 
// (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3]))) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [3] & (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1COUT1_36 )))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[2]~1COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [3]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3COUT1_38 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .lut_mask = "692b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [4] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] $ (\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [4] $ 
// (((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3COUT1_38 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [4]))) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] & (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [4] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3 )))
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9COUT1_40  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3COUT1_38 ) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [4]))) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4] & (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [4] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3COUT1_38 )))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [4]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[3]~3COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [4]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9COUT1_40 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .lut_mask = "962b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [5] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [5] $ (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5] $ 
// ((!(!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9COUT1_40 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [5] & ((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9COUT1_40 ) # 
// (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5]))) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [5] & (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9COUT1_40 )))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [5]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[0]~5 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[4]~9COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [5]),
	.cout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .lut_mask = "692b";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// (!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUT  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6] & ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ))))
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUTCOUT1_3  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6] & ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6]),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6 .lut_mask = "a60a";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  & \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUT ) # (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUTCOUT1_3 ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUT )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7]))
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUTCOUT1_3  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUTCOUT1_3 )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7]))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7]),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella6~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .lut_mask = "6a5f";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [7] = DFFEAS(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8  $ ((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [7])))), 
// GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[7] .lut_mask = "55aa";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [6] = DFFEAS(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8  $ (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [7] $ 
// (((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [6])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8 ),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [7]),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[6] .lut_mask = "9966";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[6] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[6] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [6] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [6] $ (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6] $ 
// ((\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [6] & (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 )) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [6] & ((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ))))
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13COUT1_42  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [6] & (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 )) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [6] & ((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [6]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [6]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13COUT1_42 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6] .lut_mask = "964d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [7] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7] $ (\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [7] $ 
// ((!(!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13COUT1_42 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7] & (\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [7] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13 )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7] & ((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [7]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13 ))))
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15COUT1_44  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7] & (\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [7] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13COUT1_42 )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7] & ((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [7]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13COUT1_42 ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [7]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[6]~13COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [7]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15COUT1_44 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .lut_mask = "694d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N0
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1_combout  = (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [5] & (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [7] & 
// (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [4] & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [6])))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [5]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [4]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1 .lut_mask = "8000";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y4_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0_combout  = (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [2] & (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [3] & 
// ((\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [0]) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [1]))))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [2]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [0]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [3]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0 .lut_mask = "a080";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X21_Y3_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [8] = DFFEAS((((\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8 ))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|gray2bin_ws_nbrp|xor8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[8] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// (!(!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  & \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUT ) # (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUTCOUT1_3 ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUT  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8] & ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUT ))))
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUTCOUT1_3  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8] & ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUTCOUT1_3 ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8]),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella7~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .lut_mask = "a60a";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [8] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [8] $ (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8] $ 
// (((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15COUT1_44 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [8] & (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15 )) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [8] & ((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15 ))))
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17COUT1_46  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [8] & (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15COUT1_44 )) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [8] & ((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15COUT1_44 ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [8]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[7]~15COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [8]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17COUT1_46 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .lut_mask = "964d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  & \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUT ) # (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUTCOUT1_3 ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUT  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUT )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9]))
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUTCOUT1_3  = CARRY(((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUTCOUT1_3 )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9]))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9]),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella8~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUT ),
	.cout1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUTCOUT1_3 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .lut_mask = "6a5f";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// (!(!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  & \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUT ) # (\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUTCOUT1_3 ))))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10~COUT  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10] & ((!\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUTCOUT1_3 ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10]),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella5~COUT ),
	.cin0(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUT ),
	.cin1(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella9~COUTCOUT1_3 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10]),
	.cout(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10~COUT ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .lut_mask = "a60a";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X19_Y3_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella11 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [11] = DFFEAS((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [11] $ (((\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  & 
// \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10~COUT )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella10~COUT ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella11 .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella11 .lut_mask = "3fc0";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella11 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella11 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella11 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella11 .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|wrptr_b|counter_cella11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [11] = DFFEAS((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[11] .lut_mask = "ff00";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[11] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [10] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [10] $ ((((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11])))), 
// GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[10] .lut_mask = "55aa";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[10] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[10] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N8
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [9] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [10] $ (((\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [9] $ 
// (\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [10]),
	.datab(vcc),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [9]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_dgrp|dffpipe9|dffe13a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[9] .lut_mask = "a55a";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[9] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[9] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N3
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [9] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9] $ (\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [9] $ 
// ((!(!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17COUT1_46 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9] & (\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [9] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17 )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9] & ((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [9]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17 ))))
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19COUT1_48  = CARRY((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9] & (\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [9] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17COUT1_46 )) # (!\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9] & ((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [9]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17COUT1_46 ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [9]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[8]~17COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [9]),
	.cout(),
	.cout0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19 ),
	.cout1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19COUT1_48 ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .lut_mask = "694d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [10] = DFFEAS(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [10] $ (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10] $ 
// (((!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19 ) # (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11  & 
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19COUT1_48 )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10]~21  = CARRY((\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [10] & (\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10] & 
// !\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19COUT1_48 )) # (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [10] & ((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10]) # 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19COUT1_48 ))))

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [10]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[5]~11 ),
	.cin0(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19 ),
	.cin1(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[9]~19COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [10]),
	.cout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .cin0_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .cin1_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .lut_mask = "964d";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .operation_mode = "arithmetic";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[11] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [11] = DFFEAS((\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [11] $ (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10]~21  $ 
// (!\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [11]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_b|safe_q [11]),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_ws_nbrp|dffe8a [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[10]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[11] .cin_used = "true";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[11] .lut_mask = "3cc3";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[11] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[11] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[11] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[11] .sum_lutc_input = "cin";
defparam \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X20_Y3_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2_combout  = (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [8] & (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [11] & 
// (\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [10] & \inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [9])))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [8]),
	.datab(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [11]),
	.datac(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [10]),
	.datad(\inst8|dcfifo_component|auto_generated|dffpipe_wr_dbuw|dffe8a [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2 .lut_mask = "8000";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y4_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|write_state|b_full (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|write_state|b_full~regout  = DFFEAS((\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1_combout  & (\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0_combout  & 
// (\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2_combout ))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~1_combout ),
	.datab(\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~0_combout ),
	.datac(\inst8|dcfifo_component|auto_generated|write_state|cmp_full_ageb~2_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|write_state|b_full~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|write_state|b_full .lut_mask = "8080";
defparam \inst8|dcfifo_component|auto_generated|write_state|b_full .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|write_state|b_full .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|write_state|b_full .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|write_state|b_full .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|write_state|b_full .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
cyclone_lcell \inst4|rd_enable (
// Equation(s):
// \inst4|next_state~1  = (\inst4|wr_enable~regout  & (((\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout )))) # (!\inst4|wr_enable~regout  & (\inst8|dcfifo_component|auto_generated|write_state|b_full~regout ))
// \inst4|rd_enable~regout  = DFFEAS(\inst4|next_state~1 , GLOBAL(\inst10|altpll_component|_clk0 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk0 ),
	.dataa(\inst4|wr_enable~regout ),
	.datab(\inst8|dcfifo_component|auto_generated|write_state|b_full~regout ),
	.datac(\inst8|dcfifo_component|auto_generated|read_state|b_non_empty~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|next_state~1 ),
	.regout(\inst4|rd_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|rd_enable .lut_mask = "e4e4";
defparam \inst4|rd_enable .operation_mode = "normal";
defparam \inst4|rd_enable .output_mode = "reg_and_comb";
defparam \inst4|rd_enable .register_cascade_mode = "off";
defparam \inst4|rd_enable .sum_lutc_input = "datac";
defparam \inst4|rd_enable .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N7
cyclone_lcell \inst4|wr_enable (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|_~1  = (!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0] & (\inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout  & (!F1_wr_enable & 
// !\inst8|dcfifo_component|auto_generated|write_state|b_full~regout )))
// \inst4|wr_enable~regout  = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|_~1 , GLOBAL(\inst10|altpll_component|_clk0 ), VCC, , , \inst4|next_state~1 , , , VCC)

	.clk(\inst10|altpll_component|_clk0 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout ),
	.datac(\inst4|next_state~1 ),
	.datad(\inst8|dcfifo_component|auto_generated|write_state|b_full~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g|_~1 ),
	.regout(\inst4|wr_enable~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|wr_enable .lut_mask = "0004";
defparam \inst4|wr_enable .operation_mode = "normal";
defparam \inst4|wr_enable .output_mode = "reg_and_comb";
defparam \inst4|wr_enable .register_cascade_mode = "off";
defparam \inst4|wr_enable .sum_lutc_input = "qfbk";
defparam \inst4|wr_enable .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[3] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|_~1  & (!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1] & 
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|_~1 ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[3] .lut_mask = "a6aa";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[3] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[3] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[3] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[3] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N7
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|_~3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout  = (!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3] & (!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1] & (\inst8|dcfifo_component|auto_generated|wrptr_g|_~1  & 
// !\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2])))

	.clk(gnd),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~1 ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~3 .lut_mask = "0010";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~3 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~3 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~3 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~3 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[5] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5] = DFFEAS((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout  & \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a 
// [4])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[5] .lut_mask = "3ccc";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[5] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[5] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[5] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[5] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|_~4 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout  = ((!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5] & (\inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout  & !\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~3_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~4 .lut_mask = "0030";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~4 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~4 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~4 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~4 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|_~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[7] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7] = DFFEAS((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout  & \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a 
// [6])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[7] .lut_mask = "3ccc";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[7] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[7] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[7] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[7] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N2
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[8] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8] $ (((\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7] & 
// (\inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout  & !\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6])))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|_~4_combout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[8] .lut_mask = "aa6a";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[8] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[8] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[8] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[8] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N4
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2~regout  = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8] $ (\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11] $ 
// (\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9] $ (\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , \inst8|dcfifo_component|auto_generated|valid_wreq~0_combout , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9]),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2 .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N9
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1~regout  = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7] $ (\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5] $ 
// (\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4] $ (\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , \inst8|dcfifo_component|auto_generated|valid_wreq~0_combout , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4]),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1 .lut_mask = "6996";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0~regout  = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3] $ (\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2] $ 
// (\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1] $ (!\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , \inst8|dcfifo_component|auto_generated|valid_wreq~0_combout , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3]),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2]),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1]),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0 .lut_mask = "9669";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N5
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|parity3 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout  = DFFEAS((\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2~regout  $ (\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1~regout  $ 
// (!\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0~regout ))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , \inst8|dcfifo_component|auto_generated|valid_wreq~0_combout , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(vcc),
	.datab(\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a2~regout ),
	.datac(\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a1~regout ),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|sub_parity4a0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|parity3 .lut_mask = "3cc3";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|parity3 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|parity3 .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|parity3 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|parity3 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|parity3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N1
cyclone_lcell \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[0] (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0] = DFFEAS(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0] $ ((((!\inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout )))), GLOBAL(\inst10|altpll_component|_clk1 ), VCC, , 
// \inst8|dcfifo_component|auto_generated|valid_wreq~0_combout , , , , )

	.clk(\inst10|altpll_component|_clk1 ),
	.dataa(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|dcfifo_component|auto_generated|wrptr_g|parity3~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[0] .lut_mask = "aa55";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[0] .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[0] .output_mode = "reg_only";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[0] .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[0] .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|wrptr_g|counter5a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
cyclone_lcell \inst8|dcfifo_component|auto_generated|valid_wreq~0 (
// Equation(s):
// \inst8|dcfifo_component|auto_generated|valid_wreq~0_combout  = (((!\inst4|wr_enable~regout  & !\inst8|dcfifo_component|auto_generated|write_state|b_full~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|wr_enable~regout ),
	.datad(\inst8|dcfifo_component|auto_generated|write_state|b_full~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|valid_wreq~0 .lut_mask = "000f";
defparam \inst8|dcfifo_component|auto_generated|valid_wreq~0 .operation_mode = "normal";
defparam \inst8|dcfifo_component|auto_generated|valid_wreq~0 .output_mode = "comb_only";
defparam \inst8|dcfifo_component|auto_generated|valid_wreq~0 .register_cascade_mode = "off";
defparam \inst8|dcfifo_component|auto_generated|valid_wreq~0 .sum_lutc_input = "datac";
defparam \inst8|dcfifo_component|auto_generated|valid_wreq~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_104,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS930_DATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS930_DATA~combout [7]),
	.regout(),
	.padio(ADS930_DATA[7]));
// synopsys translate_off
defparam \ADS930_DATA[7]~I .input_async_reset = "none";
defparam \ADS930_DATA[7]~I .input_power_up = "low";
defparam \ADS930_DATA[7]~I .input_register_mode = "none";
defparam \ADS930_DATA[7]~I .input_sync_reset = "none";
defparam \ADS930_DATA[7]~I .oe_async_reset = "none";
defparam \ADS930_DATA[7]~I .oe_power_up = "low";
defparam \ADS930_DATA[7]~I .oe_register_mode = "none";
defparam \ADS930_DATA[7]~I .oe_sync_reset = "none";
defparam \ADS930_DATA[7]~I .operation_mode = "input";
defparam \ADS930_DATA[7]~I .output_async_reset = "none";
defparam \ADS930_DATA[7]~I .output_power_up = "low";
defparam \ADS930_DATA[7]~I .output_register_mode = "none";
defparam \ADS930_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y1
cyclone_ram_block \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.portbrewe(vcc),
	.clk0(\inst10|altpll_component|_clk1 ),
	.clk1(\NOE~combout ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA~combout [7]}),
	.portaaddr({\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_first_bit_number = 7;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_a_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_first_bit_number = 7;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_read_enable_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a7 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y1_N3
cyclone_lcell \inst11|DATA_OUT[7]$latch (
// Equation(s):
// \inst11|DATA_OUT[7]$latch~combout  = (!\NOE~combout  & ((GLOBAL(\inst7|Equal3~0 ) & ((\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [7]))) # (!GLOBAL(\inst7|Equal3~0 ) & (\inst11|DATA_OUT[7]$latch~combout ))))

	.clk(gnd),
	.dataa(\NOE~combout ),
	.datab(\inst11|DATA_OUT[7]$latch~combout ),
	.datac(\inst7|Equal3~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[7]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[7]$latch .lut_mask = "5404";
defparam \inst11|DATA_OUT[7]$latch .operation_mode = "normal";
defparam \inst11|DATA_OUT[7]$latch .output_mode = "comb_only";
defparam \inst11|DATA_OUT[7]$latch .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[7]$latch .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[7]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS930_DATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS930_DATA~combout [6]),
	.regout(),
	.padio(ADS930_DATA[6]));
// synopsys translate_off
defparam \ADS930_DATA[6]~I .input_async_reset = "none";
defparam \ADS930_DATA[6]~I .input_power_up = "low";
defparam \ADS930_DATA[6]~I .input_register_mode = "none";
defparam \ADS930_DATA[6]~I .input_sync_reset = "none";
defparam \ADS930_DATA[6]~I .oe_async_reset = "none";
defparam \ADS930_DATA[6]~I .oe_power_up = "low";
defparam \ADS930_DATA[6]~I .oe_register_mode = "none";
defparam \ADS930_DATA[6]~I .oe_sync_reset = "none";
defparam \ADS930_DATA[6]~I .operation_mode = "input";
defparam \ADS930_DATA[6]~I .output_async_reset = "none";
defparam \ADS930_DATA[6]~I .output_power_up = "low";
defparam \ADS930_DATA[6]~I .output_register_mode = "none";
defparam \ADS930_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y6
cyclone_ram_block \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.portbrewe(vcc),
	.clk0(\inst10|altpll_component|_clk1 ),
	.clk1(\NOE~combout ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA~combout [6]}),
	.portaaddr({\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_first_bit_number = 6;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_a_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_first_bit_number = 6;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_read_enable_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a6 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y6_N8
cyclone_lcell \inst11|DATA_OUT[6]$latch (
// Equation(s):
// \inst11|DATA_OUT[6]$latch~combout  = (!\NOE~combout  & ((GLOBAL(\inst7|Equal3~0 ) & ((\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [6]))) # (!GLOBAL(\inst7|Equal3~0 ) & (\inst11|DATA_OUT[6]$latch~combout ))))

	.clk(gnd),
	.dataa(\NOE~combout ),
	.datab(\inst11|DATA_OUT[6]$latch~combout ),
	.datac(\inst7|Equal3~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[6]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[6]$latch .lut_mask = "5404";
defparam \inst11|DATA_OUT[6]$latch .operation_mode = "normal";
defparam \inst11|DATA_OUT[6]$latch .output_mode = "comb_only";
defparam \inst11|DATA_OUT[6]$latch .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[6]$latch .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[6]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS930_DATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS930_DATA~combout [5]),
	.regout(),
	.padio(ADS930_DATA[5]));
// synopsys translate_off
defparam \ADS930_DATA[5]~I .input_async_reset = "none";
defparam \ADS930_DATA[5]~I .input_power_up = "low";
defparam \ADS930_DATA[5]~I .input_register_mode = "none";
defparam \ADS930_DATA[5]~I .input_sync_reset = "none";
defparam \ADS930_DATA[5]~I .oe_async_reset = "none";
defparam \ADS930_DATA[5]~I .oe_power_up = "low";
defparam \ADS930_DATA[5]~I .oe_register_mode = "none";
defparam \ADS930_DATA[5]~I .oe_sync_reset = "none";
defparam \ADS930_DATA[5]~I .operation_mode = "input";
defparam \ADS930_DATA[5]~I .output_async_reset = "none";
defparam \ADS930_DATA[5]~I .output_power_up = "low";
defparam \ADS930_DATA[5]~I .output_register_mode = "none";
defparam \ADS930_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y9
cyclone_ram_block \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.portbrewe(vcc),
	.clk0(\inst10|altpll_component|_clk1 ),
	.clk1(\NOE~combout ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA~combout [5]}),
	.portaaddr({\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_first_bit_number = 5;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_a_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_first_bit_number = 5;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_read_enable_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a5 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y9_N5
cyclone_lcell \inst11|DATA_OUT[5]$latch (
// Equation(s):
// \inst11|DATA_OUT[5]$latch~combout  = (!\NOE~combout  & ((GLOBAL(\inst7|Equal3~0 ) & ((\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [5]))) # (!GLOBAL(\inst7|Equal3~0 ) & (\inst11|DATA_OUT[5]$latch~combout ))))

	.clk(gnd),
	.dataa(\NOE~combout ),
	.datab(\inst11|DATA_OUT[5]$latch~combout ),
	.datac(\inst7|Equal3~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[5]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[5]$latch .lut_mask = "5404";
defparam \inst11|DATA_OUT[5]$latch .operation_mode = "normal";
defparam \inst11|DATA_OUT[5]$latch .output_mode = "comb_only";
defparam \inst11|DATA_OUT[5]$latch .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[5]$latch .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[5]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_107,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS930_DATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS930_DATA~combout [4]),
	.regout(),
	.padio(ADS930_DATA[4]));
// synopsys translate_off
defparam \ADS930_DATA[4]~I .input_async_reset = "none";
defparam \ADS930_DATA[4]~I .input_power_up = "low";
defparam \ADS930_DATA[4]~I .input_register_mode = "none";
defparam \ADS930_DATA[4]~I .input_sync_reset = "none";
defparam \ADS930_DATA[4]~I .oe_async_reset = "none";
defparam \ADS930_DATA[4]~I .oe_power_up = "low";
defparam \ADS930_DATA[4]~I .oe_register_mode = "none";
defparam \ADS930_DATA[4]~I .oe_sync_reset = "none";
defparam \ADS930_DATA[4]~I .operation_mode = "input";
defparam \ADS930_DATA[4]~I .output_async_reset = "none";
defparam \ADS930_DATA[4]~I .output_power_up = "low";
defparam \ADS930_DATA[4]~I .output_register_mode = "none";
defparam \ADS930_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y11
cyclone_ram_block \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.portbrewe(vcc),
	.clk0(\inst10|altpll_component|_clk1 ),
	.clk1(\NOE~combout ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA~combout [4]}),
	.portaaddr({\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_first_bit_number = 4;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_a_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_first_bit_number = 4;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a4 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y11_N7
cyclone_lcell \inst11|DATA_OUT[4]$latch (
// Equation(s):
// \inst11|DATA_OUT[4]$latch~combout  = (!\NOE~combout  & ((GLOBAL(\inst7|Equal3~0 ) & ((\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [4]))) # (!GLOBAL(\inst7|Equal3~0 ) & (\inst11|DATA_OUT[4]$latch~combout ))))

	.clk(gnd),
	.dataa(\inst11|DATA_OUT[4]$latch~combout ),
	.datab(\NOE~combout ),
	.datac(\inst7|Equal3~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[4]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[4]$latch .lut_mask = "3202";
defparam \inst11|DATA_OUT[4]$latch .operation_mode = "normal";
defparam \inst11|DATA_OUT[4]$latch .output_mode = "comb_only";
defparam \inst11|DATA_OUT[4]$latch .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[4]$latch .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[4]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_108,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS930_DATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS930_DATA~combout [3]),
	.regout(),
	.padio(ADS930_DATA[3]));
// synopsys translate_off
defparam \ADS930_DATA[3]~I .input_async_reset = "none";
defparam \ADS930_DATA[3]~I .input_power_up = "low";
defparam \ADS930_DATA[3]~I .input_register_mode = "none";
defparam \ADS930_DATA[3]~I .input_sync_reset = "none";
defparam \ADS930_DATA[3]~I .oe_async_reset = "none";
defparam \ADS930_DATA[3]~I .oe_power_up = "low";
defparam \ADS930_DATA[3]~I .oe_register_mode = "none";
defparam \ADS930_DATA[3]~I .oe_sync_reset = "none";
defparam \ADS930_DATA[3]~I .operation_mode = "input";
defparam \ADS930_DATA[3]~I .output_async_reset = "none";
defparam \ADS930_DATA[3]~I .output_power_up = "low";
defparam \ADS930_DATA[3]~I .output_register_mode = "none";
defparam \ADS930_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y4
cyclone_ram_block \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.portbrewe(vcc),
	.clk0(\inst10|altpll_component|_clk1 ),
	.clk1(\NOE~combout ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA~combout [3]}),
	.portaaddr({\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_first_bit_number = 3;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_a_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_first_bit_number = 3;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_read_enable_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a3 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y4_N3
cyclone_lcell \inst11|DATA_OUT[3]$latch (
// Equation(s):
// \inst11|DATA_OUT[3]$latch~combout  = (!\NOE~combout  & ((GLOBAL(\inst7|Equal3~0 ) & ((\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [3]))) # (!GLOBAL(\inst7|Equal3~0 ) & (\inst11|DATA_OUT[3]$latch~combout ))))

	.clk(gnd),
	.dataa(\inst11|DATA_OUT[3]$latch~combout ),
	.datab(\NOE~combout ),
	.datac(\inst7|Equal3~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[3]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[3]$latch .lut_mask = "3202";
defparam \inst11|DATA_OUT[3]$latch .operation_mode = "normal";
defparam \inst11|DATA_OUT[3]$latch .output_mode = "comb_only";
defparam \inst11|DATA_OUT[3]$latch .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[3]$latch .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[3]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS930_DATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS930_DATA~combout [2]),
	.regout(),
	.padio(ADS930_DATA[2]));
// synopsys translate_off
defparam \ADS930_DATA[2]~I .input_async_reset = "none";
defparam \ADS930_DATA[2]~I .input_power_up = "low";
defparam \ADS930_DATA[2]~I .input_register_mode = "none";
defparam \ADS930_DATA[2]~I .input_sync_reset = "none";
defparam \ADS930_DATA[2]~I .oe_async_reset = "none";
defparam \ADS930_DATA[2]~I .oe_power_up = "low";
defparam \ADS930_DATA[2]~I .oe_register_mode = "none";
defparam \ADS930_DATA[2]~I .oe_sync_reset = "none";
defparam \ADS930_DATA[2]~I .operation_mode = "input";
defparam \ADS930_DATA[2]~I .output_async_reset = "none";
defparam \ADS930_DATA[2]~I .output_power_up = "low";
defparam \ADS930_DATA[2]~I .output_register_mode = "none";
defparam \ADS930_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y10
cyclone_ram_block \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.portbrewe(vcc),
	.clk0(\inst10|altpll_component|_clk1 ),
	.clk1(\NOE~combout ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA~combout [2]}),
	.portaaddr({\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_first_bit_number = 2;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_a_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_first_bit_number = 2;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_read_enable_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a2 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y10_N7
cyclone_lcell \inst11|DATA_OUT[2]$latch (
// Equation(s):
// \inst11|DATA_OUT[2]$latch~combout  = (!\NOE~combout  & ((GLOBAL(\inst7|Equal3~0 ) & ((\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [2]))) # (!GLOBAL(\inst7|Equal3~0 ) & (\inst11|DATA_OUT[2]$latch~combout ))))

	.clk(gnd),
	.dataa(\NOE~combout ),
	.datab(\inst11|DATA_OUT[2]$latch~combout ),
	.datac(\inst7|Equal3~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[2]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[2]$latch .lut_mask = "5404";
defparam \inst11|DATA_OUT[2]$latch .operation_mode = "normal";
defparam \inst11|DATA_OUT[2]$latch .output_mode = "comb_only";
defparam \inst11|DATA_OUT[2]$latch .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[2]$latch .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[2]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS930_DATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS930_DATA~combout [1]),
	.regout(),
	.padio(ADS930_DATA[1]));
// synopsys translate_off
defparam \ADS930_DATA[1]~I .input_async_reset = "none";
defparam \ADS930_DATA[1]~I .input_power_up = "low";
defparam \ADS930_DATA[1]~I .input_register_mode = "none";
defparam \ADS930_DATA[1]~I .input_sync_reset = "none";
defparam \ADS930_DATA[1]~I .oe_async_reset = "none";
defparam \ADS930_DATA[1]~I .oe_power_up = "low";
defparam \ADS930_DATA[1]~I .oe_register_mode = "none";
defparam \ADS930_DATA[1]~I .oe_sync_reset = "none";
defparam \ADS930_DATA[1]~I .operation_mode = "input";
defparam \ADS930_DATA[1]~I .output_async_reset = "none";
defparam \ADS930_DATA[1]~I .output_power_up = "low";
defparam \ADS930_DATA[1]~I .output_register_mode = "none";
defparam \ADS930_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y8
cyclone_ram_block \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.portbrewe(vcc),
	.clk0(\inst10|altpll_component|_clk1 ),
	.clk1(\NOE~combout ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA~combout [1]}),
	.portaaddr({\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_first_bit_number = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_a_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_first_bit_number = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_read_enable_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a1 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y8_N6
cyclone_lcell \inst11|DATA_OUT[1]$latch (
// Equation(s):
// \inst11|DATA_OUT[1]$latch~combout  = (!\NOE~combout  & ((GLOBAL(\inst7|Equal3~0 ) & ((\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [1]))) # (!GLOBAL(\inst7|Equal3~0 ) & (\inst11|DATA_OUT[1]$latch~combout ))))

	.clk(gnd),
	.dataa(\NOE~combout ),
	.datab(\inst11|DATA_OUT[1]$latch~combout ),
	.datac(\inst7|Equal3~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[1]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[1]$latch .lut_mask = "5404";
defparam \inst11|DATA_OUT[1]$latch .operation_mode = "normal";
defparam \inst11|DATA_OUT[1]$latch .output_mode = "comb_only";
defparam \inst11|DATA_OUT[1]$latch .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[1]$latch .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[1]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_111,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS930_DATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS930_DATA~combout [0]),
	.regout(),
	.padio(ADS930_DATA[0]));
// synopsys translate_off
defparam \ADS930_DATA[0]~I .input_async_reset = "none";
defparam \ADS930_DATA[0]~I .input_power_up = "low";
defparam \ADS930_DATA[0]~I .input_register_mode = "none";
defparam \ADS930_DATA[0]~I .input_sync_reset = "none";
defparam \ADS930_DATA[0]~I .oe_async_reset = "none";
defparam \ADS930_DATA[0]~I .oe_power_up = "low";
defparam \ADS930_DATA[0]~I .oe_register_mode = "none";
defparam \ADS930_DATA[0]~I .oe_sync_reset = "none";
defparam \ADS930_DATA[0]~I .operation_mode = "input";
defparam \ADS930_DATA[0]~I .output_async_reset = "none";
defparam \ADS930_DATA[0]~I .output_power_up = "low";
defparam \ADS930_DATA[0]~I .output_register_mode = "none";
defparam \ADS930_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X17_Y5
cyclone_ram_block \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 (
	.portawe(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.portbrewe(vcc),
	.clk0(\inst10|altpll_component|_clk1 ),
	.clk1(\NOE~combout ),
	.ena0(\inst8|dcfifo_component|auto_generated|valid_wreq~0_combout ),
	.ena1(\inst8|dcfifo_component|auto_generated|read_state|llreq~0 ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ADS930_DATA~combout [0]}),
	.portaaddr({\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|wrptr_g|counter5a [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [11],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [10],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [9],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [8],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [7],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [6],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [5],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [4],
\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [3],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [2],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [1],\inst8|dcfifo_component|auto_generated|rdptr_g|counter5a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .logical_ram_name = "FIFO_ADIN:inst8|dcfifo:dcfifo_component|dcfifo_86f1:auto_generated|dpram_bbv:fiforam|altsyncram_tof1:altsyncram6|ALTSYNCRAM";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .operation_mode = "dual_port";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_first_bit_number = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_a_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_address_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_address_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_address_width = 12;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_byte_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_data_in_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_data_out_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_data_out_clock = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_data_width = 1;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_first_address = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_first_bit_number = 0;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_last_address = 4095;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_logical_ram_depth = 4096;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_logical_ram_width = 8;
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|ram_block7a0 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X19_Y5_N9
cyclone_lcell \inst11|DATA_OUT[0]$latch (
// Equation(s):
// \inst11|DATA_OUT[0]$latch~combout  = (!\NOE~combout  & ((GLOBAL(\inst7|Equal3~0 ) & ((\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [0]))) # (!GLOBAL(\inst7|Equal3~0 ) & (\inst11|DATA_OUT[0]$latch~combout ))))

	.clk(gnd),
	.dataa(\inst11|DATA_OUT[0]$latch~combout ),
	.datab(\NOE~combout ),
	.datac(\inst7|Equal3~0 ),
	.datad(\inst8|dcfifo_component|auto_generated|fiforam|altsyncram6|q_b [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst11|DATA_OUT[0]$latch~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst11|DATA_OUT[0]$latch .lut_mask = "3202";
defparam \inst11|DATA_OUT[0]$latch .operation_mode = "normal";
defparam \inst11|DATA_OUT[0]$latch .output_mode = "comb_only";
defparam \inst11|DATA_OUT[0]$latch .register_cascade_mode = "off";
defparam \inst11|DATA_OUT[0]$latch .sum_lutc_input = "datac";
defparam \inst11|DATA_OUT[0]$latch .synch_mode = "off";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \J7_DIN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\J7_DIN~combout ),
	.regout(),
	.padio(J7_DIN));
// synopsys translate_off
defparam \J7_DIN~I .input_async_reset = "none";
defparam \J7_DIN~I .input_power_up = "low";
defparam \J7_DIN~I .input_register_mode = "none";
defparam \J7_DIN~I .input_sync_reset = "none";
defparam \J7_DIN~I .oe_async_reset = "none";
defparam \J7_DIN~I .oe_power_up = "low";
defparam \J7_DIN~I .oe_register_mode = "none";
defparam \J7_DIN~I .oe_sync_reset = "none";
defparam \J7_DIN~I .operation_mode = "input";
defparam \J7_DIN~I .output_async_reset = "none";
defparam \J7_DIN~I .output_power_up = "low";
defparam \J7_DIN~I .output_register_mode = "none";
defparam \J7_DIN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \J7_SYNC~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\J7_SYNC~combout ),
	.regout(),
	.padio(J7_SYNC));
// synopsys translate_off
defparam \J7_SYNC~I .input_async_reset = "none";
defparam \J7_SYNC~I .input_power_up = "low";
defparam \J7_SYNC~I .input_register_mode = "none";
defparam \J7_SYNC~I .input_sync_reset = "none";
defparam \J7_SYNC~I .oe_async_reset = "none";
defparam \J7_SYNC~I .oe_power_up = "low";
defparam \J7_SYNC~I .oe_register_mode = "none";
defparam \J7_SYNC~I .oe_sync_reset = "none";
defparam \J7_SYNC~I .operation_mode = "input";
defparam \J7_SYNC~I .output_async_reset = "none";
defparam \J7_SYNC~I .output_power_up = "low";
defparam \J7_SYNC~I .output_register_mode = "none";
defparam \J7_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \J7_SCLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\J7_SCLK~combout ),
	.regout(),
	.padio(J7_SCLK));
// synopsys translate_off
defparam \J7_SCLK~I .input_async_reset = "none";
defparam \J7_SCLK~I .input_power_up = "low";
defparam \J7_SCLK~I .input_register_mode = "none";
defparam \J7_SCLK~I .input_sync_reset = "none";
defparam \J7_SCLK~I .oe_async_reset = "none";
defparam \J7_SCLK~I .oe_power_up = "low";
defparam \J7_SCLK~I .oe_register_mode = "none";
defparam \J7_SCLK~I .oe_sync_reset = "none";
defparam \J7_SCLK~I .operation_mode = "input";
defparam \J7_SCLK~I .output_async_reset = "none";
defparam \J7_SCLK~I .output_power_up = "low";
defparam \J7_SCLK~I .output_register_mode = "none";
defparam \J7_SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \ADS_SYNC~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ADS_SYNC~combout ),
	.regout(),
	.padio(ADS_SYNC));
// synopsys translate_off
defparam \ADS_SYNC~I .input_async_reset = "none";
defparam \ADS_SYNC~I .input_power_up = "low";
defparam \ADS_SYNC~I .input_register_mode = "none";
defparam \ADS_SYNC~I .input_sync_reset = "none";
defparam \ADS_SYNC~I .oe_async_reset = "none";
defparam \ADS_SYNC~I .oe_power_up = "low";
defparam \ADS_SYNC~I .oe_register_mode = "none";
defparam \ADS_SYNC~I .oe_sync_reset = "none";
defparam \ADS_SYNC~I .operation_mode = "input";
defparam \ADS_SYNC~I .output_async_reset = "none";
defparam \ADS_SYNC~I .output_power_up = "low";
defparam \ADS_SYNC~I .output_register_mode = "none";
defparam \ADS_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \NWE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NWE~combout ),
	.regout(),
	.padio(NWE));
// synopsys translate_off
defparam \NWE~I .input_async_reset = "none";
defparam \NWE~I .input_power_up = "low";
defparam \NWE~I .input_register_mode = "none";
defparam \NWE~I .input_sync_reset = "none";
defparam \NWE~I .oe_async_reset = "none";
defparam \NWE~I .oe_power_up = "low";
defparam \NWE~I .oe_register_mode = "none";
defparam \NWE~I .oe_sync_reset = "none";
defparam \NWE~I .operation_mode = "input";
defparam \NWE~I .output_async_reset = "none";
defparam \NWE~I .output_power_up = "low";
defparam \NWE~I .output_register_mode = "none";
defparam \NWE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LC_X15_Y4_N2
cyclone_lcell \inst6|DATA_OUT[8] (
// Equation(s):
// \inst6|DATA_OUT [8] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~7 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~7 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[8] .lut_mask = "0000";
defparam \inst6|DATA_OUT[8] .operation_mode = "normal";
defparam \inst6|DATA_OUT[8] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[8] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[8] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N1
cyclone_lcell \inst6|DATA_OUT[4] (
// Equation(s):
// \inst6|DATA_OUT [4] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~11 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~11 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[4] .lut_mask = "0000";
defparam \inst6|DATA_OUT[4] .operation_mode = "normal";
defparam \inst6|DATA_OUT[4] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[4] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[4] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N1
cyclone_lcell \inst5|DATA_OUT[15] (
// Equation(s):
// \inst5|DATA_OUT [15] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , \AD_IN~0 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[15] .lut_mask = "0000";
defparam \inst5|DATA_OUT[15] .operation_mode = "normal";
defparam \inst5|DATA_OUT[15] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[15] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[15] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N2
cyclone_lcell \inst5|DATA_OUT[10] (
// Equation(s):
// \inst5|DATA_OUT [10] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , \AD_IN~5 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~5 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[10] .lut_mask = "0000";
defparam \inst5|DATA_OUT[10] .operation_mode = "normal";
defparam \inst5|DATA_OUT[10] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[10] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[10] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N0
cyclone_lcell \inst5|DATA_OUT[5] (
// Equation(s):
// \inst5|DATA_OUT [5] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , \AD_IN~10 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~10 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[5] .lut_mask = "0000";
defparam \inst5|DATA_OUT[5] .operation_mode = "normal";
defparam \inst5|DATA_OUT[5] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[5] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[5] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N9
cyclone_lcell \inst5|DATA_OUT[0] (
// Equation(s):
// \inst5|DATA_OUT [0] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , \AD_IN~15 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~15 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[0] .lut_mask = "0000";
defparam \inst5|DATA_OUT[0] .operation_mode = "normal";
defparam \inst5|DATA_OUT[0] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[0] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[0] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N4
cyclone_lcell \inst3|acc[0] (
// Equation(s):
// \inst3|acc [0] = DFFEAS(\inst3|acc [0] $ ((\inst5|DATA_OUT [0])), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[0]~63  = CARRY((\inst3|acc [0] & (\inst5|DATA_OUT [0])))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [0]),
	.datab(\inst5|DATA_OUT [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [0]),
	.cout(\inst3|acc[0]~63 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|acc[0] .lut_mask = "6688";
defparam \inst3|acc[0] .operation_mode = "arithmetic";
defparam \inst3|acc[0] .output_mode = "reg_only";
defparam \inst3|acc[0] .register_cascade_mode = "off";
defparam \inst3|acc[0] .sum_lutc_input = "datac";
defparam \inst3|acc[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
cyclone_lcell \inst5|DATA_OUT[4] (
// Equation(s):
// \inst5|DATA_OUT [4] = DFFEAS((((\AD_IN~11 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[4] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[4] .operation_mode = "normal";
defparam \inst5|DATA_OUT[4] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[4] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[4] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
cyclone_lcell \inst5|DATA_OUT[3] (
// Equation(s):
// \inst5|DATA_OUT [3] = DFFEAS((((\AD_IN~12 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[3] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[3] .operation_mode = "normal";
defparam \inst5|DATA_OUT[3] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[3] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[3] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
cyclone_lcell \inst5|DATA_OUT[2] (
// Equation(s):
// \inst5|DATA_OUT [2] = DFFEAS((((\AD_IN~13 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~13 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[2] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[2] .operation_mode = "normal";
defparam \inst5|DATA_OUT[2] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[2] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[2] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
cyclone_lcell \inst5|DATA_OUT[1] (
// Equation(s):
// \inst5|DATA_OUT [1] = DFFEAS((((\AD_IN~14 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~14 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[1] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[1] .operation_mode = "normal";
defparam \inst5|DATA_OUT[1] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[1] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[1] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
cyclone_lcell \inst3|acc[1] (
// Equation(s):
// \inst3|acc [1] = DFFEAS(\inst5|DATA_OUT [1] $ (\inst3|acc [1] $ ((\inst3|acc[0]~63 ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[1]~61  = CARRY((\inst5|DATA_OUT [1] & (!\inst3|acc [1] & !\inst3|acc[0]~63 )) # (!\inst5|DATA_OUT [1] & ((!\inst3|acc[0]~63 ) # (!\inst3|acc [1]))))
// \inst3|acc[1]~61COUT1_90  = CARRY((\inst5|DATA_OUT [1] & (!\inst3|acc [1] & !\inst3|acc[0]~63 )) # (!\inst5|DATA_OUT [1] & ((!\inst3|acc[0]~63 ) # (!\inst3|acc [1]))))

	.clk(\clk~combout ),
	.dataa(\inst5|DATA_OUT [1]),
	.datab(\inst3|acc [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[0]~63 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [1]),
	.cout(),
	.cout0(\inst3|acc[1]~61 ),
	.cout1(\inst3|acc[1]~61COUT1_90 ));
// synopsys translate_off
defparam \inst3|acc[1] .cin_used = "true";
defparam \inst3|acc[1] .lut_mask = "9617";
defparam \inst3|acc[1] .operation_mode = "arithmetic";
defparam \inst3|acc[1] .output_mode = "reg_only";
defparam \inst3|acc[1] .register_cascade_mode = "off";
defparam \inst3|acc[1] .sum_lutc_input = "cin";
defparam \inst3|acc[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
cyclone_lcell \inst3|acc[2] (
// Equation(s):
// \inst3|acc [2] = DFFEAS(\inst3|acc [2] $ (\inst5|DATA_OUT [2] $ ((!(!\inst3|acc[0]~63  & \inst3|acc[1]~61 ) # (\inst3|acc[0]~63  & \inst3|acc[1]~61COUT1_90 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[2]~59  = CARRY((\inst3|acc [2] & ((\inst5|DATA_OUT [2]) # (!\inst3|acc[1]~61 ))) # (!\inst3|acc [2] & (\inst5|DATA_OUT [2] & !\inst3|acc[1]~61 )))
// \inst3|acc[2]~59COUT1_92  = CARRY((\inst3|acc [2] & ((\inst5|DATA_OUT [2]) # (!\inst3|acc[1]~61COUT1_90 ))) # (!\inst3|acc [2] & (\inst5|DATA_OUT [2] & !\inst3|acc[1]~61COUT1_90 )))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [2]),
	.datab(\inst5|DATA_OUT [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[0]~63 ),
	.cin0(\inst3|acc[1]~61 ),
	.cin1(\inst3|acc[1]~61COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [2]),
	.cout(),
	.cout0(\inst3|acc[2]~59 ),
	.cout1(\inst3|acc[2]~59COUT1_92 ));
// synopsys translate_off
defparam \inst3|acc[2] .cin0_used = "true";
defparam \inst3|acc[2] .cin1_used = "true";
defparam \inst3|acc[2] .cin_used = "true";
defparam \inst3|acc[2] .lut_mask = "698e";
defparam \inst3|acc[2] .operation_mode = "arithmetic";
defparam \inst3|acc[2] .output_mode = "reg_only";
defparam \inst3|acc[2] .register_cascade_mode = "off";
defparam \inst3|acc[2] .sum_lutc_input = "cin";
defparam \inst3|acc[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
cyclone_lcell \inst3|acc[3] (
// Equation(s):
// \inst3|acc [3] = DFFEAS(\inst3|acc [3] $ (\inst5|DATA_OUT [3] $ (((!\inst3|acc[0]~63  & \inst3|acc[2]~59 ) # (\inst3|acc[0]~63  & \inst3|acc[2]~59COUT1_92 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[3]~57  = CARRY((\inst3|acc [3] & (!\inst5|DATA_OUT [3] & !\inst3|acc[2]~59 )) # (!\inst3|acc [3] & ((!\inst3|acc[2]~59 ) # (!\inst5|DATA_OUT [3]))))
// \inst3|acc[3]~57COUT1_94  = CARRY((\inst3|acc [3] & (!\inst5|DATA_OUT [3] & !\inst3|acc[2]~59COUT1_92 )) # (!\inst3|acc [3] & ((!\inst3|acc[2]~59COUT1_92 ) # (!\inst5|DATA_OUT [3]))))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [3]),
	.datab(\inst5|DATA_OUT [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[0]~63 ),
	.cin0(\inst3|acc[2]~59 ),
	.cin1(\inst3|acc[2]~59COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [3]),
	.cout(),
	.cout0(\inst3|acc[3]~57 ),
	.cout1(\inst3|acc[3]~57COUT1_94 ));
// synopsys translate_off
defparam \inst3|acc[3] .cin0_used = "true";
defparam \inst3|acc[3] .cin1_used = "true";
defparam \inst3|acc[3] .cin_used = "true";
defparam \inst3|acc[3] .lut_mask = "9617";
defparam \inst3|acc[3] .operation_mode = "arithmetic";
defparam \inst3|acc[3] .output_mode = "reg_only";
defparam \inst3|acc[3] .register_cascade_mode = "off";
defparam \inst3|acc[3] .sum_lutc_input = "cin";
defparam \inst3|acc[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
cyclone_lcell \inst3|acc[4] (
// Equation(s):
// \inst3|acc [4] = DFFEAS(\inst5|DATA_OUT [4] $ (\inst3|acc [4] $ ((!(!\inst3|acc[0]~63  & \inst3|acc[3]~57 ) # (\inst3|acc[0]~63  & \inst3|acc[3]~57COUT1_94 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[4]~55  = CARRY((\inst5|DATA_OUT [4] & ((\inst3|acc [4]) # (!\inst3|acc[3]~57 ))) # (!\inst5|DATA_OUT [4] & (\inst3|acc [4] & !\inst3|acc[3]~57 )))
// \inst3|acc[4]~55COUT1_96  = CARRY((\inst5|DATA_OUT [4] & ((\inst3|acc [4]) # (!\inst3|acc[3]~57COUT1_94 ))) # (!\inst5|DATA_OUT [4] & (\inst3|acc [4] & !\inst3|acc[3]~57COUT1_94 )))

	.clk(\clk~combout ),
	.dataa(\inst5|DATA_OUT [4]),
	.datab(\inst3|acc [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[0]~63 ),
	.cin0(\inst3|acc[3]~57 ),
	.cin1(\inst3|acc[3]~57COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [4]),
	.cout(),
	.cout0(\inst3|acc[4]~55 ),
	.cout1(\inst3|acc[4]~55COUT1_96 ));
// synopsys translate_off
defparam \inst3|acc[4] .cin0_used = "true";
defparam \inst3|acc[4] .cin1_used = "true";
defparam \inst3|acc[4] .cin_used = "true";
defparam \inst3|acc[4] .lut_mask = "698e";
defparam \inst3|acc[4] .operation_mode = "arithmetic";
defparam \inst3|acc[4] .output_mode = "reg_only";
defparam \inst3|acc[4] .register_cascade_mode = "off";
defparam \inst3|acc[4] .sum_lutc_input = "cin";
defparam \inst3|acc[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
cyclone_lcell \inst3|acc[5] (
// Equation(s):
// \inst3|acc [5] = DFFEAS(\inst3|acc [5] $ (\inst5|DATA_OUT [5] $ (((!\inst3|acc[0]~63  & \inst3|acc[4]~55 ) # (\inst3|acc[0]~63  & \inst3|acc[4]~55COUT1_96 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[5]~53  = CARRY((\inst3|acc [5] & (!\inst5|DATA_OUT [5] & !\inst3|acc[4]~55COUT1_96 )) # (!\inst3|acc [5] & ((!\inst3|acc[4]~55COUT1_96 ) # (!\inst5|DATA_OUT [5]))))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [5]),
	.datab(\inst5|DATA_OUT [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[0]~63 ),
	.cin0(\inst3|acc[4]~55 ),
	.cin1(\inst3|acc[4]~55COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [5]),
	.cout(\inst3|acc[5]~53 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|acc[5] .cin0_used = "true";
defparam \inst3|acc[5] .cin1_used = "true";
defparam \inst3|acc[5] .cin_used = "true";
defparam \inst3|acc[5] .lut_mask = "9617";
defparam \inst3|acc[5] .operation_mode = "arithmetic";
defparam \inst3|acc[5] .output_mode = "reg_only";
defparam \inst3|acc[5] .register_cascade_mode = "off";
defparam \inst3|acc[5] .sum_lutc_input = "cin";
defparam \inst3|acc[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
cyclone_lcell \inst5|DATA_OUT[9] (
// Equation(s):
// \inst5|DATA_OUT [9] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , \AD_IN~6 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~6 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[9] .lut_mask = "0000";
defparam \inst5|DATA_OUT[9] .operation_mode = "normal";
defparam \inst5|DATA_OUT[9] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[9] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[9] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N4
cyclone_lcell \inst5|DATA_OUT[8] (
// Equation(s):
// \inst5|DATA_OUT [8] = DFFEAS((((\AD_IN~7 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[8] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[8] .operation_mode = "normal";
defparam \inst5|DATA_OUT[8] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[8] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[8] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
cyclone_lcell \inst5|DATA_OUT[7] (
// Equation(s):
// \inst5|DATA_OUT [7] = DFFEAS((((\AD_IN~8 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~8 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[7] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[7] .operation_mode = "normal";
defparam \inst5|DATA_OUT[7] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[7] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[7] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
cyclone_lcell \inst5|DATA_OUT[6] (
// Equation(s):
// \inst5|DATA_OUT [6] = DFFEAS((((\AD_IN~9 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[6] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[6] .operation_mode = "normal";
defparam \inst5|DATA_OUT[6] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[6] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[6] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
cyclone_lcell \inst3|acc[6] (
// Equation(s):
// \inst3|acc [6] = DFFEAS(\inst3|acc [6] $ (\inst5|DATA_OUT [6] $ ((!\inst3|acc[5]~53 ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[6]~51  = CARRY((\inst3|acc [6] & ((\inst5|DATA_OUT [6]) # (!\inst3|acc[5]~53 ))) # (!\inst3|acc [6] & (\inst5|DATA_OUT [6] & !\inst3|acc[5]~53 )))
// \inst3|acc[6]~51COUT1_98  = CARRY((\inst3|acc [6] & ((\inst5|DATA_OUT [6]) # (!\inst3|acc[5]~53 ))) # (!\inst3|acc [6] & (\inst5|DATA_OUT [6] & !\inst3|acc[5]~53 )))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [6]),
	.datab(\inst5|DATA_OUT [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[5]~53 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [6]),
	.cout(),
	.cout0(\inst3|acc[6]~51 ),
	.cout1(\inst3|acc[6]~51COUT1_98 ));
// synopsys translate_off
defparam \inst3|acc[6] .cin_used = "true";
defparam \inst3|acc[6] .lut_mask = "698e";
defparam \inst3|acc[6] .operation_mode = "arithmetic";
defparam \inst3|acc[6] .output_mode = "reg_only";
defparam \inst3|acc[6] .register_cascade_mode = "off";
defparam \inst3|acc[6] .sum_lutc_input = "cin";
defparam \inst3|acc[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N1
cyclone_lcell \inst3|acc[7] (
// Equation(s):
// \inst3|acc [7] = DFFEAS(\inst3|acc [7] $ (\inst5|DATA_OUT [7] $ (((!\inst3|acc[5]~53  & \inst3|acc[6]~51 ) # (\inst3|acc[5]~53  & \inst3|acc[6]~51COUT1_98 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[7]~49  = CARRY((\inst3|acc [7] & (!\inst5|DATA_OUT [7] & !\inst3|acc[6]~51 )) # (!\inst3|acc [7] & ((!\inst3|acc[6]~51 ) # (!\inst5|DATA_OUT [7]))))
// \inst3|acc[7]~49COUT1_100  = CARRY((\inst3|acc [7] & (!\inst5|DATA_OUT [7] & !\inst3|acc[6]~51COUT1_98 )) # (!\inst3|acc [7] & ((!\inst3|acc[6]~51COUT1_98 ) # (!\inst5|DATA_OUT [7]))))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [7]),
	.datab(\inst5|DATA_OUT [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[5]~53 ),
	.cin0(\inst3|acc[6]~51 ),
	.cin1(\inst3|acc[6]~51COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [7]),
	.cout(),
	.cout0(\inst3|acc[7]~49 ),
	.cout1(\inst3|acc[7]~49COUT1_100 ));
// synopsys translate_off
defparam \inst3|acc[7] .cin0_used = "true";
defparam \inst3|acc[7] .cin1_used = "true";
defparam \inst3|acc[7] .cin_used = "true";
defparam \inst3|acc[7] .lut_mask = "9617";
defparam \inst3|acc[7] .operation_mode = "arithmetic";
defparam \inst3|acc[7] .output_mode = "reg_only";
defparam \inst3|acc[7] .register_cascade_mode = "off";
defparam \inst3|acc[7] .sum_lutc_input = "cin";
defparam \inst3|acc[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
cyclone_lcell \inst3|acc[8] (
// Equation(s):
// \inst3|acc [8] = DFFEAS(\inst3|acc [8] $ (\inst5|DATA_OUT [8] $ ((!(!\inst3|acc[5]~53  & \inst3|acc[7]~49 ) # (\inst3|acc[5]~53  & \inst3|acc[7]~49COUT1_100 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[8]~47  = CARRY((\inst3|acc [8] & ((\inst5|DATA_OUT [8]) # (!\inst3|acc[7]~49 ))) # (!\inst3|acc [8] & (\inst5|DATA_OUT [8] & !\inst3|acc[7]~49 )))
// \inst3|acc[8]~47COUT1_102  = CARRY((\inst3|acc [8] & ((\inst5|DATA_OUT [8]) # (!\inst3|acc[7]~49COUT1_100 ))) # (!\inst3|acc [8] & (\inst5|DATA_OUT [8] & !\inst3|acc[7]~49COUT1_100 )))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [8]),
	.datab(\inst5|DATA_OUT [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[5]~53 ),
	.cin0(\inst3|acc[7]~49 ),
	.cin1(\inst3|acc[7]~49COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [8]),
	.cout(),
	.cout0(\inst3|acc[8]~47 ),
	.cout1(\inst3|acc[8]~47COUT1_102 ));
// synopsys translate_off
defparam \inst3|acc[8] .cin0_used = "true";
defparam \inst3|acc[8] .cin1_used = "true";
defparam \inst3|acc[8] .cin_used = "true";
defparam \inst3|acc[8] .lut_mask = "698e";
defparam \inst3|acc[8] .operation_mode = "arithmetic";
defparam \inst3|acc[8] .output_mode = "reg_only";
defparam \inst3|acc[8] .register_cascade_mode = "off";
defparam \inst3|acc[8] .sum_lutc_input = "cin";
defparam \inst3|acc[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
cyclone_lcell \inst3|acc[9] (
// Equation(s):
// \inst3|acc [9] = DFFEAS(\inst5|DATA_OUT [9] $ (\inst3|acc [9] $ (((!\inst3|acc[5]~53  & \inst3|acc[8]~47 ) # (\inst3|acc[5]~53  & \inst3|acc[8]~47COUT1_102 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[9]~45  = CARRY((\inst5|DATA_OUT [9] & (!\inst3|acc [9] & !\inst3|acc[8]~47 )) # (!\inst5|DATA_OUT [9] & ((!\inst3|acc[8]~47 ) # (!\inst3|acc [9]))))
// \inst3|acc[9]~45COUT1_104  = CARRY((\inst5|DATA_OUT [9] & (!\inst3|acc [9] & !\inst3|acc[8]~47COUT1_102 )) # (!\inst5|DATA_OUT [9] & ((!\inst3|acc[8]~47COUT1_102 ) # (!\inst3|acc [9]))))

	.clk(\clk~combout ),
	.dataa(\inst5|DATA_OUT [9]),
	.datab(\inst3|acc [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[5]~53 ),
	.cin0(\inst3|acc[8]~47 ),
	.cin1(\inst3|acc[8]~47COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [9]),
	.cout(),
	.cout0(\inst3|acc[9]~45 ),
	.cout1(\inst3|acc[9]~45COUT1_104 ));
// synopsys translate_off
defparam \inst3|acc[9] .cin0_used = "true";
defparam \inst3|acc[9] .cin1_used = "true";
defparam \inst3|acc[9] .cin_used = "true";
defparam \inst3|acc[9] .lut_mask = "9617";
defparam \inst3|acc[9] .operation_mode = "arithmetic";
defparam \inst3|acc[9] .output_mode = "reg_only";
defparam \inst3|acc[9] .register_cascade_mode = "off";
defparam \inst3|acc[9] .sum_lutc_input = "cin";
defparam \inst3|acc[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
cyclone_lcell \inst3|acc[10] (
// Equation(s):
// \inst3|acc [10] = DFFEAS(\inst5|DATA_OUT [10] $ (\inst3|acc [10] $ ((!(!\inst3|acc[5]~53  & \inst3|acc[9]~45 ) # (\inst3|acc[5]~53  & \inst3|acc[9]~45COUT1_104 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[10]~43  = CARRY((\inst5|DATA_OUT [10] & ((\inst3|acc [10]) # (!\inst3|acc[9]~45COUT1_104 ))) # (!\inst5|DATA_OUT [10] & (\inst3|acc [10] & !\inst3|acc[9]~45COUT1_104 )))

	.clk(\clk~combout ),
	.dataa(\inst5|DATA_OUT [10]),
	.datab(\inst3|acc [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[5]~53 ),
	.cin0(\inst3|acc[9]~45 ),
	.cin1(\inst3|acc[9]~45COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [10]),
	.cout(\inst3|acc[10]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|acc[10] .cin0_used = "true";
defparam \inst3|acc[10] .cin1_used = "true";
defparam \inst3|acc[10] .cin_used = "true";
defparam \inst3|acc[10] .lut_mask = "698e";
defparam \inst3|acc[10] .operation_mode = "arithmetic";
defparam \inst3|acc[10] .output_mode = "reg_only";
defparam \inst3|acc[10] .register_cascade_mode = "off";
defparam \inst3|acc[10] .sum_lutc_input = "cin";
defparam \inst3|acc[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
cyclone_lcell \inst5|DATA_OUT[14] (
// Equation(s):
// \inst5|DATA_OUT [14] = DFFEAS((((\AD_IN~1 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[14] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[14] .operation_mode = "normal";
defparam \inst5|DATA_OUT[14] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[14] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[14] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
cyclone_lcell \inst5|DATA_OUT[13] (
// Equation(s):
// \inst5|DATA_OUT [13] = DFFEAS((((\AD_IN~2 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[13] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[13] .operation_mode = "normal";
defparam \inst5|DATA_OUT[13] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[13] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[13] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
cyclone_lcell \inst5|DATA_OUT[12] (
// Equation(s):
// \inst5|DATA_OUT [12] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , \AD_IN~3 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[12] .lut_mask = "0000";
defparam \inst5|DATA_OUT[12] .operation_mode = "normal";
defparam \inst5|DATA_OUT[12] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[12] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[12] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y5_N7
cyclone_lcell \inst5|DATA_OUT[11] (
// Equation(s):
// \inst5|DATA_OUT [11] = DFFEAS((((\AD_IN~4 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal1~5 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal1~5 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst5|DATA_OUT [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DATA_OUT[11] .lut_mask = "ff00";
defparam \inst5|DATA_OUT[11] .operation_mode = "normal";
defparam \inst5|DATA_OUT[11] .output_mode = "reg_only";
defparam \inst5|DATA_OUT[11] .register_cascade_mode = "off";
defparam \inst5|DATA_OUT[11] .sum_lutc_input = "datac";
defparam \inst5|DATA_OUT[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
cyclone_lcell \inst3|acc[11] (
// Equation(s):
// \inst3|acc [11] = DFFEAS(\inst5|DATA_OUT [11] $ (\inst3|acc [11] $ ((\inst3|acc[10]~43 ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[11]~41  = CARRY((\inst5|DATA_OUT [11] & (!\inst3|acc [11] & !\inst3|acc[10]~43 )) # (!\inst5|DATA_OUT [11] & ((!\inst3|acc[10]~43 ) # (!\inst3|acc [11]))))
// \inst3|acc[11]~41COUT1_106  = CARRY((\inst5|DATA_OUT [11] & (!\inst3|acc [11] & !\inst3|acc[10]~43 )) # (!\inst5|DATA_OUT [11] & ((!\inst3|acc[10]~43 ) # (!\inst3|acc [11]))))

	.clk(\clk~combout ),
	.dataa(\inst5|DATA_OUT [11]),
	.datab(\inst3|acc [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[10]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [11]),
	.cout(),
	.cout0(\inst3|acc[11]~41 ),
	.cout1(\inst3|acc[11]~41COUT1_106 ));
// synopsys translate_off
defparam \inst3|acc[11] .cin_used = "true";
defparam \inst3|acc[11] .lut_mask = "9617";
defparam \inst3|acc[11] .operation_mode = "arithmetic";
defparam \inst3|acc[11] .output_mode = "reg_only";
defparam \inst3|acc[11] .register_cascade_mode = "off";
defparam \inst3|acc[11] .sum_lutc_input = "cin";
defparam \inst3|acc[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
cyclone_lcell \inst3|acc[12] (
// Equation(s):
// \inst3|acc [12] = DFFEAS(\inst5|DATA_OUT [12] $ (\inst3|acc [12] $ ((!(!\inst3|acc[10]~43  & \inst3|acc[11]~41 ) # (\inst3|acc[10]~43  & \inst3|acc[11]~41COUT1_106 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[12]~39  = CARRY((\inst5|DATA_OUT [12] & ((\inst3|acc [12]) # (!\inst3|acc[11]~41 ))) # (!\inst5|DATA_OUT [12] & (\inst3|acc [12] & !\inst3|acc[11]~41 )))
// \inst3|acc[12]~39COUT1_108  = CARRY((\inst5|DATA_OUT [12] & ((\inst3|acc [12]) # (!\inst3|acc[11]~41COUT1_106 ))) # (!\inst5|DATA_OUT [12] & (\inst3|acc [12] & !\inst3|acc[11]~41COUT1_106 )))

	.clk(\clk~combout ),
	.dataa(\inst5|DATA_OUT [12]),
	.datab(\inst3|acc [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[10]~43 ),
	.cin0(\inst3|acc[11]~41 ),
	.cin1(\inst3|acc[11]~41COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [12]),
	.cout(),
	.cout0(\inst3|acc[12]~39 ),
	.cout1(\inst3|acc[12]~39COUT1_108 ));
// synopsys translate_off
defparam \inst3|acc[12] .cin0_used = "true";
defparam \inst3|acc[12] .cin1_used = "true";
defparam \inst3|acc[12] .cin_used = "true";
defparam \inst3|acc[12] .lut_mask = "698e";
defparam \inst3|acc[12] .operation_mode = "arithmetic";
defparam \inst3|acc[12] .output_mode = "reg_only";
defparam \inst3|acc[12] .register_cascade_mode = "off";
defparam \inst3|acc[12] .sum_lutc_input = "cin";
defparam \inst3|acc[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
cyclone_lcell \inst3|acc[13] (
// Equation(s):
// \inst3|acc [13] = DFFEAS(\inst3|acc [13] $ (\inst5|DATA_OUT [13] $ (((!\inst3|acc[10]~43  & \inst3|acc[12]~39 ) # (\inst3|acc[10]~43  & \inst3|acc[12]~39COUT1_108 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[13]~37  = CARRY((\inst3|acc [13] & (!\inst5|DATA_OUT [13] & !\inst3|acc[12]~39 )) # (!\inst3|acc [13] & ((!\inst3|acc[12]~39 ) # (!\inst5|DATA_OUT [13]))))
// \inst3|acc[13]~37COUT1_110  = CARRY((\inst3|acc [13] & (!\inst5|DATA_OUT [13] & !\inst3|acc[12]~39COUT1_108 )) # (!\inst3|acc [13] & ((!\inst3|acc[12]~39COUT1_108 ) # (!\inst5|DATA_OUT [13]))))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [13]),
	.datab(\inst5|DATA_OUT [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[10]~43 ),
	.cin0(\inst3|acc[12]~39 ),
	.cin1(\inst3|acc[12]~39COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [13]),
	.cout(),
	.cout0(\inst3|acc[13]~37 ),
	.cout1(\inst3|acc[13]~37COUT1_110 ));
// synopsys translate_off
defparam \inst3|acc[13] .cin0_used = "true";
defparam \inst3|acc[13] .cin1_used = "true";
defparam \inst3|acc[13] .cin_used = "true";
defparam \inst3|acc[13] .lut_mask = "9617";
defparam \inst3|acc[13] .operation_mode = "arithmetic";
defparam \inst3|acc[13] .output_mode = "reg_only";
defparam \inst3|acc[13] .register_cascade_mode = "off";
defparam \inst3|acc[13] .sum_lutc_input = "cin";
defparam \inst3|acc[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
cyclone_lcell \inst3|acc[14] (
// Equation(s):
// \inst3|acc [14] = DFFEAS(\inst5|DATA_OUT [14] $ (\inst3|acc [14] $ ((!(!\inst3|acc[10]~43  & \inst3|acc[13]~37 ) # (\inst3|acc[10]~43  & \inst3|acc[13]~37COUT1_110 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[14]~35  = CARRY((\inst5|DATA_OUT [14] & ((\inst3|acc [14]) # (!\inst3|acc[13]~37 ))) # (!\inst5|DATA_OUT [14] & (\inst3|acc [14] & !\inst3|acc[13]~37 )))
// \inst3|acc[14]~35COUT1_112  = CARRY((\inst5|DATA_OUT [14] & ((\inst3|acc [14]) # (!\inst3|acc[13]~37COUT1_110 ))) # (!\inst5|DATA_OUT [14] & (\inst3|acc [14] & !\inst3|acc[13]~37COUT1_110 )))

	.clk(\clk~combout ),
	.dataa(\inst5|DATA_OUT [14]),
	.datab(\inst3|acc [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[10]~43 ),
	.cin0(\inst3|acc[13]~37 ),
	.cin1(\inst3|acc[13]~37COUT1_110 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [14]),
	.cout(),
	.cout0(\inst3|acc[14]~35 ),
	.cout1(\inst3|acc[14]~35COUT1_112 ));
// synopsys translate_off
defparam \inst3|acc[14] .cin0_used = "true";
defparam \inst3|acc[14] .cin1_used = "true";
defparam \inst3|acc[14] .cin_used = "true";
defparam \inst3|acc[14] .lut_mask = "698e";
defparam \inst3|acc[14] .operation_mode = "arithmetic";
defparam \inst3|acc[14] .output_mode = "reg_only";
defparam \inst3|acc[14] .register_cascade_mode = "off";
defparam \inst3|acc[14] .sum_lutc_input = "cin";
defparam \inst3|acc[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
cyclone_lcell \inst3|acc[15] (
// Equation(s):
// \inst3|acc [15] = DFFEAS(\inst5|DATA_OUT [15] $ (\inst3|acc [15] $ (((!\inst3|acc[10]~43  & \inst3|acc[14]~35 ) # (\inst3|acc[10]~43  & \inst3|acc[14]~35COUT1_112 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[15]~33  = CARRY((\inst5|DATA_OUT [15] & (!\inst3|acc [15] & !\inst3|acc[14]~35COUT1_112 )) # (!\inst5|DATA_OUT [15] & ((!\inst3|acc[14]~35COUT1_112 ) # (!\inst3|acc [15]))))

	.clk(\clk~combout ),
	.dataa(\inst5|DATA_OUT [15]),
	.datab(\inst3|acc [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[10]~43 ),
	.cin0(\inst3|acc[14]~35 ),
	.cin1(\inst3|acc[14]~35COUT1_112 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [15]),
	.cout(\inst3|acc[15]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|acc[15] .cin0_used = "true";
defparam \inst3|acc[15] .cin1_used = "true";
defparam \inst3|acc[15] .cin_used = "true";
defparam \inst3|acc[15] .lut_mask = "9617";
defparam \inst3|acc[15] .operation_mode = "arithmetic";
defparam \inst3|acc[15] .output_mode = "reg_only";
defparam \inst3|acc[15] .register_cascade_mode = "off";
defparam \inst3|acc[15] .sum_lutc_input = "cin";
defparam \inst3|acc[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N3
cyclone_lcell \inst6|DATA_OUT[3] (
// Equation(s):
// \inst6|DATA_OUT [3] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~12 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~12 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[3] .lut_mask = "0000";
defparam \inst6|DATA_OUT[3] .operation_mode = "normal";
defparam \inst6|DATA_OUT[3] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[3] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[3] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N9
cyclone_lcell \inst6|DATA_OUT[2] (
// Equation(s):
// \inst6|DATA_OUT [2] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~13 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~13 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[2] .lut_mask = "0000";
defparam \inst6|DATA_OUT[2] .operation_mode = "normal";
defparam \inst6|DATA_OUT[2] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[2] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[2] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N0
cyclone_lcell \inst6|DATA_OUT[1] (
// Equation(s):
// \inst6|DATA_OUT [1] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~14 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~14 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[1] .lut_mask = "0000";
defparam \inst6|DATA_OUT[1] .operation_mode = "normal";
defparam \inst6|DATA_OUT[1] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[1] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[1] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N7
cyclone_lcell \inst6|DATA_OUT[0] (
// Equation(s):
// \inst6|DATA_OUT [0] = DFFEAS((((\AD_IN~15 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~15 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[0] .lut_mask = "ff00";
defparam \inst6|DATA_OUT[0] .operation_mode = "normal";
defparam \inst6|DATA_OUT[0] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[0] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[0] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
cyclone_lcell \inst3|acc[16] (
// Equation(s):
// \inst3|acc [16] = DFFEAS(\inst6|DATA_OUT [0] $ (\inst3|acc [16] $ ((!\inst3|acc[15]~33 ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[16]~31  = CARRY((\inst6|DATA_OUT [0] & ((\inst3|acc [16]) # (!\inst3|acc[15]~33 ))) # (!\inst6|DATA_OUT [0] & (\inst3|acc [16] & !\inst3|acc[15]~33 )))
// \inst3|acc[16]~31COUT1_114  = CARRY((\inst6|DATA_OUT [0] & ((\inst3|acc [16]) # (!\inst3|acc[15]~33 ))) # (!\inst6|DATA_OUT [0] & (\inst3|acc [16] & !\inst3|acc[15]~33 )))

	.clk(\clk~combout ),
	.dataa(\inst6|DATA_OUT [0]),
	.datab(\inst3|acc [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[15]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [16]),
	.cout(),
	.cout0(\inst3|acc[16]~31 ),
	.cout1(\inst3|acc[16]~31COUT1_114 ));
// synopsys translate_off
defparam \inst3|acc[16] .cin_used = "true";
defparam \inst3|acc[16] .lut_mask = "698e";
defparam \inst3|acc[16] .operation_mode = "arithmetic";
defparam \inst3|acc[16] .output_mode = "reg_only";
defparam \inst3|acc[16] .register_cascade_mode = "off";
defparam \inst3|acc[16] .sum_lutc_input = "cin";
defparam \inst3|acc[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
cyclone_lcell \inst3|acc[17] (
// Equation(s):
// \inst3|acc [17] = DFFEAS(\inst3|acc [17] $ (\inst6|DATA_OUT [1] $ (((!\inst3|acc[15]~33  & \inst3|acc[16]~31 ) # (\inst3|acc[15]~33  & \inst3|acc[16]~31COUT1_114 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[17]~29  = CARRY((\inst3|acc [17] & (!\inst6|DATA_OUT [1] & !\inst3|acc[16]~31 )) # (!\inst3|acc [17] & ((!\inst3|acc[16]~31 ) # (!\inst6|DATA_OUT [1]))))
// \inst3|acc[17]~29COUT1_116  = CARRY((\inst3|acc [17] & (!\inst6|DATA_OUT [1] & !\inst3|acc[16]~31COUT1_114 )) # (!\inst3|acc [17] & ((!\inst3|acc[16]~31COUT1_114 ) # (!\inst6|DATA_OUT [1]))))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [17]),
	.datab(\inst6|DATA_OUT [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[15]~33 ),
	.cin0(\inst3|acc[16]~31 ),
	.cin1(\inst3|acc[16]~31COUT1_114 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [17]),
	.cout(),
	.cout0(\inst3|acc[17]~29 ),
	.cout1(\inst3|acc[17]~29COUT1_116 ));
// synopsys translate_off
defparam \inst3|acc[17] .cin0_used = "true";
defparam \inst3|acc[17] .cin1_used = "true";
defparam \inst3|acc[17] .cin_used = "true";
defparam \inst3|acc[17] .lut_mask = "9617";
defparam \inst3|acc[17] .operation_mode = "arithmetic";
defparam \inst3|acc[17] .output_mode = "reg_only";
defparam \inst3|acc[17] .register_cascade_mode = "off";
defparam \inst3|acc[17] .sum_lutc_input = "cin";
defparam \inst3|acc[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
cyclone_lcell \inst3|acc[18] (
// Equation(s):
// \inst3|acc [18] = DFFEAS(\inst3|acc [18] $ (\inst6|DATA_OUT [2] $ ((!(!\inst3|acc[15]~33  & \inst3|acc[17]~29 ) # (\inst3|acc[15]~33  & \inst3|acc[17]~29COUT1_116 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[18]~27  = CARRY((\inst3|acc [18] & ((\inst6|DATA_OUT [2]) # (!\inst3|acc[17]~29 ))) # (!\inst3|acc [18] & (\inst6|DATA_OUT [2] & !\inst3|acc[17]~29 )))
// \inst3|acc[18]~27COUT1_118  = CARRY((\inst3|acc [18] & ((\inst6|DATA_OUT [2]) # (!\inst3|acc[17]~29COUT1_116 ))) # (!\inst3|acc [18] & (\inst6|DATA_OUT [2] & !\inst3|acc[17]~29COUT1_116 )))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [18]),
	.datab(\inst6|DATA_OUT [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[15]~33 ),
	.cin0(\inst3|acc[17]~29 ),
	.cin1(\inst3|acc[17]~29COUT1_116 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [18]),
	.cout(),
	.cout0(\inst3|acc[18]~27 ),
	.cout1(\inst3|acc[18]~27COUT1_118 ));
// synopsys translate_off
defparam \inst3|acc[18] .cin0_used = "true";
defparam \inst3|acc[18] .cin1_used = "true";
defparam \inst3|acc[18] .cin_used = "true";
defparam \inst3|acc[18] .lut_mask = "698e";
defparam \inst3|acc[18] .operation_mode = "arithmetic";
defparam \inst3|acc[18] .output_mode = "reg_only";
defparam \inst3|acc[18] .register_cascade_mode = "off";
defparam \inst3|acc[18] .sum_lutc_input = "cin";
defparam \inst3|acc[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
cyclone_lcell \inst3|acc[19] (
// Equation(s):
// \inst3|acc [19] = DFFEAS(\inst6|DATA_OUT [3] $ (\inst3|acc [19] $ (((!\inst3|acc[15]~33  & \inst3|acc[18]~27 ) # (\inst3|acc[15]~33  & \inst3|acc[18]~27COUT1_118 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[19]~25  = CARRY((\inst6|DATA_OUT [3] & (!\inst3|acc [19] & !\inst3|acc[18]~27 )) # (!\inst6|DATA_OUT [3] & ((!\inst3|acc[18]~27 ) # (!\inst3|acc [19]))))
// \inst3|acc[19]~25COUT1_120  = CARRY((\inst6|DATA_OUT [3] & (!\inst3|acc [19] & !\inst3|acc[18]~27COUT1_118 )) # (!\inst6|DATA_OUT [3] & ((!\inst3|acc[18]~27COUT1_118 ) # (!\inst3|acc [19]))))

	.clk(\clk~combout ),
	.dataa(\inst6|DATA_OUT [3]),
	.datab(\inst3|acc [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[15]~33 ),
	.cin0(\inst3|acc[18]~27 ),
	.cin1(\inst3|acc[18]~27COUT1_118 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [19]),
	.cout(),
	.cout0(\inst3|acc[19]~25 ),
	.cout1(\inst3|acc[19]~25COUT1_120 ));
// synopsys translate_off
defparam \inst3|acc[19] .cin0_used = "true";
defparam \inst3|acc[19] .cin1_used = "true";
defparam \inst3|acc[19] .cin_used = "true";
defparam \inst3|acc[19] .lut_mask = "9617";
defparam \inst3|acc[19] .operation_mode = "arithmetic";
defparam \inst3|acc[19] .output_mode = "reg_only";
defparam \inst3|acc[19] .register_cascade_mode = "off";
defparam \inst3|acc[19] .sum_lutc_input = "cin";
defparam \inst3|acc[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
cyclone_lcell \inst3|acc[20] (
// Equation(s):
// \inst3|acc [20] = DFFEAS(\inst6|DATA_OUT [4] $ (\inst3|acc [20] $ ((!(!\inst3|acc[15]~33  & \inst3|acc[19]~25 ) # (\inst3|acc[15]~33  & \inst3|acc[19]~25COUT1_120 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[20]~23  = CARRY((\inst6|DATA_OUT [4] & ((\inst3|acc [20]) # (!\inst3|acc[19]~25COUT1_120 ))) # (!\inst6|DATA_OUT [4] & (\inst3|acc [20] & !\inst3|acc[19]~25COUT1_120 )))

	.clk(\clk~combout ),
	.dataa(\inst6|DATA_OUT [4]),
	.datab(\inst3|acc [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[15]~33 ),
	.cin0(\inst3|acc[19]~25 ),
	.cin1(\inst3|acc[19]~25COUT1_120 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [20]),
	.cout(\inst3|acc[20]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|acc[20] .cin0_used = "true";
defparam \inst3|acc[20] .cin1_used = "true";
defparam \inst3|acc[20] .cin_used = "true";
defparam \inst3|acc[20] .lut_mask = "698e";
defparam \inst3|acc[20] .operation_mode = "arithmetic";
defparam \inst3|acc[20] .output_mode = "reg_only";
defparam \inst3|acc[20] .register_cascade_mode = "off";
defparam \inst3|acc[20] .sum_lutc_input = "cin";
defparam \inst3|acc[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N5
cyclone_lcell \inst6|DATA_OUT[7] (
// Equation(s):
// \inst6|DATA_OUT [7] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~8 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~8 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[7] .lut_mask = "0000";
defparam \inst6|DATA_OUT[7] .operation_mode = "normal";
defparam \inst6|DATA_OUT[7] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[7] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[7] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y4_N4
cyclone_lcell \inst6|DATA_OUT[6] (
// Equation(s):
// \inst6|DATA_OUT [6] = DFFEAS((((\AD_IN~9 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~9 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[6] .lut_mask = "ff00";
defparam \inst6|DATA_OUT[6] .operation_mode = "normal";
defparam \inst6|DATA_OUT[6] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[6] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[6] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N6
cyclone_lcell \inst6|DATA_OUT[5] (
// Equation(s):
// \inst6|DATA_OUT [5] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~10 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~10 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[5] .lut_mask = "0000";
defparam \inst6|DATA_OUT[5] .operation_mode = "normal";
defparam \inst6|DATA_OUT[5] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[5] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[5] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y4_N5
cyclone_lcell \inst3|acc[21] (
// Equation(s):
// \inst3|acc [21] = DFFEAS(\inst6|DATA_OUT [5] $ (\inst3|acc [21] $ ((\inst3|acc[20]~23 ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[21]~21  = CARRY((\inst6|DATA_OUT [5] & (!\inst3|acc [21] & !\inst3|acc[20]~23 )) # (!\inst6|DATA_OUT [5] & ((!\inst3|acc[20]~23 ) # (!\inst3|acc [21]))))
// \inst3|acc[21]~21COUT1_122  = CARRY((\inst6|DATA_OUT [5] & (!\inst3|acc [21] & !\inst3|acc[20]~23 )) # (!\inst6|DATA_OUT [5] & ((!\inst3|acc[20]~23 ) # (!\inst3|acc [21]))))

	.clk(\clk~combout ),
	.dataa(\inst6|DATA_OUT [5]),
	.datab(\inst3|acc [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[20]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [21]),
	.cout(),
	.cout0(\inst3|acc[21]~21 ),
	.cout1(\inst3|acc[21]~21COUT1_122 ));
// synopsys translate_off
defparam \inst3|acc[21] .cin_used = "true";
defparam \inst3|acc[21] .lut_mask = "9617";
defparam \inst3|acc[21] .operation_mode = "arithmetic";
defparam \inst3|acc[21] .output_mode = "reg_only";
defparam \inst3|acc[21] .register_cascade_mode = "off";
defparam \inst3|acc[21] .sum_lutc_input = "cin";
defparam \inst3|acc[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
cyclone_lcell \inst3|acc[22] (
// Equation(s):
// \inst3|acc [22] = DFFEAS(\inst3|acc [22] $ (\inst6|DATA_OUT [6] $ ((!(!\inst3|acc[20]~23  & \inst3|acc[21]~21 ) # (\inst3|acc[20]~23  & \inst3|acc[21]~21COUT1_122 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[22]~19  = CARRY((\inst3|acc [22] & ((\inst6|DATA_OUT [6]) # (!\inst3|acc[21]~21 ))) # (!\inst3|acc [22] & (\inst6|DATA_OUT [6] & !\inst3|acc[21]~21 )))
// \inst3|acc[22]~19COUT1_124  = CARRY((\inst3|acc [22] & ((\inst6|DATA_OUT [6]) # (!\inst3|acc[21]~21COUT1_122 ))) # (!\inst3|acc [22] & (\inst6|DATA_OUT [6] & !\inst3|acc[21]~21COUT1_122 )))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [22]),
	.datab(\inst6|DATA_OUT [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[20]~23 ),
	.cin0(\inst3|acc[21]~21 ),
	.cin1(\inst3|acc[21]~21COUT1_122 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [22]),
	.cout(),
	.cout0(\inst3|acc[22]~19 ),
	.cout1(\inst3|acc[22]~19COUT1_124 ));
// synopsys translate_off
defparam \inst3|acc[22] .cin0_used = "true";
defparam \inst3|acc[22] .cin1_used = "true";
defparam \inst3|acc[22] .cin_used = "true";
defparam \inst3|acc[22] .lut_mask = "698e";
defparam \inst3|acc[22] .operation_mode = "arithmetic";
defparam \inst3|acc[22] .output_mode = "reg_only";
defparam \inst3|acc[22] .register_cascade_mode = "off";
defparam \inst3|acc[22] .sum_lutc_input = "cin";
defparam \inst3|acc[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N7
cyclone_lcell \inst3|acc[23] (
// Equation(s):
// \inst3|acc [23] = DFFEAS(\inst3|acc [23] $ (\inst6|DATA_OUT [7] $ (((!\inst3|acc[20]~23  & \inst3|acc[22]~19 ) # (\inst3|acc[20]~23  & \inst3|acc[22]~19COUT1_124 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[23]~17  = CARRY((\inst3|acc [23] & (!\inst6|DATA_OUT [7] & !\inst3|acc[22]~19 )) # (!\inst3|acc [23] & ((!\inst3|acc[22]~19 ) # (!\inst6|DATA_OUT [7]))))
// \inst3|acc[23]~17COUT1_126  = CARRY((\inst3|acc [23] & (!\inst6|DATA_OUT [7] & !\inst3|acc[22]~19COUT1_124 )) # (!\inst3|acc [23] & ((!\inst3|acc[22]~19COUT1_124 ) # (!\inst6|DATA_OUT [7]))))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [23]),
	.datab(\inst6|DATA_OUT [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[20]~23 ),
	.cin0(\inst3|acc[22]~19 ),
	.cin1(\inst3|acc[22]~19COUT1_124 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [23]),
	.cout(),
	.cout0(\inst3|acc[23]~17 ),
	.cout1(\inst3|acc[23]~17COUT1_126 ));
// synopsys translate_off
defparam \inst3|acc[23] .cin0_used = "true";
defparam \inst3|acc[23] .cin1_used = "true";
defparam \inst3|acc[23] .cin_used = "true";
defparam \inst3|acc[23] .lut_mask = "9617";
defparam \inst3|acc[23] .operation_mode = "arithmetic";
defparam \inst3|acc[23] .output_mode = "reg_only";
defparam \inst3|acc[23] .register_cascade_mode = "off";
defparam \inst3|acc[23] .sum_lutc_input = "cin";
defparam \inst3|acc[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
cyclone_lcell \inst3|acc[24] (
// Equation(s):
// \inst3|acc [24] = DFFEAS(\inst6|DATA_OUT [8] $ (\inst3|acc [24] $ ((!(!\inst3|acc[20]~23  & \inst3|acc[23]~17 ) # (\inst3|acc[20]~23  & \inst3|acc[23]~17COUT1_126 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[24]~1  = CARRY((\inst6|DATA_OUT [8] & ((\inst3|acc [24]) # (!\inst3|acc[23]~17 ))) # (!\inst6|DATA_OUT [8] & (\inst3|acc [24] & !\inst3|acc[23]~17 )))
// \inst3|acc[24]~1COUT1_128  = CARRY((\inst6|DATA_OUT [8] & ((\inst3|acc [24]) # (!\inst3|acc[23]~17COUT1_126 ))) # (!\inst6|DATA_OUT [8] & (\inst3|acc [24] & !\inst3|acc[23]~17COUT1_126 )))

	.clk(\clk~combout ),
	.dataa(\inst6|DATA_OUT [8]),
	.datab(\inst3|acc [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[20]~23 ),
	.cin0(\inst3|acc[23]~17 ),
	.cin1(\inst3|acc[23]~17COUT1_126 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [24]),
	.cout(),
	.cout0(\inst3|acc[24]~1 ),
	.cout1(\inst3|acc[24]~1COUT1_128 ));
// synopsys translate_off
defparam \inst3|acc[24] .cin0_used = "true";
defparam \inst3|acc[24] .cin1_used = "true";
defparam \inst3|acc[24] .cin_used = "true";
defparam \inst3|acc[24] .lut_mask = "698e";
defparam \inst3|acc[24] .operation_mode = "arithmetic";
defparam \inst3|acc[24] .output_mode = "reg_only";
defparam \inst3|acc[24] .register_cascade_mode = "off";
defparam \inst3|acc[24] .sum_lutc_input = "cin";
defparam \inst3|acc[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N8
cyclone_lcell \inst6|DATA_OUT[9] (
// Equation(s):
// \inst6|DATA_OUT [9] = DFFEAS((((\AD_IN~6 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[9] .lut_mask = "ff00";
defparam \inst6|DATA_OUT[9] .operation_mode = "normal";
defparam \inst6|DATA_OUT[9] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[9] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[9] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N9
cyclone_lcell \inst3|acc[25] (
// Equation(s):
// \inst3|acc [25] = DFFEAS(\inst6|DATA_OUT [9] $ (\inst3|acc [25] $ (((!\inst3|acc[20]~23  & \inst3|acc[24]~1 ) # (\inst3|acc[20]~23  & \inst3|acc[24]~1COUT1_128 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[25]~3  = CARRY((\inst6|DATA_OUT [9] & (!\inst3|acc [25] & !\inst3|acc[24]~1COUT1_128 )) # (!\inst6|DATA_OUT [9] & ((!\inst3|acc[24]~1COUT1_128 ) # (!\inst3|acc [25]))))

	.clk(\clk~combout ),
	.dataa(\inst6|DATA_OUT [9]),
	.datab(\inst3|acc [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[20]~23 ),
	.cin0(\inst3|acc[24]~1 ),
	.cin1(\inst3|acc[24]~1COUT1_128 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [25]),
	.cout(\inst3|acc[25]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|acc[25] .cin0_used = "true";
defparam \inst3|acc[25] .cin1_used = "true";
defparam \inst3|acc[25] .cin_used = "true";
defparam \inst3|acc[25] .lut_mask = "9617";
defparam \inst3|acc[25] .operation_mode = "arithmetic";
defparam \inst3|acc[25] .output_mode = "reg_only";
defparam \inst3|acc[25] .register_cascade_mode = "off";
defparam \inst3|acc[25] .sum_lutc_input = "cin";
defparam \inst3|acc[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N8
cyclone_lcell \inst6|DATA_OUT[10] (
// Equation(s):
// \inst6|DATA_OUT [10] = DFFEAS((((\AD_IN~5 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[10] .lut_mask = "ff00";
defparam \inst6|DATA_OUT[10] .operation_mode = "normal";
defparam \inst6|DATA_OUT[10] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[10] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[10] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N0
cyclone_lcell \inst3|acc[26] (
// Equation(s):
// \inst3|acc [26] = DFFEAS(\inst3|acc [26] $ (\inst6|DATA_OUT [10] $ ((!\inst3|acc[25]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[26]~5  = CARRY((\inst3|acc [26] & ((\inst6|DATA_OUT [10]) # (!\inst3|acc[25]~3 ))) # (!\inst3|acc [26] & (\inst6|DATA_OUT [10] & !\inst3|acc[25]~3 )))
// \inst3|acc[26]~5COUT1_130  = CARRY((\inst3|acc [26] & ((\inst6|DATA_OUT [10]) # (!\inst3|acc[25]~3 ))) # (!\inst3|acc [26] & (\inst6|DATA_OUT [10] & !\inst3|acc[25]~3 )))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [26]),
	.datab(\inst6|DATA_OUT [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[25]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [26]),
	.cout(),
	.cout0(\inst3|acc[26]~5 ),
	.cout1(\inst3|acc[26]~5COUT1_130 ));
// synopsys translate_off
defparam \inst3|acc[26] .cin_used = "true";
defparam \inst3|acc[26] .lut_mask = "698e";
defparam \inst3|acc[26] .operation_mode = "arithmetic";
defparam \inst3|acc[26] .output_mode = "reg_only";
defparam \inst3|acc[26] .register_cascade_mode = "off";
defparam \inst3|acc[26] .sum_lutc_input = "cin";
defparam \inst3|acc[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N6
cyclone_lcell \inst6|DATA_OUT[11] (
// Equation(s):
// \inst6|DATA_OUT [11] = DFFEAS((((\AD_IN~4 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~4 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[11] .lut_mask = "ff00";
defparam \inst6|DATA_OUT[11] .operation_mode = "normal";
defparam \inst6|DATA_OUT[11] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[11] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[11] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N1
cyclone_lcell \inst3|acc[27] (
// Equation(s):
// \inst3|acc [27] = DFFEAS(\inst3|acc [27] $ (\inst6|DATA_OUT [11] $ (((!\inst3|acc[25]~3  & \inst3|acc[26]~5 ) # (\inst3|acc[25]~3  & \inst3|acc[26]~5COUT1_130 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[27]~7  = CARRY((\inst3|acc [27] & (!\inst6|DATA_OUT [11] & !\inst3|acc[26]~5 )) # (!\inst3|acc [27] & ((!\inst3|acc[26]~5 ) # (!\inst6|DATA_OUT [11]))))
// \inst3|acc[27]~7COUT1_132  = CARRY((\inst3|acc [27] & (!\inst6|DATA_OUT [11] & !\inst3|acc[26]~5COUT1_130 )) # (!\inst3|acc [27] & ((!\inst3|acc[26]~5COUT1_130 ) # (!\inst6|DATA_OUT [11]))))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [27]),
	.datab(\inst6|DATA_OUT [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[25]~3 ),
	.cin0(\inst3|acc[26]~5 ),
	.cin1(\inst3|acc[26]~5COUT1_130 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [27]),
	.cout(),
	.cout0(\inst3|acc[27]~7 ),
	.cout1(\inst3|acc[27]~7COUT1_132 ));
// synopsys translate_off
defparam \inst3|acc[27] .cin0_used = "true";
defparam \inst3|acc[27] .cin1_used = "true";
defparam \inst3|acc[27] .cin_used = "true";
defparam \inst3|acc[27] .lut_mask = "9617";
defparam \inst3|acc[27] .operation_mode = "arithmetic";
defparam \inst3|acc[27] .output_mode = "reg_only";
defparam \inst3|acc[27] .register_cascade_mode = "off";
defparam \inst3|acc[27] .sum_lutc_input = "cin";
defparam \inst3|acc[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N9
cyclone_lcell \inst6|DATA_OUT[12] (
// Equation(s):
// \inst6|DATA_OUT [12] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~3 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~3 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[12] .lut_mask = "0000";
defparam \inst6|DATA_OUT[12] .operation_mode = "normal";
defparam \inst6|DATA_OUT[12] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[12] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[12] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N2
cyclone_lcell \inst3|acc[28] (
// Equation(s):
// \inst3|acc [28] = DFFEAS(\inst6|DATA_OUT [12] $ (\inst3|acc [28] $ ((!(!\inst3|acc[25]~3  & \inst3|acc[27]~7 ) # (\inst3|acc[25]~3  & \inst3|acc[27]~7COUT1_132 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[28]~9  = CARRY((\inst6|DATA_OUT [12] & ((\inst3|acc [28]) # (!\inst3|acc[27]~7 ))) # (!\inst6|DATA_OUT [12] & (\inst3|acc [28] & !\inst3|acc[27]~7 )))
// \inst3|acc[28]~9COUT1_134  = CARRY((\inst6|DATA_OUT [12] & ((\inst3|acc [28]) # (!\inst3|acc[27]~7COUT1_132 ))) # (!\inst6|DATA_OUT [12] & (\inst3|acc [28] & !\inst3|acc[27]~7COUT1_132 )))

	.clk(\clk~combout ),
	.dataa(\inst6|DATA_OUT [12]),
	.datab(\inst3|acc [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[25]~3 ),
	.cin0(\inst3|acc[27]~7 ),
	.cin1(\inst3|acc[27]~7COUT1_132 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [28]),
	.cout(),
	.cout0(\inst3|acc[28]~9 ),
	.cout1(\inst3|acc[28]~9COUT1_134 ));
// synopsys translate_off
defparam \inst3|acc[28] .cin0_used = "true";
defparam \inst3|acc[28] .cin1_used = "true";
defparam \inst3|acc[28] .cin_used = "true";
defparam \inst3|acc[28] .lut_mask = "698e";
defparam \inst3|acc[28] .operation_mode = "arithmetic";
defparam \inst3|acc[28] .output_mode = "reg_only";
defparam \inst3|acc[28] .register_cascade_mode = "off";
defparam \inst3|acc[28] .sum_lutc_input = "cin";
defparam \inst3|acc[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N7
cyclone_lcell \inst6|DATA_OUT[13] (
// Equation(s):
// \inst6|DATA_OUT [13] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~2 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~2 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[13] .lut_mask = "0000";
defparam \inst6|DATA_OUT[13] .operation_mode = "normal";
defparam \inst6|DATA_OUT[13] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[13] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[13] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N3
cyclone_lcell \inst3|acc[29] (
// Equation(s):
// \inst3|acc [29] = DFFEAS(\inst6|DATA_OUT [13] $ (\inst3|acc [29] $ (((!\inst3|acc[25]~3  & \inst3|acc[28]~9 ) # (\inst3|acc[25]~3  & \inst3|acc[28]~9COUT1_134 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[29]~11  = CARRY((\inst6|DATA_OUT [13] & (!\inst3|acc [29] & !\inst3|acc[28]~9 )) # (!\inst6|DATA_OUT [13] & ((!\inst3|acc[28]~9 ) # (!\inst3|acc [29]))))
// \inst3|acc[29]~11COUT1_136  = CARRY((\inst6|DATA_OUT [13] & (!\inst3|acc [29] & !\inst3|acc[28]~9COUT1_134 )) # (!\inst6|DATA_OUT [13] & ((!\inst3|acc[28]~9COUT1_134 ) # (!\inst3|acc [29]))))

	.clk(\clk~combout ),
	.dataa(\inst6|DATA_OUT [13]),
	.datab(\inst3|acc [29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[25]~3 ),
	.cin0(\inst3|acc[28]~9 ),
	.cin1(\inst3|acc[28]~9COUT1_134 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [29]),
	.cout(),
	.cout0(\inst3|acc[29]~11 ),
	.cout1(\inst3|acc[29]~11COUT1_136 ));
// synopsys translate_off
defparam \inst3|acc[29] .cin0_used = "true";
defparam \inst3|acc[29] .cin1_used = "true";
defparam \inst3|acc[29] .cin_used = "true";
defparam \inst3|acc[29] .lut_mask = "9617";
defparam \inst3|acc[29] .operation_mode = "arithmetic";
defparam \inst3|acc[29] .output_mode = "reg_only";
defparam \inst3|acc[29] .register_cascade_mode = "off";
defparam \inst3|acc[29] .sum_lutc_input = "cin";
defparam \inst3|acc[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
cyclone_lcell \inst6|DATA_OUT[14] (
// Equation(s):
// \inst6|DATA_OUT [14] = DFFEAS(GND, GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , \AD_IN~1 , , , VCC)

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\AD_IN~1 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[14] .lut_mask = "0000";
defparam \inst6|DATA_OUT[14] .operation_mode = "normal";
defparam \inst6|DATA_OUT[14] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[14] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[14] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N4
cyclone_lcell \inst3|acc[30] (
// Equation(s):
// \inst3|acc [30] = DFFEAS(\inst3|acc [30] $ (\inst6|DATA_OUT [14] $ ((!(!\inst3|acc[25]~3  & \inst3|acc[29]~11 ) # (\inst3|acc[25]~3  & \inst3|acc[29]~11COUT1_136 )))), GLOBAL(\clk~combout ), VCC, , , , , , )
// \inst3|acc[30]~13  = CARRY((\inst3|acc [30] & ((\inst6|DATA_OUT [14]) # (!\inst3|acc[29]~11COUT1_136 ))) # (!\inst3|acc [30] & (\inst6|DATA_OUT [14] & !\inst3|acc[29]~11COUT1_136 )))

	.clk(\clk~combout ),
	.dataa(\inst3|acc [30]),
	.datab(\inst6|DATA_OUT [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[25]~3 ),
	.cin0(\inst3|acc[29]~11 ),
	.cin1(\inst3|acc[29]~11COUT1_136 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [30]),
	.cout(\inst3|acc[30]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|acc[30] .cin0_used = "true";
defparam \inst3|acc[30] .cin1_used = "true";
defparam \inst3|acc[30] .cin_used = "true";
defparam \inst3|acc[30] .lut_mask = "698e";
defparam \inst3|acc[30] .operation_mode = "arithmetic";
defparam \inst3|acc[30] .output_mode = "reg_only";
defparam \inst3|acc[30] .register_cascade_mode = "off";
defparam \inst3|acc[30] .sum_lutc_input = "cin";
defparam \inst3|acc[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
cyclone_lcell \inst6|DATA_OUT[15] (
// Equation(s):
// \inst6|DATA_OUT [15] = DFFEAS((((\AD_IN~0 ))), GLOBAL(\NWE~combout ), VCC, , \inst7|Equal2~0 , , , , )

	.clk(\NWE~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\AD_IN~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Equal2~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst6|DATA_OUT [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DATA_OUT[15] .lut_mask = "ff00";
defparam \inst6|DATA_OUT[15] .operation_mode = "normal";
defparam \inst6|DATA_OUT[15] .output_mode = "reg_only";
defparam \inst6|DATA_OUT[15] .register_cascade_mode = "off";
defparam \inst6|DATA_OUT[15] .sum_lutc_input = "datac";
defparam \inst6|DATA_OUT[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N5
cyclone_lcell \inst3|acc[31] (
// Equation(s):
// \inst3|acc [31] = DFFEAS((\inst3|acc [31] $ (\inst3|acc[30]~13  $ (\inst6|DATA_OUT [15]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst3|acc [31]),
	.datac(vcc),
	.datad(\inst6|DATA_OUT [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst3|acc[30]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|acc [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|acc[31] .cin_used = "true";
defparam \inst3|acc[31] .lut_mask = "c33c";
defparam \inst3|acc[31] .operation_mode = "normal";
defparam \inst3|acc[31] .output_mode = "reg_only";
defparam \inst3|acc[31] .register_cascade_mode = "off";
defparam \inst3|acc[31] .sum_lutc_input = "cin";
defparam \inst3|acc[31] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y7
cyclone_ram_block \inst1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst7|Equal0~0 ),
	.portbrewe(vcc),
	.clk0(\NWE~combout ),
	.clk1(\clk~combout ),
	.ena0(\inst7|Equal0~0 ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\AD_IN~15 ,\AD_IN~14 ,\AD_IN~13 ,\AD_IN~12 ,\AD_IN~11 ,\AD_IN~10 ,\AD_IN~9 ,\AD_IN~8 }),
	.portaaddr({\inst|ADDR [7],\inst|ADDR [6],\inst|ADDR [5],\inst|ADDR [4],\inst|ADDR [3],\inst|ADDR [2],\inst|ADDR [1],\inst|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr({\inst3|acc [31],\inst3|acc [30],\inst3|acc [29],\inst3|acc [28],\inst3|acc [27],\inst3|acc [26],\inst3|acc [25],\inst3|acc [24]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "cylon_1_ran:inst1|altsyncram:altsyncram_component|altsyncram_2jg1:auto_generated|ALTSYNCRAM";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 256;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \INT0~I (
	.datain(\inst4|rd_enable~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(INT0));
// synopsys translate_off
defparam \INT0~I .input_async_reset = "none";
defparam \INT0~I .input_power_up = "low";
defparam \INT0~I .input_register_mode = "none";
defparam \INT0~I .input_sync_reset = "none";
defparam \INT0~I .oe_async_reset = "none";
defparam \INT0~I .oe_power_up = "low";
defparam \INT0~I .oe_register_mode = "none";
defparam \INT0~I .oe_sync_reset = "none";
defparam \INT0~I .operation_mode = "output";
defparam \INT0~I .output_async_reset = "none";
defparam \INT0~I .output_power_up = "low";
defparam \INT0~I .output_register_mode = "none";
defparam \INT0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \wr_enable~I (
	.datain(!\inst4|wr_enable~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(wr_enable));
// synopsys translate_off
defparam \wr_enable~I .input_async_reset = "none";
defparam \wr_enable~I .input_power_up = "low";
defparam \wr_enable~I .input_register_mode = "none";
defparam \wr_enable~I .input_sync_reset = "none";
defparam \wr_enable~I .oe_async_reset = "none";
defparam \wr_enable~I .oe_power_up = "low";
defparam \wr_enable~I .oe_register_mode = "none";
defparam \wr_enable~I .oe_sync_reset = "none";
defparam \wr_enable~I .operation_mode = "output";
defparam \wr_enable~I .output_async_reset = "none";
defparam \wr_enable~I .output_power_up = "low";
defparam \wr_enable~I .output_register_mode = "none";
defparam \wr_enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \INT4~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(INT4));
// synopsys translate_off
defparam \INT4~I .input_async_reset = "none";
defparam \INT4~I .input_power_up = "low";
defparam \INT4~I .input_register_mode = "none";
defparam \INT4~I .input_sync_reset = "none";
defparam \INT4~I .oe_async_reset = "none";
defparam \INT4~I .oe_power_up = "low";
defparam \INT4~I .oe_register_mode = "none";
defparam \INT4~I .oe_sync_reset = "none";
defparam \INT4~I .operation_mode = "output";
defparam \INT4~I .output_async_reset = "none";
defparam \INT4~I .output_power_up = "low";
defparam \INT4~I .output_register_mode = "none";
defparam \INT4~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \adclk~I (
	.datain(\clk~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(adclk));
// synopsys translate_off
defparam \adclk~I .input_async_reset = "none";
defparam \adclk~I .input_power_up = "low";
defparam \adclk~I .input_register_mode = "none";
defparam \adclk~I .input_sync_reset = "none";
defparam \adclk~I .oe_async_reset = "none";
defparam \adclk~I .oe_power_up = "low";
defparam \adclk~I .oe_register_mode = "none";
defparam \adclk~I .oe_sync_reset = "none";
defparam \adclk~I .operation_mode = "output";
defparam \adclk~I .output_async_reset = "none";
defparam \adclk~I .output_power_up = "low";
defparam \adclk~I .output_register_mode = "none";
defparam \adclk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ADS930CLk~I (
	.datain(\inst10|altpll_component|_clk0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ADS930CLk));
// synopsys translate_off
defparam \ADS930CLk~I .input_async_reset = "none";
defparam \ADS930CLk~I .input_power_up = "low";
defparam \ADS930CLk~I .input_register_mode = "none";
defparam \ADS930CLk~I .input_sync_reset = "none";
defparam \ADS930CLk~I .oe_async_reset = "none";
defparam \ADS930CLk~I .oe_power_up = "low";
defparam \ADS930CLk~I .oe_register_mode = "none";
defparam \ADS930CLk~I .oe_sync_reset = "none";
defparam \ADS930CLk~I .operation_mode = "output";
defparam \ADS930CLk~I .output_async_reset = "none";
defparam \ADS930CLk~I .output_power_up = "low";
defparam \ADS930CLk~I .output_register_mode = "none";
defparam \ADS930CLk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \J1_DIN~I (
	.datain(\J7_DIN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(J1_DIN));
// synopsys translate_off
defparam \J1_DIN~I .input_async_reset = "none";
defparam \J1_DIN~I .input_power_up = "low";
defparam \J1_DIN~I .input_register_mode = "none";
defparam \J1_DIN~I .input_sync_reset = "none";
defparam \J1_DIN~I .oe_async_reset = "none";
defparam \J1_DIN~I .oe_power_up = "low";
defparam \J1_DIN~I .oe_register_mode = "none";
defparam \J1_DIN~I .oe_sync_reset = "none";
defparam \J1_DIN~I .operation_mode = "output";
defparam \J1_DIN~I .output_async_reset = "none";
defparam \J1_DIN~I .output_power_up = "low";
defparam \J1_DIN~I .output_register_mode = "none";
defparam \J1_DIN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \J1_SYNC~I (
	.datain(\J7_SYNC~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(J1_SYNC));
// synopsys translate_off
defparam \J1_SYNC~I .input_async_reset = "none";
defparam \J1_SYNC~I .input_power_up = "low";
defparam \J1_SYNC~I .input_register_mode = "none";
defparam \J1_SYNC~I .input_sync_reset = "none";
defparam \J1_SYNC~I .oe_async_reset = "none";
defparam \J1_SYNC~I .oe_power_up = "low";
defparam \J1_SYNC~I .oe_register_mode = "none";
defparam \J1_SYNC~I .oe_sync_reset = "none";
defparam \J1_SYNC~I .operation_mode = "output";
defparam \J1_SYNC~I .output_async_reset = "none";
defparam \J1_SYNC~I .output_power_up = "low";
defparam \J1_SYNC~I .output_register_mode = "none";
defparam \J1_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \J1_SCLk~I (
	.datain(\J7_SCLK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(J1_SCLk));
// synopsys translate_off
defparam \J1_SCLk~I .input_async_reset = "none";
defparam \J1_SCLk~I .input_power_up = "low";
defparam \J1_SCLk~I .input_register_mode = "none";
defparam \J1_SCLk~I .input_sync_reset = "none";
defparam \J1_SCLk~I .oe_async_reset = "none";
defparam \J1_SCLk~I .oe_power_up = "low";
defparam \J1_SCLk~I .oe_register_mode = "none";
defparam \J1_SCLk~I .oe_sync_reset = "none";
defparam \J1_SCLk~I .operation_mode = "output";
defparam \J1_SCLk~I .output_async_reset = "none";
defparam \J1_SCLk~I .output_power_up = "low";
defparam \J1_SCLk~I .output_register_mode = "none";
defparam \J1_SCLk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ADS930_DIN~I (
	.datain(\J7_DIN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ADS930_DIN));
// synopsys translate_off
defparam \ADS930_DIN~I .input_async_reset = "none";
defparam \ADS930_DIN~I .input_power_up = "low";
defparam \ADS930_DIN~I .input_register_mode = "none";
defparam \ADS930_DIN~I .input_sync_reset = "none";
defparam \ADS930_DIN~I .oe_async_reset = "none";
defparam \ADS930_DIN~I .oe_power_up = "low";
defparam \ADS930_DIN~I .oe_register_mode = "none";
defparam \ADS930_DIN~I .oe_sync_reset = "none";
defparam \ADS930_DIN~I .operation_mode = "output";
defparam \ADS930_DIN~I .output_async_reset = "none";
defparam \ADS930_DIN~I .output_power_up = "low";
defparam \ADS930_DIN~I .output_register_mode = "none";
defparam \ADS930_DIN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ADS930_SYNC~I (
	.datain(\ADS_SYNC~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ADS930_SYNC));
// synopsys translate_off
defparam \ADS930_SYNC~I .input_async_reset = "none";
defparam \ADS930_SYNC~I .input_power_up = "low";
defparam \ADS930_SYNC~I .input_register_mode = "none";
defparam \ADS930_SYNC~I .input_sync_reset = "none";
defparam \ADS930_SYNC~I .oe_async_reset = "none";
defparam \ADS930_SYNC~I .oe_power_up = "low";
defparam \ADS930_SYNC~I .oe_register_mode = "none";
defparam \ADS930_SYNC~I .oe_sync_reset = "none";
defparam \ADS930_SYNC~I .operation_mode = "output";
defparam \ADS930_SYNC~I .output_async_reset = "none";
defparam \ADS930_SYNC~I .output_power_up = "low";
defparam \ADS930_SYNC~I .output_register_mode = "none";
defparam \ADS930_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \ADS930_SCLK~I (
	.datain(\J7_SCLK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(ADS930_SCLK));
// synopsys translate_off
defparam \ADS930_SCLK~I .input_async_reset = "none";
defparam \ADS930_SCLK~I .input_power_up = "low";
defparam \ADS930_SCLK~I .input_register_mode = "none";
defparam \ADS930_SCLK~I .input_sync_reset = "none";
defparam \ADS930_SCLK~I .oe_async_reset = "none";
defparam \ADS930_SCLK~I .oe_power_up = "low";
defparam \ADS930_SCLK~I .oe_register_mode = "none";
defparam \ADS930_SCLK~I .oe_sync_reset = "none";
defparam \ADS930_SCLK~I .operation_mode = "output";
defparam \ADS930_SCLK~I .output_async_reset = "none";
defparam \ADS930_SCLK~I .output_power_up = "low";
defparam \ADS930_SCLK~I .output_register_mode = "none";
defparam \ADS930_SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \panduan_FIFOADIN~I (
	.datain(\inst7|Equal3~0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(panduan_FIFOADIN));
// synopsys translate_off
defparam \panduan_FIFOADIN~I .input_async_reset = "none";
defparam \panduan_FIFOADIN~I .input_power_up = "low";
defparam \panduan_FIFOADIN~I .input_register_mode = "none";
defparam \panduan_FIFOADIN~I .input_sync_reset = "none";
defparam \panduan_FIFOADIN~I .oe_async_reset = "none";
defparam \panduan_FIFOADIN~I .oe_power_up = "low";
defparam \panduan_FIFOADIN~I .oe_register_mode = "none";
defparam \panduan_FIFOADIN~I .oe_sync_reset = "none";
defparam \panduan_FIFOADIN~I .operation_mode = "output";
defparam \panduan_FIFOADIN~I .output_async_reset = "none";
defparam \panduan_FIFOADIN~I .output_power_up = "low";
defparam \panduan_FIFOADIN~I .output_register_mode = "none";
defparam \panduan_FIFOADIN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \rd_enable~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(rd_enable));
// synopsys translate_off
defparam \rd_enable~I .input_async_reset = "none";
defparam \rd_enable~I .input_power_up = "low";
defparam \rd_enable~I .input_register_mode = "none";
defparam \rd_enable~I .input_sync_reset = "none";
defparam \rd_enable~I .oe_async_reset = "none";
defparam \rd_enable~I .oe_power_up = "low";
defparam \rd_enable~I .oe_register_mode = "none";
defparam \rd_enable~I .oe_sync_reset = "none";
defparam \rd_enable~I .operation_mode = "output";
defparam \rd_enable~I .output_async_reset = "none";
defparam \rd_enable~I .output_power_up = "low";
defparam \rd_enable~I .output_register_mode = "none";
defparam \rd_enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \output[7]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(\output [7]));
// synopsys translate_off
defparam \output[7]~I .input_async_reset = "none";
defparam \output[7]~I .input_power_up = "low";
defparam \output[7]~I .input_register_mode = "none";
defparam \output[7]~I .input_sync_reset = "none";
defparam \output[7]~I .oe_async_reset = "none";
defparam \output[7]~I .oe_power_up = "low";
defparam \output[7]~I .oe_register_mode = "none";
defparam \output[7]~I .oe_sync_reset = "none";
defparam \output[7]~I .operation_mode = "output";
defparam \output[7]~I .output_async_reset = "none";
defparam \output[7]~I .output_power_up = "low";
defparam \output[7]~I .output_register_mode = "none";
defparam \output[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \output[6]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(\output [6]));
// synopsys translate_off
defparam \output[6]~I .input_async_reset = "none";
defparam \output[6]~I .input_power_up = "low";
defparam \output[6]~I .input_register_mode = "none";
defparam \output[6]~I .input_sync_reset = "none";
defparam \output[6]~I .oe_async_reset = "none";
defparam \output[6]~I .oe_power_up = "low";
defparam \output[6]~I .oe_register_mode = "none";
defparam \output[6]~I .oe_sync_reset = "none";
defparam \output[6]~I .operation_mode = "output";
defparam \output[6]~I .output_async_reset = "none";
defparam \output[6]~I .output_power_up = "low";
defparam \output[6]~I .output_register_mode = "none";
defparam \output[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \output[5]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(\output [5]));
// synopsys translate_off
defparam \output[5]~I .input_async_reset = "none";
defparam \output[5]~I .input_power_up = "low";
defparam \output[5]~I .input_register_mode = "none";
defparam \output[5]~I .input_sync_reset = "none";
defparam \output[5]~I .oe_async_reset = "none";
defparam \output[5]~I .oe_power_up = "low";
defparam \output[5]~I .oe_register_mode = "none";
defparam \output[5]~I .oe_sync_reset = "none";
defparam \output[5]~I .operation_mode = "output";
defparam \output[5]~I .output_async_reset = "none";
defparam \output[5]~I .output_power_up = "low";
defparam \output[5]~I .output_register_mode = "none";
defparam \output[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \output[4]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(\output [4]));
// synopsys translate_off
defparam \output[4]~I .input_async_reset = "none";
defparam \output[4]~I .input_power_up = "low";
defparam \output[4]~I .input_register_mode = "none";
defparam \output[4]~I .input_sync_reset = "none";
defparam \output[4]~I .oe_async_reset = "none";
defparam \output[4]~I .oe_power_up = "low";
defparam \output[4]~I .oe_register_mode = "none";
defparam \output[4]~I .oe_sync_reset = "none";
defparam \output[4]~I .operation_mode = "output";
defparam \output[4]~I .output_async_reset = "none";
defparam \output[4]~I .output_power_up = "low";
defparam \output[4]~I .output_register_mode = "none";
defparam \output[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \output[3]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(\output [3]));
// synopsys translate_off
defparam \output[3]~I .input_async_reset = "none";
defparam \output[3]~I .input_power_up = "low";
defparam \output[3]~I .input_register_mode = "none";
defparam \output[3]~I .input_sync_reset = "none";
defparam \output[3]~I .oe_async_reset = "none";
defparam \output[3]~I .oe_power_up = "low";
defparam \output[3]~I .oe_register_mode = "none";
defparam \output[3]~I .oe_sync_reset = "none";
defparam \output[3]~I .operation_mode = "output";
defparam \output[3]~I .output_async_reset = "none";
defparam \output[3]~I .output_power_up = "low";
defparam \output[3]~I .output_register_mode = "none";
defparam \output[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \output[2]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(\output [2]));
// synopsys translate_off
defparam \output[2]~I .input_async_reset = "none";
defparam \output[2]~I .input_power_up = "low";
defparam \output[2]~I .input_register_mode = "none";
defparam \output[2]~I .input_sync_reset = "none";
defparam \output[2]~I .oe_async_reset = "none";
defparam \output[2]~I .oe_power_up = "low";
defparam \output[2]~I .oe_register_mode = "none";
defparam \output[2]~I .oe_sync_reset = "none";
defparam \output[2]~I .operation_mode = "output";
defparam \output[2]~I .output_async_reset = "none";
defparam \output[2]~I .output_power_up = "low";
defparam \output[2]~I .output_register_mode = "none";
defparam \output[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \output[1]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(\output [1]));
// synopsys translate_off
defparam \output[1]~I .input_async_reset = "none";
defparam \output[1]~I .input_power_up = "low";
defparam \output[1]~I .input_register_mode = "none";
defparam \output[1]~I .input_sync_reset = "none";
defparam \output[1]~I .oe_async_reset = "none";
defparam \output[1]~I .oe_power_up = "low";
defparam \output[1]~I .oe_register_mode = "none";
defparam \output[1]~I .oe_sync_reset = "none";
defparam \output[1]~I .operation_mode = "output";
defparam \output[1]~I .output_async_reset = "none";
defparam \output[1]~I .output_power_up = "low";
defparam \output[1]~I .output_register_mode = "none";
defparam \output[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \output[0]~I (
	.datain(\inst1|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(\output [0]));
// synopsys translate_off
defparam \output[0]~I .input_async_reset = "none";
defparam \output[0]~I .input_power_up = "low";
defparam \output[0]~I .input_register_mode = "none";
defparam \output[0]~I .input_sync_reset = "none";
defparam \output[0]~I .oe_async_reset = "none";
defparam \output[0]~I .oe_power_up = "low";
defparam \output[0]~I .oe_register_mode = "none";
defparam \output[0]~I .oe_sync_reset = "none";
defparam \output[0]~I .operation_mode = "output";
defparam \output[0]~I .output_async_reset = "none";
defparam \output[0]~I .output_power_up = "low";
defparam \output[0]~I .output_register_mode = "none";
defparam \output[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
