Timing Analyzer report for fpga
Wed Jun  4 13:58:21 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'enet0_rx_clk_125m'
 16. Slow 1200mV 85C Model Setup: 'enet0_tx_clk_125m'
 17. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'enet0_rx_clk_125m'
 20. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 21. Slow 1200mV 85C Model Hold: 'enet0_tx_clk_125m'
 22. Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Metastability Summary
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Setup: 'enet0_rx_clk_125m'
 36. Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'enet0_tx_clk_125m'
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'enet0_rx_clk_125m'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'enet0_tx_clk_125m'
 43. Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 47. Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Metastability Summary
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'enet0_rx_clk_125m'
 55. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'enet0_tx_clk_125m'
 58. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 59. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'enet0_rx_clk_125m'
 61. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 62. Fast 1200mV 0C Model Hold: 'enet0_tx_clk_125m'
 63. Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'
 64. Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 66. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 67. Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Metastability Summary
 69. Multicorner Timing Analysis Summary
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths Summary
 82. Clock Status Summary
 83. Unconstrained Input Ports
 84. Unconstrained Output Ports
 85. Unconstrained Input Ports
 86. Unconstrained Output Ports
 87. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                             ;
+-----------------------+-------------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                      ;
; Revision Name         ; fpga                                                        ;
; Device Family         ; Cyclone IV E                                                ;
; Device Name           ; EP4CE115F29C7                                               ;
; Timing Models         ; Final                                                       ;
; Delay Model           ; Combined                                                    ;
; Rise/Fall Delays      ; Enabled                                                     ;
+-----------------------+-------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.54        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.2%      ;
;     Processor 3            ;   7.9%      ;
;     Processor 4            ;   4.6%      ;
;     Processors 5-12        ;   3.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; ../fpga.sdc   ; OK     ; Wed Jun  4 13:58:18 2025 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                      ; Source                                        ; Targets                                         ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+
; altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50                                    ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[0] } ;
; altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ; 50.00      ; 2         ; 5           ; 90.0  ;        ;           ;            ; false    ; CLOCK_50                                    ; altpll_component|auto_generated|pll1|inclk[0] ; { altpll_component|auto_generated|pll1|clk[1] } ;
; CLOCK_50                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { CLOCK_50 }                                    ;
; enet0_rx_clk_125m                           ; Base      ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { ENET0_RX_CLK }                                ;
; enet0_tx_clk_125m                           ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0]   ; { ENET0_GTX_CLK }                               ;
; enet1_rx_clk_125m                           ; Base      ; 8.000  ; 125.0 MHz ; 2.000 ; 6.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { ENET1_RX_CLK }                                ;
; enet1_tx_clk_125m                           ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0]   ; { ENET1_GTX_CLK }                               ;
; virt_enet0_rx_clk_125m                      ; Virtual   ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { }                                             ;
; virt_enet1_rx_clk_125m                      ; Virtual   ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                             ;                                               ; { }                                             ;
+---------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------+-----------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 139.31 MHz ; 139.31 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 160.93 MHz ; 160.93 MHz      ; enet0_rx_clk_125m                           ;      ;
; 202.02 MHz ; 202.02 MHz      ; CLOCK_50                                    ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 0.132  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 0.822  ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.859  ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.794  ; 0.000         ;
; CLOCK_50                                    ; 15.050 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.317 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.371 ; 0.000         ;
; CLOCK_50                                    ; 0.402 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.548 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.866 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 4.323  ; 0.000         ;
; CLOCK_50                                    ; 16.929 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                               ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 1.706 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 2.429 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.636 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.696 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.790 ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.646 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.132 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.226     ; 1.233      ;
; 0.342 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.227     ; 1.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.822 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 7.517      ;
; 0.853 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~portb_address_reg0 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.363     ; 6.782      ;
; 0.861 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 7.505      ;
; 0.877 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 7.026      ;
; 0.883 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 7.456      ;
; 0.894 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 7.472      ;
; 0.894 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.461      ;
; 0.923 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 6.980      ;
; 0.926 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.098     ; 6.974      ;
; 0.933 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 7.406      ;
; 0.941 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.414      ;
; 0.944 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.549     ; 6.505      ;
; 0.945 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.383      ;
; 0.958 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 7.381      ;
; 0.978 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 7.335      ;
; 0.992 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.363      ;
; 0.992 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.336      ;
; 0.993 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 7.346      ;
; 0.994 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~portb_address_reg0 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.365     ; 6.639      ;
; 1.003 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 7.336      ;
; 1.011 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 6.892      ;
; 1.015 ; fpga_core:core_inst|d[0]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 7.314      ;
; 1.026 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.302      ;
; 1.031 ; fpga_core:core_inst|d[1]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 7.298      ;
; 1.039 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.315      ; 7.274      ;
; 1.043 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.285      ;
; 1.055 ; fpga_core:core_inst|d[0]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.862      ;
; 1.065 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[26]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 7.274      ;
; 1.066 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.257      ;
; 1.070 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.322      ; 7.250      ;
; 1.076 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.332      ; 7.254      ;
; 1.087 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.241      ;
; 1.087 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.348      ; 7.259      ;
; 1.097 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.258      ;
; 1.105 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.250      ;
; 1.118 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[13]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 6.744      ;
; 1.125 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.322      ; 7.195      ;
; 1.127 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.196      ;
; 1.133 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.195      ;
; 1.136 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.781      ;
; 1.138 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.352      ; 7.212      ;
; 1.141 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.343      ; 7.200      ;
; 1.148 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.180      ;
; 1.150 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[15]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.164     ; 6.684      ;
; 1.153 ; fpga_core:core_inst|d[0]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 7.176      ;
; 1.154 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.343      ; 7.187      ;
; 1.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.172      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.755      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.755      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[25]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.755      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[15]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.755      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[26]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.164 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.762      ;
; 1.165 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 6.743      ;
; 1.169 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.342      ; 7.171      ;
; 1.171 ; fpga_core:core_inst|d[2]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.310      ; 7.137      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.746      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.746      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[25]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.746      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[15]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 6.746      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[26]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 6.753      ;
; 1.176 ; fpga_core:core_inst|d[1]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.741      ;
; 1.177 ; fpga_core:core_inst|d[0]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[15]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.740      ;
; 1.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[14]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.743      ;
; 1.180 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[0]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.322      ; 7.140      ;
; 1.184 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.095     ; 6.719      ;
; 1.185 ; fpga_core:core_inst|d[1]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.331      ; 7.144      ;
; 1.189 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.139      ;
; 1.189 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[1]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.742      ;
; 1.189 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.742      ;
; 1.189 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[17]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.742      ;
; 1.189 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[25]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.742      ;
; 1.189 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[33]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.742      ;
; 1.189 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[36]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.742      ;
; 1.189 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[41]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.742      ;
; 1.190 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[24]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.368      ; 7.176      ;
; 1.194 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.330      ; 7.134      ;
; 1.194 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.727      ;
; 1.194 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.727      ;
; 1.194 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.727      ;
; 1.194 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.727      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                             ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.859 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.878      ; 2.767      ;
; 0.884 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.878      ; 2.742      ;
; 0.889 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.911      ; 2.770      ;
; 0.944 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.962      ; 2.766      ;
; 0.946 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.911      ; 2.713      ;
; 0.955 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.914      ; 2.707      ;
; 0.967 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.962      ; 2.743      ;
; 0.978 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.996      ; 2.766      ;
; 1.033 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.996      ; 2.711      ;
; 1.042 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.999      ; 2.705      ;
; 1.786 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 6.135      ;
; 1.852 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.093     ; 6.053      ;
; 1.859 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.092     ; 6.047      ;
; 1.873 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.093     ; 6.032      ;
; 1.948 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.965      ;
; 2.002 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.911      ;
; 2.095 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.818      ;
; 2.178 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.743      ;
; 2.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.093     ; 5.724      ;
; 2.200 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.092     ; 5.706      ;
; 2.244 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.658      ;
; 2.282 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.092     ; 5.624      ;
; 2.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.603      ;
; 2.308 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.612      ;
; 2.317 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.600      ;
; 2.334 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.584      ;
; 2.341 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.577      ;
; 2.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.565      ;
; 2.365 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.552      ;
; 2.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.534      ;
; 2.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.534      ;
; 2.368 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.534      ;
; 2.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.537      ;
; 2.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.537      ;
; 2.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.537      ;
; 2.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.537      ;
; 2.373 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.537      ;
; 2.378 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.077     ; 5.543      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.531      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.531      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.531      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.531      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.531      ;
; 2.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.531      ;
; 2.388 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.523      ;
; 2.392 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.092     ; 5.514      ;
; 2.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.521      ;
; 2.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.521      ;
; 2.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.521      ;
; 2.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.521      ;
; 2.409 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.510      ;
; 2.410 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.501      ;
; 2.416 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.504      ;
; 2.420 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.493      ;
; 2.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.479      ;
; 2.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.479      ;
; 2.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.479      ;
; 2.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.482      ;
; 2.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.482      ;
; 2.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.482      ;
; 2.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.482      ;
; 2.428 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.482      ;
; 2.436 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.096     ; 5.466      ;
; 2.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.476      ;
; 2.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.476      ;
; 2.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.476      ;
; 2.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.476      ;
; 2.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.476      ;
; 2.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.476      ;
; 2.443 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.468      ;
; 2.452 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.466      ;
; 2.452 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.466      ;
; 2.452 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.466      ;
; 2.452 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.466      ;
; 2.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.446      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[11]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.504 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.407      ;
; 2.507 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.412      ;
; 2.509 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.081     ; 5.408      ;
; 2.528 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.080     ; 5.390      ;
; 2.546 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.373      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.095     ; 5.344      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.352      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.352      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.352      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[11]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.352      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.352      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.352      ;
; 2.559 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.087     ; 5.352      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                  ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 3.794 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.344      ;
; 3.817 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.321      ;
; 3.817 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.321      ;
; 3.825 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.313      ;
; 3.846 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.292      ;
; 3.848 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.290      ;
; 3.869 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.269      ;
; 3.869 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.269      ;
; 3.878 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.260      ;
; 3.901 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 4.158      ; 7.237      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.050 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 4.868      ;
; 15.425 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 4.387      ;
; 15.539 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.377      ;
; 15.544 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.372      ;
; 15.625 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.291      ;
; 15.667 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 4.134      ;
; 15.682 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 4.119      ;
; 15.800 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.107      ;
; 15.819 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 4.144      ;
; 15.822 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 4.094      ;
; 15.847 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 4.104      ;
; 15.850 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.057      ;
; 15.985 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 3.931      ;
; 16.010 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 3.791      ;
; 16.085 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 3.725      ;
; 16.090 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 3.720      ;
; 16.128 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 3.779      ;
; 16.199 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 3.611      ;
; 16.202 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 3.761      ;
; 16.219 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.588      ;
; 16.225 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.582      ;
; 16.233 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.574      ;
; 16.288 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 3.513      ;
; 16.327 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 3.474      ;
; 16.342 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.465      ;
; 16.368 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 3.442      ;
; 16.377 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.430      ;
; 16.432 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.188     ; 3.378      ;
; 16.502 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.305      ;
; 16.545 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.262      ;
; 16.564 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.243      ;
; 16.570 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.237      ;
; 16.578 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.229      ;
; 16.640 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 3.161      ;
; 16.661 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.146      ;
; 16.678 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.273      ;
; 16.687 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.120      ;
; 16.699 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 3.252      ;
; 16.722 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 3.085      ;
; 16.847 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 2.960      ;
; 16.875 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 2.932      ;
; 16.991 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.191     ; 2.816      ;
; 17.052 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 2.760      ;
; 17.083 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.880      ;
; 17.238 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 2.563      ;
; 17.247 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.671      ;
; 17.286 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 2.515      ;
; 17.336 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.582      ;
; 17.350 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.568      ;
; 17.367 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.551      ;
; 17.390 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.528      ;
; 17.410 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.508      ;
; 17.439 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.479      ;
; 17.470 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.448      ;
; 17.471 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.447      ;
; 17.515 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.403      ;
; 17.523 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.395      ;
; 17.524 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.394      ;
; 17.530 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.388      ;
; 17.544 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.374      ;
; 17.574 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.344      ;
; 17.590 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.197     ; 2.211      ;
; 17.598 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.320      ;
; 17.608 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.310      ;
; 17.625 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.294      ;
; 17.651 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.267      ;
; 17.656 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.262      ;
; 17.657 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.261      ;
; 17.664 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.254      ;
; 17.676 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.242      ;
; 17.678 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.240      ;
; 17.736 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.215      ;
; 17.757 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.162      ;
; 17.785 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.133      ;
; 17.788 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.130      ;
; 17.789 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.129      ;
; 17.801 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.118      ;
; 17.809 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 2.110      ;
; 17.889 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.029      ;
; 17.890 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.028      ;
; 17.938 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.981      ;
; 17.939 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.980      ;
; 18.003 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.916      ;
; 18.011 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.186     ; 1.801      ;
; 18.042 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.909      ;
; 18.047 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.871      ;
; 18.047 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.871      ;
; 18.048 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.870      ;
; 18.080 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.871      ;
; 18.105 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.813      ;
; 18.135 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.784      ;
; 18.141 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.777      ;
; 18.174 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.744      ;
; 18.176 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.743      ;
; 18.205 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.714      ;
; 18.206 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.713      ;
; 18.253 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.665      ;
; 18.261 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.658      ;
; 18.263 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 1.655      ;
; 18.265 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 1.654      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.317 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.971      ;
; 0.334 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.996      ;
; 0.336 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[8]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.006      ;
; 0.340 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.002      ;
; 0.343 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.001      ;
; 0.345 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.007      ;
; 0.345 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.007      ;
; 0.348 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[29]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.009      ;
; 0.349 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[22]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.011      ;
; 0.350 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.012      ;
; 0.351 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.013      ;
; 0.351 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.005      ;
; 0.352 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[5]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.014      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[3]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.024      ;
; 0.356 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.013      ;
; 0.356 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.018      ;
; 0.357 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[6]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.019      ;
; 0.357 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.018      ;
; 0.359 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[4]                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.031      ;
; 0.361 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[0]                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.033      ;
; 0.363 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.025      ;
; 0.367 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[5]                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.039      ;
; 0.369 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.030      ;
; 0.370 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.030      ;
; 0.372 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[9]                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.044      ;
; 0.372 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.033      ;
; 0.375 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[6]                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.044      ;
; 0.375 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.037      ;
; 0.375 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[4]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.037      ;
; 0.377 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.038      ;
; 0.377 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[28]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.038      ;
; 0.377 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[5]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.045      ;
; 0.379 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[31]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.040      ;
; 0.384 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[3]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.052      ;
; 0.385 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[3]                                                                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.054      ;
; 0.390 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_IDLE                                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_IDLE                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.674      ;
; 0.392 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a2~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.048      ;
; 0.395 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a2~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.051      ;
; 0.397 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[3]                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.069      ;
; 0.399 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[6]                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.060      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.055      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                       ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                         ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|valid_last                                                                                                                                              ; fpga_core:core_inst|valid_last                                                                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg.STATE_SUM_PAYLOAD                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg.STATE_SUM_PAYLOAD                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[1]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[1]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; debounce_switch:debounce_switch_inst|state[0]                                                                                                                               ; debounce_switch:debounce_switch_inst|state[0]                                                                                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.062      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_hdr_valid_reg                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_hdr_valid_reg                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|tx_state.0001                                                                                                                                           ; fpga_core:core_inst|tx_state.0001                                                                                                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.371 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.441      ; 1.034      ;
; 0.372 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.441      ; 1.035      ;
; 0.383 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.442      ; 1.047      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.446      ; 1.079      ;
; 0.425 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.441      ; 1.088      ;
; 0.429 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[4]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.698      ;
; 0.438 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.702      ;
; 0.439 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.446      ; 1.107      ;
; 0.440 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.704      ;
; 0.444 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.709      ;
; 0.455 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.720      ;
; 0.458 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.725      ;
; 0.461 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.725      ;
; 0.463 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.436      ; 1.121      ;
; 0.477 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.430      ; 1.129      ;
; 0.483 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.748      ;
; 0.483 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.748      ;
; 0.484 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.749      ;
; 0.484 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.749      ;
; 0.493 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.425      ; 1.140      ;
; 0.499 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.764      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.818      ;
; 0.553 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[2]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.819      ;
; 0.555 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.820      ;
; 0.557 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.821      ;
; 0.597 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.861      ;
; 0.599 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.863      ;
; 0.600 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.865      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.866      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.867      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.867      ;
; 0.604 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.868      ;
; 0.604 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.869      ;
; 0.605 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.445      ; 1.272      ;
; 0.605 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.869      ;
; 0.605 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.869      ;
; 0.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.876      ;
; 0.614 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.878      ;
; 0.641 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.906      ;
; 0.642 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.907      ;
; 0.643 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[6]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.912      ;
; 0.650 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.081      ; 0.917      ;
; 0.651 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.916      ;
; 0.652 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.461      ; 1.335      ;
; 0.652 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.917      ;
; 0.653 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.918      ;
; 0.656 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.921      ;
; 0.657 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.446      ; 1.325      ;
; 0.657 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.446      ; 1.326      ;
; 0.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.924      ;
; 0.663 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.928      ;
; 0.666 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.079      ; 0.931      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.437      ; 1.327      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.078      ; 0.932      ;
; 0.669 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.935      ;
; 0.669 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.080      ; 0.935      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.440 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.669      ;
; 0.443 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.711      ;
; 0.586 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.851      ;
; 0.647 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.650 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.915      ;
; 0.651 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.918      ;
; 0.651 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.918      ;
; 0.669 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.934      ;
; 0.671 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.937      ;
; 0.713 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.978      ;
; 0.782 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.015      ;
; 0.813 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.078      ;
; 0.831 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.097      ;
; 0.831 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.097      ;
; 0.832 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.098      ;
; 0.832 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.098      ;
; 0.833 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.099      ;
; 0.833 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.099      ;
; 0.925 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.158      ;
; 0.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.164      ;
; 0.937 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.202      ;
; 0.953 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.219      ;
; 0.953 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.219      ;
; 0.954 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.220      ;
; 0.954 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.220      ;
; 0.955 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.221      ;
; 0.955 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.221      ;
; 0.961 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.226      ;
; 0.962 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.228      ;
; 0.980 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.246      ;
; 0.989 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 1.038 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.304      ;
; 1.038 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.304      ;
; 1.039 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.305      ;
; 1.039 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.305      ;
; 1.040 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.306      ;
; 1.040 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.306      ;
; 1.045 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.311      ;
; 1.045 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.311      ;
; 1.046 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.312      ;
; 1.046 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.312      ;
; 1.047 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.047 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.313      ;
; 1.049 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.314      ;
; 1.051 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.316      ;
; 1.069 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.334      ;
; 1.075 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.340      ;
; 1.104 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.369      ;
; 1.112 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.378      ;
; 1.113 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.379      ;
; 1.113 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.379      ;
; 1.113 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.379      ;
; 1.114 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.379      ;
; 1.129 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.395      ;
; 1.136 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.402      ;
; 1.137 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.403      ;
; 1.146 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.411      ;
; 1.148 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.413      ;
; 1.208 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.186      ; 1.580      ;
; 1.217 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.483      ;
; 1.224 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.490      ;
; 1.233 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.499      ;
; 1.234 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.500      ;
; 1.234 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.500      ;
; 1.234 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.500      ;
; 1.257 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.523      ;
; 1.305 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.570      ;
; 1.311 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.576      ;
; 1.313 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.578      ;
; 1.317 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.550      ;
; 1.331 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.542      ;
; 1.337 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.603      ;
; 1.337 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.603      ;
; 1.337 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.603      ;
; 1.337 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.603      ;
; 1.356 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.622      ;
; 1.431 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.652      ;
; 1.439 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.672      ;
; 1.483 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.704      ;
; 1.515 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.781      ;
; 1.515 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.781      ;
; 1.515 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.781      ;
; 1.534 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.800      ;
; 1.534 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.800      ;
; 1.559 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.186      ; 1.931      ;
; 1.582 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.793      ;
; 1.627 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 1.838      ;
; 1.690 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.186      ; 2.062      ;
; 1.748 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.014      ;
; 1.823 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 2.034      ;
; 1.918 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.151      ;
; 2.074 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 2.285      ;
; 2.108 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.341      ;
; 2.139 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 2.350      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.548 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.017      ;
; 5.571 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.040      ;
; 5.579 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.048      ;
; 5.579 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.048      ;
; 5.598 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.067      ;
; 5.602 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.071      ;
; 5.621 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.090      ;
; 5.629 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.098      ;
; 5.629 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.098      ;
; 5.652 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 4.449      ; 7.121      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.866 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.145      ; 1.142      ;
; 6.967 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.145      ; 1.242      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.323 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|adc_valid_d                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 3.606      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.837 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.036     ; 3.125      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.936 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.027      ;
; 4.956 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.008      ;
; 4.956 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.008      ;
; 4.956 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.008      ;
; 4.956 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.008      ;
; 4.956 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.008      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.929 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.037      ;
; 16.929 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.037      ;
; 16.929 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.037      ;
; 16.929 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.037      ;
; 16.929 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 3.037      ;
; 17.034 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.887      ;
; 17.034 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.887      ;
; 17.034 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.887      ;
; 17.034 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.887      ;
; 17.034 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.887      ;
; 17.048 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.918      ;
; 17.048 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.918      ;
; 17.048 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.918      ;
; 17.048 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.918      ;
; 17.048 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.918      ;
; 17.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.794      ;
; 17.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.794      ;
; 17.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.794      ;
; 17.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.794      ;
; 17.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.794      ;
; 17.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.794      ;
; 17.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.794      ;
; 17.174 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.794      ;
; 17.247 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.719      ;
; 17.247 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.719      ;
; 17.247 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.719      ;
; 17.247 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.719      ;
; 17.247 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 2.719      ;
; 17.264 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.659      ;
; 17.264 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.659      ;
; 17.264 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.659      ;
; 17.264 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.659      ;
; 17.264 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.659      ;
; 17.264 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.659      ;
; 17.264 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.659      ;
; 17.264 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.659      ;
; 17.281 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.692      ;
; 17.281 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.692      ;
; 17.281 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.692      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.665      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.665      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.665      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.665      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.665      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.665      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.665      ;
; 17.303 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.665      ;
; 17.464 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.509      ;
; 17.464 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.509      ;
; 17.464 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.509      ;
; 17.506 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.462      ;
; 17.506 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.462      ;
; 17.506 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.462      ;
; 17.506 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.462      ;
; 17.506 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.462      ;
; 17.506 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.462      ;
; 17.506 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.462      ;
; 17.506 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 2.462      ;
; 17.711 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.262      ;
; 17.711 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.262      ;
; 17.711 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.025     ; 2.262      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.706 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.089      ;
; 1.706 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.089      ;
; 1.706 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.089      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.270      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.270      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.270      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.270      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.270      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.270      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.270      ;
; 1.893 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.270      ;
; 1.898 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.281      ;
; 1.898 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.281      ;
; 1.898 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.281      ;
; 2.034 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.417      ;
; 2.034 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.417      ;
; 2.034 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 2.417      ;
; 2.103 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.480      ;
; 2.103 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.480      ;
; 2.103 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.480      ;
; 2.103 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.480      ;
; 2.103 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.480      ;
; 2.103 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.480      ;
; 2.103 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.480      ;
; 2.103 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.480      ;
; 2.108 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.482      ;
; 2.108 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.482      ;
; 2.108 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.482      ;
; 2.108 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.482      ;
; 2.108 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.482      ;
; 2.226 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.600      ;
; 2.226 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.600      ;
; 2.226 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.600      ;
; 2.226 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.600      ;
; 2.226 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.600      ;
; 2.246 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.517      ;
; 2.246 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.517      ;
; 2.246 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.517      ;
; 2.246 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.517      ;
; 2.246 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.517      ;
; 2.246 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.517      ;
; 2.246 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.517      ;
; 2.246 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 2.517      ;
; 2.252 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.629      ;
; 2.252 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.629      ;
; 2.252 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.629      ;
; 2.252 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.629      ;
; 2.252 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.629      ;
; 2.252 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.629      ;
; 2.252 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.629      ;
; 2.252 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.629      ;
; 2.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.740      ;
; 2.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.740      ;
; 2.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.740      ;
; 2.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.740      ;
; 2.366 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.740      ;
; 2.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.725      ;
; 2.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.725      ;
; 2.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.725      ;
; 2.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.725      ;
; 2.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.725      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.429 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 2.788      ;
; 2.430 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 2.790      ;
; 2.430 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 2.790      ;
; 2.430 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 2.790      ;
; 2.430 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 2.790      ;
; 2.430 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 2.790      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.514 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.872      ;
; 2.965 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|adc_valid_d                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.138      ; 3.289      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 10.901 ns




+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                 ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 153.23 MHz ; 153.23 MHz      ; altpll_component|auto_generated|pll1|clk[0] ;      ;
; 175.69 MHz ; 175.69 MHz      ; enet0_rx_clk_125m                           ;      ;
; 221.48 MHz ; 221.48 MHz      ; CLOCK_50                                    ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[1] ; 0.273  ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.876  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.474  ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.088  ; 0.000         ;
; CLOCK_50                                    ; 15.485 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.329 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.354 ; 0.000         ;
; CLOCK_50                                    ; 0.355 ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.334 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.787 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 4.709  ; 0.000         ;
; CLOCK_50                                    ; 17.198 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 1.571 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 2.214 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.651 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.689 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.790 ; 0.000         ;
; enet0_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_tx_clk_125m                           ; 3.790 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.593 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.273 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.209     ; 1.147      ;
; 0.483 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.210     ; 1.194      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                                                                             ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.876 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.612      ; 2.485      ;
; 0.894 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.612      ; 2.467      ;
; 0.907 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.647      ; 2.489      ;
; 0.939 ; ENET0_RX_DATA[2]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.674      ; 2.484      ;
; 0.956 ; ENET0_RX_DV                                                                                                                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.674      ; 2.467      ;
; 0.959 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.647      ; 2.437      ;
; 0.964 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.650      ; 2.435      ;
; 0.972 ; ENET0_RX_DATA[0]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.708      ; 2.485      ;
; 1.022 ; ENET0_RX_DATA[1]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.708      ; 2.435      ;
; 1.027 ; ENET0_RX_DATA[3]                                                                                                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 2.711      ; 2.433      ;
; 2.308 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.622      ;
; 2.313 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.601      ;
; 2.345 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.570      ;
; 2.367 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.547      ;
; 2.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.459      ;
; 2.500 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.424      ;
; 2.590 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.334      ;
; 2.645 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.270      ;
; 2.671 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.085     ; 5.243      ;
; 2.675 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.255      ;
; 2.729 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]   ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.186      ;
; 2.776 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.135      ;
; 2.780 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.070     ; 5.149      ;
; 2.782 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.129      ;
; 2.822 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.084     ; 5.093      ;
; 2.828 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.099      ;
; 2.834 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.093      ;
; 2.860 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.067      ;
; 2.866 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.061      ;
; 2.867 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.069     ; 5.063      ;
; 2.873 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.051      ;
; 2.874 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.054      ;
; 2.880 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 5.048      ;
; 2.882 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                            ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.070     ; 5.047      ;
; 2.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.027      ;
; 2.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.027      ;
; 2.884 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.027      ;
; 2.886 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.035      ;
; 2.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.030      ;
; 2.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.030      ;
; 2.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.030      ;
; 2.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.030      ;
; 2.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.030      ;
; 2.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.021      ;
; 2.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.021      ;
; 2.890 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 5.021      ;
; 2.892 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.029      ;
; 2.896 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.024      ;
; 2.896 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.024      ;
; 2.896 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.024      ;
; 2.896 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.024      ;
; 2.896 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                              ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.079     ; 5.024      ;
; 2.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.026      ;
; 2.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.026      ;
; 2.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.026      ;
; 2.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.026      ;
; 2.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.026      ;
; 2.898 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.026      ;
; 2.904 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.020      ;
; 2.904 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.020      ;
; 2.904 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.020      ;
; 2.904 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.020      ;
; 2.904 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.020      ;
; 2.904 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.075     ; 5.020      ;
; 2.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.014      ;
; 2.913 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 5.008      ;
; 2.914 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.013      ;
; 2.914 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.013      ;
; 2.914 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.013      ;
; 2.914 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.013      ;
; 2.920 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.007      ;
; 2.920 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.007      ;
; 2.920 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.007      ;
; 2.920 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 5.007      ;
; 2.947 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.088     ; 4.964      ;
; 2.999 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.072     ; 4.928      ;
; 3.007 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 4.921      ;
; 3.013 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                                                                      ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.071     ; 4.915      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[11]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.016 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.905      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[11]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                                                                                         ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
; 3.022 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.078     ; 4.899      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.474 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 6.839      ;
; 1.499 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.412      ;
; 1.517 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~portb_address_reg0 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.316     ; 6.166      ;
; 1.522 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 6.791      ;
; 1.537 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.333      ; 6.795      ;
; 1.547 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 6.793      ;
; 1.552 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.503     ; 5.944      ;
; 1.557 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 6.353      ;
; 1.565 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.346      ;
; 1.566 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 6.747      ;
; 1.572 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 6.733      ;
; 1.577 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.334      ;
; 1.582 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.333      ; 6.750      ;
; 1.594 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.341      ; 6.746      ;
; 1.617 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 6.688      ;
; 1.625 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 6.688      ;
; 1.636 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 6.677      ;
; 1.638 ; fpga_core:core_inst|d[0]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.303      ; 6.664      ;
; 1.640 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~portb_address_reg0 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|query_response_error_reg ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.320     ; 6.039      ;
; 1.642 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.289      ; 6.646      ;
; 1.643 ; fpga_core:core_inst|d[0]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.282      ;
; 1.660 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 6.645      ;
; 1.666 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.333      ; 6.666      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[25]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[15]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[26]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.685 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.251      ;
; 1.688 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]                                                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[26]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 6.625      ;
; 1.688 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.241      ;
; 1.688 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.241      ;
; 1.688 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.241      ;
; 1.688 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.241      ;
; 1.690 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.289      ; 6.598      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[25]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[15]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[26]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.692 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.063     ; 6.244      ;
; 1.694 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.314      ; 6.619      ;
; 1.695 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.234      ;
; 1.695 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.234      ;
; 1.695 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.234      ;
; 1.695 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.070     ; 6.234      ;
; 1.698 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.299      ; 6.600      ;
; 1.701 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 6.604      ;
; 1.708 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.306      ; 6.597      ;
; 1.709 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[1]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.232      ;
; 1.709 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.232      ;
; 1.709 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[17]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.232      ;
; 1.709 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[25]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.232      ;
; 1.709 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[33]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.232      ;
; 1.709 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[36]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.232      ;
; 1.709 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[41]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.232      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.220      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.220      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.220      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.220      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[39]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.220      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[30]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.220      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[38]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.220      ;
; 1.710 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.220      ;
; 1.716 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[1]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.225      ;
; 1.716 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.225      ;
; 1.716 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[17]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.225      ;
; 1.716 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[25]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.225      ;
; 1.716 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[33]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.225      ;
; 1.716 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[36]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.225      ;
; 1.716 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[41]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.058     ; 6.225      ;
; 1.717 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.213      ;
; 1.717 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.213      ;
; 1.717 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.213      ;
; 1.717 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.213      ;
; 1.717 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[39]                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.213      ;
; 1.717 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[30]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.213      ;
; 1.717 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[38]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.213      ;
; 1.717 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 6.213      ;
; 1.719 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.297      ; 6.577      ;
; 1.719 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.316      ; 6.596      ;
; 1.722 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.189      ;
; 1.722 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[13]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 6.154      ;
; 1.723 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.333      ; 6.609      ;
; 1.735 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1]                                                                                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.191      ;
; 1.741 ; fpga_core:core_inst|d[2]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.284      ; 6.542      ;
; 1.743 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.296      ; 6.552      ;
; 1.746 ; fpga_core:core_inst|d[1]                                                                                                                                                                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.303      ; 6.556      ;
; 1.748 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]                                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 6.170      ;
; 1.748 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]                                                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[9]                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.183      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 4.088 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.460      ;
; 4.109 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.439      ;
; 4.109 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.439      ;
; 4.117 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.431      ;
; 4.127 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.421      ;
; 4.140 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.408      ;
; 4.153 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.395      ;
; 4.153 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.395      ;
; 4.162 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.386      ;
; 4.184 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 3.568      ; 6.364      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.443      ;
; 15.874 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 3.992      ;
; 15.901 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.025      ;
; 15.903 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.023      ;
; 16.062 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.864      ;
; 16.094 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.762      ;
; 16.104 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.752      ;
; 16.149 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.786      ;
; 16.149 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.777      ;
; 16.171 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.747      ;
; 16.212 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.744      ;
; 16.220 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.698      ;
; 16.383 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.543      ;
; 16.397 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.459      ;
; 16.457 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.478      ;
; 16.491 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 3.427      ;
; 16.498 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.366      ;
; 16.502 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.362      ;
; 16.544 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.320      ;
; 16.599 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.262      ;
; 16.617 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.244      ;
; 16.626 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.235      ;
; 16.678 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.178      ;
; 16.679 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.177      ;
; 16.717 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.144      ;
; 16.744 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.120      ;
; 16.752 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.109      ;
; 16.758 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.106      ;
; 16.851 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 3.010      ;
; 16.863 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.998      ;
; 16.886 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.975      ;
; 16.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 3.025      ;
; 16.938 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.923      ;
; 16.944 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.917      ;
; 16.972 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.889      ;
; 16.992 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 2.864      ;
; 17.021 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.935      ;
; 17.024 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.837      ;
; 17.066 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.795      ;
; 17.138 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.723      ;
; 17.150 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.711      ;
; 17.259 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.138     ; 2.602      ;
; 17.342 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.593      ;
; 17.369 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 2.497      ;
; 17.509 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.418      ;
; 17.529 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 2.327      ;
; 17.570 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 2.286      ;
; 17.587 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.340      ;
; 17.613 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.314      ;
; 17.635 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.292      ;
; 17.661 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.266      ;
; 17.691 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.236      ;
; 17.706 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.221      ;
; 17.713 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.214      ;
; 17.739 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.188      ;
; 17.745 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.182      ;
; 17.777 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.150      ;
; 17.779 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.148      ;
; 17.795 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.132      ;
; 17.809 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.118      ;
; 17.817 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.110      ;
; 17.832 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.095      ;
; 17.843 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 2.013      ;
; 17.853 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.074      ;
; 17.876 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 2.052      ;
; 17.890 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.037      ;
; 17.895 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.032      ;
; 17.895 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.032      ;
; 17.913 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.014      ;
; 17.925 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.002      ;
; 17.927 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.000      ;
; 17.938 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.018      ;
; 17.993 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.935      ;
; 18.008 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.919      ;
; 18.010 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.917      ;
; 18.011 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.916      ;
; 18.017 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.911      ;
; 18.039 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.889      ;
; 18.103 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.824      ;
; 18.104 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.823      ;
; 18.130 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.798      ;
; 18.131 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.797      ;
; 18.212 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.716      ;
; 18.240 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.687      ;
; 18.241 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.686      ;
; 18.241 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.686      ;
; 18.243 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.133     ; 1.623      ;
; 18.251 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.705      ;
; 18.279 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 1.677      ;
; 18.301 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.626      ;
; 18.313 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.614      ;
; 18.329 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.599      ;
; 18.363 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.564      ;
; 18.365 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.563      ;
; 18.373 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.555      ;
; 18.374 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.554      ;
; 18.430 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.497      ;
; 18.437 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.491      ;
; 18.441 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 1.486      ;
; 18.443 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 1.485      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.329 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.915      ;
; 0.338 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[8]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.939      ;
; 0.347 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[5]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.940      ;
; 0.347 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.939      ;
; 0.348 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.941      ;
; 0.349 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_IDLE                                    ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_IDLE                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.608      ;
; 0.349 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.941      ;
; 0.352 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.944      ;
; 0.353 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; debounce_switch:debounce_switch_inst|state[0]                                                                                                                               ; debounce_switch:debounce_switch_inst|state[0]                                                                                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.942      ;
; 0.353 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[3]                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.954      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                       ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                         ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|valid_last                                                                                                                                              ; fpga_core:core_inst|valid_last                                                                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                    ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|tx_state.0001                                                                                                                                           ; fpga_core:core_inst|tx_state.0001                                                                                                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg.STATE_SUM_PAYLOAD                                          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg.STATE_SUM_PAYLOAD                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[2]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg.STATE_IDLE                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg.STATE_IDLE                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[1]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[1]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|tx_state.0000                                                                                                                                           ; fpga_core:core_inst|tx_state.0000                                                                                                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[6]                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.947      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|temp_m_eth_payload_axis_tvalid_reg                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|state_reg.STATE_WRITE_HEADER                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|outgoing_ip_hdr_valid_reg                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_hdr_valid_reg                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|m_eth_hdr_valid_reg                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_ARP_QUERY                                                                                               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|state_reg.STATE_WAIT_PACKET                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|drop_packet_reg                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|arp_request_valid_reg                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_hdr_valid_reg                                                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_hdr_valid_reg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_response_valid_reg                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                       ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_frame_valid_reg                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_plen_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                                               ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|state_reg.STATE_IDLE                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_rx:udp_ip_rx_inst|hdr_ptr_reg[0]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_FCS                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg.STATE_IFG                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[11]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                             ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[10]                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[8]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[0]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_wr_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_tx_er_reg                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.608      ;
; 0.374 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.394      ; 0.969      ;
; 0.376 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.394      ; 0.971      ;
; 0.384 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.395      ; 0.980      ;
; 0.389 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.630      ;
; 0.391 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.632      ;
; 0.397 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[4]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.644      ;
; 0.406 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.647      ;
; 0.409 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.651      ;
; 0.413 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.399      ; 1.013      ;
; 0.416 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.657      ;
; 0.418 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.660      ;
; 0.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.665      ;
; 0.423 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.665      ;
; 0.425 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.394      ; 1.020      ;
; 0.430 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.399      ; 1.030      ;
; 0.447 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.688      ;
; 0.447 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.688      ;
; 0.447 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.688      ;
; 0.447 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.688      ;
; 0.454 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.388      ; 1.043      ;
; 0.457 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.699      ;
; 0.465 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.383      ; 1.049      ;
; 0.483 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.377      ; 1.061      ;
; 0.505 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.746      ;
; 0.507 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[2]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.750      ;
; 0.508 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.751      ;
; 0.542 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.783      ;
; 0.544 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.785      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.790      ;
; 0.549 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.790      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.794      ;
; 0.553 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.794      ;
; 0.563 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.805      ;
; 0.567 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.809      ;
; 0.582 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.398      ; 1.181      ;
; 0.586 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.827      ;
; 0.586 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.827      ;
; 0.587 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.828      ;
; 0.589 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.831      ;
; 0.592 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[6]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.833      ;
; 0.598 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.840      ;
; 0.599 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.072      ; 0.846      ;
; 0.606 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.848      ;
; 0.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.853      ;
; 0.611 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.852      ;
; 0.612 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.854      ;
; 0.612 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.070      ; 0.853      ;
; 0.613 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.855      ;
; 0.615 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.857      ;
; 0.615 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.857      ;
; 0.615 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.071      ; 0.857      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.355 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.387 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.597      ;
; 0.402 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.644      ;
; 0.402 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.644      ;
; 0.539 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.781      ;
; 0.591 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.594 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.836      ;
; 0.595 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.837      ;
; 0.598 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.840      ;
; 0.611 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.855      ;
; 0.652 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.894      ;
; 0.710 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.924      ;
; 0.731 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.973      ;
; 0.759 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.002      ;
; 0.760 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.003      ;
; 0.760 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.003      ;
; 0.761 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.004      ;
; 0.761 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.004      ;
; 0.762 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.005      ;
; 0.823 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.037      ;
; 0.857 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.071      ;
; 0.861 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.103      ;
; 0.867 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.110      ;
; 0.868 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.868 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.869 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.112      ;
; 0.869 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.112      ;
; 0.870 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.113      ;
; 0.874 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.116      ;
; 0.877 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.890 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.134      ;
; 0.908 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.150      ;
; 0.942 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.184      ;
; 0.943 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.185      ;
; 0.943 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.186      ;
; 0.944 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.187      ;
; 0.944 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.187      ;
; 0.945 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.188      ;
; 0.945 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.188      ;
; 0.946 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.189      ;
; 0.949 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.192      ;
; 0.950 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.193      ;
; 0.950 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.193      ;
; 0.951 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.194      ;
; 0.951 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.194      ;
; 0.952 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.195      ;
; 0.963 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.205      ;
; 0.967 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.209      ;
; 0.999 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.241      ;
; 1.008 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.250      ;
; 1.030 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.273      ;
; 1.030 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.273      ;
; 1.035 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.278      ;
; 1.049 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.291      ;
; 1.050 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.292      ;
; 1.116 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.359      ;
; 1.118 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.361      ;
; 1.118 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.361      ;
; 1.118 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.361      ;
; 1.118 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.361      ;
; 1.122 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.365      ;
; 1.138 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 1.442      ;
; 1.140 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.383      ;
; 1.174 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.416      ;
; 1.178 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.420      ;
; 1.179 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.421      ;
; 1.201 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.415      ;
; 1.204 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.429      ;
; 1.225 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.468      ;
; 1.225 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.468      ;
; 1.225 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.468      ;
; 1.225 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.468      ;
; 1.235 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.478      ;
; 1.274 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.509      ;
; 1.310 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.524      ;
; 1.342 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.577      ;
; 1.398 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.641      ;
; 1.398 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.641      ;
; 1.398 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.641      ;
; 1.408 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.651      ;
; 1.408 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.651      ;
; 1.430 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.655      ;
; 1.440 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.665      ;
; 1.482 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 1.786      ;
; 1.594 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 1.898      ;
; 1.595 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.837      ;
; 1.640 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.865      ;
; 1.741 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.955      ;
; 1.866 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.091      ;
; 1.924 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.149      ;
; 1.952 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.166      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                    ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.334 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.180      ;
; 5.357 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.203      ;
; 5.366 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.212      ;
; 5.366 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.212      ;
; 5.378 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.224      ;
; 5.392 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.238      ;
; 5.401 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.247      ;
; 5.409 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.255      ;
; 5.409 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.255      ;
; 5.430 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 3.826      ; 6.276      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.787 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.119      ; 1.024      ;
; 6.907 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.118      ; 1.142      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.709 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|adc_valid_d                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.057     ; 3.233      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.165 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.022     ; 2.812      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.250 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.021     ; 2.728      ;
; 5.253 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 2.726      ;
; 5.253 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 2.726      ;
; 5.253 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 2.726      ;
; 5.253 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 2.726      ;
; 5.253 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.020     ; 2.726      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                       ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.739      ;
; 17.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.739      ;
; 17.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.739      ;
; 17.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.739      ;
; 17.198 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.739      ;
; 17.304 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.633      ;
; 17.304 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.633      ;
; 17.304 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.633      ;
; 17.304 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.633      ;
; 17.304 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.633      ;
; 17.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.624      ;
; 17.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.624      ;
; 17.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.624      ;
; 17.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.624      ;
; 17.306 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.624      ;
; 17.400 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.539      ;
; 17.400 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.539      ;
; 17.400 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.539      ;
; 17.400 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.539      ;
; 17.400 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.539      ;
; 17.400 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.539      ;
; 17.400 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.539      ;
; 17.400 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.539      ;
; 17.474 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.463      ;
; 17.474 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.463      ;
; 17.474 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.463      ;
; 17.474 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.463      ;
; 17.474 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.463      ;
; 17.503 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.442      ;
; 17.503 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.442      ;
; 17.503 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.442      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.424      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.424      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.424      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.424      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.424      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.424      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.424      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.424      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.417      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.417      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.417      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.417      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.417      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.417      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.417      ;
; 17.515 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.417      ;
; 17.677 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.268      ;
; 17.677 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.268      ;
; 17.677 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.268      ;
; 17.688 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.251      ;
; 17.688 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.251      ;
; 17.688 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.251      ;
; 17.688 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.251      ;
; 17.688 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.251      ;
; 17.688 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.251      ;
; 17.688 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.251      ;
; 17.688 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.251      ;
; 17.878 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.067      ;
; 17.878 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.067      ;
; 17.878 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.067      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                       ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.571 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 1.885      ;
; 1.571 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 1.885      ;
; 1.571 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 1.885      ;
; 1.738 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.047      ;
; 1.738 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.047      ;
; 1.738 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.047      ;
; 1.738 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.047      ;
; 1.738 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.047      ;
; 1.738 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.047      ;
; 1.738 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.047      ;
; 1.738 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.047      ;
; 1.743 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 2.057      ;
; 1.743 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 2.057      ;
; 1.743 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 2.057      ;
; 1.898 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 2.212      ;
; 1.898 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 2.212      ;
; 1.898 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.143      ; 2.212      ;
; 1.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.240      ;
; 1.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.240      ;
; 1.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.240      ;
; 1.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.240      ;
; 1.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.240      ;
; 1.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.240      ;
; 1.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.240      ;
; 1.931 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.240      ;
; 1.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.240      ;
; 1.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.240      ;
; 1.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.240      ;
; 1.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.240      ;
; 1.934 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.240      ;
; 2.044 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.291      ;
; 2.044 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.291      ;
; 2.044 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.291      ;
; 2.044 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.291      ;
; 2.044 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.291      ;
; 2.044 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.291      ;
; 2.044 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.291      ;
; 2.044 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.291      ;
; 2.077 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.383      ;
; 2.077 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.383      ;
; 2.077 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.383      ;
; 2.077 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.383      ;
; 2.077 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.383      ;
; 2.086 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.395      ;
; 2.086 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.395      ;
; 2.086 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.395      ;
; 2.086 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.395      ;
; 2.086 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.395      ;
; 2.086 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.395      ;
; 2.086 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.395      ;
; 2.086 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.138      ; 2.395      ;
; 2.221 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.527      ;
; 2.221 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.527      ;
; 2.221 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.527      ;
; 2.221 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.527      ;
; 2.221 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 2.527      ;
; 2.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.479      ;
; 2.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.479      ;
; 2.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.479      ;
; 2.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.479      ;
; 2.235 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.479      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.214 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.550      ;
; 2.214 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.550      ;
; 2.214 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.550      ;
; 2.214 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.550      ;
; 2.214 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.165      ; 2.550      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.230 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.565      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.322 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.656      ;
; 2.753 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|adc_valid_d                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 3.051      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.360 ns




+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; enet0_rx_clk_125m                           ; 0.519  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 1.092  ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 4.376  ; 0.000         ;
; enet0_tx_clk_125m                           ; 5.297  ; 0.000         ;
; CLOCK_50                                    ; 17.522 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 0.124 ; 0.000         ;
; enet0_rx_clk_125m                           ; 0.157 ; 0.000         ;
; CLOCK_50                                    ; 0.182 ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.321 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 6.392 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; altpll_component|auto_generated|pll1|clk[0] ; 6.020  ; 0.000         ;
; CLOCK_50                                    ; 18.425 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.802 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 1.122 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; enet0_rx_clk_125m                           ; 3.379 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[0] ; 3.752 ; 0.000         ;
; altpll_component|auto_generated|pll1|clk[1] ; 3.819 ; 0.000         ;
; enet0_tx_clk_125m                           ; 4.000 ; 0.000         ;
; enet1_rx_clk_125m                           ; 4.000 ; 0.000         ;
; enet1_tx_clk_125m                           ; 4.000 ; 0.000         ;
; CLOCK_50                                    ; 9.264 ; 0.000         ;
+---------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                              ; Launch Clock           ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+
; 0.519 ; ENET0_RX_DATA[2]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.506      ; 1.724      ;
; 0.527 ; ENET0_RX_DV                                                                                                                                                                                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.506      ; 1.716      ;
; 0.547 ; ENET0_RX_DATA[0]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.539      ; 1.729      ;
; 0.585 ; ENET0_RX_DATA[1]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.539      ; 1.691      ;
; 0.587 ; ENET0_RX_DATA[3]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.541      ; 1.691      ;
; 0.907 ; ENET0_RX_DATA[2]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.893      ; 1.723      ;
; 0.914 ; ENET0_RX_DV                                                                                                                                                                                                                                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.893      ; 1.716      ;
; 0.941 ; ENET0_RX_DATA[0]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.928      ; 1.724      ;
; 0.977 ; ENET0_RX_DATA[1]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.928      ; 1.688      ;
; 0.977 ; ENET0_RX_DATA[3]                                                                                                                                                                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; virt_enet0_rx_clk_125m ; enet0_rx_clk_125m ; 2.000        ; 1.929      ; 1.689      ;
; 3.179 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.375      ;
; 3.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.373      ;
; 3.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.431     ; 0.375      ;
; 3.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.431     ; 0.374      ;
; 3.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 4.000        ; -0.433     ; 0.372      ;
; 4.885 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 3.048      ;
; 4.887 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 3.062      ;
; 4.893 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 3.040      ;
; 4.964 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[7]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 2.978      ;
; 4.966 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.053     ; 2.968      ;
; 4.971 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 2.971      ;
; 5.063 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 2.879      ;
; 5.077 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.872      ;
; 5.109 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.053     ; 2.825      ;
; 5.124 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.054     ; 2.809      ;
; 5.151 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]                                                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.053     ; 2.783      ;
; 5.152 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.779      ;
; 5.164 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.767      ;
; 5.165 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.783      ;
; 5.179 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.053     ; 2.755      ;
; 5.180 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.766      ;
; 5.186 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.759      ;
; 5.191 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26]                                                                               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.045     ; 2.751      ;
; 5.194 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.752      ;
; 5.200 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[6]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.042     ; 2.745      ;
; 5.210 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[2]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.038     ; 2.739      ;
; 5.228 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.703      ;
; 5.228 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.703      ;
; 5.228 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.703      ;
; 5.233 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[7]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tuser_reg                                                                             ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.039     ; 2.715      ;
; 5.235 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.712      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.701      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.701      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.701      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.701      ;
; 5.238 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.701      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.705      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.705      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.705      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.705      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.705      ;
; 5.239 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.705      ;
; 5.249 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.697      ;
; 5.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[2]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.681      ;
; 5.254 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.692      ;
; 5.254 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.692      ;
; 5.254 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.692      ;
; 5.254 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.692      ;
; 5.255 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[8]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.691      ;
; 5.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.685      ;
; 5.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.670      ;
; 5.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[0]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.670      ;
; 5.261 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[3]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.056     ; 2.670      ;
; 5.268 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.040     ; 2.679      ;
; 5.269 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.677      ;
; 5.270 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.670      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.668      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.668      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.668      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.668      ;
; 5.271 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                                                                               ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.048     ; 2.668      ;
; 5.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.672      ;
; 5.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.672      ;
; 5.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.672      ;
; 5.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.672      ;
; 5.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.672      ;
; 5.272 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                                                                ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.043     ; 2.672      ;
; 5.278 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[11]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.662      ;
; 5.280 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.660      ;
; 5.281 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.121      ; 2.849      ;
; 5.281 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.118      ; 2.846      ;
; 5.281 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.118      ; 2.846      ;
; 5.284 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_datain_reg0                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.126      ; 2.851      ;
; 5.284 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_we_reg                                                       ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.123      ; 2.848      ;
; 5.284 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; 0.123      ; 2.848      ;
; 5.285 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[10]                                                                                                                 ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.655      ;
; 5.290 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[5]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                  ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.041     ; 2.656      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[8]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[9]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[10]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[11]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[12]                                                                                                          ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[3]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[2]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[1]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[0]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[4]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[5]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[6]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
; 5.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[7]                                                                                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_commit_reg[7]                                                                                                           ; enet0_rx_clk_125m      ; enet0_rx_clk_125m ; 8.000        ; -0.047     ; 2.649      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.092 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.131     ; 0.575      ;
; 1.187 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2.000        ; -0.131     ; 0.621      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 4.376 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.169      ; 3.780      ;
; 4.381 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 3.765      ;
; 4.392 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 3.754      ;
; 4.424 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 3.722      ;
; 4.430 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.169      ; 3.726      ;
; 4.432 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[9]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 3.714      ;
; 4.449 ; fpga_core:core_inst|d[1]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 3.685      ;
; 4.457 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 3.689      ;
; 4.460 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[6]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.051     ; 3.476      ;
; 4.468 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 3.668      ;
; 4.470 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 3.676      ;
; 4.482 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[7]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.051     ; 3.454      ;
; 4.485 ; fpga_core:core_inst|d[0]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 3.649      ;
; 4.491 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.051     ; 3.445      ;
; 4.510 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 3.427      ;
; 4.514 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 3.612      ;
; 4.520 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 3.616      ;
; 4.525 ; fpga_core:core_inst|d[1]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 3.609      ;
; 4.531 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.616      ;
; 4.540 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[1] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[9] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.146      ; 3.593      ;
; 4.541 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[3] ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst|hdr_sum_reg[7] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.269     ; 3.177      ;
; 4.542 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[26]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 3.604      ;
; 4.544 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.150      ; 3.593      ;
; 4.544 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.150      ; 3.593      ;
; 4.544 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 3.592      ;
; 4.547 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 3.579      ;
; 4.550 ; fpga_core:core_inst|d[2]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.138      ; 3.575      ;
; 4.550 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.597      ;
; 4.555 ; fpga_core:core_inst|d[2]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.128      ; 3.560      ;
; 4.557 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|ip_dest_ip_reg[19]          ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[27]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.165      ; 3.595      ;
; 4.559 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.143      ; 3.571      ;
; 4.560 ; fpga_core:core_inst|d[1]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[15]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.385      ;
; 4.560 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[2]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 3.566      ;
; 4.561 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[4]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.150      ; 3.576      ;
; 4.561 ; fpga_core:core_inst|d[0]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[25]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 3.573      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[25]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[15]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[26]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.562 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.393      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[17]            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.380      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[25]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[4]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[44]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[15]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[42]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[26]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[4]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[12]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[20]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[28]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.563 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[44]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.032     ; 3.392      ;
; 4.564 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.383      ;
; 4.564 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.383      ;
; 4.564 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.383      ;
; 4.564 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.383      ;
; 4.565 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.153      ; 3.575      ;
; 4.565 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[7]          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.382      ;
; 4.565 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[47]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.382      ;
; 4.565 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[7]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.382      ;
; 4.565 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[31]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.382      ;
; 4.566 ; fpga_core:core_inst|d[2]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.128      ; 3.549      ;
; 4.567 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[31]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.171      ; 3.591      ;
; 4.568 ; fpga_core:core_inst|d[1]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[21]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.148      ; 3.567      ;
; 4.568 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[17]            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 3.365      ;
; 4.572 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.161      ; 3.576      ;
; 4.573 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[29]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.150      ; 3.564      ;
; 4.574 ; fpga_core:core_inst|d[1]                                                                                                           ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[16]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 3.370      ;
; 4.575 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.374      ;
; 4.575 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.374      ;
; 4.575 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.374      ;
; 4.575 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.374      ;
; 4.575 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[39]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.374      ;
; 4.575 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[30]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.374      ;
; 4.575 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[38]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.374      ;
; 4.575 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.374      ;
; 4.576 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[23]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.373      ;
; 4.576 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[31]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.373      ;
; 4.576 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[11]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.373      ;
; 4.576 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[27]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.373      ;
; 4.576 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[39]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.373      ;
; 4.576 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[30]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.373      ;
; 4.576 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[38]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.373      ;
; 4.576 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[2]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_eth_dest_mac_reg[34]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.038     ; 3.373      ;
; 4.577 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[0]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[5]             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.051     ; 3.359      ;
; 4.577 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[3]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[28]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.150      ; 3.560      ;
; 4.579 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[17]            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.054     ; 3.354      ;
; 4.579 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[1]             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[15]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 3.368      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[12]            ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|checksum_reg[30]            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.161      ; 3.565      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[1]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.378      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[9]               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.378      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[17]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.378      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[25]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.378      ;
; 4.583 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_request_timer_reg[0]              ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|outgoing_arp_tha_reg[33]              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.026     ; 3.378      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'enet0_tx_clk_125m'                                                                                                                                   ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 5.297 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.054      ;
; 5.299 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.052      ;
; 5.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.030      ;
; 5.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.030      ;
; 5.324 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.027      ;
; 5.324 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.027      ;
; 5.328 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.023      ;
; 5.331 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 4.020      ;
; 5.354 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 3.997      ;
; 5.356 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; 8.000        ; 2.371      ; 3.995      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.522 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.425      ;
; 17.782 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.110      ;
; 17.832 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.113      ;
; 17.835 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.110      ;
; 17.848 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.097      ;
; 17.904 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.981      ;
; 17.916 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.969      ;
; 17.917 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 2.023      ;
; 17.959 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.986      ;
; 17.968 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.995      ;
; 17.975 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.965      ;
; 17.977 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.986      ;
; 18.023 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.922      ;
; 18.054 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 1.836      ;
; 18.058 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 1.832      ;
; 18.064 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.821      ;
; 18.071 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.892      ;
; 18.077 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.863      ;
; 18.124 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.764      ;
; 18.135 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.753      ;
; 18.136 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.752      ;
; 18.181 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 1.709      ;
; 18.184 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.701      ;
; 18.201 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 1.689      ;
; 18.201 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.687      ;
; 18.204 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.684      ;
; 18.245 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.640      ;
; 18.252 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.636      ;
; 18.263 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.625      ;
; 18.264 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.624      ;
; 18.272 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 1.618      ;
; 18.272 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.616      ;
; 18.305 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.658      ;
; 18.329 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.559      ;
; 18.332 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.556      ;
; 18.351 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.537      ;
; 18.355 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.530      ;
; 18.390 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.573      ;
; 18.400 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.488      ;
; 18.408 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.480      ;
; 18.479 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.409      ;
; 18.536 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.352      ;
; 18.568 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 1.324      ;
; 18.586 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.377      ;
; 18.650 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.235      ;
; 18.654 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.293      ;
; 18.684 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.201      ;
; 18.704 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.243      ;
; 18.704 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.243      ;
; 18.717 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.230      ;
; 18.727 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.220      ;
; 18.745 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.202      ;
; 18.754 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.193      ;
; 18.767 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.180      ;
; 18.773 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.174      ;
; 18.790 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.157      ;
; 18.794 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.153      ;
; 18.797 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.150      ;
; 18.813 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.134      ;
; 18.815 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.132      ;
; 18.821 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 1.064      ;
; 18.823 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.124      ;
; 18.835 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.112      ;
; 18.847 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.099      ;
; 18.857 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.090      ;
; 18.860 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.087      ;
; 18.866 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.081      ;
; 18.867 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.080      ;
; 18.877 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.070      ;
; 18.883 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.064      ;
; 18.884 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.063      ;
; 18.918 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 1.045      ;
; 18.918 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.028      ;
; 18.919 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.027      ;
; 18.945 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.002      ;
; 18.947 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.000      ;
; 18.952 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.995      ;
; 18.958 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.988      ;
; 18.961 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.986      ;
; 18.962 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.985      ;
; 19.003 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 0.889      ;
; 19.023 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.923      ;
; 19.023 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.923      ;
; 19.025 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.921      ;
; 19.033 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 0.930      ;
; 19.041 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.906      ;
; 19.041 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.906      ;
; 19.042 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.905      ;
; 19.052 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 0.911      ;
; 19.071 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.876      ;
; 19.090 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.857      ;
; 19.097 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.849      ;
; 19.115 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.832      ;
; 19.118 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.828      ;
; 19.140 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.806      ;
; 19.141 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.805      ;
; 19.147 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.800      ;
; 19.152 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.794      ;
; 19.158 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.788      ;
; 19.162 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 0.784      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                                                                                                                                                                                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.124 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[10]                         ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.450      ;
; 0.133 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[8]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.135 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.461      ;
; 0.137 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[41]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.464      ;
; 0.139 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[16]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.466      ;
; 0.142 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|rd_ptr_reg[3]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~portb_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.483      ;
; 0.143 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[13]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.470      ;
; 0.143 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[25]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.470      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[4]      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.485      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[5]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[37]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[4]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.466      ;
; 0.144 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[8]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.146 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[0]      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.487      ;
; 0.146 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[29]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.472      ;
; 0.147 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[22]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.474      ;
; 0.148 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[34]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.149 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[5]      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.490      ;
; 0.149 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[6]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.476      ;
; 0.150 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[6]                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.484      ;
; 0.150 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[42]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.476      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[9]      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.492      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[9]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[5]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.489      ;
; 0.152 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[10]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.473      ;
; 0.155 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[3]                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[31]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[17]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[3]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.494      ;
; 0.157 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[26]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.159 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[3]      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.500      ;
; 0.160 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[4]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.161 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[15]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[2]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.163 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|wr_ptr_commit_reg[1]      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|altsyncram:mem_rtl_0|altsyncram_pvd1:auto_generated|ram_block1a2~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.504      ;
; 0.163 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[31]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.166 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[28]                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.168 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a2~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a2~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.168 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[0]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_address_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 0.516      ;
; 0.170 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[0]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a0~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.503      ;
; 0.171 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[6]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a0~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[0]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.509      ;
; 0.172 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_mac_reg[18]                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a2~porta_datain_reg0  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a2~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST           ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|wr_ptr_reg[0]                     ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:mac_addr_mem_rtl_0|altsyncram_tel1:auto_generated|ram_block1a3~porta_address_reg0 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.515      ;
; 0.174 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[3]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.498      ;
; 0.177 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[8]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a3~porta_address_reg0               ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.178 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|write_ip_reg[9]                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst|altsyncram:ip_addr_mem_rtl_0|altsyncram_tdi1:auto_generated|ram_block1a1~porta_datain_reg0   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.506      ;
; 0.179 ; fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst|m_axis_tdata_reg[1]                                                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k2e1:auto_generated|ram_block1a1~porta_datain_reg0                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.503      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_IDLE                ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|state_reg.STATE_IDLE                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|valid_last                                                                                                                          ; fpga_core:core_inst|valid_last                                                                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[0]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                ; fpga_core:core_inst|axis_fifo:udp_payload_fifo|m_axis_tvalid_pipe_reg[1]                                                                                                                                           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|tx_state.0001                                                                                                                       ; fpga_core:core_inst|tx_state.0001                                                                                                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg.STATE_SUM_PAYLOAD                      ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|state_reg.STATE_SUM_PAYLOAD                                                                                 ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                  ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD                                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                             ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_PAYLOAD_LAST                                                                                        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                   ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|state_reg.STATE_WRITE_HEADER                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                              ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|m_udp_hdr_valid_reg                                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[1] ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo|m_axis_tvalid_pipe_reg[1]                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|tx_state.0000                                                                                                                       ; fpga_core:core_inst|tx_state.0000                                                                                                                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; debounce_switch:debounce_switch_inst|state[0]                                                                                                           ; debounce_switch:debounce_switch_inst|state[0]                                                                                                                                                                      ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|frame_reg                                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_hdr_valid_reg                                                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|m_ip_hdr_valid_reg                                                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                         ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                    ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst|m_arp_hlen_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_terminate_frame_reg                                                                             ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_drop_frame_reg                                                                                  ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_frame_reg                                                                                       ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                   ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|read_eth_payload_reg                                                                                                                                              ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_axis_tvalid_pipe_reg[1]                                                                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[7]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[5]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[4]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[3]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[1]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                          ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[9]                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                     ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                                                                ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                          ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst|m_eth_payload_axis_tvalid_reg                                                                                                                                     ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[1]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[0]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[2]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[3]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[4]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[5]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[6]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]               ; fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst|last_word_data_reg[7]                                                                          ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[2]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst|hdr_ptr_reg[1]                                                                                                            ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[1]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[3]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                        ; fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|header_fifo_rd_ptr_reg[0]                                                                                   ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'enet0_rx_clk_125m'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                              ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+
; 0.157 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.226      ; 0.487      ;
; 0.159 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[2]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.226      ; 0.489      ;
; 0.165 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.227      ; 0.496      ;
; 0.171 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.230      ; 0.505      ;
; 0.181 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.230      ; 0.515      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                        ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_reg                                                                   ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                  ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_valid_reg                                                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[4]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[11]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[8]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[10]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[12]                                                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.226      ; 0.513      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[0]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[1]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[2]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[6]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[7]                                                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_IDLE                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|mii_odd                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[12]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[12]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[9]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[9]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[5]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[5]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[4]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[4]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[11]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[11]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.315      ;
; 0.193 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[1]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[1]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d0                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[13]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.320      ;
; 0.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.221      ; 0.523      ;
; 0.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[23]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[15]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.321      ;
; 0.198 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[1]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.322      ;
; 0.203 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[1] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[9]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[9]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[3]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[3]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.329      ;
; 0.212 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.215      ; 0.531      ;
; 0.216 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[0] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tlast_reg                             ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.340      ;
; 0.218 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[2]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.342      ;
; 0.218 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tvalid_reg                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.342      ;
; 0.218 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[4]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.342      ;
; 0.219 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.343      ;
; 0.225 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.350      ;
; 0.227 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[7]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.209      ; 0.540      ;
; 0.247 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[8]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[8]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[10]                                                ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[10]                                                           ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[2]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[2]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[3]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[3]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.374      ;
; 0.257 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[28]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[20]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.380      ;
; 0.258 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[0]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[0]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.381      ;
; 0.262 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[11]                                                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a8~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.231      ; 0.597      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[4]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[5]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.386      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[6]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[2]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[0]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[0]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_er_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync1_reg                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_update_ack_sync2_reg                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[4] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.390      ;
; 0.266 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[0]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                                  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.390      ;
; 0.267 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d3[3]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d4[3]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.390      ;
; 0.267 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d1[7]                    ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d2[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.390      ;
; 0.280 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[11]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.403      ;
; 0.283 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_commit_reg[5]                                                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[5]                                                                       ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.042      ; 0.409      ;
; 0.288 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[6]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.242      ; 0.634      ;
; 0.291 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[4]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.222      ; 0.618      ;
; 0.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[7]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[7]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[7]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.416      ;
; 0.293 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.417      ;
; 0.294 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d3                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d1                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[0]                                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_prescale[1]                                                                                         ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync1_reg[6]                                                 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_sync2_reg[6]                                                            ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[22]                     ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[14]                                ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[2]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_frame_reg                                                              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|drop_frame_reg                                                                      ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.041      ; 0.422      ;
; 0.298 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[1]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.230      ; 0.632      ;
; 0.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]               ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a5~porta_datain_reg0  ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.242      ; 0.645      ;
; 0.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a0~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.221      ; 0.624      ;
; 0.299 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_mii_select_sync[1]                                                                       ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[6]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.230      ; 0.634      ;
; 0.301 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[4]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a1~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.231      ; 0.636      ;
; 0.302 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_PAYLOAD           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[1]                          ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[6]                                                            ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_49d1:auto_generated|ram_block1a2~porta_address_reg0 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.215      ; 0.622      ;
; 0.303 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|q1_delay[2] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rxd_d0[5]                               ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[8]                      ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]                                 ; enet0_rx_clk_125m ; enet0_rx_clk_125m ; 0.000        ; 0.040      ; 0.428      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                               ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.201 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.329      ;
; 0.268 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.393      ;
; 0.296 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.422      ;
; 0.299 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.305 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.430      ;
; 0.307 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.431      ;
; 0.331 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.456      ;
; 0.369 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.477      ;
; 0.380 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.504      ;
; 0.381 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.505      ;
; 0.381 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.505      ;
; 0.382 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.506      ;
; 0.383 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.507      ;
; 0.383 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.507      ;
; 0.384 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.509      ;
; 0.422 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.547      ;
; 0.424 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.532      ;
; 0.427 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.535      ;
; 0.437 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.561      ;
; 0.438 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.562      ;
; 0.438 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.562      ;
; 0.439 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.563      ;
; 0.440 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.564      ;
; 0.440 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.564      ;
; 0.443 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.446 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.571      ;
; 0.446 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.570      ;
; 0.457 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.582      ;
; 0.457 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.581      ;
; 0.480 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.604      ;
; 0.481 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.605      ;
; 0.481 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.605      ;
; 0.482 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.606      ;
; 0.483 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.607      ;
; 0.483 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.607      ;
; 0.483 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.607      ;
; 0.484 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.608      ;
; 0.484 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.608      ;
; 0.485 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.609      ;
; 0.486 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.610      ;
; 0.486 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.610      ;
; 0.497 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.622      ;
; 0.500 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.625      ;
; 0.503 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.628      ;
; 0.506 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.631      ;
; 0.515 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.639      ;
; 0.521 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.646      ;
; 0.524 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.650      ;
; 0.527 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.535 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.659      ;
; 0.536 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.660      ;
; 0.536 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.660      ;
; 0.536 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.660      ;
; 0.547 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.671      ;
; 0.547 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.671      ;
; 0.552 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.731      ;
; 0.557 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.681      ;
; 0.561 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.685      ;
; 0.584 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.708      ;
; 0.584 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.708      ;
; 0.584 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.708      ;
; 0.584 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.708      ;
; 0.595 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.719      ;
; 0.606 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 0.708      ;
; 0.606 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.731      ;
; 0.614 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.722      ;
; 0.616 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.741      ;
; 0.622 ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.747      ;
; 0.624 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.748      ;
; 0.624 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.748      ;
; 0.624 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.748      ;
; 0.624 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.748      ;
; 0.635 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.743      ;
; 0.635 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.759      ;
; 0.658 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.766      ;
; 0.661 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.769      ;
; 0.690 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.869      ;
; 0.698 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.822      ;
; 0.698 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.822      ;
; 0.698 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.822      ;
; 0.709 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.833      ;
; 0.709 ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.833      ;
; 0.731 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 0.833      ;
; 0.755 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.934      ;
; 0.768 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.892      ;
; 0.794 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 0.896      ;
; 0.852 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 0.954      ;
; 0.873 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 0.981      ;
; 0.945 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.053      ;
; 0.977 ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.018      ; 1.079      ;
; 0.990 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0]      ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.024      ; 1.098      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'enet0_tx_clk_125m'                                                                                                                                    ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node          ; Launch Clock                                ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+
; 4.321 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.865      ;
; 4.323 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[1] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.867      ;
; 4.346 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.890      ;
; 4.348 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_EN      ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.892      ;
; 4.353 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.897      ;
; 4.353 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.897      ;
; 4.355 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[2] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.899      ;
; 4.355 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[3] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.899      ;
; 4.377 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.921      ;
; 4.380 ; altpll_component|auto_generated|pll1|clk[0] ; ENET0_TX_DATA[0] ; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m ; -4.000       ; 2.524      ; 3.924      ;
+-------+---------------------------------------------+------------------+---------------------------------------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.392 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFHI ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.069      ; 0.538      ;
; 6.431 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_2 ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated|ddio_outa[0]~DFFLO ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; -6.000       ; 0.069      ; 0.576      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 6.020 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|adc_valid_d                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.030     ; 1.937      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.337 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.009      ; 1.659      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.417 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.580      ;
; 6.427 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.570      ;
; 6.427 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.570      ;
; 6.427 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.570      ;
; 6.427 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.570      ;
; 6.427 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.010      ; 1.570      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                       ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.425 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.539      ;
; 18.425 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.539      ;
; 18.425 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.539      ;
; 18.425 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.539      ;
; 18.425 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.539      ;
; 18.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.479      ;
; 18.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.479      ;
; 18.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.479      ;
; 18.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.479      ;
; 18.485 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.479      ;
; 18.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.403      ;
; 18.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.403      ;
; 18.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.403      ;
; 18.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.403      ;
; 18.545 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.403      ;
; 18.585 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.379      ;
; 18.585 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.379      ;
; 18.585 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.379      ;
; 18.585 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.379      ;
; 18.585 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 1.379      ;
; 18.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.359      ;
; 18.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.359      ;
; 18.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.359      ;
; 18.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.359      ;
; 18.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.359      ;
; 18.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.359      ;
; 18.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.359      ;
; 18.608 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.359      ;
; 18.632 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.337      ;
; 18.632 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.337      ;
; 18.632 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.337      ;
; 18.656 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.295      ;
; 18.656 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.295      ;
; 18.656 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.295      ;
; 18.656 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.295      ;
; 18.656 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.295      ;
; 18.656 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.295      ;
; 18.656 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.295      ;
; 18.656 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.295      ;
; 18.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.283      ;
; 18.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.283      ;
; 18.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.283      ;
; 18.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.283      ;
; 18.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.283      ;
; 18.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.283      ;
; 18.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.283      ;
; 18.684 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.283      ;
; 18.713 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.256      ;
; 18.713 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.256      ;
; 18.713 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.256      ;
; 18.786 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.181      ;
; 18.786 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.181      ;
; 18.786 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.181      ;
; 18.786 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.181      ;
; 18.786 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.181      ;
; 18.786 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.181      ;
; 18.786 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.181      ;
; 18.786 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.020     ; 1.181      ;
; 18.845 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.124      ;
; 18.845 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.124      ;
; 18.845 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.018     ; 1.124      ;
+--------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                       ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.802 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 0.988      ;
; 0.802 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 0.988      ;
; 0.802 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 0.988      ;
; 0.903 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 1.089      ;
; 0.903 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 1.089      ;
; 0.903 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 1.089      ;
; 0.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.130      ;
; 0.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.130      ;
; 0.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.130      ;
; 0.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.130      ;
; 0.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.130      ;
; 0.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.130      ;
; 0.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.130      ;
; 0.947 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.130      ;
; 0.965 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 1.151      ;
; 0.965 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 1.151      ;
; 0.965 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_10:sc3|qp[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 1.151      ;
; 1.010 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.191      ;
; 1.010 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.191      ;
; 1.010 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.191      ;
; 1.010 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.191      ;
; 1.010 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[1] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.191      ;
; 1.043 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.226      ;
; 1.043 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.226      ;
; 1.043 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.226      ;
; 1.043 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.226      ;
; 1.043 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.226      ;
; 1.043 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.226      ;
; 1.043 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.226      ;
; 1.043 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.226      ;
; 1.061 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 1.061 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 1.061 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 1.061 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 1.061 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[3] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 1.098 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.226      ;
; 1.105 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.288      ;
; 1.105 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.288      ;
; 1.105 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.288      ;
; 1.105 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.288      ;
; 1.105 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.288      ;
; 1.105 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.288      ;
; 1.105 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.288      ;
; 1.105 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_250:sc0|qp[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.288      ;
; 1.115 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.296      ;
; 1.115 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.296      ;
; 1.115 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.296      ;
; 1.115 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.296      ;
; 1.115 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[2] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.296      ;
; 1.216 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.342      ;
; 1.216 ; AD9201:u_ad9201|fsm_toggle:sc4|qp[0] ; AD9201:u_ad9201|contador_bt_n:sc2|qp[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.342      ;
+-------+--------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[11]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[10]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[9]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[8]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[7]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[6]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[5]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[4]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[3]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[2]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[1]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.122 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[0]         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.328      ;
; 1.123 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|state[0]           ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.329      ;
; 1.123 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][3] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.329      ;
; 1.123 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][2] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.329      ;
; 1.123 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][1] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.329      ;
; 1.123 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|debounce_reg[0][0] ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.329      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[23]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[22]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[21]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[20]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[19]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[18]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[17]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[16]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[15]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[14]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[13]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.192 ; sync_reset:sync_reset_inst|sync_reg[3] ; debounce_switch:debounce_switch_inst|cnt_reg[12]        ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 1.397      ;
; 1.459 ; sync_reset:sync_reset_inst|sync_reg[3] ; fpga_core:core_inst|adc_valid_d                         ; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.623      ;
+-------+----------------------------------------+---------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.512 ns




+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; 0.132  ; 0.124 ; 4.323    ; 0.802   ; 3.379               ;
;  CLOCK_50                                    ; 15.050 ; 0.182 ; 16.929   ; 0.802   ; 9.264               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.822  ; 0.124 ; 4.323    ; 1.122   ; 3.689               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.132  ; 6.392 ; N/A      ; N/A     ; 3.790               ;
;  enet0_rx_clk_125m                           ; 0.519  ; 0.157 ; N/A      ; N/A     ; 3.379               ;
;  enet0_tx_clk_125m                           ; 3.794  ; 4.321 ; N/A      ; N/A     ; 3.790               ;
;  enet1_rx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  enet1_tx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 3.790               ;
; Design-wide TNS                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet0_rx_clk_125m                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet0_tx_clk_125m                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  enet1_rx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  enet1_tx_clk_125m                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; D[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_clk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; int_rst          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; window_debug     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hit_debug        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; X[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pmt_active              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; D[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; adc_clk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; int_rst          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; window_debug     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hit_debug        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 142462     ; 0          ; 0          ; 0        ;
; CLOCK_50                                    ; altpll_component|auto_generated|pll1|clk[0] ; false path ; 0          ; 0          ; 0        ;
; enet0_rx_clk_125m                           ; altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0          ; 0          ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2          ; 0          ; 0          ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 208        ; 0          ; 0          ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 16         ; 0          ; 0          ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 8934       ; 5          ; 0          ; 0        ;
; virt_enet0_rx_clk_125m                      ; enet0_rx_clk_125m                           ; 5          ; false path ; false path ; 5        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m                           ; 5          ; false path ; false path ; 5        ;
+---------------------------------------------+---------------------------------------------+------------+------------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths   ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 142462     ; 0        ; 0        ; 0          ;
; CLOCK_50                                    ; altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0          ;
; enet0_rx_clk_125m                           ; altpll_component|auto_generated|pll1|clk[0] ; 16         ; 0        ; 0        ; 0          ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[1] ; 2          ; 0        ; 0        ; 0          ;
; CLOCK_50                                    ; CLOCK_50                                    ; 208        ; 0        ; 0        ; 0          ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 16         ; 0        ; 0        ; 0          ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 8934       ; 5        ; 0        ; 0          ;
; virt_enet0_rx_clk_125m                      ; enet0_rx_clk_125m                           ; false path ; 5        ; 5        ; false path ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_tx_clk_125m                           ; false path ; 5        ; 5        ; false path ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                      ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 37         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                    ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 61         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 4          ; 0        ; 0        ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 1          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; 37         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                    ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                    ; CLOCK_50                                    ; 61         ; 0        ; 0        ; 0        ;
; altpll_component|auto_generated|pll1|clk[0] ; enet0_rx_clk_125m                           ; 4          ; 0        ; 0        ; 0        ;
; enet0_rx_clk_125m                           ; enet0_rx_clk_125m                           ; 1          ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
; Target                                      ; Clock                                       ; Type      ; Status        ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+
;                                             ; virt_enet0_rx_clk_125m                      ; Virtual   ; Constrained   ;
;                                             ; virt_enet1_rx_clk_125m                      ; Virtual   ; Constrained   ;
; AD9201:u_ad9201|fsm_toggle:sc4|qp[1]        ;                                             ; Base      ; Unconstrained ;
; CLOCK_50                                    ; CLOCK_50                                    ; Base      ; Constrained   ;
; ENET0_GTX_CLK                               ; enet0_tx_clk_125m                           ; Generated ; Constrained   ;
; ENET0_RX_CLK                                ; enet0_rx_clk_125m                           ; Base      ; Constrained   ;
; ENET1_GTX_CLK                               ; enet1_tx_clk_125m                           ; Generated ; Constrained   ;
; ENET1_RX_CLK                                ; enet1_rx_clk_125m                           ; Base      ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[0] ; altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altpll_component|auto_generated|pll1|clk[1] ; altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; pmt_active                                  ;                                             ; Base      ; Unconstrained ;
+---------------------------------------------+---------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pmt_active ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hit_debug    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; int_rst      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; window_debug ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; X[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; X[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pmt_active ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[8]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; hit_debug    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; int_rst      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; window_debug ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Standard Edition
    Info: Processing started: Wed Jun  4 13:58:17 2025
Info: Command: quartus_sta fpga -c fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../fpga.sdc'
Warning (332174): Ignored filter at fpga.sdc(3): CLOCK2_50 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
Warning (332049): Ignored create_clock at fpga.sdc(3): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
    Info (332050): create_clock -period 20.00 -name {CLOCK2_50}  [get_ports {CLOCK2_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 3
Warning (332174): Ignored filter at fpga.sdc(4): CLOCK3_50 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
Warning (332049): Ignored create_clock at fpga.sdc(4): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
    Info (332050): create_clock -period 20.00 -name {CLOCK3_50}  [get_ports {CLOCK3_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 4
Warning (332174): Ignored filter at fpga.sdc(5): ENETCLK_25 could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
Warning (332049): Ignored create_clock at fpga.sdc(5): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
    Info (332050): create_clock -period 40.00 -name {ENETCLK_25} [get_ports {ENETCLK_25}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 5
Warning (332174): Ignored filter at fpga.sdc(8): CLOCK2_50 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
Warning (332049): Ignored set_clock_groups at fpga.sdc(8): Argument -group with value [get_clocks {CLOCK2_50}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {CLOCK2_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 8
Warning (332174): Ignored filter at fpga.sdc(9): CLOCK3_50 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
Warning (332049): Ignored set_clock_groups at fpga.sdc(9): Argument -group with value [get_clocks {CLOCK3_50}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {CLOCK3_50}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 9
Warning (332174): Ignored filter at fpga.sdc(10): ENETCLK_25 could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
Warning (332049): Ignored set_clock_groups at fpga.sdc(10): Argument -group with value [get_clocks {ENETCLK_25}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {ENETCLK_25}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 10
Warning (332174): Ignored filter at fpga.sdc(12): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
Warning (332049): Ignored create_clock at fpga.sdc(12): Argument <targets> is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
    Info (332050): create_clock -period "40.000 ns" -name {altera_reserved_tck} {altera_reserved_tck} File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 12
Warning (332174): Ignored filter at fpga.sdc(13): altera_reserved_tck could not be matched with a clock File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
Warning (332049): Ignored set_clock_groups at fpga.sdc(13): Argument -group with value [get_clocks {altera_reserved_tck}] contains zero elements File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 13
Warning (332174): Ignored filter at fpga.sdc(17): altera_reserved_tdi could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332049): Ignored set_input_delay at fpga.sdc(17): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
    Info (332050): set_input_delay  -clock altera_reserved_tck 5 [get_ports altera_reserved_tdi] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332049): Ignored set_input_delay at fpga.sdc(17): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 17
Warning (332174): Ignored filter at fpga.sdc(18): altera_reserved_tms could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332049): Ignored set_input_delay at fpga.sdc(18): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
    Info (332050): set_input_delay  -clock altera_reserved_tck 5 [get_ports altera_reserved_tms] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332049): Ignored set_input_delay at fpga.sdc(18): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 18
Warning (332174): Ignored filter at fpga.sdc(19): altera_reserved_tdo could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332049): Ignored set_output_delay at fpga.sdc(19): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall -fall -max 5 [get_ports altera_reserved_tdo] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332049): Ignored set_output_delay at fpga.sdc(19): Argument -clock is not an object ID File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 19
Warning (332174): Ignored filter at fpga.sdc(22): enet0_mdc could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
Warning (332049): Ignored set_output_delay at fpga.sdc(22): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdc}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 22
Warning (332174): Ignored filter at fpga.sdc(23): enet0_mdio could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
Warning (332049): Ignored set_input_delay at fpga.sdc(23): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
    Info (332050): set_input_delay   -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 23
Warning (332049): Ignored set_output_delay at fpga.sdc(24): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 24
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet0_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 24
Warning (332174): Ignored filter at fpga.sdc(26): enet1_mdc could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
Warning (332049): Ignored set_output_delay at fpga.sdc(26): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdc}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 26
Warning (332174): Ignored filter at fpga.sdc(27): enet1_mdio could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
Warning (332049): Ignored set_input_delay at fpga.sdc(27): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
    Info (332050): set_input_delay   -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 27
Warning (332049): Ignored set_output_delay at fpga.sdc(28): Argument <targets> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 28
    Info (332050): set_output_delay  -clock [get_clocks CLOCK_50] 2   [get_ports {enet1_mdio}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 28
Warning (332174): Ignored filter at fpga.sdc(33): LEDR[*] could not be matched with a port File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
Warning (332049): Ignored set_false_path at fpga.sdc(33): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {LEDR[*]}] File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/fpga.sdc Line: 33
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[0]} {altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase 90.00 -duty_cycle 50.00 -name {altpll_component|auto_generated|pll1|clk[1]} {altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at axis_async_fifo.sdc(39): core_inst|eth_mac_inst|rx_fifo|fifo_inst|wr_ptr_gray_sync1_reg[*] could not be matched with a register File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332049): Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
    Info (332050): set_max_delay -from [get_registers "$inst|wr_ptr_reg[*] $inst|wr_ptr_gray_reg[*]"] -to [get_registers "$inst|wr_ptr_gray_sync1_reg[*]"] 8.000 File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332174): Ignored filter at axis_async_fifo.sdc(39): core_inst|eth_mac_inst|tx_fifo|fifo_inst|wr_ptr_gray_sync1_reg[*] could not be matched with a register File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332049): Ignored set_max_delay at axis_async_fifo.sdc(39): Argument <to> is an empty collection File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
    Info (332050): set_max_delay -from [get_registers "$inst|wr_ptr_reg[*] $inst|wr_ptr_gray_reg[*]"] -to [get_registers "$inst|wr_ptr_gray_sync1_reg[*]"] 8.000 File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/lib/axis/syn/quartus/axis_async_fifo.sdc Line: 39
Warning (332060): Node: AD9201:u_ad9201|fsm_toggle:sc4|qp[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc5|qp[12] is being clocked by AD9201:u_ad9201|fsm_toggle:sc4|qp[1]
Warning (332060): Node: pmt_active was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc6|qp[12] is being clocked by pmt_active
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.822               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.859               0.000 enet0_rx_clk_125m 
    Info (332119):     3.794               0.000 enet0_tx_clk_125m 
    Info (332119):    15.050               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.371               0.000 enet0_rx_clk_125m 
    Info (332119):     0.402               0.000 CLOCK_50 
    Info (332119):     5.548               0.000 enet0_tx_clk_125m 
    Info (332119):     6.866               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 4.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.323               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.929               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.706               0.000 CLOCK_50 
    Info (332119):     2.429               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.636               0.000 enet0_rx_clk_125m 
    Info (332119):     3.696               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.790               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.790               0.000 enet0_tx_clk_125m 
    Info (332119):     3.790               0.000 enet1_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     9.646               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 10.901 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: AD9201:u_ad9201|fsm_toggle:sc4|qp[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc5|qp[12] is being clocked by AD9201:u_ad9201|fsm_toggle:sc4|qp[1]
Warning (332060): Node: pmt_active was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc6|qp[12] is being clocked by pmt_active
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.273               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.876               0.000 enet0_rx_clk_125m 
    Info (332119):     1.474               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.088               0.000 enet0_tx_clk_125m 
    Info (332119):    15.485               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.329
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.329               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 enet0_rx_clk_125m 
    Info (332119):     0.355               0.000 CLOCK_50 
    Info (332119):     5.334               0.000 enet0_tx_clk_125m 
    Info (332119):     6.787               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 4.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.709               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.198               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.571               0.000 CLOCK_50 
    Info (332119):     2.214               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.651               0.000 enet0_rx_clk_125m 
    Info (332119):     3.689               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.790               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.790               0.000 enet0_tx_clk_125m 
    Info (332119):     3.790               0.000 enet1_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     9.593               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.360 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: AD9201:u_ad9201|fsm_toggle:sc4|qp[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc5|qp[12] is being clocked by AD9201:u_ad9201|fsm_toggle:sc4|qp[1]
Warning (332060): Node: pmt_active was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9201:u_ad9201|contador_a_n:sc6|qp[12] is being clocked by pmt_active
Warning (332088): No paths exist between clock target "ENET0_GTX_CLK" of clock "enet0_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Warning (332088): No paths exist between clock target "ENET1_GTX_CLK" of clock "enet1_tx_clk_125m" and its clock source. Assuming zero source clock latency.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: core_inst|eth_mac_inst|eth_mac_1g_rgmii_inst|rgmii_phy_if_inst|clk_oddr_inst|altddio_out_inst|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.519               0.000 enet0_rx_clk_125m 
    Info (332119):     1.092               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.376               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.297               0.000 enet0_tx_clk_125m 
    Info (332119):    17.522               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.124               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.157               0.000 enet0_rx_clk_125m 
    Info (332119):     0.182               0.000 CLOCK_50 
    Info (332119):     4.321               0.000 enet0_tx_clk_125m 
    Info (332119):     6.392               0.000 altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 6.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.020               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.425               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.802
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.802               0.000 CLOCK_50 
    Info (332119):     1.122               0.000 altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.379               0.000 enet0_rx_clk_125m 
    Info (332119):     3.752               0.000 altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.819               0.000 altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.000               0.000 enet0_tx_clk_125m 
    Info (332119):     4.000               0.000 enet1_rx_clk_125m 
    Info (332119):     4.000               0.000 enet1_tx_clk_125m 
    Info (332119):     9.264               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.512 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 697 megabytes
    Info: Processing ended: Wed Jun  4 13:58:21 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


