// Seed: 3258288940
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  always @(posedge id_3) id_3 <= #1 id_3;
  logic id_4;
  always @(id_2[1]) begin
    id_2[""] <= 1;
  end
endmodule
