INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/home1/home1.sim/sim_1/synth/func/xsim/half_adder_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module glbl
