{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx_64.v@99:109@HdlIdDef", "reg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_eth_rx_64.v@144:154", "reg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@136:146", "reg store_arp_tpa_2;\nreg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@93:103", "reg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@88:98", "// datapath control signals\nreg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@98:108", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@149:159", "reg [31:0] ip_dest_ip_reg = 0;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@96:106", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@141:151", "reg [31:0] ip_dest_ip_reg = 0;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@140:150", "\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@114:124", "reg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@92:102", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@89:99", "reg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@92:102", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@90:100", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@149:159", "reg [31:0] ip_dest_ip_reg = 0;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@154:164", "reg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@103:113", "reg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@95:105", "reg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@154:164", "reg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@114:124", "reg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@93:103", "reg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@137:147", "reg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@144:154", "reg check_hdr_reg = 0, check_hdr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@137:147", "reg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@141:151", "reg [31:0] ip_dest_ip_reg = 0;\n\nreg input_ip_hdr_ready_reg = 0, input_ip_hdr_ready_next;\nreg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@145:155", "\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@117:127", "\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\nreg [15:0] output_arp_htype_reg = 0;\nreg [15:0] output_arp_ptype_reg = 0;\nreg [7:0]  output_arp_hlen_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@94:104", "reg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@113:123", "reg store_arp_hdr_word_2;\nreg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@99:109", "reg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx_64.v@113:123", "reg store_arp_hdr_word_2;\nreg store_arp_hdr_word_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@98:108", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@153:163", "\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@101:111", "reg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@153:163", "\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@145:155", "\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_rx.v@136:146", "reg store_arp_tpa_2;\nreg store_arp_tpa_3;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_frame_valid_reg = 0, output_frame_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\n"]], "Diff Content": {"Delete": [[104, "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n"]], "Add": [[104, "reg input_eth_hdr_ready_reg = 1'b0, input_eth_hdr_ready_next;\n"], [104, "reg input_eth_payload_tready_reg = 1'b0, input_eth_payload_tready_next;\n"]]}}