# Day 0
# Task 0

# Install Required Tools
Use the machine configuration mentioned below:
ğŸ’¾ RAM: 6 GB
ğŸ–´ HDD: 50 GB
ğŸ–¥ï¸ OS: Ubuntu 20.04+
âš™ï¸ CPU: 4 vCPU

ğŸ”¹ Tip: A well-prepared environment makes the RISC-V journey smooth and hassle-free!

Installation Instructions
Oracle Virtual Machine
Download VirtualBox: https://www.virtualbox.org/wiki/Downloads
ğŸ“ Tip: VirtualBox allows you to create a sandboxed Linux environment without affecting your main system.
ğŸš€ Once VirtualBox is ready, youâ€™re set to install the RISC-V toolchain and start your journey!

# Yosys (Verilog Synthesis Tool)
ğŸ”§ Yosys is essential for synthesizing your RTL into gate-level designs.

ğŸš€Installation steps:
sudo apt-get update
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make           # if not installed
sudo apt-get install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
make config-gcc
make
sudo make install

![yosys installation](https://github.com/user-attachments/assets/385df0a8-ef89-44fc-8022-a83909236f30)

# Icarus Verilog (iverilog)
ğŸ”§ Icarus Verilog is ideal for compiling and simulating your RTL designs before synthesis.

ğŸš€Installation steps:
sudo apt-get update

sudo apt-get install iverilog

![iverilog installation](https://github.com/user-attachments/assets/1d3edfab-2c55-409c-b55d-254715c9875c)

# GTKWave (Waveform Viewer)
ğŸ”§ GTKWave helps you debug and inspect your Verilog simulations visuallyâ€”essential for understanding RTL behavior.

ğŸš€Installation steps:
sudo apt-get update

sudo apt install gtkwave

![gtkwave installation](https://github.com/user-attachments/assets/d56f9f8b-d8bb-4c29-8c1c-1ceef5d8bba9)
