// Seed: 719062206
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri \id_3 ;
  specify
    (id_4 + => id_5) = (\id_3 : $realtime : id_4, -1  : id_1  : $realtime);
    (posedge id_6 => (id_7  : 1'b0)) = (-1  : -1  : $realtime, 1  : id_4  : id_4);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge id_13) begin : LABEL_0
    id_14 <= 1;
    id_6  <= id_21;
  end
  module_0 modCall_1 (
      id_1,
      id_16
  );
  assign modCall_1.id_5 = 0;
  assign id_12 = -1;
  wire id_22;
endmodule
