# compile verilog/system verilog design source files
verilog xil_defaultlib  "test_time_impl.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sources_1/new/RegisterFile.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sources_1/new/DataMemory.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sources_1/new/ControlUnit.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sources_1/new/ALU.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v"
verilog xil_defaultlib  "../../../../MonoCycleCPU.srcs/sim_1/new/test.v"

# Do not sort compile order
nosort
