ARM GAS  /tmp/ccXIJ2VL.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB149:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** /* USER CODE END Includes */
  27:Core/Src/main.cpp **** 
  28:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccXIJ2VL.s 			page 2


  31:Core/Src/main.cpp **** /* USER CODE END PTD */
  32:Core/Src/main.cpp **** 
  33:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  35:Core/Src/main.cpp **** /* USER CODE END PD */
  36:Core/Src/main.cpp **** 
  37:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  39:Core/Src/main.cpp **** 
  40:Core/Src/main.cpp **** /* USER CODE END PM */
  41:Core/Src/main.cpp **** 
  42:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  44:Core/Src/main.cpp **** 
  45:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  46:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  47:Core/Src/main.cpp **** 
  48:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  49:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  50:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  51:Core/Src/main.cpp **** 
  52:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  53:Core/Src/main.cpp **** 
  54:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  55:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  56:Core/Src/main.cpp **** 
  57:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  58:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  59:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  60:Core/Src/main.cpp **** 
  61:Core/Src/main.cpp **** UART_HandleTypeDef huart1;
  62:Core/Src/main.cpp **** UART_HandleTypeDef huart2;
  63:Core/Src/main.cpp **** UART_HandleTypeDef huart6;
  64:Core/Src/main.cpp **** 
  65:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  66:Core/Src/main.cpp **** 
  67:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  68:Core/Src/main.cpp **** 
  69:Core/Src/main.cpp **** /* USER CODE END PV */
  70:Core/Src/main.cpp **** 
  71:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  72:Core/Src/main.cpp **** void SystemClock_Config(void);
  73:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  74:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  75:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  76:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  77:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  78:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  79:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  80:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  81:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  82:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void);
  83:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void);
  84:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void);
  85:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  86:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  87:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
ARM GAS  /tmp/ccXIJ2VL.s 			page 3


  88:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  89:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  90:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  91:Core/Src/main.cpp **** 
  92:Core/Src/main.cpp **** /* USER CODE END PFP */
  93:Core/Src/main.cpp **** 
  94:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  95:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  96:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
  97:Core/Src/main.cpp **** /* USER CODE END 0 */
  98:Core/Src/main.cpp **** 
  99:Core/Src/main.cpp **** /**
 100:Core/Src/main.cpp ****   * @brief  The application entry point.
 101:Core/Src/main.cpp ****   * @retval int
 102:Core/Src/main.cpp ****   */
 103:Core/Src/main.cpp **** int main(void)
 104:Core/Src/main.cpp **** {
 105:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 106:Core/Src/main.cpp **** 
 107:Core/Src/main.cpp ****   /* USER CODE END 1 */
 108:Core/Src/main.cpp **** 
 109:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 110:Core/Src/main.cpp **** 
 111:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 112:Core/Src/main.cpp ****   HAL_Init();
 113:Core/Src/main.cpp **** 
 114:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 115:Core/Src/main.cpp **** 
 116:Core/Src/main.cpp ****   /* USER CODE END Init */
 117:Core/Src/main.cpp **** 
 118:Core/Src/main.cpp ****   /* Configure the system clock */
 119:Core/Src/main.cpp ****   SystemClock_Config();
 120:Core/Src/main.cpp **** 
 121:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 122:Core/Src/main.cpp **** 
 123:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 124:Core/Src/main.cpp **** 
 125:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 126:Core/Src/main.cpp ****   MX_GPIO_Init();
 127:Core/Src/main.cpp ****   MX_I2C1_Init();
 128:Core/Src/main.cpp ****   MX_I2C3_Init();
 129:Core/Src/main.cpp ****   MX_I2S2_Init();
 130:Core/Src/main.cpp ****   MX_I2S3_Init();
 131:Core/Src/main.cpp ****   MX_I2S4_Init();
 132:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 133:Core/Src/main.cpp ****   MX_SPI1_Init();
 134:Core/Src/main.cpp ****   MX_SPI5_Init();
 135:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 136:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 137:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 138:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 139:Core/Src/main.cpp ****   MX_ADC1_Init();
 140:Core/Src/main.cpp ****   MX_TIM10_Init();
 141:Core/Src/main.cpp ****   MX_TIM5_Init();
 142:Core/Src/main.cpp ****   MX_TIM9_Init();
 143:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 144:Core/Src/main.cpp ****   float f=3.3;
ARM GAS  /tmp/ccXIJ2VL.s 			page 4


 145:Core/Src/main.cpp **** 
 146:Core/Src/main.cpp ****   /* USER CODE END 2 */
 147:Core/Src/main.cpp **** 
 148:Core/Src/main.cpp ****   /* Infinite loop */
 149:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 150:Core/Src/main.cpp ****   while (1)
 151:Core/Src/main.cpp ****   {
 152:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 153:Core/Src/main.cpp ****     HAL_ADC_Start (&hadc1);
 154:Core/Src/main.cpp ****     HAL_ADC_PollForConversion (&hadc1, 1000);
 155:Core/Src/main.cpp ****     f = HAL_ADC_GetValue (&hadc1)*(3.3*2/4096);
 156:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 157:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 158:Core/Src/main.cpp ****     f=f+.1;
 159:Core/Src/main.cpp ****     HAL_Delay(500);
 160:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 161:Core/Src/main.cpp ****     f=f+.1;
 162:Core/Src/main.cpp ****     HAL_Delay(500);
 163:Core/Src/main.cpp **** 
 164:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 165:Core/Src/main.cpp ****   }
 166:Core/Src/main.cpp ****   /* USER CODE END 3 */
 167:Core/Src/main.cpp **** }
 168:Core/Src/main.cpp **** 
 169:Core/Src/main.cpp **** /**
 170:Core/Src/main.cpp ****   * @brief System Clock Configuration
 171:Core/Src/main.cpp ****   * @retval None
 172:Core/Src/main.cpp ****   */
 173:Core/Src/main.cpp **** void SystemClock_Config(void)
 174:Core/Src/main.cpp **** {
 175:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 176:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 177:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 178:Core/Src/main.cpp **** 
 179:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 180:Core/Src/main.cpp ****   */
 181:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 182:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 183:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 184:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 185:Core/Src/main.cpp ****   */
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 196:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 197:Core/Src/main.cpp ****   {
 198:Core/Src/main.cpp ****     Error_Handler();
 199:Core/Src/main.cpp ****   }
 200:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 201:Core/Src/main.cpp ****   */
ARM GAS  /tmp/ccXIJ2VL.s 			page 5


 202:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 203:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 208:Core/Src/main.cpp **** 
 209:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 210:Core/Src/main.cpp ****   {
 211:Core/Src/main.cpp ****     Error_Handler();
 212:Core/Src/main.cpp ****   }
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 217:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 218:Core/Src/main.cpp ****   {
 219:Core/Src/main.cpp ****     Error_Handler();
 220:Core/Src/main.cpp ****   }
 221:Core/Src/main.cpp **** }
 222:Core/Src/main.cpp **** 
 223:Core/Src/main.cpp **** /**
 224:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 225:Core/Src/main.cpp ****   * @param None
 226:Core/Src/main.cpp ****   * @retval None
 227:Core/Src/main.cpp ****   */
 228:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 229:Core/Src/main.cpp **** {
 230:Core/Src/main.cpp **** 
 231:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 232:Core/Src/main.cpp **** 
 233:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 234:Core/Src/main.cpp **** 
 235:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 236:Core/Src/main.cpp **** 
 237:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 238:Core/Src/main.cpp **** 
 239:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 240:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 241:Core/Src/main.cpp ****   */
 242:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 243:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 244:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 245:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 246:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 247:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 249:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 250:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 251:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 252:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 253:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 254:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 255:Core/Src/main.cpp ****   {
 256:Core/Src/main.cpp ****     Error_Handler();
 257:Core/Src/main.cpp ****   }
 258:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
ARM GAS  /tmp/ccXIJ2VL.s 			page 6


 259:Core/Src/main.cpp ****   */
 260:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 261:Core/Src/main.cpp ****   sConfig.Rank = 1;
 262:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 263:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 264:Core/Src/main.cpp ****   {
 265:Core/Src/main.cpp ****     Error_Handler();
 266:Core/Src/main.cpp ****   }
 267:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 268:Core/Src/main.cpp **** 
 269:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 270:Core/Src/main.cpp **** 
 271:Core/Src/main.cpp **** }
 272:Core/Src/main.cpp **** 
 273:Core/Src/main.cpp **** /**
 274:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 275:Core/Src/main.cpp ****   * @param None
 276:Core/Src/main.cpp ****   * @retval None
 277:Core/Src/main.cpp ****   */
 278:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 279:Core/Src/main.cpp **** {
 280:Core/Src/main.cpp **** 
 281:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 282:Core/Src/main.cpp **** 
 283:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 284:Core/Src/main.cpp **** 
 285:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 286:Core/Src/main.cpp **** 
 287:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 288:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 289:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 290:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 291:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 292:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 293:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 294:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 295:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 296:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 297:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 298:Core/Src/main.cpp ****   {
 299:Core/Src/main.cpp ****     Error_Handler();
 300:Core/Src/main.cpp ****   }
 301:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 302:Core/Src/main.cpp **** 
 303:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 304:Core/Src/main.cpp **** 
 305:Core/Src/main.cpp **** }
 306:Core/Src/main.cpp **** 
 307:Core/Src/main.cpp **** /**
 308:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 309:Core/Src/main.cpp ****   * @param None
 310:Core/Src/main.cpp ****   * @retval None
 311:Core/Src/main.cpp ****   */
 312:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
 313:Core/Src/main.cpp **** {
 314:Core/Src/main.cpp **** 
 315:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
ARM GAS  /tmp/ccXIJ2VL.s 			page 7


 316:Core/Src/main.cpp **** 
 317:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 318:Core/Src/main.cpp **** 
 319:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 320:Core/Src/main.cpp **** 
 321:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 322:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 323:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 324:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 325:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 326:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 327:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 328:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 329:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 330:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 331:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 332:Core/Src/main.cpp ****   {
 333:Core/Src/main.cpp ****     Error_Handler();
 334:Core/Src/main.cpp ****   }
 335:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 336:Core/Src/main.cpp **** 
 337:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 338:Core/Src/main.cpp **** 
 339:Core/Src/main.cpp **** }
 340:Core/Src/main.cpp **** 
 341:Core/Src/main.cpp **** /**
 342:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 343:Core/Src/main.cpp ****   * @param None
 344:Core/Src/main.cpp ****   * @retval None
 345:Core/Src/main.cpp ****   */
 346:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 347:Core/Src/main.cpp **** {
 348:Core/Src/main.cpp **** 
 349:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 350:Core/Src/main.cpp **** 
 351:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 352:Core/Src/main.cpp **** 
 353:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 354:Core/Src/main.cpp **** 
 355:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 356:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 357:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 358:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 359:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 360:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 361:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 362:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 363:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 364:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 365:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 366:Core/Src/main.cpp ****   {
 367:Core/Src/main.cpp ****     Error_Handler();
 368:Core/Src/main.cpp ****   }
 369:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
 370:Core/Src/main.cpp **** 
 371:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 372:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccXIJ2VL.s 			page 8


 373:Core/Src/main.cpp **** }
 374:Core/Src/main.cpp **** 
 375:Core/Src/main.cpp **** /**
 376:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 377:Core/Src/main.cpp ****   * @param None
 378:Core/Src/main.cpp ****   * @retval None
 379:Core/Src/main.cpp ****   */
 380:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 381:Core/Src/main.cpp **** {
 382:Core/Src/main.cpp **** 
 383:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 384:Core/Src/main.cpp **** 
 385:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 386:Core/Src/main.cpp **** 
 387:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 388:Core/Src/main.cpp **** 
 389:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 390:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 391:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 392:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 393:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 394:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 395:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 396:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 397:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 398:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 399:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 400:Core/Src/main.cpp ****   {
 401:Core/Src/main.cpp ****     Error_Handler();
 402:Core/Src/main.cpp ****   }
 403:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 404:Core/Src/main.cpp **** 
 405:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 406:Core/Src/main.cpp **** 
 407:Core/Src/main.cpp **** }
 408:Core/Src/main.cpp **** 
 409:Core/Src/main.cpp **** /**
 410:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 411:Core/Src/main.cpp ****   * @param None
 412:Core/Src/main.cpp ****   * @retval None
 413:Core/Src/main.cpp ****   */
 414:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 415:Core/Src/main.cpp **** {
 416:Core/Src/main.cpp **** 
 417:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 418:Core/Src/main.cpp **** 
 419:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 420:Core/Src/main.cpp **** 
 421:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 422:Core/Src/main.cpp **** 
 423:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 424:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 425:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 426:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 427:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 428:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 429:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
ARM GAS  /tmp/ccXIJ2VL.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 431:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 432:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 433:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 434:Core/Src/main.cpp ****   {
 435:Core/Src/main.cpp ****     Error_Handler();
 436:Core/Src/main.cpp ****   }
 437:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 438:Core/Src/main.cpp **** 
 439:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 440:Core/Src/main.cpp **** 
 441:Core/Src/main.cpp **** }
 442:Core/Src/main.cpp **** 
 443:Core/Src/main.cpp **** /**
 444:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 445:Core/Src/main.cpp ****   * @param None
 446:Core/Src/main.cpp ****   * @retval None
 447:Core/Src/main.cpp ****   */
 448:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 449:Core/Src/main.cpp **** {
 450:Core/Src/main.cpp **** 
 451:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 452:Core/Src/main.cpp **** 
 453:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 454:Core/Src/main.cpp **** 
 455:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 456:Core/Src/main.cpp **** 
 457:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 458:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 459:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 460:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 461:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 462:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 463:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 464:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 465:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 466:Core/Src/main.cpp ****   {
 467:Core/Src/main.cpp ****     Error_Handler();
 468:Core/Src/main.cpp ****   }
 469:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 470:Core/Src/main.cpp ****   {
 471:Core/Src/main.cpp ****     Error_Handler();
 472:Core/Src/main.cpp ****   }
 473:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 474:Core/Src/main.cpp **** 
 475:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 476:Core/Src/main.cpp **** 
 477:Core/Src/main.cpp **** }
 478:Core/Src/main.cpp **** 
 479:Core/Src/main.cpp **** /**
 480:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 481:Core/Src/main.cpp ****   * @param None
 482:Core/Src/main.cpp ****   * @retval None
 483:Core/Src/main.cpp ****   */
 484:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 485:Core/Src/main.cpp **** {
 486:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccXIJ2VL.s 			page 10


 487:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 488:Core/Src/main.cpp **** 
 489:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 490:Core/Src/main.cpp **** 
 491:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 492:Core/Src/main.cpp **** 
 493:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 494:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 495:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 496:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 497:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 498:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 500:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 501:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 502:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 503:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 504:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 505:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 506:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 507:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 508:Core/Src/main.cpp ****   {
 509:Core/Src/main.cpp ****     Error_Handler();
 510:Core/Src/main.cpp ****   }
 511:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 512:Core/Src/main.cpp **** 
 513:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 514:Core/Src/main.cpp **** 
 515:Core/Src/main.cpp **** }
 516:Core/Src/main.cpp **** 
 517:Core/Src/main.cpp **** /**
 518:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 519:Core/Src/main.cpp ****   * @param None
 520:Core/Src/main.cpp ****   * @retval None
 521:Core/Src/main.cpp ****   */
 522:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 523:Core/Src/main.cpp **** {
 524:Core/Src/main.cpp **** 
 525:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 526:Core/Src/main.cpp **** 
 527:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 528:Core/Src/main.cpp **** 
 529:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 530:Core/Src/main.cpp **** 
 531:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 532:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 533:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 534:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 535:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 536:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 538:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 539:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 540:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 541:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 542:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 543:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/ccXIJ2VL.s 			page 11


 544:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 545:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 546:Core/Src/main.cpp ****   {
 547:Core/Src/main.cpp ****     Error_Handler();
 548:Core/Src/main.cpp ****   }
 549:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 550:Core/Src/main.cpp **** 
 551:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 552:Core/Src/main.cpp **** 
 553:Core/Src/main.cpp **** }
 554:Core/Src/main.cpp **** 
 555:Core/Src/main.cpp **** /**
 556:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 557:Core/Src/main.cpp ****   * @param None
 558:Core/Src/main.cpp ****   * @retval None
 559:Core/Src/main.cpp ****   */
 560:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 561:Core/Src/main.cpp **** {
 562:Core/Src/main.cpp **** 
 563:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 564:Core/Src/main.cpp **** 
 565:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 566:Core/Src/main.cpp **** 
 567:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 568:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 569:Core/Src/main.cpp **** 
 570:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 571:Core/Src/main.cpp **** 
 572:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 573:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 574:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 575:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 576:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 577:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 578:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 579:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 580:Core/Src/main.cpp ****   {
 581:Core/Src/main.cpp ****     Error_Handler();
 582:Core/Src/main.cpp ****   }
 583:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 584:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 585:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 586:Core/Src/main.cpp ****   {
 587:Core/Src/main.cpp ****     Error_Handler();
 588:Core/Src/main.cpp ****   }
 589:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 590:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 591:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 592:Core/Src/main.cpp ****   {
 593:Core/Src/main.cpp ****     Error_Handler();
 594:Core/Src/main.cpp ****   }
 595:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 596:Core/Src/main.cpp **** 
 597:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
 598:Core/Src/main.cpp **** 
 599:Core/Src/main.cpp **** }
 600:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccXIJ2VL.s 			page 12


 601:Core/Src/main.cpp **** /**
 602:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 603:Core/Src/main.cpp ****   * @param None
 604:Core/Src/main.cpp ****   * @retval None
 605:Core/Src/main.cpp ****   */
 606:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 607:Core/Src/main.cpp **** {
 608:Core/Src/main.cpp **** 
 609:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 610:Core/Src/main.cpp **** 
 611:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 612:Core/Src/main.cpp **** 
 613:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 614:Core/Src/main.cpp **** 
 615:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 616:Core/Src/main.cpp **** 
 617:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 618:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 619:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 620:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 621:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 622:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 623:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 624:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 625:Core/Src/main.cpp ****   {
 626:Core/Src/main.cpp ****     Error_Handler();
 627:Core/Src/main.cpp ****   }
 628:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 629:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 630:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 631:Core/Src/main.cpp ****   {
 632:Core/Src/main.cpp ****     Error_Handler();
 633:Core/Src/main.cpp ****   }
 634:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 635:Core/Src/main.cpp **** 
 636:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 637:Core/Src/main.cpp **** 
 638:Core/Src/main.cpp **** }
 639:Core/Src/main.cpp **** 
 640:Core/Src/main.cpp **** /**
 641:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 642:Core/Src/main.cpp ****   * @param None
 643:Core/Src/main.cpp ****   * @retval None
 644:Core/Src/main.cpp ****   */
 645:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 646:Core/Src/main.cpp **** {
 647:Core/Src/main.cpp **** 
 648:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 649:Core/Src/main.cpp **** 
 650:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 651:Core/Src/main.cpp **** 
 652:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 653:Core/Src/main.cpp **** 
 654:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
 655:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 656:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 657:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccXIJ2VL.s 			page 13


 658:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 659:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 660:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 661:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 662:Core/Src/main.cpp ****   {
 663:Core/Src/main.cpp ****     Error_Handler();
 664:Core/Src/main.cpp ****   }
 665:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 666:Core/Src/main.cpp **** 
 667:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 668:Core/Src/main.cpp **** 
 669:Core/Src/main.cpp **** }
 670:Core/Src/main.cpp **** 
 671:Core/Src/main.cpp **** /**
 672:Core/Src/main.cpp ****   * @brief USART1 Initialization Function
 673:Core/Src/main.cpp ****   * @param None
 674:Core/Src/main.cpp ****   * @retval None
 675:Core/Src/main.cpp ****   */
 676:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void)
 677:Core/Src/main.cpp **** {
 678:Core/Src/main.cpp **** 
 679:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 0 */
 680:Core/Src/main.cpp **** 
 681:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 0 */
 682:Core/Src/main.cpp **** 
 683:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 1 */
 684:Core/Src/main.cpp **** 
 685:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 1 */
 686:Core/Src/main.cpp ****   huart1.Instance = USART1;
 687:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 688:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 689:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 690:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 691:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 692:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 693:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 694:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 695:Core/Src/main.cpp ****   {
 696:Core/Src/main.cpp ****     Error_Handler();
 697:Core/Src/main.cpp ****   }
 698:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 2 */
 699:Core/Src/main.cpp **** 
 700:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 2 */
 701:Core/Src/main.cpp **** 
 702:Core/Src/main.cpp **** }
 703:Core/Src/main.cpp **** 
 704:Core/Src/main.cpp **** /**
 705:Core/Src/main.cpp ****   * @brief USART2 Initialization Function
 706:Core/Src/main.cpp ****   * @param None
 707:Core/Src/main.cpp ****   * @retval None
 708:Core/Src/main.cpp ****   */
 709:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void)
 710:Core/Src/main.cpp **** {
 711:Core/Src/main.cpp **** 
 712:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 0 */
 713:Core/Src/main.cpp **** 
 714:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 0 */
ARM GAS  /tmp/ccXIJ2VL.s 			page 14


 715:Core/Src/main.cpp **** 
 716:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 1 */
 717:Core/Src/main.cpp **** 
 718:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 1 */
 719:Core/Src/main.cpp ****   huart2.Instance = USART2;
 720:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 721:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 722:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 723:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 724:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 725:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 726:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 727:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 728:Core/Src/main.cpp ****   {
 729:Core/Src/main.cpp ****     Error_Handler();
 730:Core/Src/main.cpp ****   }
 731:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 2 */
 732:Core/Src/main.cpp **** 
 733:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 2 */
 734:Core/Src/main.cpp **** 
 735:Core/Src/main.cpp **** }
 736:Core/Src/main.cpp **** 
 737:Core/Src/main.cpp **** /**
 738:Core/Src/main.cpp ****   * @brief USART6 Initialization Function
 739:Core/Src/main.cpp ****   * @param None
 740:Core/Src/main.cpp ****   * @retval None
 741:Core/Src/main.cpp ****   */
 742:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void)
 743:Core/Src/main.cpp **** {
 744:Core/Src/main.cpp **** 
 745:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 0 */
 746:Core/Src/main.cpp **** 
 747:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 0 */
 748:Core/Src/main.cpp **** 
 749:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 1 */
 750:Core/Src/main.cpp **** 
 751:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 1 */
 752:Core/Src/main.cpp ****   huart6.Instance = USART6;
 753:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 754:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 755:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 756:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 757:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 758:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 759:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 760:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 761:Core/Src/main.cpp ****   {
 762:Core/Src/main.cpp ****     Error_Handler();
 763:Core/Src/main.cpp ****   }
 764:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 2 */
 765:Core/Src/main.cpp **** 
 766:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 2 */
 767:Core/Src/main.cpp **** 
 768:Core/Src/main.cpp **** }
 769:Core/Src/main.cpp **** 
 770:Core/Src/main.cpp **** /**
 771:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
ARM GAS  /tmp/ccXIJ2VL.s 			page 15


 772:Core/Src/main.cpp ****   * @param None
 773:Core/Src/main.cpp ****   * @retval None
 774:Core/Src/main.cpp ****   */
 775:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 776:Core/Src/main.cpp **** {
 777:Core/Src/main.cpp **** 
 778:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 779:Core/Src/main.cpp **** 
 780:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 781:Core/Src/main.cpp **** 
 782:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 783:Core/Src/main.cpp **** 
 784:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 795:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 796:Core/Src/main.cpp ****   {
 797:Core/Src/main.cpp ****     Error_Handler();
 798:Core/Src/main.cpp ****   }
 799:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 800:Core/Src/main.cpp **** 
 801:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 802:Core/Src/main.cpp **** 
 803:Core/Src/main.cpp **** }
 804:Core/Src/main.cpp **** 
 805:Core/Src/main.cpp **** /**
 806:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 807:Core/Src/main.cpp ****   * @param None
 808:Core/Src/main.cpp ****   * @retval None
 809:Core/Src/main.cpp ****   */
 810:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 811:Core/Src/main.cpp **** {
  29              		.loc 1 811 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
ARM GAS  /tmp/ccXIJ2VL.s 			page 16


 812:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 812 3 view .LVU1
  47              		.loc 1 812 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 813:Core/Src/main.cpp **** 
 814:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 815:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 815 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 815 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 815 3 view .LVU5
  59 0012 394B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 815 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 815 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 816:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 816 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 816 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 816 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 816 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 816 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 817:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 817 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 817 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 817 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 817 3 view .LVU16
  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
ARM GAS  /tmp/ccXIJ2VL.s 			page 17


  97              		.loc 1 817 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 818:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 818 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 818 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 818 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 818 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 818 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 819:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 819 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 819 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 819 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 819 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 819 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 820:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 820 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 820 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 820 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
 138              		.loc 1 820 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 820 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 821:Core/Src/main.cpp **** 
 822:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 823:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 145              		.loc 1 823 3 view .LVU33
 146              		.loc 1 823 20 is_stmt 0 view .LVU34
 147 008a 1C4F     		ldr	r7, .L3+4
ARM GAS  /tmp/ccXIJ2VL.s 			page 18


 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 824:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 825:Core/Src/main.cpp **** 
 826:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 827:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 827 3 is_stmt 1 view .LVU35
 154              		.loc 1 827 20 is_stmt 0 view .LVU36
 155 0098 194D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 828:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 829:Core/Src/main.cpp **** 
 830:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 831:Core/Src/main.cpp ****                            PE9 PE10 */
 832:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 832 3 is_stmt 1 view .LVU37
 162              		.loc 1 832 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 833:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 834:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 834 3 is_stmt 1 view .LVU39
 166              		.loc 1 834 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 835:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 835 3 is_stmt 1 view .LVU41
 170              		.loc 1 835 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 836:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 836 3 is_stmt 1 view .LVU43
 173              		.loc 1 836 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 837:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 837 3 is_stmt 1 view .LVU45
 176              		.loc 1 837 16 is_stmt 0 view .LVU46
 177 00b4 07A9     		add	r1, sp, #28
 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 838:Core/Src/main.cpp **** 
 839:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 840:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 840 3 is_stmt 1 view .LVU47
 182              		.loc 1 840 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
 841:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 841 3 is_stmt 1 view .LVU49
 186              		.loc 1 841 24 is_stmt 0 view .LVU50
ARM GAS  /tmp/ccXIJ2VL.s 			page 19


 187 00c2 0894     		str	r4, [sp, #32]
 842:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 842 3 is_stmt 1 view .LVU51
 189              		.loc 1 842 24 is_stmt 0 view .LVU52
 190 00c4 0994     		str	r4, [sp, #36]
 843:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 191              		.loc 1 843 3 is_stmt 1 view .LVU53
 192              		.loc 1 843 16 is_stmt 0 view .LVU54
 193 00c6 07A9     		add	r1, sp, #28
 194 00c8 0E48     		ldr	r0, .L3+12
 195 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL3:
 844:Core/Src/main.cpp **** 
 845:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 846:Core/Src/main.cpp ****                            PD1 PD3 */
 847:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 197              		.loc 1 847 3 is_stmt 1 view .LVU55
 198              		.loc 1 847 23 is_stmt 0 view .LVU56
 199 00ce 48F20A73 		movw	r3, #34570
 200 00d2 0793     		str	r3, [sp, #28]
 848:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 849:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 201              		.loc 1 849 3 is_stmt 1 view .LVU57
 202              		.loc 1 849 24 is_stmt 0 view .LVU58
 203 00d4 0894     		str	r4, [sp, #32]
 850:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 204              		.loc 1 850 3 is_stmt 1 view .LVU59
 205              		.loc 1 850 24 is_stmt 0 view .LVU60
 206 00d6 0996     		str	r6, [sp, #36]
 851:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 207              		.loc 1 851 3 is_stmt 1 view .LVU61
 208              		.loc 1 851 16 is_stmt 0 view .LVU62
 209 00d8 07A9     		add	r1, sp, #28
 210 00da 2846     		mov	r0, r5
 211 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL4:
 852:Core/Src/main.cpp **** 
 853:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 854:Core/Src/main.cpp ****                            PD0 PD4 */
 855:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 213              		.loc 1 855 3 is_stmt 1 view .LVU63
 214              		.loc 1 855 23 is_stmt 0 view .LVU64
 215 00e0 47F61103 		movw	r3, #30737
 216 00e4 0793     		str	r3, [sp, #28]
 856:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 857:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 217              		.loc 1 857 3 is_stmt 1 view .LVU65
 218              		.loc 1 857 24 is_stmt 0 view .LVU66
 219 00e6 0896     		str	r6, [sp, #32]
 858:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 858 3 is_stmt 1 view .LVU67
 221              		.loc 1 858 24 is_stmt 0 view .LVU68
 222 00e8 0994     		str	r4, [sp, #36]
 859:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 859 3 is_stmt 1 view .LVU69
 224              		.loc 1 859 25 is_stmt 0 view .LVU70
 225 00ea 0A94     		str	r4, [sp, #40]
ARM GAS  /tmp/ccXIJ2VL.s 			page 20


 860:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 226              		.loc 1 860 3 is_stmt 1 view .LVU71
 227              		.loc 1 860 16 is_stmt 0 view .LVU72
 228 00ec 07A9     		add	r1, sp, #28
 229 00ee 2846     		mov	r0, r5
 230 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL5:
 861:Core/Src/main.cpp **** 
 862:Core/Src/main.cpp **** }
 232              		.loc 1 862 1 view .LVU73
 233 00f4 0DB0     		add	sp, sp, #52
 234              	.LCFI2:
 235              		.cfi_def_cfa_offset 20
 236              		@ sp needed
 237 00f6 F0BD     		pop	{r4, r5, r6, r7, pc}
 238              	.L4:
 239              		.align	2
 240              	.L3:
 241 00f8 00380240 		.word	1073887232
 242 00fc 00100240 		.word	1073876992
 243 0100 000C0240 		.word	1073875968
 244 0104 00040240 		.word	1073873920
 245              		.cfi_endproc
 246              	.LFE149:
 247              		.fnend
 249              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 250              		.align	1
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 254              		.fpu fpv4-sp-d16
 256              	_Z41__static_initialization_and_destruction_0ii:
 257              		.fnstart
 258              	.LVL6:
 259              	.LFB152:
 863:Core/Src/main.cpp **** 
 864:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 865:Core/Src/main.cpp **** 
 866:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 867:Core/Src/main.cpp **** {
 868:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance)
 869:Core/Src/main.cpp ****   {
 870:Core/Src/main.cpp ****     oled1.oled_refresh();
 871:Core/Src/main.cpp ****   }
 872:Core/Src/main.cpp **** }
 873:Core/Src/main.cpp **** /* USER CODE END 4 */
 874:Core/Src/main.cpp **** 
 875:Core/Src/main.cpp **** /**
 876:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 877:Core/Src/main.cpp ****   * @retval None
 878:Core/Src/main.cpp ****   */
 879:Core/Src/main.cpp **** void Error_Handler(void)
 880:Core/Src/main.cpp **** {
 881:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 882:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 883:Core/Src/main.cpp ****   __disable_irq();
 884:Core/Src/main.cpp ****   while (1)
ARM GAS  /tmp/ccXIJ2VL.s 			page 21


 885:Core/Src/main.cpp ****   {
 886:Core/Src/main.cpp ****   }
 887:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 888:Core/Src/main.cpp **** }
 260              		.loc 1 888 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		.loc 1 888 1 is_stmt 0 view .LVU75
 265 0000 0128     		cmp	r0, #1
 266 0002 00D0     		beq	.L11
 267 0004 7047     		bx	lr
 268              	.L11:
 269              		.loc 1 888 1 discriminator 1 view .LVU76
 270 0006 08B5     		push	{r3, lr}
 271              	.LCFI3:
 272              		.cfi_def_cfa_offset 8
 273              		.cfi_offset 3, -8
 274              		.cfi_offset 14, -4
 275              		.loc 1 888 1 discriminator 1 view .LVU77
 276 0008 4FF6FF73 		movw	r3, #65535
 277 000c 9942     		cmp	r1, r3
 278 000e 00D0     		beq	.L12
 279              	.LVL7:
 280              	.L5:
 281              		.loc 1 888 1 view .LVU78
 282 0010 08BD     		pop	{r3, pc}
 283              	.LVL8:
 284              	.L12:
  96:Core/Src/main.cpp **** /* USER CODE END 0 */
 285              		.loc 1 96 31 view .LVU79
 286 0012 034B     		ldr	r3, .L13
 287 0014 7822     		movs	r2, #120
 288 0016 0349     		ldr	r1, .L13+4
 289              	.LVL9:
  96:Core/Src/main.cpp **** /* USER CODE END 0 */
 290              		.loc 1 96 31 view .LVU80
 291 0018 0348     		ldr	r0, .L13+8
 292              	.LVL10:
  96:Core/Src/main.cpp **** /* USER CODE END 0 */
 293              		.loc 1 96 31 view .LVU81
 294 001a FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 295              	.LVL11:
 296              		.loc 1 888 1 view .LVU82
 297 001e F7E7     		b	.L5
 298              	.L14:
 299              		.align	2
 300              	.L13:
 301 0020 00000000 		.word	.LANCHOR0
 302 0024 00000000 		.word	.LANCHOR1
 303 0028 00000000 		.word	.LANCHOR2
 304              		.cfi_endproc
 305              	.LFE152:
 306              		.cantunwind
 307              		.fnend
 309              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 310              		.align	1
ARM GAS  /tmp/ccXIJ2VL.s 			page 22


 311              		.global	HAL_TIM_PeriodElapsedCallback
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 315              		.fpu fpv4-sp-d16
 317              	HAL_TIM_PeriodElapsedCallback:
 318              		.fnstart
 319              	.LVL12:
 320              	.LFB150:
 867:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance)
 321              		.loc 1 867 1 is_stmt 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 867:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance)
 325              		.loc 1 867 1 is_stmt 0 view .LVU84
 326 0000 08B5     		push	{r3, lr}
 327              		.save {r3, lr}
 328              	.LCFI4:
 329              		.cfi_def_cfa_offset 8
 330              		.cfi_offset 3, -8
 331              		.cfi_offset 14, -4
 868:Core/Src/main.cpp ****   {
 332              		.loc 1 868 3 is_stmt 1 view .LVU85
 868:Core/Src/main.cpp ****   {
 333              		.loc 1 868 12 is_stmt 0 view .LVU86
 334 0002 0268     		ldr	r2, [r0]
 868:Core/Src/main.cpp ****   {
 335              		.loc 1 868 29 view .LVU87
 336 0004 044B     		ldr	r3, .L19
 337 0006 1B68     		ldr	r3, [r3]
 868:Core/Src/main.cpp ****   {
 338              		.loc 1 868 3 view .LVU88
 339 0008 9A42     		cmp	r2, r3
 340 000a 00D0     		beq	.L18
 341              	.LVL13:
 342              	.L15:
 872:Core/Src/main.cpp **** /* USER CODE END 4 */
 343              		.loc 1 872 1 view .LVU89
 344 000c 08BD     		pop	{r3, pc}
 345              	.LVL14:
 346              	.L18:
 870:Core/Src/main.cpp ****   }
 347              		.loc 1 870 5 is_stmt 1 view .LVU90
 870:Core/Src/main.cpp ****   }
 348              		.loc 1 870 23 is_stmt 0 view .LVU91
 349 000e 0348     		ldr	r0, .L19+4
 350              	.LVL15:
 870:Core/Src/main.cpp ****   }
 351              		.loc 1 870 23 view .LVU92
 352 0010 FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 353              	.LVL16:
 872:Core/Src/main.cpp **** /* USER CODE END 4 */
 354              		.loc 1 872 1 view .LVU93
 355 0014 FAE7     		b	.L15
 356              	.L20:
 357 0016 00BF     		.align	2
ARM GAS  /tmp/ccXIJ2VL.s 			page 23


 358              	.L19:
 359 0018 00000000 		.word	.LANCHOR0
 360 001c 00000000 		.word	.LANCHOR2
 361              		.cfi_endproc
 362              	.LFE150:
 363              		.fnend
 365              		.section	.text.Error_Handler,"ax",%progbits
 366              		.align	1
 367              		.global	Error_Handler
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 371              		.fpu fpv4-sp-d16
 373              	Error_Handler:
 374              		.fnstart
 375              	.LFB151:
 880:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 376              		.loc 1 880 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ Volatile: function does not return.
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		@ link register save eliminated.
 883:Core/Src/main.cpp ****   while (1)
 382              		.loc 1 883 3 view .LVU95
 383              	.LBB10:
 384              	.LBI10:
 385              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  /tmp/ccXIJ2VL.s 			page 24


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  /tmp/ccXIJ2VL.s 			page 25


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 386              		.loc 2 140 27 view .LVU96
 387              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccXIJ2VL.s 			page 26


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 388              		.loc 2 142 3 view .LVU97
 389              		.loc 2 142 44 is_stmt 0 view .LVU98
 390              		.syntax unified
 391              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 392 0000 72B6     		cpsid i
 393              	@ 0 "" 2
 394              		.thumb
 395              		.syntax unified
 396              	.L22:
 397              	.LBE11:
 398              	.LBE10:
 884:Core/Src/main.cpp ****   {
 399              		.loc 1 884 3 is_stmt 1 discriminator 1 view .LVU99
 884:Core/Src/main.cpp ****   {
 400              		.loc 1 884 3 discriminator 1 view .LVU100
 401 0002 FEE7     		b	.L22
 402              		.cfi_endproc
 403              	.LFE151:
 404              		.cantunwind
 405              		.fnend
 407              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 408              		.align	1
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 412              		.fpu fpv4-sp-d16
 414              	_ZL12MX_I2C1_Initv:
 415              		.fnstart
 416              	.LFB134:
 279:Core/Src/main.cpp **** 
 417              		.loc 1 279 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421 0000 08B5     		push	{r3, lr}
 422              		.save {r3, lr}
 423              	.LCFI5:
 424              		.cfi_def_cfa_offset 8
 425              		.cfi_offset 3, -8
 426              		.cfi_offset 14, -4
 288:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 427              		.loc 1 288 3 view .LVU102
 288:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 428              		.loc 1 288 18 is_stmt 0 view .LVU103
 429 0002 0A48     		ldr	r0, .L27
 430 0004 0A4B     		ldr	r3, .L27+4
 431 0006 0360     		str	r3, [r0]
 289:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 432              		.loc 1 289 3 is_stmt 1 view .LVU104
 289:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 433              		.loc 1 289 25 is_stmt 0 view .LVU105
 434 0008 0A4B     		ldr	r3, .L27+8
 435 000a 4360     		str	r3, [r0, #4]
 290:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 436              		.loc 1 290 3 is_stmt 1 view .LVU106
 290:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
ARM GAS  /tmp/ccXIJ2VL.s 			page 27


 437              		.loc 1 290 24 is_stmt 0 view .LVU107
 438 000c 0023     		movs	r3, #0
 439 000e 8360     		str	r3, [r0, #8]
 291:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 440              		.loc 1 291 3 is_stmt 1 view .LVU108
 291:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 441              		.loc 1 291 26 is_stmt 0 view .LVU109
 442 0010 C360     		str	r3, [r0, #12]
 292:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 443              		.loc 1 292 3 is_stmt 1 view .LVU110
 292:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 444              		.loc 1 292 29 is_stmt 0 view .LVU111
 445 0012 4FF48042 		mov	r2, #16384
 446 0016 0261     		str	r2, [r0, #16]
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 447              		.loc 1 293 3 is_stmt 1 view .LVU112
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 448              		.loc 1 293 30 is_stmt 0 view .LVU113
 449 0018 4361     		str	r3, [r0, #20]
 294:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 450              		.loc 1 294 3 is_stmt 1 view .LVU114
 294:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 451              		.loc 1 294 26 is_stmt 0 view .LVU115
 452 001a 8361     		str	r3, [r0, #24]
 295:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 453              		.loc 1 295 3 is_stmt 1 view .LVU116
 295:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 454              		.loc 1 295 30 is_stmt 0 view .LVU117
 455 001c C361     		str	r3, [r0, #28]
 296:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 456              		.loc 1 296 3 is_stmt 1 view .LVU118
 296:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 457              		.loc 1 296 28 is_stmt 0 view .LVU119
 458 001e 0362     		str	r3, [r0, #32]
 297:Core/Src/main.cpp ****   {
 459              		.loc 1 297 3 is_stmt 1 view .LVU120
 297:Core/Src/main.cpp ****   {
 460              		.loc 1 297 19 is_stmt 0 view .LVU121
 461 0020 FFF7FEFF 		bl	HAL_I2C_Init
 462              	.LVL17:
 297:Core/Src/main.cpp ****   {
 463              		.loc 1 297 3 view .LVU122
 464 0024 00B9     		cbnz	r0, .L26
 305:Core/Src/main.cpp **** 
 465              		.loc 1 305 1 view .LVU123
 466 0026 08BD     		pop	{r3, pc}
 467              	.L26:
 299:Core/Src/main.cpp ****   }
 468              		.loc 1 299 5 is_stmt 1 view .LVU124
 299:Core/Src/main.cpp ****   }
 469              		.loc 1 299 18 is_stmt 0 view .LVU125
 470 0028 FFF7FEFF 		bl	Error_Handler
 471              	.LVL18:
 472              	.L28:
 473              		.align	2
 474              	.L27:
 475 002c 00000000 		.word	.LANCHOR3
ARM GAS  /tmp/ccXIJ2VL.s 			page 28


 476 0030 00540040 		.word	1073763328
 477 0034 A0860100 		.word	100000
 478              		.cfi_endproc
 479              	.LFE134:
 480              		.fnend
 482              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 483              		.align	1
 484              		.syntax unified
 485              		.thumb
 486              		.thumb_func
 487              		.fpu fpv4-sp-d16
 489              	_ZL12MX_I2C3_Initv:
 490              		.fnstart
 491              	.LFB135:
 313:Core/Src/main.cpp **** 
 492              		.loc 1 313 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 496 0000 08B5     		push	{r3, lr}
 497              		.save {r3, lr}
 498              	.LCFI6:
 499              		.cfi_def_cfa_offset 8
 500              		.cfi_offset 3, -8
 501              		.cfi_offset 14, -4
 322:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 502              		.loc 1 322 3 view .LVU127
 322:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 503              		.loc 1 322 18 is_stmt 0 view .LVU128
 504 0002 0A48     		ldr	r0, .L33
 505 0004 0A4B     		ldr	r3, .L33+4
 506 0006 0360     		str	r3, [r0]
 323:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 507              		.loc 1 323 3 is_stmt 1 view .LVU129
 323:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 508              		.loc 1 323 25 is_stmt 0 view .LVU130
 509 0008 0A4B     		ldr	r3, .L33+8
 510 000a 4360     		str	r3, [r0, #4]
 324:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 511              		.loc 1 324 3 is_stmt 1 view .LVU131
 324:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 512              		.loc 1 324 24 is_stmt 0 view .LVU132
 513 000c 0023     		movs	r3, #0
 514 000e 8360     		str	r3, [r0, #8]
 325:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 515              		.loc 1 325 3 is_stmt 1 view .LVU133
 325:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 516              		.loc 1 325 26 is_stmt 0 view .LVU134
 517 0010 C360     		str	r3, [r0, #12]
 326:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 518              		.loc 1 326 3 is_stmt 1 view .LVU135
 326:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 519              		.loc 1 326 29 is_stmt 0 view .LVU136
 520 0012 4FF48042 		mov	r2, #16384
 521 0016 0261     		str	r2, [r0, #16]
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 522              		.loc 1 327 3 is_stmt 1 view .LVU137
ARM GAS  /tmp/ccXIJ2VL.s 			page 29


 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 523              		.loc 1 327 30 is_stmt 0 view .LVU138
 524 0018 4361     		str	r3, [r0, #20]
 328:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 525              		.loc 1 328 3 is_stmt 1 view .LVU139
 328:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 526              		.loc 1 328 26 is_stmt 0 view .LVU140
 527 001a 8361     		str	r3, [r0, #24]
 329:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 528              		.loc 1 329 3 is_stmt 1 view .LVU141
 329:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 529              		.loc 1 329 30 is_stmt 0 view .LVU142
 530 001c C361     		str	r3, [r0, #28]
 330:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 531              		.loc 1 330 3 is_stmt 1 view .LVU143
 330:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 532              		.loc 1 330 28 is_stmt 0 view .LVU144
 533 001e 0362     		str	r3, [r0, #32]
 331:Core/Src/main.cpp ****   {
 534              		.loc 1 331 3 is_stmt 1 view .LVU145
 331:Core/Src/main.cpp ****   {
 535              		.loc 1 331 19 is_stmt 0 view .LVU146
 536 0020 FFF7FEFF 		bl	HAL_I2C_Init
 537              	.LVL19:
 331:Core/Src/main.cpp ****   {
 538              		.loc 1 331 3 view .LVU147
 539 0024 00B9     		cbnz	r0, .L32
 339:Core/Src/main.cpp **** 
 540              		.loc 1 339 1 view .LVU148
 541 0026 08BD     		pop	{r3, pc}
 542              	.L32:
 333:Core/Src/main.cpp ****   }
 543              		.loc 1 333 5 is_stmt 1 view .LVU149
 333:Core/Src/main.cpp ****   }
 544              		.loc 1 333 18 is_stmt 0 view .LVU150
 545 0028 FFF7FEFF 		bl	Error_Handler
 546              	.LVL20:
 547              	.L34:
 548              		.align	2
 549              	.L33:
 550 002c 00000000 		.word	.LANCHOR1
 551 0030 005C0040 		.word	1073765376
 552 0034 A0860100 		.word	100000
 553              		.cfi_endproc
 554              	.LFE135:
 555              		.fnend
 557              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 558              		.align	1
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 562              		.fpu fpv4-sp-d16
 564              	_ZL12MX_I2S2_Initv:
 565              		.fnstart
 566              	.LFB136:
 347:Core/Src/main.cpp **** 
 567              		.loc 1 347 1 is_stmt 1 view -0
ARM GAS  /tmp/ccXIJ2VL.s 			page 30


 568              		.cfi_startproc
 569              		@ args = 0, pretend = 0, frame = 0
 570              		@ frame_needed = 0, uses_anonymous_args = 0
 571 0000 08B5     		push	{r3, lr}
 572              		.save {r3, lr}
 573              	.LCFI7:
 574              		.cfi_def_cfa_offset 8
 575              		.cfi_offset 3, -8
 576              		.cfi_offset 14, -4
 356:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 577              		.loc 1 356 3 view .LVU152
 356:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 578              		.loc 1 356 18 is_stmt 0 view .LVU153
 579 0002 0B48     		ldr	r0, .L39
 580 0004 0B4B     		ldr	r3, .L39+4
 581 0006 0360     		str	r3, [r0]
 357:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 582              		.loc 1 357 3 is_stmt 1 view .LVU154
 357:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 583              		.loc 1 357 19 is_stmt 0 view .LVU155
 584 0008 4FF40072 		mov	r2, #512
 585 000c 4260     		str	r2, [r0, #4]
 358:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 586              		.loc 1 358 3 is_stmt 1 view .LVU156
 358:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 587              		.loc 1 358 23 is_stmt 0 view .LVU157
 588 000e 0023     		movs	r3, #0
 589 0010 8360     		str	r3, [r0, #8]
 359:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 590              		.loc 1 359 3 is_stmt 1 view .LVU158
 359:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 591              		.loc 1 359 25 is_stmt 0 view .LVU159
 592 0012 C360     		str	r3, [r0, #12]
 360:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 593              		.loc 1 360 3 is_stmt 1 view .LVU160
 360:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 594              		.loc 1 360 25 is_stmt 0 view .LVU161
 595 0014 0261     		str	r2, [r0, #16]
 361:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 596              		.loc 1 361 3 is_stmt 1 view .LVU162
 361:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 597              		.loc 1 361 24 is_stmt 0 view .LVU163
 598 0016 4FF4FA52 		mov	r2, #8000
 599 001a 4261     		str	r2, [r0, #20]
 362:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 600              		.loc 1 362 3 is_stmt 1 view .LVU164
 362:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 601              		.loc 1 362 19 is_stmt 0 view .LVU165
 602 001c 8361     		str	r3, [r0, #24]
 363:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 603              		.loc 1 363 3 is_stmt 1 view .LVU166
 363:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 604              		.loc 1 363 26 is_stmt 0 view .LVU167
 605 001e C361     		str	r3, [r0, #28]
 364:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 606              		.loc 1 364 3 is_stmt 1 view .LVU168
 364:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
ARM GAS  /tmp/ccXIJ2VL.s 			page 31


 607              		.loc 1 364 29 is_stmt 0 view .LVU169
 608 0020 0362     		str	r3, [r0, #32]
 365:Core/Src/main.cpp ****   {
 609              		.loc 1 365 3 is_stmt 1 view .LVU170
 365:Core/Src/main.cpp ****   {
 610              		.loc 1 365 19 is_stmt 0 view .LVU171
 611 0022 FFF7FEFF 		bl	HAL_I2S_Init
 612              	.LVL21:
 365:Core/Src/main.cpp ****   {
 613              		.loc 1 365 3 view .LVU172
 614 0026 00B9     		cbnz	r0, .L38
 373:Core/Src/main.cpp **** 
 615              		.loc 1 373 1 view .LVU173
 616 0028 08BD     		pop	{r3, pc}
 617              	.L38:
 367:Core/Src/main.cpp ****   }
 618              		.loc 1 367 5 is_stmt 1 view .LVU174
 367:Core/Src/main.cpp ****   }
 619              		.loc 1 367 18 is_stmt 0 view .LVU175
 620 002a FFF7FEFF 		bl	Error_Handler
 621              	.LVL22:
 622              	.L40:
 623 002e 00BF     		.align	2
 624              	.L39:
 625 0030 00000000 		.word	.LANCHOR4
 626 0034 00380040 		.word	1073756160
 627              		.cfi_endproc
 628              	.LFE136:
 629              		.fnend
 631              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 632              		.align	1
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu fpv4-sp-d16
 638              	_ZL12MX_I2S3_Initv:
 639              		.fnstart
 640              	.LFB137:
 381:Core/Src/main.cpp **** 
 641              		.loc 1 381 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645 0000 08B5     		push	{r3, lr}
 646              		.save {r3, lr}
 647              	.LCFI8:
 648              		.cfi_def_cfa_offset 8
 649              		.cfi_offset 3, -8
 650              		.cfi_offset 14, -4
 390:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 651              		.loc 1 390 3 view .LVU177
 390:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 652              		.loc 1 390 18 is_stmt 0 view .LVU178
 653 0002 0B48     		ldr	r0, .L45
 654 0004 0B4B     		ldr	r3, .L45+4
 655 0006 0360     		str	r3, [r0]
 391:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
ARM GAS  /tmp/ccXIJ2VL.s 			page 32


 656              		.loc 1 391 3 is_stmt 1 view .LVU179
 391:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 657              		.loc 1 391 19 is_stmt 0 view .LVU180
 658 0008 4FF40072 		mov	r2, #512
 659 000c 4260     		str	r2, [r0, #4]
 392:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 660              		.loc 1 392 3 is_stmt 1 view .LVU181
 392:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 661              		.loc 1 392 23 is_stmt 0 view .LVU182
 662 000e 0023     		movs	r3, #0
 663 0010 8360     		str	r3, [r0, #8]
 393:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 664              		.loc 1 393 3 is_stmt 1 view .LVU183
 393:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 665              		.loc 1 393 25 is_stmt 0 view .LVU184
 666 0012 C360     		str	r3, [r0, #12]
 394:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 667              		.loc 1 394 3 is_stmt 1 view .LVU185
 394:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 668              		.loc 1 394 25 is_stmt 0 view .LVU186
 669 0014 0261     		str	r2, [r0, #16]
 395:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 670              		.loc 1 395 3 is_stmt 1 view .LVU187
 395:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 671              		.loc 1 395 24 is_stmt 0 view .LVU188
 672 0016 4AF64442 		movw	r2, #44100
 673 001a 4261     		str	r2, [r0, #20]
 396:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 674              		.loc 1 396 3 is_stmt 1 view .LVU189
 396:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 675              		.loc 1 396 19 is_stmt 0 view .LVU190
 676 001c 8361     		str	r3, [r0, #24]
 397:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 677              		.loc 1 397 3 is_stmt 1 view .LVU191
 397:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 678              		.loc 1 397 26 is_stmt 0 view .LVU192
 679 001e C361     		str	r3, [r0, #28]
 398:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 680              		.loc 1 398 3 is_stmt 1 view .LVU193
 398:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 681              		.loc 1 398 29 is_stmt 0 view .LVU194
 682 0020 0123     		movs	r3, #1
 683 0022 0362     		str	r3, [r0, #32]
 399:Core/Src/main.cpp ****   {
 684              		.loc 1 399 3 is_stmt 1 view .LVU195
 399:Core/Src/main.cpp ****   {
 685              		.loc 1 399 19 is_stmt 0 view .LVU196
 686 0024 FFF7FEFF 		bl	HAL_I2S_Init
 687              	.LVL23:
 399:Core/Src/main.cpp ****   {
 688              		.loc 1 399 3 view .LVU197
 689 0028 00B9     		cbnz	r0, .L44
 407:Core/Src/main.cpp **** 
 690              		.loc 1 407 1 view .LVU198
 691 002a 08BD     		pop	{r3, pc}
 692              	.L44:
 401:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccXIJ2VL.s 			page 33


 693              		.loc 1 401 5 is_stmt 1 view .LVU199
 401:Core/Src/main.cpp ****   }
 694              		.loc 1 401 18 is_stmt 0 view .LVU200
 695 002c FFF7FEFF 		bl	Error_Handler
 696              	.LVL24:
 697              	.L46:
 698              		.align	2
 699              	.L45:
 700 0030 00000000 		.word	.LANCHOR5
 701 0034 003C0040 		.word	1073757184
 702              		.cfi_endproc
 703              	.LFE137:
 704              		.fnend
 706              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 707              		.align	1
 708              		.syntax unified
 709              		.thumb
 710              		.thumb_func
 711              		.fpu fpv4-sp-d16
 713              	_ZL12MX_I2S4_Initv:
 714              		.fnstart
 715              	.LFB138:
 415:Core/Src/main.cpp **** 
 716              		.loc 1 415 1 is_stmt 1 view -0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720 0000 08B5     		push	{r3, lr}
 721              		.save {r3, lr}
 722              	.LCFI9:
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 3, -8
 725              		.cfi_offset 14, -4
 424:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 726              		.loc 1 424 3 view .LVU202
 424:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 727              		.loc 1 424 18 is_stmt 0 view .LVU203
 728 0002 0B48     		ldr	r0, .L51
 729 0004 0B4B     		ldr	r3, .L51+4
 730 0006 0360     		str	r3, [r0]
 425:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 731              		.loc 1 425 3 is_stmt 1 view .LVU204
 425:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 732              		.loc 1 425 19 is_stmt 0 view .LVU205
 733 0008 4FF40073 		mov	r3, #512
 734 000c 4360     		str	r3, [r0, #4]
 426:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 735              		.loc 1 426 3 is_stmt 1 view .LVU206
 426:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 736              		.loc 1 426 23 is_stmt 0 view .LVU207
 737 000e 0023     		movs	r3, #0
 738 0010 8360     		str	r3, [r0, #8]
 427:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 739              		.loc 1 427 3 is_stmt 1 view .LVU208
 427:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 740              		.loc 1 427 25 is_stmt 0 view .LVU209
 741 0012 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/ccXIJ2VL.s 			page 34


 428:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 742              		.loc 1 428 3 is_stmt 1 view .LVU210
 428:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 743              		.loc 1 428 25 is_stmt 0 view .LVU211
 744 0014 0361     		str	r3, [r0, #16]
 429:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 745              		.loc 1 429 3 is_stmt 1 view .LVU212
 429:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 746              		.loc 1 429 24 is_stmt 0 view .LVU213
 747 0016 4AF64442 		movw	r2, #44100
 748 001a 4261     		str	r2, [r0, #20]
 430:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 749              		.loc 1 430 3 is_stmt 1 view .LVU214
 430:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 750              		.loc 1 430 19 is_stmt 0 view .LVU215
 751 001c 8361     		str	r3, [r0, #24]
 431:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 752              		.loc 1 431 3 is_stmt 1 view .LVU216
 431:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 753              		.loc 1 431 26 is_stmt 0 view .LVU217
 754 001e C361     		str	r3, [r0, #28]
 432:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 755              		.loc 1 432 3 is_stmt 1 view .LVU218
 432:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 756              		.loc 1 432 29 is_stmt 0 view .LVU219
 757 0020 0362     		str	r3, [r0, #32]
 433:Core/Src/main.cpp ****   {
 758              		.loc 1 433 3 is_stmt 1 view .LVU220
 433:Core/Src/main.cpp ****   {
 759              		.loc 1 433 19 is_stmt 0 view .LVU221
 760 0022 FFF7FEFF 		bl	HAL_I2S_Init
 761              	.LVL25:
 433:Core/Src/main.cpp ****   {
 762              		.loc 1 433 3 view .LVU222
 763 0026 00B9     		cbnz	r0, .L50
 441:Core/Src/main.cpp **** 
 764              		.loc 1 441 1 view .LVU223
 765 0028 08BD     		pop	{r3, pc}
 766              	.L50:
 435:Core/Src/main.cpp ****   }
 767              		.loc 1 435 5 is_stmt 1 view .LVU224
 435:Core/Src/main.cpp ****   }
 768              		.loc 1 435 18 is_stmt 0 view .LVU225
 769 002a FFF7FEFF 		bl	Error_Handler
 770              	.LVL26:
 771              	.L52:
 772 002e 00BF     		.align	2
 773              	.L51:
 774 0030 00000000 		.word	.LANCHOR6
 775 0034 00340140 		.word	1073820672
 776              		.cfi_endproc
 777              	.LFE138:
 778              		.fnend
 780              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 781              		.align	1
 782              		.syntax unified
 783              		.thumb
ARM GAS  /tmp/ccXIJ2VL.s 			page 35


 784              		.thumb_func
 785              		.fpu fpv4-sp-d16
 787              	_ZL15MX_SDIO_SD_Initv:
 788              		.fnstart
 789              	.LFB139:
 449:Core/Src/main.cpp **** 
 790              		.loc 1 449 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794 0000 08B5     		push	{r3, lr}
 795              		.save {r3, lr}
 796              	.LCFI10:
 797              		.cfi_def_cfa_offset 8
 798              		.cfi_offset 3, -8
 799              		.cfi_offset 14, -4
 458:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800              		.loc 1 458 3 view .LVU227
 458:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 801              		.loc 1 458 16 is_stmt 0 view .LVU228
 802 0002 0C48     		ldr	r0, .L59
 803 0004 0C4B     		ldr	r3, .L59+4
 804 0006 0360     		str	r3, [r0]
 459:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 805              		.loc 1 459 3 is_stmt 1 view .LVU229
 459:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 806              		.loc 1 459 22 is_stmt 0 view .LVU230
 807 0008 0023     		movs	r3, #0
 808 000a 4360     		str	r3, [r0, #4]
 460:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 809              		.loc 1 460 3 is_stmt 1 view .LVU231
 460:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 810              		.loc 1 460 24 is_stmt 0 view .LVU232
 811 000c 8360     		str	r3, [r0, #8]
 461:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 812              		.loc 1 461 3 is_stmt 1 view .LVU233
 461:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 813              		.loc 1 461 27 is_stmt 0 view .LVU234
 814 000e C360     		str	r3, [r0, #12]
 462:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 815              		.loc 1 462 3 is_stmt 1 view .LVU235
 462:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 816              		.loc 1 462 20 is_stmt 0 view .LVU236
 817 0010 0361     		str	r3, [r0, #16]
 463:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 818              		.loc 1 463 3 is_stmt 1 view .LVU237
 463:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 819              		.loc 1 463 32 is_stmt 0 view .LVU238
 820 0012 4361     		str	r3, [r0, #20]
 464:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 821              		.loc 1 464 3 is_stmt 1 view .LVU239
 464:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 822              		.loc 1 464 21 is_stmt 0 view .LVU240
 823 0014 8361     		str	r3, [r0, #24]
 465:Core/Src/main.cpp ****   {
 824              		.loc 1 465 3 is_stmt 1 view .LVU241
 465:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccXIJ2VL.s 			page 36


 825              		.loc 1 465 18 is_stmt 0 view .LVU242
 826 0016 FFF7FEFF 		bl	HAL_SD_Init
 827              	.LVL27:
 465:Core/Src/main.cpp ****   {
 828              		.loc 1 465 3 view .LVU243
 829 001a 30B9     		cbnz	r0, .L57
 469:Core/Src/main.cpp ****   {
 830              		.loc 1 469 3 is_stmt 1 view .LVU244
 469:Core/Src/main.cpp ****   {
 831              		.loc 1 469 36 is_stmt 0 view .LVU245
 832 001c 4FF40061 		mov	r1, #2048
 833 0020 0448     		ldr	r0, .L59
 834 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 835              	.LVL28:
 469:Core/Src/main.cpp ****   {
 836              		.loc 1 469 3 view .LVU246
 837 0026 10B9     		cbnz	r0, .L58
 477:Core/Src/main.cpp **** 
 838              		.loc 1 477 1 view .LVU247
 839 0028 08BD     		pop	{r3, pc}
 840              	.L57:
 467:Core/Src/main.cpp ****   }
 841              		.loc 1 467 5 is_stmt 1 view .LVU248
 467:Core/Src/main.cpp ****   }
 842              		.loc 1 467 18 is_stmt 0 view .LVU249
 843 002a FFF7FEFF 		bl	Error_Handler
 844              	.LVL29:
 845              	.L58:
 471:Core/Src/main.cpp ****   }
 846              		.loc 1 471 5 is_stmt 1 view .LVU250
 471:Core/Src/main.cpp ****   }
 847              		.loc 1 471 18 is_stmt 0 view .LVU251
 848 002e FFF7FEFF 		bl	Error_Handler
 849              	.LVL30:
 850              	.L60:
 851 0032 00BF     		.align	2
 852              	.L59:
 853 0034 00000000 		.word	.LANCHOR7
 854 0038 002C0140 		.word	1073818624
 855              		.cfi_endproc
 856              	.LFE139:
 857              		.fnend
 859              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 860              		.align	1
 861              		.syntax unified
 862              		.thumb
 863              		.thumb_func
 864              		.fpu fpv4-sp-d16
 866              	_ZL12MX_SPI1_Initv:
 867              		.fnstart
 868              	.LFB140:
 485:Core/Src/main.cpp **** 
 869              		.loc 1 485 1 is_stmt 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccXIJ2VL.s 			page 37


 874              		.save {r3, lr}
 875              	.LCFI11:
 876              		.cfi_def_cfa_offset 8
 877              		.cfi_offset 3, -8
 878              		.cfi_offset 14, -4
 495:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 879              		.loc 1 495 3 view .LVU253
 495:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 880              		.loc 1 495 18 is_stmt 0 view .LVU254
 881 0002 0C48     		ldr	r0, .L65
 882 0004 0C4B     		ldr	r3, .L65+4
 883 0006 0360     		str	r3, [r0]
 496:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 884              		.loc 1 496 3 is_stmt 1 view .LVU255
 496:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 885              		.loc 1 496 19 is_stmt 0 view .LVU256
 886 0008 4FF48273 		mov	r3, #260
 887 000c 4360     		str	r3, [r0, #4]
 497:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 888              		.loc 1 497 3 is_stmt 1 view .LVU257
 497:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 889              		.loc 1 497 24 is_stmt 0 view .LVU258
 890 000e 0023     		movs	r3, #0
 891 0010 8360     		str	r3, [r0, #8]
 498:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 892              		.loc 1 498 3 is_stmt 1 view .LVU259
 498:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 893              		.loc 1 498 23 is_stmt 0 view .LVU260
 894 0012 C360     		str	r3, [r0, #12]
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 895              		.loc 1 499 3 is_stmt 1 view .LVU261
 499:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 896              		.loc 1 499 26 is_stmt 0 view .LVU262
 897 0014 0361     		str	r3, [r0, #16]
 500:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 898              		.loc 1 500 3 is_stmt 1 view .LVU263
 500:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 899              		.loc 1 500 23 is_stmt 0 view .LVU264
 900 0016 4361     		str	r3, [r0, #20]
 501:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 901              		.loc 1 501 3 is_stmt 1 view .LVU265
 501:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 902              		.loc 1 501 18 is_stmt 0 view .LVU266
 903 0018 8361     		str	r3, [r0, #24]
 502:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 904              		.loc 1 502 3 is_stmt 1 view .LVU267
 502:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 905              		.loc 1 502 32 is_stmt 0 view .LVU268
 906 001a C361     		str	r3, [r0, #28]
 503:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 907              		.loc 1 503 3 is_stmt 1 view .LVU269
 503:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 908              		.loc 1 503 23 is_stmt 0 view .LVU270
 909 001c 0362     		str	r3, [r0, #32]
 504:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 910              		.loc 1 504 3 is_stmt 1 view .LVU271
 504:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/ccXIJ2VL.s 			page 38


 911              		.loc 1 504 21 is_stmt 0 view .LVU272
 912 001e 4362     		str	r3, [r0, #36]
 505:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 913              		.loc 1 505 3 is_stmt 1 view .LVU273
 505:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 914              		.loc 1 505 29 is_stmt 0 view .LVU274
 915 0020 8362     		str	r3, [r0, #40]
 506:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 916              		.loc 1 506 3 is_stmt 1 view .LVU275
 506:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 917              		.loc 1 506 28 is_stmt 0 view .LVU276
 918 0022 0A23     		movs	r3, #10
 919 0024 C362     		str	r3, [r0, #44]
 507:Core/Src/main.cpp ****   {
 920              		.loc 1 507 3 is_stmt 1 view .LVU277
 507:Core/Src/main.cpp ****   {
 921              		.loc 1 507 19 is_stmt 0 view .LVU278
 922 0026 FFF7FEFF 		bl	HAL_SPI_Init
 923              	.LVL31:
 507:Core/Src/main.cpp ****   {
 924              		.loc 1 507 3 view .LVU279
 925 002a 00B9     		cbnz	r0, .L64
 515:Core/Src/main.cpp **** 
 926              		.loc 1 515 1 view .LVU280
 927 002c 08BD     		pop	{r3, pc}
 928              	.L64:
 509:Core/Src/main.cpp ****   }
 929              		.loc 1 509 5 is_stmt 1 view .LVU281
 509:Core/Src/main.cpp ****   }
 930              		.loc 1 509 18 is_stmt 0 view .LVU282
 931 002e FFF7FEFF 		bl	Error_Handler
 932              	.LVL32:
 933              	.L66:
 934 0032 00BF     		.align	2
 935              	.L65:
 936 0034 00000000 		.word	.LANCHOR8
 937 0038 00300140 		.word	1073819648
 938              		.cfi_endproc
 939              	.LFE140:
 940              		.fnend
 942              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 943              		.align	1
 944              		.syntax unified
 945              		.thumb
 946              		.thumb_func
 947              		.fpu fpv4-sp-d16
 949              	_ZL12MX_SPI5_Initv:
 950              		.fnstart
 951              	.LFB141:
 523:Core/Src/main.cpp **** 
 952              		.loc 1 523 1 is_stmt 1 view -0
 953              		.cfi_startproc
 954              		@ args = 0, pretend = 0, frame = 0
 955              		@ frame_needed = 0, uses_anonymous_args = 0
 956 0000 08B5     		push	{r3, lr}
 957              		.save {r3, lr}
 958              	.LCFI12:
ARM GAS  /tmp/ccXIJ2VL.s 			page 39


 959              		.cfi_def_cfa_offset 8
 960              		.cfi_offset 3, -8
 961              		.cfi_offset 14, -4
 533:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 962              		.loc 1 533 3 view .LVU284
 533:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 963              		.loc 1 533 18 is_stmt 0 view .LVU285
 964 0002 0C48     		ldr	r0, .L71
 965 0004 0C4B     		ldr	r3, .L71+4
 966 0006 0360     		str	r3, [r0]
 534:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 967              		.loc 1 534 3 is_stmt 1 view .LVU286
 534:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 968              		.loc 1 534 19 is_stmt 0 view .LVU287
 969 0008 4FF48273 		mov	r3, #260
 970 000c 4360     		str	r3, [r0, #4]
 535:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 971              		.loc 1 535 3 is_stmt 1 view .LVU288
 535:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 972              		.loc 1 535 24 is_stmt 0 view .LVU289
 973 000e 0023     		movs	r3, #0
 974 0010 8360     		str	r3, [r0, #8]
 536:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 975              		.loc 1 536 3 is_stmt 1 view .LVU290
 536:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 976              		.loc 1 536 23 is_stmt 0 view .LVU291
 977 0012 C360     		str	r3, [r0, #12]
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 978              		.loc 1 537 3 is_stmt 1 view .LVU292
 537:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 979              		.loc 1 537 26 is_stmt 0 view .LVU293
 980 0014 0361     		str	r3, [r0, #16]
 538:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 981              		.loc 1 538 3 is_stmt 1 view .LVU294
 538:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 982              		.loc 1 538 23 is_stmt 0 view .LVU295
 983 0016 4361     		str	r3, [r0, #20]
 539:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 984              		.loc 1 539 3 is_stmt 1 view .LVU296
 539:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 985              		.loc 1 539 18 is_stmt 0 view .LVU297
 986 0018 8361     		str	r3, [r0, #24]
 540:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 987              		.loc 1 540 3 is_stmt 1 view .LVU298
 540:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 988              		.loc 1 540 32 is_stmt 0 view .LVU299
 989 001a C361     		str	r3, [r0, #28]
 541:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 990              		.loc 1 541 3 is_stmt 1 view .LVU300
 541:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 991              		.loc 1 541 23 is_stmt 0 view .LVU301
 992 001c 0362     		str	r3, [r0, #32]
 542:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 993              		.loc 1 542 3 is_stmt 1 view .LVU302
 542:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 994              		.loc 1 542 21 is_stmt 0 view .LVU303
 995 001e 4362     		str	r3, [r0, #36]
ARM GAS  /tmp/ccXIJ2VL.s 			page 40


 543:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 996              		.loc 1 543 3 is_stmt 1 view .LVU304
 543:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 997              		.loc 1 543 29 is_stmt 0 view .LVU305
 998 0020 8362     		str	r3, [r0, #40]
 544:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 999              		.loc 1 544 3 is_stmt 1 view .LVU306
 544:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1000              		.loc 1 544 28 is_stmt 0 view .LVU307
 1001 0022 0A23     		movs	r3, #10
 1002 0024 C362     		str	r3, [r0, #44]
 545:Core/Src/main.cpp ****   {
 1003              		.loc 1 545 3 is_stmt 1 view .LVU308
 545:Core/Src/main.cpp ****   {
 1004              		.loc 1 545 19 is_stmt 0 view .LVU309
 1005 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1006              	.LVL33:
 545:Core/Src/main.cpp ****   {
 1007              		.loc 1 545 3 view .LVU310
 1008 002a 00B9     		cbnz	r0, .L70
 553:Core/Src/main.cpp **** 
 1009              		.loc 1 553 1 view .LVU311
 1010 002c 08BD     		pop	{r3, pc}
 1011              	.L70:
 547:Core/Src/main.cpp ****   }
 1012              		.loc 1 547 5 is_stmt 1 view .LVU312
 547:Core/Src/main.cpp ****   }
 1013              		.loc 1 547 18 is_stmt 0 view .LVU313
 1014 002e FFF7FEFF 		bl	Error_Handler
 1015              	.LVL34:
 1016              	.L72:
 1017 0032 00BF     		.align	2
 1018              	.L71:
 1019 0034 00000000 		.word	.LANCHOR9
 1020 0038 00500140 		.word	1073827840
 1021              		.cfi_endproc
 1022              	.LFE141:
 1023              		.fnend
 1025              		.section	.text._ZL19MX_USART1_UART_Initv,"ax",%progbits
 1026              		.align	1
 1027              		.syntax unified
 1028              		.thumb
 1029              		.thumb_func
 1030              		.fpu fpv4-sp-d16
 1032              	_ZL19MX_USART1_UART_Initv:
 1033              		.fnstart
 1034              	.LFB145:
 677:Core/Src/main.cpp **** 
 1035              		.loc 1 677 1 is_stmt 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 0
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039 0000 08B5     		push	{r3, lr}
 1040              		.save {r3, lr}
 1041              	.LCFI13:
 1042              		.cfi_def_cfa_offset 8
 1043              		.cfi_offset 3, -8
ARM GAS  /tmp/ccXIJ2VL.s 			page 41


 1044              		.cfi_offset 14, -4
 686:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1045              		.loc 1 686 3 view .LVU315
 686:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1046              		.loc 1 686 19 is_stmt 0 view .LVU316
 1047 0002 0A48     		ldr	r0, .L77
 1048 0004 0A4B     		ldr	r3, .L77+4
 1049 0006 0360     		str	r3, [r0]
 687:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1050              		.loc 1 687 3 is_stmt 1 view .LVU317
 687:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1051              		.loc 1 687 24 is_stmt 0 view .LVU318
 1052 0008 4FF4E133 		mov	r3, #115200
 1053 000c 4360     		str	r3, [r0, #4]
 688:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1054              		.loc 1 688 3 is_stmt 1 view .LVU319
 688:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1055              		.loc 1 688 26 is_stmt 0 view .LVU320
 1056 000e 0023     		movs	r3, #0
 1057 0010 8360     		str	r3, [r0, #8]
 689:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1058              		.loc 1 689 3 is_stmt 1 view .LVU321
 689:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1059              		.loc 1 689 24 is_stmt 0 view .LVU322
 1060 0012 C360     		str	r3, [r0, #12]
 690:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1061              		.loc 1 690 3 is_stmt 1 view .LVU323
 690:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1062              		.loc 1 690 22 is_stmt 0 view .LVU324
 1063 0014 0361     		str	r3, [r0, #16]
 691:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1064              		.loc 1 691 3 is_stmt 1 view .LVU325
 691:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1065              		.loc 1 691 20 is_stmt 0 view .LVU326
 1066 0016 0C22     		movs	r2, #12
 1067 0018 4261     		str	r2, [r0, #20]
 692:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1068              		.loc 1 692 3 is_stmt 1 view .LVU327
 692:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1069              		.loc 1 692 25 is_stmt 0 view .LVU328
 1070 001a 8361     		str	r3, [r0, #24]
 693:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1071              		.loc 1 693 3 is_stmt 1 view .LVU329
 693:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1072              		.loc 1 693 28 is_stmt 0 view .LVU330
 1073 001c C361     		str	r3, [r0, #28]
 694:Core/Src/main.cpp ****   {
 1074              		.loc 1 694 3 is_stmt 1 view .LVU331
 694:Core/Src/main.cpp ****   {
 1075              		.loc 1 694 20 is_stmt 0 view .LVU332
 1076 001e FFF7FEFF 		bl	HAL_UART_Init
 1077              	.LVL35:
 694:Core/Src/main.cpp ****   {
 1078              		.loc 1 694 3 view .LVU333
 1079 0022 00B9     		cbnz	r0, .L76
 702:Core/Src/main.cpp **** 
 1080              		.loc 1 702 1 view .LVU334
ARM GAS  /tmp/ccXIJ2VL.s 			page 42


 1081 0024 08BD     		pop	{r3, pc}
 1082              	.L76:
 696:Core/Src/main.cpp ****   }
 1083              		.loc 1 696 5 is_stmt 1 view .LVU335
 696:Core/Src/main.cpp ****   }
 1084              		.loc 1 696 18 is_stmt 0 view .LVU336
 1085 0026 FFF7FEFF 		bl	Error_Handler
 1086              	.LVL36:
 1087              	.L78:
 1088 002a 00BF     		.align	2
 1089              	.L77:
 1090 002c 00000000 		.word	.LANCHOR10
 1091 0030 00100140 		.word	1073811456
 1092              		.cfi_endproc
 1093              	.LFE145:
 1094              		.fnend
 1096              		.section	.text._ZL19MX_USART2_UART_Initv,"ax",%progbits
 1097              		.align	1
 1098              		.syntax unified
 1099              		.thumb
 1100              		.thumb_func
 1101              		.fpu fpv4-sp-d16
 1103              	_ZL19MX_USART2_UART_Initv:
 1104              		.fnstart
 1105              	.LFB146:
 710:Core/Src/main.cpp **** 
 1106              		.loc 1 710 1 is_stmt 1 view -0
 1107              		.cfi_startproc
 1108              		@ args = 0, pretend = 0, frame = 0
 1109              		@ frame_needed = 0, uses_anonymous_args = 0
 1110 0000 08B5     		push	{r3, lr}
 1111              		.save {r3, lr}
 1112              	.LCFI14:
 1113              		.cfi_def_cfa_offset 8
 1114              		.cfi_offset 3, -8
 1115              		.cfi_offset 14, -4
 719:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1116              		.loc 1 719 3 view .LVU338
 719:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1117              		.loc 1 719 19 is_stmt 0 view .LVU339
 1118 0002 0A48     		ldr	r0, .L83
 1119 0004 0A4B     		ldr	r3, .L83+4
 1120 0006 0360     		str	r3, [r0]
 720:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1121              		.loc 1 720 3 is_stmt 1 view .LVU340
 720:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1122              		.loc 1 720 24 is_stmt 0 view .LVU341
 1123 0008 4FF4E133 		mov	r3, #115200
 1124 000c 4360     		str	r3, [r0, #4]
 721:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1125              		.loc 1 721 3 is_stmt 1 view .LVU342
 721:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1126              		.loc 1 721 26 is_stmt 0 view .LVU343
 1127 000e 0023     		movs	r3, #0
 1128 0010 8360     		str	r3, [r0, #8]
 722:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1129              		.loc 1 722 3 is_stmt 1 view .LVU344
ARM GAS  /tmp/ccXIJ2VL.s 			page 43


 722:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1130              		.loc 1 722 24 is_stmt 0 view .LVU345
 1131 0012 C360     		str	r3, [r0, #12]
 723:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1132              		.loc 1 723 3 is_stmt 1 view .LVU346
 723:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1133              		.loc 1 723 22 is_stmt 0 view .LVU347
 1134 0014 0361     		str	r3, [r0, #16]
 724:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1135              		.loc 1 724 3 is_stmt 1 view .LVU348
 724:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1136              		.loc 1 724 20 is_stmt 0 view .LVU349
 1137 0016 0C22     		movs	r2, #12
 1138 0018 4261     		str	r2, [r0, #20]
 725:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1139              		.loc 1 725 3 is_stmt 1 view .LVU350
 725:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1140              		.loc 1 725 25 is_stmt 0 view .LVU351
 1141 001a 8361     		str	r3, [r0, #24]
 726:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1142              		.loc 1 726 3 is_stmt 1 view .LVU352
 726:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1143              		.loc 1 726 28 is_stmt 0 view .LVU353
 1144 001c C361     		str	r3, [r0, #28]
 727:Core/Src/main.cpp ****   {
 1145              		.loc 1 727 3 is_stmt 1 view .LVU354
 727:Core/Src/main.cpp ****   {
 1146              		.loc 1 727 20 is_stmt 0 view .LVU355
 1147 001e FFF7FEFF 		bl	HAL_UART_Init
 1148              	.LVL37:
 727:Core/Src/main.cpp ****   {
 1149              		.loc 1 727 3 view .LVU356
 1150 0022 00B9     		cbnz	r0, .L82
 735:Core/Src/main.cpp **** 
 1151              		.loc 1 735 1 view .LVU357
 1152 0024 08BD     		pop	{r3, pc}
 1153              	.L82:
 729:Core/Src/main.cpp ****   }
 1154              		.loc 1 729 5 is_stmt 1 view .LVU358
 729:Core/Src/main.cpp ****   }
 1155              		.loc 1 729 18 is_stmt 0 view .LVU359
 1156 0026 FFF7FEFF 		bl	Error_Handler
 1157              	.LVL38:
 1158              	.L84:
 1159 002a 00BF     		.align	2
 1160              	.L83:
 1161 002c 00000000 		.word	.LANCHOR11
 1162 0030 00440040 		.word	1073759232
 1163              		.cfi_endproc
 1164              	.LFE146:
 1165              		.fnend
 1167              		.section	.text._ZL19MX_USART6_UART_Initv,"ax",%progbits
 1168              		.align	1
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1172              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccXIJ2VL.s 			page 44


 1174              	_ZL19MX_USART6_UART_Initv:
 1175              		.fnstart
 1176              	.LFB147:
 743:Core/Src/main.cpp **** 
 1177              		.loc 1 743 1 is_stmt 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 1181 0000 08B5     		push	{r3, lr}
 1182              		.save {r3, lr}
 1183              	.LCFI15:
 1184              		.cfi_def_cfa_offset 8
 1185              		.cfi_offset 3, -8
 1186              		.cfi_offset 14, -4
 752:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1187              		.loc 1 752 3 view .LVU361
 752:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1188              		.loc 1 752 19 is_stmt 0 view .LVU362
 1189 0002 0A48     		ldr	r0, .L89
 1190 0004 0A4B     		ldr	r3, .L89+4
 1191 0006 0360     		str	r3, [r0]
 753:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1192              		.loc 1 753 3 is_stmt 1 view .LVU363
 753:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1193              		.loc 1 753 24 is_stmt 0 view .LVU364
 1194 0008 4FF4E133 		mov	r3, #115200
 1195 000c 4360     		str	r3, [r0, #4]
 754:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1196              		.loc 1 754 3 is_stmt 1 view .LVU365
 754:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1197              		.loc 1 754 26 is_stmt 0 view .LVU366
 1198 000e 0023     		movs	r3, #0
 1199 0010 8360     		str	r3, [r0, #8]
 755:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1200              		.loc 1 755 3 is_stmt 1 view .LVU367
 755:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1201              		.loc 1 755 24 is_stmt 0 view .LVU368
 1202 0012 C360     		str	r3, [r0, #12]
 756:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1203              		.loc 1 756 3 is_stmt 1 view .LVU369
 756:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1204              		.loc 1 756 22 is_stmt 0 view .LVU370
 1205 0014 0361     		str	r3, [r0, #16]
 757:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1206              		.loc 1 757 3 is_stmt 1 view .LVU371
 757:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1207              		.loc 1 757 20 is_stmt 0 view .LVU372
 1208 0016 0C22     		movs	r2, #12
 1209 0018 4261     		str	r2, [r0, #20]
 758:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1210              		.loc 1 758 3 is_stmt 1 view .LVU373
 758:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1211              		.loc 1 758 25 is_stmt 0 view .LVU374
 1212 001a 8361     		str	r3, [r0, #24]
 759:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1213              		.loc 1 759 3 is_stmt 1 view .LVU375
 759:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
ARM GAS  /tmp/ccXIJ2VL.s 			page 45


 1214              		.loc 1 759 28 is_stmt 0 view .LVU376
 1215 001c C361     		str	r3, [r0, #28]
 760:Core/Src/main.cpp ****   {
 1216              		.loc 1 760 3 is_stmt 1 view .LVU377
 760:Core/Src/main.cpp ****   {
 1217              		.loc 1 760 20 is_stmt 0 view .LVU378
 1218 001e FFF7FEFF 		bl	HAL_UART_Init
 1219              	.LVL39:
 760:Core/Src/main.cpp ****   {
 1220              		.loc 1 760 3 view .LVU379
 1221 0022 00B9     		cbnz	r0, .L88
 768:Core/Src/main.cpp **** 
 1222              		.loc 1 768 1 view .LVU380
 1223 0024 08BD     		pop	{r3, pc}
 1224              	.L88:
 762:Core/Src/main.cpp ****   }
 1225              		.loc 1 762 5 is_stmt 1 view .LVU381
 762:Core/Src/main.cpp ****   }
 1226              		.loc 1 762 18 is_stmt 0 view .LVU382
 1227 0026 FFF7FEFF 		bl	Error_Handler
 1228              	.LVL40:
 1229              	.L90:
 1230 002a 00BF     		.align	2
 1231              	.L89:
 1232 002c 00000000 		.word	.LANCHOR12
 1233 0030 00140140 		.word	1073812480
 1234              		.cfi_endproc
 1235              	.LFE147:
 1236              		.fnend
 1238              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1239              		.align	1
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
 1243              		.fpu fpv4-sp-d16
 1245              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1246              		.fnstart
 1247              	.LFB148:
 776:Core/Src/main.cpp **** 
 1248              		.loc 1 776 1 is_stmt 1 view -0
 1249              		.cfi_startproc
 1250              		@ args = 0, pretend = 0, frame = 0
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252 0000 08B5     		push	{r3, lr}
 1253              		.save {r3, lr}
 1254              	.LCFI16:
 1255              		.cfi_def_cfa_offset 8
 1256              		.cfi_offset 3, -8
 1257              		.cfi_offset 14, -4
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1258              		.loc 1 785 3 view .LVU384
 785:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1259              		.loc 1 785 28 is_stmt 0 view .LVU385
 1260 0002 0B48     		ldr	r0, .L95
 1261 0004 4FF0A043 		mov	r3, #1342177280
 1262 0008 0360     		str	r3, [r0]
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
ARM GAS  /tmp/ccXIJ2VL.s 			page 46


 1263              		.loc 1 786 3 is_stmt 1 view .LVU386
 786:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1264              		.loc 1 786 38 is_stmt 0 view .LVU387
 1265 000a 0423     		movs	r3, #4
 1266 000c 4360     		str	r3, [r0, #4]
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1267              		.loc 1 787 3 is_stmt 1 view .LVU388
 787:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1268              		.loc 1 787 30 is_stmt 0 view .LVU389
 1269 000e 0222     		movs	r2, #2
 1270 0010 C260     		str	r2, [r0, #12]
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1271              		.loc 1 788 3 is_stmt 1 view .LVU390
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1272              		.loc 1 788 35 is_stmt 0 view .LVU391
 1273 0012 0023     		movs	r3, #0
 1274 0014 0361     		str	r3, [r0, #16]
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1275              		.loc 1 789 3 is_stmt 1 view .LVU392
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1276              		.loc 1 789 35 is_stmt 0 view .LVU393
 1277 0016 8261     		str	r2, [r0, #24]
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1278              		.loc 1 790 3 is_stmt 1 view .LVU394
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1279              		.loc 1 790 35 is_stmt 0 view .LVU395
 1280 0018 C361     		str	r3, [r0, #28]
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1281              		.loc 1 791 3 is_stmt 1 view .LVU396
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1282              		.loc 1 791 41 is_stmt 0 view .LVU397
 1283 001a 0362     		str	r3, [r0, #32]
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1284              		.loc 1 792 3 is_stmt 1 view .LVU398
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1285              		.loc 1 792 35 is_stmt 0 view .LVU399
 1286 001c 4362     		str	r3, [r0, #36]
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1287              		.loc 1 793 3 is_stmt 1 view .LVU400
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1288              		.loc 1 793 44 is_stmt 0 view .LVU401
 1289 001e C362     		str	r3, [r0, #44]
 794:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1290              		.loc 1 794 3 is_stmt 1 view .LVU402
 794:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1291              		.loc 1 794 42 is_stmt 0 view .LVU403
 1292 0020 0363     		str	r3, [r0, #48]
 795:Core/Src/main.cpp ****   {
 1293              		.loc 1 795 3 is_stmt 1 view .LVU404
 795:Core/Src/main.cpp ****   {
 1294              		.loc 1 795 19 is_stmt 0 view .LVU405
 1295 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1296              	.LVL41:
 795:Core/Src/main.cpp ****   {
 1297              		.loc 1 795 3 view .LVU406
 1298 0026 00B9     		cbnz	r0, .L94
 803:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccXIJ2VL.s 			page 47


 1299              		.loc 1 803 1 view .LVU407
 1300 0028 08BD     		pop	{r3, pc}
 1301              	.L94:
 797:Core/Src/main.cpp ****   }
 1302              		.loc 1 797 5 is_stmt 1 view .LVU408
 797:Core/Src/main.cpp ****   }
 1303              		.loc 1 797 18 is_stmt 0 view .LVU409
 1304 002a FFF7FEFF 		bl	Error_Handler
 1305              	.LVL42:
 1306              	.L96:
 1307 002e 00BF     		.align	2
 1308              	.L95:
 1309 0030 00000000 		.word	.LANCHOR13
 1310              		.cfi_endproc
 1311              	.LFE148:
 1312              		.fnend
 1314              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1315              		.align	1
 1316              		.syntax unified
 1317              		.thumb
 1318              		.thumb_func
 1319              		.fpu fpv4-sp-d16
 1321              	_ZL12MX_ADC1_Initv:
 1322              		.fnstart
 1323              	.LFB133:
 229:Core/Src/main.cpp **** 
 1324              		.loc 1 229 1 is_stmt 1 view -0
 1325              		.cfi_startproc
 1326              		@ args = 0, pretend = 0, frame = 16
 1327              		@ frame_needed = 0, uses_anonymous_args = 0
 1328 0000 00B5     		push	{lr}
 1329              		.save {lr}
 1330              	.LCFI17:
 1331              		.cfi_def_cfa_offset 4
 1332              		.cfi_offset 14, -4
 1333              		.pad #20
 1334 0002 85B0     		sub	sp, sp, #20
 1335              	.LCFI18:
 1336              		.cfi_def_cfa_offset 24
 235:Core/Src/main.cpp **** 
 1337              		.loc 1 235 3 view .LVU411
 235:Core/Src/main.cpp **** 
 1338              		.loc 1 235 26 is_stmt 0 view .LVU412
 1339 0004 0023     		movs	r3, #0
 1340 0006 0093     		str	r3, [sp]
 1341 0008 0193     		str	r3, [sp, #4]
 1342 000a 0293     		str	r3, [sp, #8]
 1343 000c 0393     		str	r3, [sp, #12]
 242:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1344              		.loc 1 242 3 is_stmt 1 view .LVU413
 242:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1345              		.loc 1 242 18 is_stmt 0 view .LVU414
 1346 000e 1348     		ldr	r0, .L103
 1347 0010 134A     		ldr	r2, .L103+4
 1348 0012 0260     		str	r2, [r0]
 243:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1349              		.loc 1 243 3 is_stmt 1 view .LVU415
ARM GAS  /tmp/ccXIJ2VL.s 			page 48


 243:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1350              		.loc 1 243 29 is_stmt 0 view .LVU416
 1351 0014 4360     		str	r3, [r0, #4]
 244:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1352              		.loc 1 244 3 is_stmt 1 view .LVU417
 244:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1353              		.loc 1 244 25 is_stmt 0 view .LVU418
 1354 0016 8360     		str	r3, [r0, #8]
 245:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1355              		.loc 1 245 3 is_stmt 1 view .LVU419
 245:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1356              		.loc 1 245 27 is_stmt 0 view .LVU420
 1357 0018 0361     		str	r3, [r0, #16]
 246:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1358              		.loc 1 246 3 is_stmt 1 view .LVU421
 246:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1359              		.loc 1 246 33 is_stmt 0 view .LVU422
 1360 001a 0376     		strb	r3, [r0, #24]
 247:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1361              		.loc 1 247 3 is_stmt 1 view .LVU423
 247:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1362              		.loc 1 247 36 is_stmt 0 view .LVU424
 1363 001c 80F82030 		strb	r3, [r0, #32]
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1364              		.loc 1 248 3 is_stmt 1 view .LVU425
 248:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1365              		.loc 1 248 35 is_stmt 0 view .LVU426
 1366 0020 C362     		str	r3, [r0, #44]
 249:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1367              		.loc 1 249 3 is_stmt 1 view .LVU427
 249:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1368              		.loc 1 249 31 is_stmt 0 view .LVU428
 1369 0022 104A     		ldr	r2, .L103+8
 1370 0024 8262     		str	r2, [r0, #40]
 250:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1371              		.loc 1 250 3 is_stmt 1 view .LVU429
 250:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1372              		.loc 1 250 24 is_stmt 0 view .LVU430
 1373 0026 C360     		str	r3, [r0, #12]
 251:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1374              		.loc 1 251 3 is_stmt 1 view .LVU431
 251:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1375              		.loc 1 251 30 is_stmt 0 view .LVU432
 1376 0028 0122     		movs	r2, #1
 1377 002a C261     		str	r2, [r0, #28]
 252:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1378              		.loc 1 252 3 is_stmt 1 view .LVU433
 252:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1379              		.loc 1 252 36 is_stmt 0 view .LVU434
 1380 002c 80F83030 		strb	r3, [r0, #48]
 253:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1381              		.loc 1 253 3 is_stmt 1 view .LVU435
 253:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1382              		.loc 1 253 27 is_stmt 0 view .LVU436
 1383 0030 4261     		str	r2, [r0, #20]
 254:Core/Src/main.cpp ****   {
 1384              		.loc 1 254 3 is_stmt 1 view .LVU437
ARM GAS  /tmp/ccXIJ2VL.s 			page 49


 254:Core/Src/main.cpp ****   {
 1385              		.loc 1 254 19 is_stmt 0 view .LVU438
 1386 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1387              	.LVL43:
 254:Core/Src/main.cpp ****   {
 1388              		.loc 1 254 3 view .LVU439
 1389 0036 68B9     		cbnz	r0, .L101
 260:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1390              		.loc 1 260 3 is_stmt 1 view .LVU440
 260:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1391              		.loc 1 260 19 is_stmt 0 view .LVU441
 1392 0038 0A23     		movs	r3, #10
 1393 003a 0093     		str	r3, [sp]
 261:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1394              		.loc 1 261 3 is_stmt 1 view .LVU442
 261:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1395              		.loc 1 261 16 is_stmt 0 view .LVU443
 1396 003c 0123     		movs	r3, #1
 1397 003e 0193     		str	r3, [sp, #4]
 262:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1398              		.loc 1 262 3 is_stmt 1 view .LVU444
 262:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1399              		.loc 1 262 24 is_stmt 0 view .LVU445
 1400 0040 0023     		movs	r3, #0
 1401 0042 0293     		str	r3, [sp, #8]
 263:Core/Src/main.cpp ****   {
 1402              		.loc 1 263 3 is_stmt 1 view .LVU446
 263:Core/Src/main.cpp ****   {
 1403              		.loc 1 263 28 is_stmt 0 view .LVU447
 1404 0044 6946     		mov	r1, sp
 1405 0046 0548     		ldr	r0, .L103
 1406 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1407              	.LVL44:
 263:Core/Src/main.cpp ****   {
 1408              		.loc 1 263 3 view .LVU448
 1409 004c 20B9     		cbnz	r0, .L102
 271:Core/Src/main.cpp **** 
 1410              		.loc 1 271 1 view .LVU449
 1411 004e 05B0     		add	sp, sp, #20
 1412              	.LCFI19:
 1413              		.cfi_remember_state
 1414              		.cfi_def_cfa_offset 4
 1415              		@ sp needed
 1416 0050 5DF804FB 		ldr	pc, [sp], #4
 1417              	.L101:
 1418              	.LCFI20:
 1419              		.cfi_restore_state
 256:Core/Src/main.cpp ****   }
 1420              		.loc 1 256 5 is_stmt 1 view .LVU450
 256:Core/Src/main.cpp ****   }
 1421              		.loc 1 256 18 is_stmt 0 view .LVU451
 1422 0054 FFF7FEFF 		bl	Error_Handler
 1423              	.LVL45:
 1424              	.L102:
 265:Core/Src/main.cpp ****   }
 1425              		.loc 1 265 5 is_stmt 1 view .LVU452
 265:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccXIJ2VL.s 			page 50


 1426              		.loc 1 265 18 is_stmt 0 view .LVU453
 1427 0058 FFF7FEFF 		bl	Error_Handler
 1428              	.LVL46:
 1429              	.L104:
 1430              		.align	2
 1431              	.L103:
 1432 005c 00000000 		.word	.LANCHOR14
 1433 0060 00200140 		.word	1073815552
 1434 0064 0100000F 		.word	251658241
 1435              		.cfi_endproc
 1436              	.LFE133:
 1437              		.fnend
 1439              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1440              		.align	1
 1441              		.syntax unified
 1442              		.thumb
 1443              		.thumb_func
 1444              		.fpu fpv4-sp-d16
 1446              	_ZL13MX_TIM10_Initv:
 1447              		.fnstart
 1448              	.LFB144:
 646:Core/Src/main.cpp **** 
 1449              		.loc 1 646 1 is_stmt 1 view -0
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 1453 0000 08B5     		push	{r3, lr}
 1454              		.save {r3, lr}
 1455              	.LCFI21:
 1456              		.cfi_def_cfa_offset 8
 1457              		.cfi_offset 3, -8
 1458              		.cfi_offset 14, -4
 655:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1459              		.loc 1 655 3 view .LVU455
 655:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1460              		.loc 1 655 19 is_stmt 0 view .LVU456
 1461 0002 0948     		ldr	r0, .L109
 1462 0004 094B     		ldr	r3, .L109+4
 1463 0006 0360     		str	r3, [r0]
 656:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1464              		.loc 1 656 3 is_stmt 1 view .LVU457
 656:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1465              		.loc 1 656 25 is_stmt 0 view .LVU458
 1466 0008 0F23     		movs	r3, #15
 1467 000a 4360     		str	r3, [r0, #4]
 657:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1468              		.loc 1 657 3 is_stmt 1 view .LVU459
 657:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1469              		.loc 1 657 27 is_stmt 0 view .LVU460
 1470 000c 0023     		movs	r3, #0
 1471 000e 8360     		str	r3, [r0, #8]
 658:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1472              		.loc 1 658 3 is_stmt 1 view .LVU461
 658:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1473              		.loc 1 658 22 is_stmt 0 view .LVU462
 1474 0010 4FF6FF72 		movw	r2, #65535
 1475 0014 C260     		str	r2, [r0, #12]
ARM GAS  /tmp/ccXIJ2VL.s 			page 51


 659:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1476              		.loc 1 659 3 is_stmt 1 view .LVU463
 659:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1477              		.loc 1 659 29 is_stmt 0 view .LVU464
 1478 0016 0361     		str	r3, [r0, #16]
 660:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1479              		.loc 1 660 3 is_stmt 1 view .LVU465
 660:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1480              		.loc 1 660 33 is_stmt 0 view .LVU466
 1481 0018 8361     		str	r3, [r0, #24]
 661:Core/Src/main.cpp ****   {
 1482              		.loc 1 661 3 is_stmt 1 view .LVU467
 661:Core/Src/main.cpp ****   {
 1483              		.loc 1 661 24 is_stmt 0 view .LVU468
 1484 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1485              	.LVL47:
 661:Core/Src/main.cpp ****   {
 1486              		.loc 1 661 3 view .LVU469
 1487 001e 00B9     		cbnz	r0, .L108
 669:Core/Src/main.cpp **** 
 1488              		.loc 1 669 1 view .LVU470
 1489 0020 08BD     		pop	{r3, pc}
 1490              	.L108:
 663:Core/Src/main.cpp ****   }
 1491              		.loc 1 663 5 is_stmt 1 view .LVU471
 663:Core/Src/main.cpp ****   }
 1492              		.loc 1 663 18 is_stmt 0 view .LVU472
 1493 0022 FFF7FEFF 		bl	Error_Handler
 1494              	.LVL48:
 1495              	.L110:
 1496 0026 00BF     		.align	2
 1497              	.L109:
 1498 0028 00000000 		.word	.LANCHOR0
 1499 002c 00440140 		.word	1073824768
 1500              		.cfi_endproc
 1501              	.LFE144:
 1502              		.fnend
 1504              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1505              		.align	1
 1506              		.syntax unified
 1507              		.thumb
 1508              		.thumb_func
 1509              		.fpu fpv4-sp-d16
 1511              	_ZL12MX_TIM5_Initv:
 1512              		.fnstart
 1513              	.LFB142:
 561:Core/Src/main.cpp **** 
 1514              		.loc 1 561 1 is_stmt 1 view -0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 32
 1517              		@ frame_needed = 0, uses_anonymous_args = 0
 1518 0000 00B5     		push	{lr}
 1519              		.save {lr}
 1520              	.LCFI22:
 1521              		.cfi_def_cfa_offset 4
 1522              		.cfi_offset 14, -4
 1523              		.pad #36
ARM GAS  /tmp/ccXIJ2VL.s 			page 52


 1524 0002 89B0     		sub	sp, sp, #36
 1525              	.LCFI23:
 1526              		.cfi_def_cfa_offset 40
 567:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1527              		.loc 1 567 3 view .LVU474
 567:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1528              		.loc 1 567 26 is_stmt 0 view .LVU475
 1529 0004 0023     		movs	r3, #0
 1530 0006 0393     		str	r3, [sp, #12]
 1531 0008 0493     		str	r3, [sp, #16]
 1532 000a 0593     		str	r3, [sp, #20]
 1533 000c 0693     		str	r3, [sp, #24]
 1534 000e 0793     		str	r3, [sp, #28]
 568:Core/Src/main.cpp **** 
 1535              		.loc 1 568 3 is_stmt 1 view .LVU476
 568:Core/Src/main.cpp **** 
 1536              		.loc 1 568 27 is_stmt 0 view .LVU477
 1537 0010 0193     		str	r3, [sp, #4]
 1538 0012 0293     		str	r3, [sp, #8]
 573:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1539              		.loc 1 573 3 is_stmt 1 view .LVU478
 573:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1540              		.loc 1 573 18 is_stmt 0 view .LVU479
 1541 0014 1248     		ldr	r0, .L119
 1542 0016 134A     		ldr	r2, .L119+4
 1543 0018 0260     		str	r2, [r0]
 574:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1544              		.loc 1 574 3 is_stmt 1 view .LVU480
 574:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1545              		.loc 1 574 24 is_stmt 0 view .LVU481
 1546 001a 4360     		str	r3, [r0, #4]
 575:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1547              		.loc 1 575 3 is_stmt 1 view .LVU482
 575:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1548              		.loc 1 575 26 is_stmt 0 view .LVU483
 1549 001c 8360     		str	r3, [r0, #8]
 576:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1550              		.loc 1 576 3 is_stmt 1 view .LVU484
 576:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1551              		.loc 1 576 21 is_stmt 0 view .LVU485
 1552 001e 4FF0FF32 		mov	r2, #-1
 1553 0022 C260     		str	r2, [r0, #12]
 577:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1554              		.loc 1 577 3 is_stmt 1 view .LVU486
 577:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1555              		.loc 1 577 28 is_stmt 0 view .LVU487
 1556 0024 0361     		str	r3, [r0, #16]
 578:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1557              		.loc 1 578 3 is_stmt 1 view .LVU488
 578:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1558              		.loc 1 578 32 is_stmt 0 view .LVU489
 1559 0026 8361     		str	r3, [r0, #24]
 579:Core/Src/main.cpp ****   {
 1560              		.loc 1 579 3 is_stmt 1 view .LVU490
 579:Core/Src/main.cpp ****   {
 1561              		.loc 1 579 24 is_stmt 0 view .LVU491
 1562 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  /tmp/ccXIJ2VL.s 			page 53


 1563              	.LVL49:
 579:Core/Src/main.cpp ****   {
 1564              		.loc 1 579 3 view .LVU492
 1565 002c 90B9     		cbnz	r0, .L116
 583:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1566              		.loc 1 583 3 is_stmt 1 view .LVU493
 583:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1567              		.loc 1 583 26 is_stmt 0 view .LVU494
 1568 002e 0023     		movs	r3, #0
 1569 0030 0393     		str	r3, [sp, #12]
 584:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1570              		.loc 1 584 3 is_stmt 1 view .LVU495
 584:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1571              		.loc 1 584 29 is_stmt 0 view .LVU496
 1572 0032 0493     		str	r3, [sp, #16]
 585:Core/Src/main.cpp ****   {
 1573              		.loc 1 585 3 is_stmt 1 view .LVU497
 585:Core/Src/main.cpp ****   {
 1574              		.loc 1 585 33 is_stmt 0 view .LVU498
 1575 0034 03A9     		add	r1, sp, #12
 1576 0036 0A48     		ldr	r0, .L119
 1577 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1578              	.LVL50:
 585:Core/Src/main.cpp ****   {
 1579              		.loc 1 585 3 view .LVU499
 1580 003c 60B9     		cbnz	r0, .L117
 589:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1581              		.loc 1 589 3 is_stmt 1 view .LVU500
 589:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1582              		.loc 1 589 37 is_stmt 0 view .LVU501
 1583 003e 0023     		movs	r3, #0
 1584 0040 0193     		str	r3, [sp, #4]
 590:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1585              		.loc 1 590 3 is_stmt 1 view .LVU502
 590:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1586              		.loc 1 590 33 is_stmt 0 view .LVU503
 1587 0042 0293     		str	r3, [sp, #8]
 591:Core/Src/main.cpp ****   {
 1588              		.loc 1 591 3 is_stmt 1 view .LVU504
 591:Core/Src/main.cpp ****   {
 1589              		.loc 1 591 44 is_stmt 0 view .LVU505
 1590 0044 01A9     		add	r1, sp, #4
 1591 0046 0648     		ldr	r0, .L119
 1592 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1593              	.LVL51:
 591:Core/Src/main.cpp ****   {
 1594              		.loc 1 591 3 view .LVU506
 1595 004c 30B9     		cbnz	r0, .L118
 599:Core/Src/main.cpp **** 
 1596              		.loc 1 599 1 view .LVU507
 1597 004e 09B0     		add	sp, sp, #36
 1598              	.LCFI24:
 1599              		.cfi_remember_state
 1600              		.cfi_def_cfa_offset 4
 1601              		@ sp needed
 1602 0050 5DF804FB 		ldr	pc, [sp], #4
 1603              	.L116:
ARM GAS  /tmp/ccXIJ2VL.s 			page 54


 1604              	.LCFI25:
 1605              		.cfi_restore_state
 581:Core/Src/main.cpp ****   }
 1606              		.loc 1 581 5 is_stmt 1 view .LVU508
 581:Core/Src/main.cpp ****   }
 1607              		.loc 1 581 18 is_stmt 0 view .LVU509
 1608 0054 FFF7FEFF 		bl	Error_Handler
 1609              	.LVL52:
 1610              	.L117:
 587:Core/Src/main.cpp ****   }
 1611              		.loc 1 587 5 is_stmt 1 view .LVU510
 587:Core/Src/main.cpp ****   }
 1612              		.loc 1 587 18 is_stmt 0 view .LVU511
 1613 0058 FFF7FEFF 		bl	Error_Handler
 1614              	.LVL53:
 1615              	.L118:
 593:Core/Src/main.cpp ****   }
 1616              		.loc 1 593 5 is_stmt 1 view .LVU512
 593:Core/Src/main.cpp ****   }
 1617              		.loc 1 593 18 is_stmt 0 view .LVU513
 1618 005c FFF7FEFF 		bl	Error_Handler
 1619              	.LVL54:
 1620              	.L120:
 1621              		.align	2
 1622              	.L119:
 1623 0060 00000000 		.word	.LANCHOR15
 1624 0064 000C0040 		.word	1073744896
 1625              		.cfi_endproc
 1626              	.LFE142:
 1627              		.fnend
 1629              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1630              		.align	1
 1631              		.syntax unified
 1632              		.thumb
 1633              		.thumb_func
 1634              		.fpu fpv4-sp-d16
 1636              	_ZL12MX_TIM9_Initv:
 1637              		.fnstart
 1638              	.LFB143:
 607:Core/Src/main.cpp **** 
 1639              		.loc 1 607 1 is_stmt 1 view -0
 1640              		.cfi_startproc
 1641              		@ args = 0, pretend = 0, frame = 24
 1642              		@ frame_needed = 0, uses_anonymous_args = 0
 1643 0000 00B5     		push	{lr}
 1644              		.save {lr}
 1645              	.LCFI26:
 1646              		.cfi_def_cfa_offset 4
 1647              		.cfi_offset 14, -4
 1648              		.pad #28
 1649 0002 87B0     		sub	sp, sp, #28
 1650              	.LCFI27:
 1651              		.cfi_def_cfa_offset 32
 613:Core/Src/main.cpp **** 
 1652              		.loc 1 613 3 view .LVU515
 613:Core/Src/main.cpp **** 
 1653              		.loc 1 613 26 is_stmt 0 view .LVU516
ARM GAS  /tmp/ccXIJ2VL.s 			page 55


 1654 0004 0023     		movs	r3, #0
 1655 0006 0193     		str	r3, [sp, #4]
 1656 0008 0293     		str	r3, [sp, #8]
 1657 000a 0393     		str	r3, [sp, #12]
 1658 000c 0493     		str	r3, [sp, #16]
 1659 000e 0593     		str	r3, [sp, #20]
 618:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1660              		.loc 1 618 3 is_stmt 1 view .LVU517
 618:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1661              		.loc 1 618 18 is_stmt 0 view .LVU518
 1662 0010 0D48     		ldr	r0, .L127
 1663 0012 0E4A     		ldr	r2, .L127+4
 1664 0014 0260     		str	r2, [r0]
 619:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1665              		.loc 1 619 3 is_stmt 1 view .LVU519
 619:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1666              		.loc 1 619 24 is_stmt 0 view .LVU520
 1667 0016 4360     		str	r3, [r0, #4]
 620:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1668              		.loc 1 620 3 is_stmt 1 view .LVU521
 620:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1669              		.loc 1 620 26 is_stmt 0 view .LVU522
 1670 0018 8360     		str	r3, [r0, #8]
 621:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1671              		.loc 1 621 3 is_stmt 1 view .LVU523
 621:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1672              		.loc 1 621 21 is_stmt 0 view .LVU524
 1673 001a 4FF6FF72 		movw	r2, #65535
 1674 001e C260     		str	r2, [r0, #12]
 622:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1675              		.loc 1 622 3 is_stmt 1 view .LVU525
 622:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1676              		.loc 1 622 28 is_stmt 0 view .LVU526
 1677 0020 0361     		str	r3, [r0, #16]
 623:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1678              		.loc 1 623 3 is_stmt 1 view .LVU527
 623:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1679              		.loc 1 623 32 is_stmt 0 view .LVU528
 1680 0022 8361     		str	r3, [r0, #24]
 624:Core/Src/main.cpp ****   {
 1681              		.loc 1 624 3 is_stmt 1 view .LVU529
 624:Core/Src/main.cpp ****   {
 1682              		.loc 1 624 24 is_stmt 0 view .LVU530
 1683 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1684              	.LVL55:
 624:Core/Src/main.cpp ****   {
 1685              		.loc 1 624 3 view .LVU531
 1686 0028 50B9     		cbnz	r0, .L125
 628:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1687              		.loc 1 628 3 is_stmt 1 view .LVU532
 628:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1688              		.loc 1 628 26 is_stmt 0 view .LVU533
 1689 002a 0023     		movs	r3, #0
 1690 002c 0193     		str	r3, [sp, #4]
 629:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1691              		.loc 1 629 3 is_stmt 1 view .LVU534
 629:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
ARM GAS  /tmp/ccXIJ2VL.s 			page 56


 1692              		.loc 1 629 29 is_stmt 0 view .LVU535
 1693 002e 0293     		str	r3, [sp, #8]
 630:Core/Src/main.cpp ****   {
 1694              		.loc 1 630 3 is_stmt 1 view .LVU536
 630:Core/Src/main.cpp ****   {
 1695              		.loc 1 630 33 is_stmt 0 view .LVU537
 1696 0030 01A9     		add	r1, sp, #4
 1697 0032 0548     		ldr	r0, .L127
 1698 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1699              	.LVL56:
 630:Core/Src/main.cpp ****   {
 1700              		.loc 1 630 3 view .LVU538
 1701 0038 20B9     		cbnz	r0, .L126
 638:Core/Src/main.cpp **** 
 1702              		.loc 1 638 1 view .LVU539
 1703 003a 07B0     		add	sp, sp, #28
 1704              	.LCFI28:
 1705              		.cfi_remember_state
 1706              		.cfi_def_cfa_offset 4
 1707              		@ sp needed
 1708 003c 5DF804FB 		ldr	pc, [sp], #4
 1709              	.L125:
 1710              	.LCFI29:
 1711              		.cfi_restore_state
 626:Core/Src/main.cpp ****   }
 1712              		.loc 1 626 5 is_stmt 1 view .LVU540
 626:Core/Src/main.cpp ****   }
 1713              		.loc 1 626 18 is_stmt 0 view .LVU541
 1714 0040 FFF7FEFF 		bl	Error_Handler
 1715              	.LVL57:
 1716              	.L126:
 632:Core/Src/main.cpp ****   }
 1717              		.loc 1 632 5 is_stmt 1 view .LVU542
 632:Core/Src/main.cpp ****   }
 1718              		.loc 1 632 18 is_stmt 0 view .LVU543
 1719 0044 FFF7FEFF 		bl	Error_Handler
 1720              	.LVL58:
 1721              	.L128:
 1722              		.align	2
 1723              	.L127:
 1724 0048 00000000 		.word	.LANCHOR16
 1725 004c 00400140 		.word	1073823744
 1726              		.cfi_endproc
 1727              	.LFE143:
 1728              		.fnend
 1730              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1731              		.align	1
 1732              		.global	_Z18SystemClock_Configv
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1736              		.fpu fpv4-sp-d16
 1738              	_Z18SystemClock_Configv:
 1739              		.fnstart
 1740              	.LFB132:
 174:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1741              		.loc 1 174 1 is_stmt 1 view -0
ARM GAS  /tmp/ccXIJ2VL.s 			page 57


 1742              		.cfi_startproc
 1743              		@ args = 0, pretend = 0, frame = 104
 1744              		@ frame_needed = 0, uses_anonymous_args = 0
 1745 0000 00B5     		push	{lr}
 1746              		.save {lr}
 1747              	.LCFI30:
 1748              		.cfi_def_cfa_offset 4
 1749              		.cfi_offset 14, -4
 1750              		.pad #108
 1751 0002 9BB0     		sub	sp, sp, #108
 1752              	.LCFI31:
 1753              		.cfi_def_cfa_offset 112
 175:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1754              		.loc 1 175 3 view .LVU545
 175:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1755              		.loc 1 175 22 is_stmt 0 view .LVU546
 1756 0004 3022     		movs	r2, #48
 1757 0006 0021     		movs	r1, #0
 1758 0008 0EA8     		add	r0, sp, #56
 1759 000a FFF7FEFF 		bl	memset
 1760              	.LVL59:
 176:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1761              		.loc 1 176 3 is_stmt 1 view .LVU547
 176:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1762              		.loc 1 176 22 is_stmt 0 view .LVU548
 1763 000e 0023     		movs	r3, #0
 1764 0010 0993     		str	r3, [sp, #36]
 1765 0012 0A93     		str	r3, [sp, #40]
 1766 0014 0B93     		str	r3, [sp, #44]
 1767 0016 0C93     		str	r3, [sp, #48]
 1768 0018 0D93     		str	r3, [sp, #52]
 177:Core/Src/main.cpp **** 
 1769              		.loc 1 177 3 is_stmt 1 view .LVU549
 177:Core/Src/main.cpp **** 
 1770              		.loc 1 177 28 is_stmt 0 view .LVU550
 1771 001a 0393     		str	r3, [sp, #12]
 1772 001c 0493     		str	r3, [sp, #16]
 1773 001e 0593     		str	r3, [sp, #20]
 1774 0020 0693     		str	r3, [sp, #24]
 1775 0022 0793     		str	r3, [sp, #28]
 1776 0024 0893     		str	r3, [sp, #32]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1777              		.loc 1 181 3 is_stmt 1 view .LVU551
 1778              	.LBB12:
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1779              		.loc 1 181 3 view .LVU552
 1780 0026 0193     		str	r3, [sp, #4]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1781              		.loc 1 181 3 view .LVU553
 1782 0028 264A     		ldr	r2, .L137
 1783 002a 116C     		ldr	r1, [r2, #64]
 1784 002c 41F08051 		orr	r1, r1, #268435456
 1785 0030 1164     		str	r1, [r2, #64]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1786              		.loc 1 181 3 view .LVU554
 1787 0032 126C     		ldr	r2, [r2, #64]
 1788 0034 02F08052 		and	r2, r2, #268435456
ARM GAS  /tmp/ccXIJ2VL.s 			page 58


 1789 0038 0192     		str	r2, [sp, #4]
 181:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1790              		.loc 1 181 3 view .LVU555
 1791 003a 019A     		ldr	r2, [sp, #4]
 1792              	.LBE12:
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1793              		.loc 1 182 3 view .LVU556
 1794              	.LBB13:
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1795              		.loc 1 182 3 view .LVU557
 1796 003c 0293     		str	r3, [sp, #8]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1797              		.loc 1 182 3 view .LVU558
 1798 003e 224B     		ldr	r3, .L137+4
 1799 0040 1A68     		ldr	r2, [r3]
 1800 0042 42F44042 		orr	r2, r2, #49152
 1801 0046 1A60     		str	r2, [r3]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1802              		.loc 1 182 3 view .LVU559
 1803 0048 1B68     		ldr	r3, [r3]
 1804 004a 03F44043 		and	r3, r3, #49152
 1805 004e 0293     		str	r3, [sp, #8]
 182:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1806              		.loc 1 182 3 view .LVU560
 1807 0050 029B     		ldr	r3, [sp, #8]
 1808              	.LBE13:
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1809              		.loc 1 186 3 view .LVU561
 186:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1810              		.loc 1 186 36 is_stmt 0 view .LVU562
 1811 0052 0323     		movs	r3, #3
 1812 0054 0E93     		str	r3, [sp, #56]
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1813              		.loc 1 187 3 is_stmt 1 view .LVU563
 187:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1814              		.loc 1 187 30 is_stmt 0 view .LVU564
 1815 0056 4FF48032 		mov	r2, #65536
 1816 005a 0F92     		str	r2, [sp, #60]
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1817              		.loc 1 188 3 is_stmt 1 view .LVU565
 188:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1818              		.loc 1 188 30 is_stmt 0 view .LVU566
 1819 005c 0122     		movs	r2, #1
 1820 005e 1192     		str	r2, [sp, #68]
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1821              		.loc 1 189 3 is_stmt 1 view .LVU567
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1822              		.loc 1 189 41 is_stmt 0 view .LVU568
 1823 0060 1022     		movs	r2, #16
 1824 0062 1292     		str	r2, [sp, #72]
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1825              		.loc 1 190 3 is_stmt 1 view .LVU569
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1826              		.loc 1 190 34 is_stmt 0 view .LVU570
 1827 0064 0222     		movs	r2, #2
 1828 0066 1492     		str	r2, [sp, #80]
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
ARM GAS  /tmp/ccXIJ2VL.s 			page 59


 1829              		.loc 1 191 3 is_stmt 1 view .LVU571
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1830              		.loc 1 191 35 is_stmt 0 view .LVU572
 1831 0068 4FF48001 		mov	r1, #4194304
 1832 006c 1591     		str	r1, [sp, #84]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1833              		.loc 1 192 3 is_stmt 1 view .LVU573
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1834              		.loc 1 192 30 is_stmt 0 view .LVU574
 1835 006e 0421     		movs	r1, #4
 1836 0070 1691     		str	r1, [sp, #88]
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1837              		.loc 1 193 3 is_stmt 1 view .LVU575
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1838              		.loc 1 193 30 is_stmt 0 view .LVU576
 1839 0072 4821     		movs	r1, #72
 1840 0074 1791     		str	r1, [sp, #92]
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1841              		.loc 1 194 3 is_stmt 1 view .LVU577
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1842              		.loc 1 194 30 is_stmt 0 view .LVU578
 1843 0076 1892     		str	r2, [sp, #96]
 195:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1844              		.loc 1 195 3 is_stmt 1 view .LVU579
 195:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1845              		.loc 1 195 30 is_stmt 0 view .LVU580
 1846 0078 1993     		str	r3, [sp, #100]
 196:Core/Src/main.cpp ****   {
 1847              		.loc 1 196 3 is_stmt 1 view .LVU581
 196:Core/Src/main.cpp ****   {
 1848              		.loc 1 196 24 is_stmt 0 view .LVU582
 1849 007a 0EA8     		add	r0, sp, #56
 1850 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1851              	.LVL60:
 196:Core/Src/main.cpp ****   {
 1852              		.loc 1 196 3 view .LVU583
 1853 0080 C8B9     		cbnz	r0, .L134
 202:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1854              		.loc 1 202 3 is_stmt 1 view .LVU584
 202:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1855              		.loc 1 202 31 is_stmt 0 view .LVU585
 1856 0082 0F23     		movs	r3, #15
 1857 0084 0993     		str	r3, [sp, #36]
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1858              		.loc 1 204 3 is_stmt 1 view .LVU586
 204:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1859              		.loc 1 204 34 is_stmt 0 view .LVU587
 1860 0086 0021     		movs	r1, #0
 1861 0088 0A91     		str	r1, [sp, #40]
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1862              		.loc 1 205 3 is_stmt 1 view .LVU588
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1863              		.loc 1 205 35 is_stmt 0 view .LVU589
 1864 008a 0B91     		str	r1, [sp, #44]
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1865              		.loc 1 206 3 is_stmt 1 view .LVU590
 206:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/ccXIJ2VL.s 			page 60


 1866              		.loc 1 206 36 is_stmt 0 view .LVU591
 1867 008c 0C91     		str	r1, [sp, #48]
 207:Core/Src/main.cpp **** 
 1868              		.loc 1 207 3 is_stmt 1 view .LVU592
 207:Core/Src/main.cpp **** 
 1869              		.loc 1 207 36 is_stmt 0 view .LVU593
 1870 008e 0D91     		str	r1, [sp, #52]
 209:Core/Src/main.cpp ****   {
 1871              		.loc 1 209 3 is_stmt 1 view .LVU594
 209:Core/Src/main.cpp ****   {
 1872              		.loc 1 209 26 is_stmt 0 view .LVU595
 1873 0090 09A8     		add	r0, sp, #36
 1874 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1875              	.LVL61:
 209:Core/Src/main.cpp ****   {
 1876              		.loc 1 209 3 view .LVU596
 1877 0096 80B9     		cbnz	r0, .L135
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1878              		.loc 1 213 3 is_stmt 1 view .LVU597
 213:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 1879              		.loc 1 213 44 is_stmt 0 view .LVU598
 1880 0098 0123     		movs	r3, #1
 1881 009a 0393     		str	r3, [sp, #12]
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1882              		.loc 1 214 3 is_stmt 1 view .LVU599
 214:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 1883              		.loc 1 214 38 is_stmt 0 view .LVU600
 1884 009c C023     		movs	r3, #192
 1885 009e 0593     		str	r3, [sp, #20]
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1886              		.loc 1 215 3 is_stmt 1 view .LVU601
 215:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 1887              		.loc 1 215 38 is_stmt 0 view .LVU602
 1888 00a0 0423     		movs	r3, #4
 1889 00a2 0493     		str	r3, [sp, #16]
 216:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1890              		.loc 1 216 3 is_stmt 1 view .LVU603
 216:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1891              		.loc 1 216 38 is_stmt 0 view .LVU604
 1892 00a4 0223     		movs	r3, #2
 1893 00a6 0693     		str	r3, [sp, #24]
 217:Core/Src/main.cpp ****   {
 1894              		.loc 1 217 3 is_stmt 1 view .LVU605
 217:Core/Src/main.cpp ****   {
 1895              		.loc 1 217 32 is_stmt 0 view .LVU606
 1896 00a8 03A8     		add	r0, sp, #12
 1897 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1898              	.LVL62:
 217:Core/Src/main.cpp ****   {
 1899              		.loc 1 217 3 view .LVU607
 1900 00ae 30B9     		cbnz	r0, .L136
 221:Core/Src/main.cpp **** 
 1901              		.loc 1 221 1 view .LVU608
 1902 00b0 1BB0     		add	sp, sp, #108
 1903              	.LCFI32:
 1904              		.cfi_remember_state
 1905              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccXIJ2VL.s 			page 61


 1906              		@ sp needed
 1907 00b2 5DF804FB 		ldr	pc, [sp], #4
 1908              	.L134:
 1909              	.LCFI33:
 1910              		.cfi_restore_state
 198:Core/Src/main.cpp ****   }
 1911              		.loc 1 198 5 is_stmt 1 view .LVU609
 198:Core/Src/main.cpp ****   }
 1912              		.loc 1 198 18 is_stmt 0 view .LVU610
 1913 00b6 FFF7FEFF 		bl	Error_Handler
 1914              	.LVL63:
 1915              	.L135:
 211:Core/Src/main.cpp ****   }
 1916              		.loc 1 211 5 is_stmt 1 view .LVU611
 211:Core/Src/main.cpp ****   }
 1917              		.loc 1 211 18 is_stmt 0 view .LVU612
 1918 00ba FFF7FEFF 		bl	Error_Handler
 1919              	.LVL64:
 1920              	.L136:
 219:Core/Src/main.cpp ****   }
 1921              		.loc 1 219 5 is_stmt 1 view .LVU613
 219:Core/Src/main.cpp ****   }
 1922              		.loc 1 219 18 is_stmt 0 view .LVU614
 1923 00be FFF7FEFF 		bl	Error_Handler
 1924              	.LVL65:
 1925              	.L138:
 1926 00c2 00BF     		.align	2
 1927              	.L137:
 1928 00c4 00380240 		.word	1073887232
 1929 00c8 00700040 		.word	1073770496
 1930              		.cfi_endproc
 1931              	.LFE132:
 1932              		.fnend
 1934              		.global	__aeabi_ui2d
 1935              		.global	__aeabi_dmul
 1936              		.global	__aeabi_d2f
 1937              		.global	__aeabi_f2d
 1938              		.global	__aeabi_dadd
 1939              		.section	.text.main,"ax",%progbits
 1940              		.align	1
 1941              		.global	main
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1945              		.fpu fpv4-sp-d16
 1947              	main:
 1948              		.fnstart
 1949              	.LFB131:
 104:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 1950              		.loc 1 104 1 is_stmt 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 1954 0000 38B5     		push	{r3, r4, r5, lr}
 1955              		.save {r3, r4, r5, lr}
 1956              	.LCFI34:
 1957              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccXIJ2VL.s 			page 62


 1958              		.cfi_offset 3, -16
 1959              		.cfi_offset 4, -12
 1960              		.cfi_offset 5, -8
 1961              		.cfi_offset 14, -4
 1962 0002 2DED028B 		vpush.64	{d8}
 1963              		.vsave {d8}
 1964              	.LCFI35:
 1965              		.cfi_def_cfa_offset 24
 1966              		.cfi_offset 80, -24
 1967              		.cfi_offset 81, -20
 112:Core/Src/main.cpp **** 
 1968              		.loc 1 112 3 view .LVU616
 112:Core/Src/main.cpp **** 
 1969              		.loc 1 112 11 is_stmt 0 view .LVU617
 1970 0006 FFF7FEFF 		bl	HAL_Init
 1971              	.LVL66:
 119:Core/Src/main.cpp **** 
 1972              		.loc 1 119 3 is_stmt 1 view .LVU618
 119:Core/Src/main.cpp **** 
 1973              		.loc 1 119 21 is_stmt 0 view .LVU619
 1974 000a FFF7FEFF 		bl	_Z18SystemClock_Configv
 1975              	.LVL67:
 126:Core/Src/main.cpp ****   MX_I2C1_Init();
 1976              		.loc 1 126 3 is_stmt 1 view .LVU620
 126:Core/Src/main.cpp ****   MX_I2C1_Init();
 1977              		.loc 1 126 15 is_stmt 0 view .LVU621
 1978 000e FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 1979              	.LVL68:
 127:Core/Src/main.cpp ****   MX_I2C3_Init();
 1980              		.loc 1 127 3 is_stmt 1 view .LVU622
 127:Core/Src/main.cpp ****   MX_I2C3_Init();
 1981              		.loc 1 127 15 is_stmt 0 view .LVU623
 1982 0012 FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 1983              	.LVL69:
 128:Core/Src/main.cpp ****   MX_I2S2_Init();
 1984              		.loc 1 128 3 is_stmt 1 view .LVU624
 128:Core/Src/main.cpp ****   MX_I2S2_Init();
 1985              		.loc 1 128 15 is_stmt 0 view .LVU625
 1986 0016 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 1987              	.LVL70:
 129:Core/Src/main.cpp ****   MX_I2S3_Init();
 1988              		.loc 1 129 3 is_stmt 1 view .LVU626
 129:Core/Src/main.cpp ****   MX_I2S3_Init();
 1989              		.loc 1 129 15 is_stmt 0 view .LVU627
 1990 001a FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 1991              	.LVL71:
 130:Core/Src/main.cpp ****   MX_I2S4_Init();
 1992              		.loc 1 130 3 is_stmt 1 view .LVU628
 130:Core/Src/main.cpp ****   MX_I2S4_Init();
 1993              		.loc 1 130 15 is_stmt 0 view .LVU629
 1994 001e FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 1995              	.LVL72:
 131:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 1996              		.loc 1 131 3 is_stmt 1 view .LVU630
 131:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 1997              		.loc 1 131 15 is_stmt 0 view .LVU631
 1998 0022 FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
ARM GAS  /tmp/ccXIJ2VL.s 			page 63


 1999              	.LVL73:
 132:Core/Src/main.cpp ****   MX_SPI1_Init();
 2000              		.loc 1 132 3 is_stmt 1 view .LVU632
 132:Core/Src/main.cpp ****   MX_SPI1_Init();
 2001              		.loc 1 132 18 is_stmt 0 view .LVU633
 2002 0026 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2003              	.LVL74:
 133:Core/Src/main.cpp ****   MX_SPI5_Init();
 2004              		.loc 1 133 3 is_stmt 1 view .LVU634
 133:Core/Src/main.cpp ****   MX_SPI5_Init();
 2005              		.loc 1 133 15 is_stmt 0 view .LVU635
 2006 002a FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2007              	.LVL75:
 134:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2008              		.loc 1 134 3 is_stmt 1 view .LVU636
 134:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2009              		.loc 1 134 15 is_stmt 0 view .LVU637
 2010 002e FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2011              	.LVL76:
 135:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2012              		.loc 1 135 3 is_stmt 1 view .LVU638
 135:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2013              		.loc 1 135 22 is_stmt 0 view .LVU639
 2014 0032 FFF7FEFF 		bl	_ZL19MX_USART1_UART_Initv
 2015              	.LVL77:
 136:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2016              		.loc 1 136 3 is_stmt 1 view .LVU640
 136:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2017              		.loc 1 136 22 is_stmt 0 view .LVU641
 2018 0036 FFF7FEFF 		bl	_ZL19MX_USART2_UART_Initv
 2019              	.LVL78:
 137:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2020              		.loc 1 137 3 is_stmt 1 view .LVU642
 137:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2021              		.loc 1 137 22 is_stmt 0 view .LVU643
 2022 003a FFF7FEFF 		bl	_ZL19MX_USART6_UART_Initv
 2023              	.LVL79:
 138:Core/Src/main.cpp ****   MX_ADC1_Init();
 2024              		.loc 1 138 3 is_stmt 1 view .LVU644
 138:Core/Src/main.cpp ****   MX_ADC1_Init();
 2025              		.loc 1 138 25 is_stmt 0 view .LVU645
 2026 003e FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2027              	.LVL80:
 139:Core/Src/main.cpp ****   MX_TIM10_Init();
 2028              		.loc 1 139 3 is_stmt 1 view .LVU646
 139:Core/Src/main.cpp ****   MX_TIM10_Init();
 2029              		.loc 1 139 15 is_stmt 0 view .LVU647
 2030 0042 FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2031              	.LVL81:
 140:Core/Src/main.cpp ****   MX_TIM5_Init();
 2032              		.loc 1 140 3 is_stmt 1 view .LVU648
 140:Core/Src/main.cpp ****   MX_TIM5_Init();
 2033              		.loc 1 140 16 is_stmt 0 view .LVU649
 2034 0046 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2035              	.LVL82:
 141:Core/Src/main.cpp ****   MX_TIM9_Init();
 2036              		.loc 1 141 3 is_stmt 1 view .LVU650
ARM GAS  /tmp/ccXIJ2VL.s 			page 64


 141:Core/Src/main.cpp ****   MX_TIM9_Init();
 2037              		.loc 1 141 15 is_stmt 0 view .LVU651
 2038 004a FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2039              	.LVL83:
 142:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2040              		.loc 1 142 3 is_stmt 1 view .LVU652
 142:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2041              		.loc 1 142 15 is_stmt 0 view .LVU653
 2042 004e FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2043              	.LVL84:
 144:Core/Src/main.cpp **** 
 2044              		.loc 1 144 3 is_stmt 1 view .LVU654
 2045              	.L140:
 150:Core/Src/main.cpp ****   {
 2046              		.loc 1 150 3 discriminator 1 view .LVU655
 153:Core/Src/main.cpp ****     HAL_ADC_PollForConversion (&hadc1, 1000);
 2047              		.loc 1 153 5 discriminator 1 view .LVU656
 153:Core/Src/main.cpp ****     HAL_ADC_PollForConversion (&hadc1, 1000);
 2048              		.loc 1 153 19 is_stmt 0 discriminator 1 view .LVU657
 2049 0052 214D     		ldr	r5, .L142+16
 2050 0054 2846     		mov	r0, r5
 2051 0056 FFF7FEFF 		bl	HAL_ADC_Start
 2052              	.LVL85:
 154:Core/Src/main.cpp ****     f = HAL_ADC_GetValue (&hadc1)*(3.3*2/4096);
 2053              		.loc 1 154 5 is_stmt 1 discriminator 1 view .LVU658
 154:Core/Src/main.cpp ****     f = HAL_ADC_GetValue (&hadc1)*(3.3*2/4096);
 2054              		.loc 1 154 31 is_stmt 0 discriminator 1 view .LVU659
 2055 005a 4FF47A71 		mov	r1, #1000
 2056 005e 2846     		mov	r0, r5
 2057 0060 FFF7FEFF 		bl	HAL_ADC_PollForConversion
 2058              	.LVL86:
 155:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 2059              		.loc 1 155 5 is_stmt 1 discriminator 1 view .LVU660
 155:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 2060              		.loc 1 155 26 is_stmt 0 discriminator 1 view .LVU661
 2061 0064 2846     		mov	r0, r5
 2062 0066 FFF7FEFF 		bl	HAL_ADC_GetValue
 2063              	.LVL87:
 155:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 2064              		.loc 1 155 34 discriminator 1 view .LVU662
 2065 006a FFF7FEFF 		bl	__aeabi_ui2d
 2066              	.LVL88:
 2067 006e 16A3     		adr	r3, .L142
 2068 0070 D3E90023 		ldrd	r2, [r3]
 2069 0074 FFF7FEFF 		bl	__aeabi_dmul
 2070              	.LVL89:
 155:Core/Src/main.cpp ****     HAL_ADC_Stop (&hadc1);
 2071              		.loc 1 155 7 discriminator 1 view .LVU663
 2072 0078 FFF7FEFF 		bl	__aeabi_d2f
 2073              	.LVL90:
 2074 007c 0446     		mov	r4, r0	@ float
 2075              	.LVL91:
 156:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2076              		.loc 1 156 5 is_stmt 1 discriminator 1 view .LVU664
 156:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2077              		.loc 1 156 18 is_stmt 0 discriminator 1 view .LVU665
 2078 007e 2846     		mov	r0, r5
ARM GAS  /tmp/ccXIJ2VL.s 			page 65


 2079              	.LVL92:
 156:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2080              		.loc 1 156 18 discriminator 1 view .LVU666
 2081 0080 FFF7FEFF 		bl	HAL_ADC_Stop
 2082              	.LVL93:
 157:Core/Src/main.cpp ****     f=f+.1;
 2083              		.loc 1 157 5 is_stmt 1 discriminator 1 view .LVU667
 157:Core/Src/main.cpp ****     f=f+.1;
 2084              		.loc 1 157 30 is_stmt 0 discriminator 1 view .LVU668
 2085 0084 154D     		ldr	r5, .L142+20
 2086 0086 00EE104A 		vmov	s0, r4
 2087 008a 2846     		mov	r0, r5
 2088 008c FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 2089              	.LVL94:
 158:Core/Src/main.cpp ****     HAL_Delay(500);
 2090              		.loc 1 158 5 is_stmt 1 discriminator 1 view .LVU669
 158:Core/Src/main.cpp ****     HAL_Delay(500);
 2091              		.loc 1 158 7 is_stmt 0 discriminator 1 view .LVU670
 2092 0090 2046     		mov	r0, r4	@ float
 2093 0092 FFF7FEFF 		bl	__aeabi_f2d
 2094              	.LVL95:
 158:Core/Src/main.cpp ****     HAL_Delay(500);
 2095              		.loc 1 158 8 discriminator 1 view .LVU671
 2096 0096 0EA3     		adr	r3, .L142+8
 2097 0098 D3E90023 		ldrd	r2, [r3]
 2098 009c FFF7FEFF 		bl	__aeabi_dadd
 2099              	.LVL96:
 158:Core/Src/main.cpp ****     HAL_Delay(500);
 2100              		.loc 1 158 6 discriminator 1 view .LVU672
 2101 00a0 FFF7FEFF 		bl	__aeabi_d2f
 2102              	.LVL97:
 2103 00a4 08EE100A 		vmov	s16, r0
 2104              	.LVL98:
 159:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2105              		.loc 1 159 5 is_stmt 1 discriminator 1 view .LVU673
 159:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2106              		.loc 1 159 14 is_stmt 0 discriminator 1 view .LVU674
 2107 00a8 4FF4FA70 		mov	r0, #500
 2108              	.LVL99:
 159:Core/Src/main.cpp ****     oled1.oled_update_battery(f);
 2109              		.loc 1 159 14 discriminator 1 view .LVU675
 2110 00ac FFF7FEFF 		bl	HAL_Delay
 2111              	.LVL100:
 160:Core/Src/main.cpp ****     f=f+.1;
 2112              		.loc 1 160 5 is_stmt 1 discriminator 1 view .LVU676
 160:Core/Src/main.cpp ****     f=f+.1;
 2113              		.loc 1 160 30 is_stmt 0 discriminator 1 view .LVU677
 2114 00b0 B0EE480A 		vmov.f32	s0, s16
 2115 00b4 2846     		mov	r0, r5
 2116 00b6 FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 2117              	.LVL101:
 161:Core/Src/main.cpp ****     HAL_Delay(500);
 2118              		.loc 1 161 5 is_stmt 1 discriminator 1 view .LVU678
 162:Core/Src/main.cpp **** 
 2119              		.loc 1 162 5 discriminator 1 view .LVU679
 162:Core/Src/main.cpp **** 
 2120              		.loc 1 162 14 is_stmt 0 discriminator 1 view .LVU680
ARM GAS  /tmp/ccXIJ2VL.s 			page 66


 2121 00ba 4FF4FA70 		mov	r0, #500
 2122 00be FFF7FEFF 		bl	HAL_Delay
 2123              	.LVL102:
 150:Core/Src/main.cpp ****   {
 2124              		.loc 1 150 3 is_stmt 1 discriminator 1 view .LVU681
 2125 00c2 C6E7     		b	.L140
 2126              	.L143:
 2127 00c4 AFF30080 		.align	3
 2128              	.L142:
 2129 00c8 66666666 		.word	1717986918
 2130 00cc 66665A3F 		.word	1062889062
 2131 00d0 9A999999 		.word	2576980378
 2132 00d4 9999B93F 		.word	1069128089
 2133 00d8 00000000 		.word	.LANCHOR14
 2134 00dc 00000000 		.word	.LANCHOR2
 2135              		.cfi_endproc
 2136              	.LFE131:
 2137              		.fnend
 2139              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2140              		.align	1
 2141              		.syntax unified
 2142              		.thumb
 2143              		.thumb_func
 2144              		.fpu fpv4-sp-d16
 2146              	_GLOBAL__sub_I_hadc1:
 2147              		.fnstart
 2148              	.LFB153:
 2149              		.loc 1 888 1 view -0
 2150              		.cfi_startproc
 2151              		@ args = 0, pretend = 0, frame = 0
 2152              		@ frame_needed = 0, uses_anonymous_args = 0
 2153 0000 08B5     		push	{r3, lr}
 2154              	.LCFI36:
 2155              		.cfi_def_cfa_offset 8
 2156              		.cfi_offset 3, -8
 2157              		.cfi_offset 14, -4
 2158              		.loc 1 888 1 is_stmt 0 view .LVU683
 2159 0002 4FF6FF71 		movw	r1, #65535
 2160 0006 0120     		movs	r0, #1
 2161 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2162              	.LVL103:
 2163 000c 08BD     		pop	{r3, pc}
 2164              		.cfi_endproc
 2165              	.LFE153:
 2166              		.cantunwind
 2167              		.fnend
 2169              		.section	.init_array,"aw",%init_array
 2170              		.align	2
 2171 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2172              		.global	oled1
 2173              		.global	hpcd_USB_OTG_FS
 2174              		.global	huart6
 2175              		.global	huart2
 2176              		.global	huart1
 2177              		.global	htim10
 2178              		.global	htim9
 2179              		.global	htim5
ARM GAS  /tmp/ccXIJ2VL.s 			page 67


 2180              		.global	hspi5
 2181              		.global	hspi1
 2182              		.global	hsd
 2183              		.global	hi2s4
 2184              		.global	hi2s3
 2185              		.global	hi2s2
 2186              		.global	hi2c3
 2187              		.global	hi2c1
 2188              		.global	hadc1
 2189              		.section	.bss.hadc1,"aw",%nobits
 2190              		.align	2
 2191              		.set	.LANCHOR14,. + 0
 2194              	hadc1:
 2195 0000 00000000 		.space	72
 2195      00000000 
 2195      00000000 
 2195      00000000 
 2195      00000000 
 2196              		.section	.bss.hi2c1,"aw",%nobits
 2197              		.align	2
 2198              		.set	.LANCHOR3,. + 0
 2201              	hi2c1:
 2202 0000 00000000 		.space	84
 2202      00000000 
 2202      00000000 
 2202      00000000 
 2202      00000000 
 2203              		.section	.bss.hi2c3,"aw",%nobits
 2204              		.align	2
 2205              		.set	.LANCHOR1,. + 0
 2208              	hi2c3:
 2209 0000 00000000 		.space	84
 2209      00000000 
 2209      00000000 
 2209      00000000 
 2209      00000000 
 2210              		.section	.bss.hi2s2,"aw",%nobits
 2211              		.align	2
 2212              		.set	.LANCHOR4,. + 0
 2215              	hi2s2:
 2216 0000 00000000 		.space	72
 2216      00000000 
 2216      00000000 
 2216      00000000 
 2216      00000000 
 2217              		.section	.bss.hi2s3,"aw",%nobits
 2218              		.align	2
 2219              		.set	.LANCHOR5,. + 0
 2222              	hi2s3:
 2223 0000 00000000 		.space	72
 2223      00000000 
 2223      00000000 
 2223      00000000 
 2223      00000000 
 2224              		.section	.bss.hi2s4,"aw",%nobits
 2225              		.align	2
 2226              		.set	.LANCHOR6,. + 0
ARM GAS  /tmp/ccXIJ2VL.s 			page 68


 2229              	hi2s4:
 2230 0000 00000000 		.space	72
 2230      00000000 
 2230      00000000 
 2230      00000000 
 2230      00000000 
 2231              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2232              		.align	2
 2233              		.set	.LANCHOR13,. + 0
 2236              	hpcd_USB_OTG_FS:
 2237 0000 00000000 		.space	1032
 2237      00000000 
 2237      00000000 
 2237      00000000 
 2237      00000000 
 2238              		.section	.bss.hsd,"aw",%nobits
 2239              		.align	2
 2240              		.set	.LANCHOR7,. + 0
 2243              	hsd:
 2244 0000 00000000 		.space	132
 2244      00000000 
 2244      00000000 
 2244      00000000 
 2244      00000000 
 2245              		.section	.bss.hspi1,"aw",%nobits
 2246              		.align	2
 2247              		.set	.LANCHOR8,. + 0
 2250              	hspi1:
 2251 0000 00000000 		.space	88
 2251      00000000 
 2251      00000000 
 2251      00000000 
 2251      00000000 
 2252              		.section	.bss.hspi5,"aw",%nobits
 2253              		.align	2
 2254              		.set	.LANCHOR9,. + 0
 2257              	hspi5:
 2258 0000 00000000 		.space	88
 2258      00000000 
 2258      00000000 
 2258      00000000 
 2258      00000000 
 2259              		.section	.bss.htim10,"aw",%nobits
 2260              		.align	2
 2261              		.set	.LANCHOR0,. + 0
 2264              	htim10:
 2265 0000 00000000 		.space	64
 2265      00000000 
 2265      00000000 
 2265      00000000 
 2265      00000000 
 2266              		.section	.bss.htim5,"aw",%nobits
 2267              		.align	2
 2268              		.set	.LANCHOR15,. + 0
 2271              	htim5:
 2272 0000 00000000 		.space	64
 2272      00000000 
ARM GAS  /tmp/ccXIJ2VL.s 			page 69


 2272      00000000 
 2272      00000000 
 2272      00000000 
 2273              		.section	.bss.htim9,"aw",%nobits
 2274              		.align	2
 2275              		.set	.LANCHOR16,. + 0
 2278              	htim9:
 2279 0000 00000000 		.space	64
 2279      00000000 
 2279      00000000 
 2279      00000000 
 2279      00000000 
 2280              		.section	.bss.huart1,"aw",%nobits
 2281              		.align	2
 2282              		.set	.LANCHOR10,. + 0
 2285              	huart1:
 2286 0000 00000000 		.space	64
 2286      00000000 
 2286      00000000 
 2286      00000000 
 2286      00000000 
 2287              		.section	.bss.huart2,"aw",%nobits
 2288              		.align	2
 2289              		.set	.LANCHOR11,. + 0
 2292              	huart2:
 2293 0000 00000000 		.space	64
 2293      00000000 
 2293      00000000 
 2293      00000000 
 2293      00000000 
 2294              		.section	.bss.huart6,"aw",%nobits
 2295              		.align	2
 2296              		.set	.LANCHOR12,. + 0
 2299              	huart6:
 2300 0000 00000000 		.space	64
 2300      00000000 
 2300      00000000 
 2300      00000000 
 2300      00000000 
 2301              		.section	.bss.oled1,"aw",%nobits
 2302              		.align	2
 2303              		.set	.LANCHOR2,. + 0
 2306              	oled1:
 2307 0000 00000000 		.space	1044
 2307      00000000 
 2307      00000000 
 2307      00000000 
 2307      00000000 
 2308              		.text
 2309              	.Letext0:
 2310              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2311              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2312              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2313              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2314              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2315              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2316              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
ARM GAS  /tmp/ccXIJ2VL.s 			page 70


 2317              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2318              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2319              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2320              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2321              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2322              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2323              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2324              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2325              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2326              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2327              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2328              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2329              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2330              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2331              		.file 24 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2332              		.file 25 "/usr/include/newlib/sys/_types.h"
 2333              		.file 26 "/usr/include/newlib/sys/reent.h"
 2334              		.file 27 "/usr/include/newlib/sys/lock.h"
 2335              		.file 28 "Core/Inc/fonts.h"
 2336              		.file 29 "Core/Inc/oled.h"
 2337              		.file 30 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  /tmp/ccXIJ2VL.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccXIJ2VL.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccXIJ2VL.s:241    .text._ZL12MX_GPIO_Initv:00000000000000f8 $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:250    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccXIJ2VL.s:256    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccXIJ2VL.s:301    .text._Z41__static_initialization_and_destruction_0ii:0000000000000020 $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccXIJ2VL.s:310    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccXIJ2VL.s:317    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccXIJ2VL.s:359    .text.HAL_TIM_PeriodElapsedCallback:0000000000000018 $d
.ARM.extab.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccXIJ2VL.s:366    .text.Error_Handler:0000000000000000 $t
     /tmp/ccXIJ2VL.s:373    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccXIJ2VL.s:408    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:414    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccXIJ2VL.s:475    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:483    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:489    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccXIJ2VL.s:550    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:558    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:564    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccXIJ2VL.s:625    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:632    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:638    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccXIJ2VL.s:700    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:707    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:713    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccXIJ2VL.s:774    .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:781    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:787    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccXIJ2VL.s:853    .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:860    .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:866    .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccXIJ2VL.s:936    .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:943    .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:949    .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccXIJ2VL.s:1019   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
ARM GAS  /tmp/ccXIJ2VL.s 			page 72


.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1026   .text._ZL19MX_USART1_UART_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1032   .text._ZL19MX_USART1_UART_Initv:0000000000000000 _ZL19MX_USART1_UART_Initv
     /tmp/ccXIJ2VL.s:1090   .text._ZL19MX_USART1_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1097   .text._ZL19MX_USART2_UART_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1103   .text._ZL19MX_USART2_UART_Initv:0000000000000000 _ZL19MX_USART2_UART_Initv
     /tmp/ccXIJ2VL.s:1161   .text._ZL19MX_USART2_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1168   .text._ZL19MX_USART6_UART_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1174   .text._ZL19MX_USART6_UART_Initv:0000000000000000 _ZL19MX_USART6_UART_Initv
     /tmp/ccXIJ2VL.s:1232   .text._ZL19MX_USART6_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1239   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1245   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccXIJ2VL.s:1309   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1315   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1321   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccXIJ2VL.s:1432   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1440   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1446   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccXIJ2VL.s:1498   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1505   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1511   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccXIJ2VL.s:1623   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1630   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1636   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccXIJ2VL.s:1724   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1731   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1738   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccXIJ2VL.s:1928   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccXIJ2VL.s:1940   .text.main:0000000000000000 $t
     /tmp/ccXIJ2VL.s:1947   .text.main:0000000000000000 main
     /tmp/ccXIJ2VL.s:2129   .text.main:00000000000000c8 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2140   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccXIJ2VL.s:2146   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2170   .init_array:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2306   .bss.oled1:0000000000000000 oled1
     /tmp/ccXIJ2VL.s:2236   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccXIJ2VL.s:2299   .bss.huart6:0000000000000000 huart6
     /tmp/ccXIJ2VL.s:2292   .bss.huart2:0000000000000000 huart2
     /tmp/ccXIJ2VL.s:2285   .bss.huart1:0000000000000000 huart1
     /tmp/ccXIJ2VL.s:2264   .bss.htim10:0000000000000000 htim10
ARM GAS  /tmp/ccXIJ2VL.s 			page 73


     /tmp/ccXIJ2VL.s:2278   .bss.htim9:0000000000000000 htim9
     /tmp/ccXIJ2VL.s:2271   .bss.htim5:0000000000000000 htim5
     /tmp/ccXIJ2VL.s:2257   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccXIJ2VL.s:2250   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccXIJ2VL.s:2243   .bss.hsd:0000000000000000 hsd
     /tmp/ccXIJ2VL.s:2229   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccXIJ2VL.s:2222   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccXIJ2VL.s:2215   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccXIJ2VL.s:2208   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccXIJ2VL.s:2201   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccXIJ2VL.s:2194   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccXIJ2VL.s:2190   .bss.hadc1:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2197   .bss.hi2c1:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2204   .bss.hi2c3:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2211   .bss.hi2s2:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2218   .bss.hi2s3:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2225   .bss.hi2s4:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2232   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2239   .bss.hsd:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2246   .bss.hspi1:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2253   .bss.hspi5:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2260   .bss.htim10:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2267   .bss.htim5:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2274   .bss.htim9:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2281   .bss.huart1:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2288   .bss.huart2:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2295   .bss.huart6:0000000000000000 $d
     /tmp/ccXIJ2VL.s:2302   .bss.oled1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4oled12oled_refreshEv
__aeabi_unwind_cpp_pr1
HAL_I2C_Init
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_ui2d
__aeabi_dmul
__aeabi_d2f
__aeabi_f2d
__aeabi_dadd
ARM GAS  /tmp/ccXIJ2VL.s 			page 74


HAL_Init
HAL_ADC_Start
HAL_ADC_PollForConversion
HAL_ADC_GetValue
HAL_ADC_Stop
_ZN4oled19oled_update_batteryEf
HAL_Delay
