
*** Running vivado
    with args -log lab6dpath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab6dpath.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lab6dpath.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 456.199 ; gain = 182.141
Command: read_checkpoint -auto_incremental -incremental C:/Users/coope/Documents/MSU-ECE-DSD/lab6/project_2/project_2.srcs/utils_1/imports/synth_1/lab6dpath.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/coope/Documents/MSU-ECE-DSD/lab6/project_2/project_2.srcs/utils_1/imports/synth_1/lab6dpath.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lab6dpath -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30316
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1285.980 ; gain = 439.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab6dpath' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part1/lab6dpath.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part1/lab6dpath.sv:31]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/project_2/project_2.runs/synth_1/.Xil/Vivado-13096-LAPTOP-RCMTCCBQ/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/project_2/project_2.runs/synth_1/.Xil/Vivado-13096-LAPTOP-RCMTCCBQ/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab6dpath' (0#1) [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part1/lab6dpath.sv:4]
WARNING: [Synth 8-7137] Register ordy_reg in module lab6dpath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part1/lab6dpath.sv:61]
WARNING: [Synth 8-7137] Register r1_reg in module lab6dpath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part1/lab6dpath.sv:66]
WARNING: [Synth 8-7137] Register r2_reg in module lab6dpath has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part1/lab6dpath.sv:67]
WARNING: [Synth 8-87] always_comb on 'a_reg' did not result in combinational logic [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part1/lab6dpath.sv:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1392.992 ; gain = 546.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1392.992 ; gain = 546.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1392.992 ; gain = 546.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1392.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/coope/Documents/MSU-ECE-DSD/lab6/project_2/project_2.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'crm932_a'
Finished Parsing XDC File [c:/Users/coope/Documents/MSU-ECE-DSD/lab6/project_2/project_2.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'crm932_a'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1430.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1430.730 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for crm932_a. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'lab6dpath'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_input |                             0001 |                               00
                   mult2 |                             0010 |                               01
                   mult3 |                             0100 |                               10
                     sum |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'lab6dpath'
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Users/coope/Documents/MSU-ECE-DSD/lab6/lab6_files_part1/lab6dpath.sv:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input   12 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (a_reg[11]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[10]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[9]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[8]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[7]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[6]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[5]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[4]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[3]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[2]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[1]) is unused and will be removed from module lab6dpath.
WARNING: [Synth 8-3332] Sequential element (a_reg[0]) is unused and will be removed from module lab6dpath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |mult_gen |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |     3|
|4     |LUT1     |     1|
|5     |LUT2     |     3|
|6     |LUT3     |    13|
|7     |LUT4     |     2|
|8     |LUT5     |    12|
|9     |FDCE     |     3|
|10    |FDPE     |     1|
|11    |FDRE     |    25|
|12    |IBUF     |    13|
|13    |OBUF     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1430.730 ; gain = 584.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1430.730 ; gain = 546.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1430.730 ; gain = 584.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1430.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1430.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: d61f5aa5
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1430.730 ; gain = 962.219
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1430.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/coope/Documents/MSU-ECE-DSD/lab6/project_2/project_2.runs/synth_1/lab6dpath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab6dpath_utilization_synth.rpt -pb lab6dpath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 18:50:27 2024...
