
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000319                       # Number of seconds simulated
sim_ticks                                   319261000                       # Number of ticks simulated
final_tick                                  319261000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168202                       # Simulator instruction rate (inst/s)
host_op_rate                                   170607                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51731152                       # Simulator tick rate (ticks/s)
host_mem_usage                                 635776                       # Number of bytes of host memory used
host_seconds                                     6.17                       # Real time elapsed on the host
sim_insts                                     1038060                       # Number of instructions simulated
sim_ops                                       1052907                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           37632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           61504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              99136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           101                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                101                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          117872211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          192644889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             310517100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     117872211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        117872211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        20246757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20246757                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        20246757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         117872211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         192644889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            330763858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1550                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        101                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1550                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  96576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   99200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6464                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               30                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     319252500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1550                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    401.848606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   241.899834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.884080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     27.09%     27.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           62     24.70%     51.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19      7.57%     59.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      7.17%     66.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.38%     70.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      4.78%     75.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.79%     78.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.79%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47     18.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          251                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     358.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    135.989395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    574.526689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     11363000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                39656750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7545000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7525.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4996.69                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26262.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       302.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    310.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.31                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1269                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     193369.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1549800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   845625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10147800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 239760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             20850960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             69470460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            130758750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              233863155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            731.974648                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    216951500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      10400000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      91898500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   347760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   189750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1622400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 194400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             20850960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40794615                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            155913000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              219912885                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            688.311318                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    259151000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10400000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      49699000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   89854                       # Number of BP lookups
system.cpu.branchPred.condPredicted             87621                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2620                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                87774                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   84287                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.027297                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     834                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                           638523                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             176514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1237919                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       89854                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              85121                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        428661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5321                       # Number of cycles fetch has spent squashing
system.cpu.fetch.CacheLines                    162502                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   650                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             607835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.066867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.031487                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   376655     61.97%     61.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23943      3.94%     65.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    15823      2.60%     68.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    22273      3.66%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18542      3.05%     75.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    16224      2.67%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19170      3.15%     81.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    58042      9.55%     90.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    57163      9.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               607835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.140722                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.938723                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    68685                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                383839                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     29975                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                122961                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2375                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  975                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   297                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1185779                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1103                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2375                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   105429                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   44578                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           8084                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    115707                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                331662                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1178632                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    86                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 280390                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    341                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  35754                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1531642                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5816632                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1939775                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1371342                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   160300                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                123                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            122                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    579685                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               294919                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27070                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3085                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              425                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1167859                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 265                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1063538                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6884                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          115217                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       533582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             90                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        607835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.749715                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.646462                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               69983     11.51%     11.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12166      2.00%     13.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              525686     86.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          607835                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                573340     53.91%     53.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               195306     18.36%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               270047     25.39%     97.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               24842      2.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1063538                       # Type of FU issued
system.cpu.iq.rate                           1.665622                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2741739                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1283342                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1059206                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1063510                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               96                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        29516                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2568                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            52                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2375                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   14697                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1207                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1168133                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               104                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                294919                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                27070                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                116                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     25                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1165                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1832                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          535                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2367                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1061489                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                268248                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2049                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             9                       # number of nop insts executed
system.cpu.iew.exec_refs                       292968                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    73744                       # Number of branches executed
system.cpu.iew.exec_stores                      24720                       # Number of stores executed
system.cpu.iew.exec_rate                     1.662413                       # Inst execution rate
system.cpu.iew.wb_sent                        1059410                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1059234                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    951816                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1631142                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.658882                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.583527                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          115229                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2335                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       591743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.779332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.389121                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       201882     34.12%     34.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       168373     28.45%     62.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       118293     19.99%     82.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        31880      5.39%     87.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          510      0.09%     88.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3152      0.53%     88.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3298      0.56%     89.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          120      0.02%     89.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        64235     10.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       591743                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1038060                       # Number of instructions committed
system.cpu.commit.committedOps                1052907                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         289905                       # Number of memory references committed
system.cpu.commit.loads                        265403                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                      73116                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    980259                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           567778     53.92%     53.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          195221     18.54%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          265403     25.21%     97.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24502      2.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1052907                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 64235                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1695461                       # The number of ROB reads
system.cpu.rob.rob_writes                     2352377                       # The number of ROB writes
system.cpu.timesIdled                             383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           30688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1038060                       # Number of Instructions Simulated
system.cpu.committedOps                       1052907                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.615112                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.615112                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.625721                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.625721                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1741915                       # number of integer regfile reads
system.cpu.int_regfile_writes                  954040                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3982915                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   424042                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  292365                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               171                       # number of replacements
system.cpu.dcache.tags.tagsinuse           711.835059                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              280809                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            292.204995                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   711.835059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.695151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.695151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          790                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          736                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            585701                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           585701                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       267573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          267573                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13132                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        280705                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           280705                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       280708                       # number of overall hits
system.cpu.dcache.overall_hits::total          280708                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           339                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        11219                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11219                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        11558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        11558                       # number of overall misses
system.cpu.dcache.overall_misses::total         11558                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18732750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18732750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    573143242                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    573143242                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       165500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       165500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    591875992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    591875992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    591875992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    591875992                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       267912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       267912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        24351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       292263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       292263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       292266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       292266                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001265                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001265                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.460720                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.460720                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.057692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039546                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55258.849558                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55258.849558                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51086.838577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51086.838577                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 55166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 55166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51209.205053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51209.205053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51209.205053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51209.205053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          992                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.133333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          101                       # number of writebacks
system.cpu.dcache.writebacks::total               101                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          147                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        10453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10453                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10600                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10600                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10600                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          766                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          766                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          958                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11140750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11140750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     39950495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39950495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       155000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     51091245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51091245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     51091245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51091245                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.057692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003278                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003278                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 58024.739583                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58024.739583                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52154.693211                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52154.693211                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 51666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53331.153445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53331.153445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53331.153445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53331.153445                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               207                       # number of replacements
system.cpu.icache.tags.tagsinuse           323.470487                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              161746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               588                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            275.078231                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   323.470487                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.631778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.631778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          296                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            325592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           325592                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       161746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          161746                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        161746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           161746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       161746                       # number of overall hits
system.cpu.icache.overall_hits::total          161746                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          756                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41363000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41363000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41363000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41363000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41363000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41363000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       162502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       162502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       162502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       162502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       162502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       162502                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004652                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004652                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54712.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54712.962963                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54712.962963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54712.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54712.962963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54712.962963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32020250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32020250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32020250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32020250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32020250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32020250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003625                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003625                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003625                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003625                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003625                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54363.752122                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54363.752122                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54363.752122                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54363.752122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54363.752122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54363.752122                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 784                       # Transaction distribution
system.membus.trans_dist::ReadResp                783                       # Transaction distribution
system.membus.trans_dist::Writeback               101                       # Transaction distribution
system.membus.trans_dist::ReadExReq               766                       # Transaction distribution
system.membus.trans_dist::ReadExResp              766                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3200                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        37632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        67968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  105600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    1651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1651                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2542500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3130750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5074000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
