library ieee;
use ieee.std_logic_1164.all;
entity c1 is
port ( a: in std_logic;
c: in std_logic;
d: in std_logic;
f: out std_logic
);
end c1;
architecture c1_estr of c1 is 
begin
f <= a or b or c;
end c1_estr;
 