<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>
time_elapsed: 0.025s
</pre>
<pre class="log">
user_time: 0.019909
system_time: 0.00481
ram_usage: 9840

module sparc_exu_aluaddsub (
	adder_out,
	spr_out,
	alu_ecl_cout64_e_l,
	alu_ecl_cout32_e,
	alu_ecl_adderin2_63_e,
	alu_ecl_adderin2_31_e,
	clk,
	se,
	byp_alu_rs1_data_e,
	byp_alu_rs2_data_e,
	ecl_alu_cin_e,
	ifu_exu_invert_d
);
	input clk;
	input se;
	input [63:0] byp_alu_rs1_data_e;
	input [63:0] byp_alu_rs2_data_e;
	input ecl_alu_cin_e;
	input ifu_exu_invert_d;
	output [63:0] adder_out;
	output [63:0] spr_out;
	output alu_ecl_cout64_e_l;
	output alu_ecl_cout32_e;
	output alu_ecl_adderin2_63_e;
	output alu_ecl_adderin2_31_e;
	wire [63:0] rs2_data;
	wire [63:0] rs1_data;
	wire [63:0] subtract_d;
	wire [63:0] subtract_e;
	wire cout64_e;
	assign subtract_d[63:0] = {64 {ifu_exu_invert_d}};
	dff_s #(64) sub_dff(
		.din(subtract_d[63:0]),
		.clk(clk),
		.q(subtract_e[63:0]),
		.se(se),
		.si(),
		.so()
	);
	assign rs1_data[63:0] = byp_alu_rs1_data_e[63:0];
	assign rs2_data[63:0] = (byp_alu_rs2_data_e[63:0] ^ subtract_e[63:0]);
	assign alu_ecl_adderin2_63_e = rs2_data[63];
	assign alu_ecl_adderin2_31_e = rs2_data[31];
	sparc_exu_aluadder64 adder(
		.rs1_data(rs1_data[63:0]),
		.rs2_data(rs2_data[63:0]),
		.cin(ecl_alu_cin_e),
		.adder_out(adder_out[63:0]),
		.cout32(alu_ecl_cout32_e),
		.cout64(cout64_e)
	);
	assign alu_ecl_cout64_e_l = ~cout64_e;
	sparc_exu_aluspr spr(
		.rs1_data(rs1_data[63:0]),
		.rs2_data(rs2_data[63:0]),
		.cin(ecl_alu_cin_e),
		.spr_out(spr_out[63:0])
	);
endmodule

</pre>
</body>