<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UoN RT Dumb Dashboard Firmware: src/packs/ATSAMC21E18A_DFP/component/dsu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="uonracingteam_logo1"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">UoN RT Dumb Dashboard Firmware
   </div>
   <div id="projectbrief">MPLAB Firmware for Dumb Dashboard</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2dsu_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">dsu.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Component description for DSU</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2022 Microchip Technology Inc. and its subsidiaries.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Subject to your compliance with these terms, you may use Microchip software and any derivatives</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * exclusively with Microchip products. It is your responsibility to comply with third party license</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * terms applicable to your use of third party software (including open source software) that may</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * accompany Microchip software.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * THIS SOFTWARE IS SUPPLIED BY MICROCHIP &quot;AS IS&quot;. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * ALLOWED BY LAW, MICROCHIP&#39;S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* file generated from device description version 2022-03-14T06:33:44Z */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef _SAMC21_DSU_COMPONENT_H_</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define _SAMC21_DSU_COMPONENT_H_</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*   SOFTWARE API DEFINITION FOR DSU                                          */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* -------- DSU_CTRL : (DSU Offset: 0x00) ( /W 8) Control -------- */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define DSU_CTRL_RESETVALUE                   _UINT8_(0x00)                                        </span><span class="comment">/*  (DSU_CTRL) Control  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST_Pos                    _UINT8_(0)                                           </span><span class="comment">/* (DSU_CTRL) Software Reset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST_Msk                    (_UINT8_(0x1) &lt;&lt; DSU_CTRL_SWRST_Pos)                 </span><span class="comment">/* (DSU_CTRL) Software Reset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DSU_CTRL_SWRST(value)                 (DSU_CTRL_SWRST_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_CTRL_SWRST_Pos)) </span><span class="comment">/* Assigment of value for SWRST in the DSU_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC_Pos                      _UINT8_(2)                                           </span><span class="comment">/* (DSU_CTRL) 32-bit Cyclic Redundancy Code Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC_Msk                      (_UINT8_(0x1) &lt;&lt; DSU_CTRL_CRC_Pos)                   </span><span class="comment">/* (DSU_CTRL) 32-bit Cyclic Redundancy Code Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DSU_CTRL_CRC(value)                   (DSU_CTRL_CRC_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_CTRL_CRC_Pos)) </span><span class="comment">/* Assigment of value for CRC in the DSU_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST_Pos                    _UINT8_(3)                                           </span><span class="comment">/* (DSU_CTRL) Memory built-in self-test Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST_Msk                    (_UINT8_(0x1) &lt;&lt; DSU_CTRL_MBIST_Pos)                 </span><span class="comment">/* (DSU_CTRL) Memory built-in self-test Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define DSU_CTRL_MBIST(value)                 (DSU_CTRL_MBIST_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_CTRL_MBIST_Pos)) </span><span class="comment">/* Assigment of value for MBIST in the DSU_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define DSU_CTRL_CE_Pos                       _UINT8_(4)                                           </span><span class="comment">/* (DSU_CTRL) Chip-Erase Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define DSU_CTRL_CE_Msk                       (_UINT8_(0x1) &lt;&lt; DSU_CTRL_CE_Pos)                    </span><span class="comment">/* (DSU_CTRL) Chip-Erase Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DSU_CTRL_CE(value)                    (DSU_CTRL_CE_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_CTRL_CE_Pos)) </span><span class="comment">/* Assigment of value for CE in the DSU_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DSU_CTRL_ARR_Pos                      _UINT8_(6)                                           </span><span class="comment">/* (DSU_CTRL) Auxiliary Row Read Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DSU_CTRL_ARR_Msk                      (_UINT8_(0x1) &lt;&lt; DSU_CTRL_ARR_Pos)                   </span><span class="comment">/* (DSU_CTRL) Auxiliary Row Read Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DSU_CTRL_ARR(value)                   (DSU_CTRL_ARR_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_CTRL_ARR_Pos)) </span><span class="comment">/* Assigment of value for ARR in the DSU_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define DSU_CTRL_SMSA_Pos                     _UINT8_(7)                                           </span><span class="comment">/* (DSU_CTRL) Start Memory Stream Access Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define DSU_CTRL_SMSA_Msk                     (_UINT8_(0x1) &lt;&lt; DSU_CTRL_SMSA_Pos)                  </span><span class="comment">/* (DSU_CTRL) Start Memory Stream Access Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DSU_CTRL_SMSA(value)                  (DSU_CTRL_SMSA_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_CTRL_SMSA_Pos)) </span><span class="comment">/* Assigment of value for SMSA in the DSU_CTRL register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define DSU_CTRL_Msk                          _UINT8_(0xDD)                                        </span><span class="comment">/* (DSU_CTRL) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* -------- DSU_STATUSA : (DSU Offset: 0x01) (R/W 8) Status A -------- */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DSU_STATUSA_RESETVALUE                _UINT8_(0x00)                                        </span><span class="comment">/*  (DSU_STATUSA) Status A  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE_Pos                  _UINT8_(0)                                           </span><span class="comment">/* (DSU_STATUSA) Done Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE_Msk                  (_UINT8_(0x1) &lt;&lt; DSU_STATUSA_DONE_Pos)               </span><span class="comment">/* (DSU_STATUSA) Done Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define DSU_STATUSA_DONE(value)               (DSU_STATUSA_DONE_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSA_DONE_Pos)) </span><span class="comment">/* Assigment of value for DONE in the DSU_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT_Pos               _UINT8_(1)                                           </span><span class="comment">/* (DSU_STATUSA) CPU Reset Phase Extension Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT_Msk               (_UINT8_(0x1) &lt;&lt; DSU_STATUSA_CRSTEXT_Pos)            </span><span class="comment">/* (DSU_STATUSA) CPU Reset Phase Extension Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define DSU_STATUSA_CRSTEXT(value)            (DSU_STATUSA_CRSTEXT_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSA_CRSTEXT_Pos)) </span><span class="comment">/* Assigment of value for CRSTEXT in the DSU_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR_Pos                  _UINT8_(2)                                           </span><span class="comment">/* (DSU_STATUSA) Bus Error Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR_Msk                  (_UINT8_(0x1) &lt;&lt; DSU_STATUSA_BERR_Pos)               </span><span class="comment">/* (DSU_STATUSA) Bus Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DSU_STATUSA_BERR(value)               (DSU_STATUSA_BERR_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSA_BERR_Pos)) </span><span class="comment">/* Assigment of value for BERR in the DSU_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL_Pos                  _UINT8_(3)                                           </span><span class="comment">/* (DSU_STATUSA) Failure Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL_Msk                  (_UINT8_(0x1) &lt;&lt; DSU_STATUSA_FAIL_Pos)               </span><span class="comment">/* (DSU_STATUSA) Failure Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DSU_STATUSA_FAIL(value)               (DSU_STATUSA_FAIL_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSA_FAIL_Pos)) </span><span class="comment">/* Assigment of value for FAIL in the DSU_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR_Pos                  _UINT8_(4)                                           </span><span class="comment">/* (DSU_STATUSA) Protection Error Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR_Msk                  (_UINT8_(0x1) &lt;&lt; DSU_STATUSA_PERR_Pos)               </span><span class="comment">/* (DSU_STATUSA) Protection Error Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DSU_STATUSA_PERR(value)               (DSU_STATUSA_PERR_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSA_PERR_Pos)) </span><span class="comment">/* Assigment of value for PERR in the DSU_STATUSA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DSU_STATUSA_Msk                       _UINT8_(0x1F)                                        </span><span class="comment">/* (DSU_STATUSA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* -------- DSU_STATUSB : (DSU Offset: 0x02) ( R/ 8) Status B -------- */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DSU_STATUSB_RESETVALUE                _UINT8_(0x00)                                        </span><span class="comment">/*  (DSU_STATUSB) Status B  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT_Pos                  _UINT8_(0)                                           </span><span class="comment">/* (DSU_STATUSB) Protected Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT_Msk                  (_UINT8_(0x1) &lt;&lt; DSU_STATUSB_PROT_Pos)               </span><span class="comment">/* (DSU_STATUSB) Protected Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DSU_STATUSB_PROT(value)               (DSU_STATUSB_PROT_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSB_PROT_Pos)) </span><span class="comment">/* Assigment of value for PROT in the DSU_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES_Pos               _UINT8_(1)                                           </span><span class="comment">/* (DSU_STATUSB) Debugger Present Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES_Msk               (_UINT8_(0x1) &lt;&lt; DSU_STATUSB_DBGPRES_Pos)            </span><span class="comment">/* (DSU_STATUSB) Debugger Present Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DBGPRES(value)            (DSU_STATUSB_DBGPRES_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSB_DBGPRES_Pos)) </span><span class="comment">/* Assigment of value for DBGPRES in the DSU_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0_Pos                 _UINT8_(2)                                           </span><span class="comment">/* (DSU_STATUSB) Debug Communication Channel 0 Dirty Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0_Msk                 (_UINT8_(0x1) &lt;&lt; DSU_STATUSB_DCCD0_Pos)              </span><span class="comment">/* (DSU_STATUSB) Debug Communication Channel 0 Dirty Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD0(value)              (DSU_STATUSB_DCCD0_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSB_DCCD0_Pos)) </span><span class="comment">/* Assigment of value for DCCD0 in the DSU_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1_Pos                 _UINT8_(3)                                           </span><span class="comment">/* (DSU_STATUSB) Debug Communication Channel 1 Dirty Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1_Msk                 (_UINT8_(0x1) &lt;&lt; DSU_STATUSB_DCCD1_Pos)              </span><span class="comment">/* (DSU_STATUSB) Debug Communication Channel 1 Dirty Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD1(value)              (DSU_STATUSB_DCCD1_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSB_DCCD1_Pos)) </span><span class="comment">/* Assigment of value for DCCD1 in the DSU_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE_Pos                   _UINT8_(4)                                           </span><span class="comment">/* (DSU_STATUSB) Hot-Plugging Enable Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE_Msk                   (_UINT8_(0x1) &lt;&lt; DSU_STATUSB_HPE_Pos)                </span><span class="comment">/* (DSU_STATUSB) Hot-Plugging Enable Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DSU_STATUSB_HPE(value)                (DSU_STATUSB_HPE_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSB_HPE_Pos)) </span><span class="comment">/* Assigment of value for HPE in the DSU_STATUSB register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DSU_STATUSB_Msk                       _UINT8_(0x1F)                                        </span><span class="comment">/* (DSU_STATUSB) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD_Pos                  _UINT8_(2)                                           </span><span class="comment">/* (DSU_STATUSB Position) Debug Communication Channel x Dirty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD_Msk                  (_UINT8_(0x3) &lt;&lt; DSU_STATUSB_DCCD_Pos)               </span><span class="comment">/* (DSU_STATUSB Mask) DCCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define DSU_STATUSB_DCCD(value)               (DSU_STATUSB_DCCD_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSB_DCCD_Pos)) </span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* -------- DSU_STATUSC : (DSU Offset: 0x03) ( R/ 8) Status C -------- */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DSU_STATUSC_RESETVALUE                _UINT8_(0x00)                                        </span><span class="comment">/*  (DSU_STATUSC) Status C  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DSU_STATUSC_STATE_Pos                 _UINT8_(0)                                           </span><span class="comment">/* (DSU_STATUSC) State Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define DSU_STATUSC_STATE_Msk                 (_UINT8_(0x7) &lt;&lt; DSU_STATUSC_STATE_Pos)              </span><span class="comment">/* (DSU_STATUSC) State Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define DSU_STATUSC_STATE(value)              (DSU_STATUSC_STATE_Msk &amp; (_UINT8_(value) &lt;&lt; DSU_STATUSC_STATE_Pos)) </span><span class="comment">/* Assigment of value for STATE in the DSU_STATUSC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DSU_STATUSC_Msk                       _UINT8_(0x07)                                        </span><span class="comment">/* (DSU_STATUSC) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* -------- DSU_ADDR : (DSU Offset: 0x04) (R/W 32) Address -------- */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DSU_ADDR_RESETVALUE                   _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_ADDR) Address  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DSU_ADDR_AMOD_Pos                     _UINT32_(0)                                          </span><span class="comment">/* (DSU_ADDR) Access Mode Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define DSU_ADDR_AMOD_Msk                     (_UINT32_(0x3) &lt;&lt; DSU_ADDR_AMOD_Pos)                 </span><span class="comment">/* (DSU_ADDR) Access Mode Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define DSU_ADDR_AMOD(value)                  (DSU_ADDR_AMOD_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_ADDR_AMOD_Pos)) </span><span class="comment">/* Assigment of value for AMOD in the DSU_ADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR_Pos                     _UINT32_(2)                                          </span><span class="comment">/* (DSU_ADDR) Address Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR_Msk                     (_UINT32_(0x3FFFFFFF) &lt;&lt; DSU_ADDR_ADDR_Pos)          </span><span class="comment">/* (DSU_ADDR) Address Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DSU_ADDR_ADDR(value)                  (DSU_ADDR_ADDR_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_ADDR_ADDR_Pos)) </span><span class="comment">/* Assigment of value for ADDR in the DSU_ADDR register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DSU_ADDR_Msk                          _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DSU_ADDR) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* -------- DSU_LENGTH : (DSU Offset: 0x08) (R/W 32) Length -------- */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define DSU_LENGTH_RESETVALUE                 _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_LENGTH) Length  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH_Pos                 _UINT32_(2)                                          </span><span class="comment">/* (DSU_LENGTH) Length Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH_Msk                 (_UINT32_(0x3FFFFFFF) &lt;&lt; DSU_LENGTH_LENGTH_Pos)      </span><span class="comment">/* (DSU_LENGTH) Length Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define DSU_LENGTH_LENGTH(value)              (DSU_LENGTH_LENGTH_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_LENGTH_LENGTH_Pos)) </span><span class="comment">/* Assigment of value for LENGTH in the DSU_LENGTH register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define DSU_LENGTH_Msk                        _UINT32_(0xFFFFFFFC)                                 </span><span class="comment">/* (DSU_LENGTH) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* -------- DSU_DATA : (DSU Offset: 0x0C) (R/W 32) Data -------- */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define DSU_DATA_RESETVALUE                   _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_DATA) Data  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define DSU_DATA_DATA_Pos                     _UINT32_(0)                                          </span><span class="comment">/* (DSU_DATA) Data Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DSU_DATA_DATA_Msk                     (_UINT32_(0xFFFFFFFF) &lt;&lt; DSU_DATA_DATA_Pos)          </span><span class="comment">/* (DSU_DATA) Data Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DSU_DATA_DATA(value)                  (DSU_DATA_DATA_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DATA_DATA_Pos)) </span><span class="comment">/* Assigment of value for DATA in the DSU_DATA register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DSU_DATA_Msk                          _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DSU_DATA) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* -------- DSU_DCC : (DSU Offset: 0x10) (R/W 32) Debug Communication Channel n -------- */</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DSU_DCC_RESETVALUE                    _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_DCC) Debug Communication Channel n  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DSU_DCC_DATA_Pos                      _UINT32_(0)                                          </span><span class="comment">/* (DSU_DCC) Data Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DSU_DCC_DATA_Msk                      (_UINT32_(0xFFFFFFFF) &lt;&lt; DSU_DCC_DATA_Pos)           </span><span class="comment">/* (DSU_DCC) Data Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define DSU_DCC_DATA(value)                   (DSU_DCC_DATA_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DCC_DATA_Pos)) </span><span class="comment">/* Assigment of value for DATA in the DSU_DCC register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define DSU_DCC_Msk                           _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DSU_DCC) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* -------- DSU_DID : (DSU Offset: 0x18) ( R/ 32) Device Identification -------- */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define DSU_DID_RESETVALUE                    _UINT32_(0x1101050F)                                 </span><span class="comment">/*  (DSU_DID) Device Identification  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL_Pos                    _UINT32_(0)                                          </span><span class="comment">/* (DSU_DID) Device Select Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL_Msk                    (_UINT32_(0xFF) &lt;&lt; DSU_DID_DEVSEL_Pos)               </span><span class="comment">/* (DSU_DID) Device Select Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define DSU_DID_DEVSEL(value)                 (DSU_DID_DEVSEL_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DID_DEVSEL_Pos)) </span><span class="comment">/* Assigment of value for DEVSEL in the DSU_DID register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define DSU_DID_REVISION_Pos                  _UINT32_(8)                                          </span><span class="comment">/* (DSU_DID) Revision Number Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define DSU_DID_REVISION_Msk                  (_UINT32_(0xF) &lt;&lt; DSU_DID_REVISION_Pos)              </span><span class="comment">/* (DSU_DID) Revision Number Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define DSU_DID_REVISION(value)               (DSU_DID_REVISION_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DID_REVISION_Pos)) </span><span class="comment">/* Assigment of value for REVISION in the DSU_DID register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define DSU_DID_DIE_Pos                       _UINT32_(12)                                         </span><span class="comment">/* (DSU_DID) Die Number Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define DSU_DID_DIE_Msk                       (_UINT32_(0xF) &lt;&lt; DSU_DID_DIE_Pos)                   </span><span class="comment">/* (DSU_DID) Die Number Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define DSU_DID_DIE(value)                    (DSU_DID_DIE_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DID_DIE_Pos)) </span><span class="comment">/* Assigment of value for DIE in the DSU_DID register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_Pos                    _UINT32_(16)                                         </span><span class="comment">/* (DSU_DID) Series Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_Msk                    (_UINT32_(0x3F) &lt;&lt; DSU_DID_SERIES_Pos)               </span><span class="comment">/* (DSU_DID) Series Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define DSU_DID_SERIES(value)                 (DSU_DID_SERIES_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DID_SERIES_Pos)) </span><span class="comment">/* Assigment of value for SERIES in the DSU_DID register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define   DSU_DID_SERIES_0_Val                _UINT32_(0x0)                                        </span><span class="comment">/* (DSU_DID) Cortex-M0+ processor, basic feature set  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define   DSU_DID_SERIES_1_Val                _UINT32_(0x1)                                        </span><span class="comment">/* (DSU_DID) Cortex-M0+ processor, CAN  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_0                      (DSU_DID_SERIES_0_Val &lt;&lt; DSU_DID_SERIES_Pos)         </span><span class="comment">/* (DSU_DID) Cortex-M0+ processor, basic feature set Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define DSU_DID_SERIES_1                      (DSU_DID_SERIES_1_Val &lt;&lt; DSU_DID_SERIES_Pos)         </span><span class="comment">/* (DSU_DID) Cortex-M0+ processor, CAN Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_Pos                    _UINT32_(23)                                         </span><span class="comment">/* (DSU_DID) Family Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_Msk                    (_UINT32_(0x1F) &lt;&lt; DSU_DID_FAMILY_Pos)               </span><span class="comment">/* (DSU_DID) Family Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY(value)                 (DSU_DID_FAMILY_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DID_FAMILY_Pos)) </span><span class="comment">/* Assigment of value for FAMILY in the DSU_DID register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define   DSU_DID_FAMILY_0_Val                _UINT32_(0x0)                                        </span><span class="comment">/* (DSU_DID) General purpose microcontroller  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define   DSU_DID_FAMILY_1_Val                _UINT32_(0x1)                                        </span><span class="comment">/* (DSU_DID) PicoPower  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define   DSU_DID_FAMILY_2_Val                _UINT32_(0x2)                                        </span><span class="comment">/* (DSU_DID) 5V Industrial  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_0                      (DSU_DID_FAMILY_0_Val &lt;&lt; DSU_DID_FAMILY_Pos)         </span><span class="comment">/* (DSU_DID) General purpose microcontroller Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_1                      (DSU_DID_FAMILY_1_Val &lt;&lt; DSU_DID_FAMILY_Pos)         </span><span class="comment">/* (DSU_DID) PicoPower Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define DSU_DID_FAMILY_2                      (DSU_DID_FAMILY_2_Val &lt;&lt; DSU_DID_FAMILY_Pos)         </span><span class="comment">/* (DSU_DID) 5V Industrial Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_Pos                 _UINT32_(28)                                         </span><span class="comment">/* (DSU_DID) Processor Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_Msk                 (_UINT32_(0xF) &lt;&lt; DSU_DID_PROCESSOR_Pos)             </span><span class="comment">/* (DSU_DID) Processor Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR(value)              (DSU_DID_PROCESSOR_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DID_PROCESSOR_Pos)) </span><span class="comment">/* Assigment of value for PROCESSOR in the DSU_DID register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define   DSU_DID_PROCESSOR_0_Val             _UINT32_(0x0)                                        </span><span class="comment">/* (DSU_DID) Cortex-M0  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define   DSU_DID_PROCESSOR_1_Val             _UINT32_(0x1)                                        </span><span class="comment">/* (DSU_DID) Cortex-M0+  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define   DSU_DID_PROCESSOR_2_Val             _UINT32_(0x2)                                        </span><span class="comment">/* (DSU_DID) Cortex-M3  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define   DSU_DID_PROCESSOR_3_Val             _UINT32_(0x3)                                        </span><span class="comment">/* (DSU_DID) Cortex-M4  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_0                   (DSU_DID_PROCESSOR_0_Val &lt;&lt; DSU_DID_PROCESSOR_Pos)   </span><span class="comment">/* (DSU_DID) Cortex-M0 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_1                   (DSU_DID_PROCESSOR_1_Val &lt;&lt; DSU_DID_PROCESSOR_Pos)   </span><span class="comment">/* (DSU_DID) Cortex-M0+ Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_2                   (DSU_DID_PROCESSOR_2_Val &lt;&lt; DSU_DID_PROCESSOR_Pos)   </span><span class="comment">/* (DSU_DID) Cortex-M3 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define DSU_DID_PROCESSOR_3                   (DSU_DID_PROCESSOR_3_Val &lt;&lt; DSU_DID_PROCESSOR_Pos)   </span><span class="comment">/* (DSU_DID) Cortex-M4 Position  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define DSU_DID_Msk                           _UINT32_(0xFFBFFFFF)                                 </span><span class="comment">/* (DSU_DID) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* -------- DSU_DCFG : (DSU Offset: 0xF0) (R/W 32) Device Configuration -------- */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define DSU_DCFG_RESETVALUE                   _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_DCFG) Device Configuration  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define DSU_DCFG_DCFG_Pos                     _UINT32_(0)                                          </span><span class="comment">/* (DSU_DCFG) Device Configuration Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define DSU_DCFG_DCFG_Msk                     (_UINT32_(0xFFFFFFFF) &lt;&lt; DSU_DCFG_DCFG_Pos)          </span><span class="comment">/* (DSU_DCFG) Device Configuration Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define DSU_DCFG_DCFG(value)                  (DSU_DCFG_DCFG_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_DCFG_DCFG_Pos)) </span><span class="comment">/* Assigment of value for DCFG in the DSU_DCFG register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define DSU_DCFG_Msk                          _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DSU_DCFG) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* -------- DSU_ENTRY0 : (DSU Offset: 0x1000) ( R/ 32) CoreSight ROM Table Entry 0 -------- */</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_RESETVALUE                 _UINT32_(0x9F0FC002)                                 </span><span class="comment">/*  (DSU_ENTRY0) CoreSight ROM Table Entry 0  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_EPRES_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (DSU_ENTRY0) Entry Present Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_EPRES_Msk                  (_UINT32_(0x1) &lt;&lt; DSU_ENTRY0_EPRES_Pos)              </span><span class="comment">/* (DSU_ENTRY0) Entry Present Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_EPRES(value)               (DSU_ENTRY0_EPRES_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_ENTRY0_EPRES_Pos)) </span><span class="comment">/* Assigment of value for EPRES in the DSU_ENTRY0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_FMT_Pos                    _UINT32_(1)                                          </span><span class="comment">/* (DSU_ENTRY0) Format Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_FMT_Msk                    (_UINT32_(0x1) &lt;&lt; DSU_ENTRY0_FMT_Pos)                </span><span class="comment">/* (DSU_ENTRY0) Format Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_FMT(value)                 (DSU_ENTRY0_FMT_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_ENTRY0_FMT_Pos)) </span><span class="comment">/* Assigment of value for FMT in the DSU_ENTRY0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_ADDOFF_Pos                 _UINT32_(12)                                         </span><span class="comment">/* (DSU_ENTRY0) Address Offset Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_ADDOFF_Msk                 (_UINT32_(0xFFFFF) &lt;&lt; DSU_ENTRY0_ADDOFF_Pos)         </span><span class="comment">/* (DSU_ENTRY0) Address Offset Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_ADDOFF(value)              (DSU_ENTRY0_ADDOFF_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_ENTRY0_ADDOFF_Pos)) </span><span class="comment">/* Assigment of value for ADDOFF in the DSU_ENTRY0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_Msk                        _UINT32_(0xFFFFF003)                                 </span><span class="comment">/* (DSU_ENTRY0) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/* -------- DSU_ENTRY1 : (DSU Offset: 0x1004) ( R/ 32) CoreSight ROM Table Entry 1 -------- */</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define DSU_ENTRY1_RESETVALUE                 _UINT32_(0x5002)                                     </span><span class="comment">/*  (DSU_ENTRY1) CoreSight ROM Table Entry 1  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define DSU_ENTRY1_Msk                        _UINT32_(0x00000000)                                 </span><span class="comment">/* (DSU_ENTRY1) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* -------- DSU_END : (DSU Offset: 0x1008) ( R/ 32) CoreSight ROM Table End -------- */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define DSU_END_RESETVALUE                    _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_END) CoreSight ROM Table End  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define DSU_END_END_Pos                       _UINT32_(0)                                          </span><span class="comment">/* (DSU_END) End Marker Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define DSU_END_END_Msk                       (_UINT32_(0xFFFFFFFF) &lt;&lt; DSU_END_END_Pos)            </span><span class="comment">/* (DSU_END) End Marker Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define DSU_END_END(value)                    (DSU_END_END_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_END_END_Pos)) </span><span class="comment">/* Assigment of value for END in the DSU_END register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define DSU_END_Msk                           _UINT32_(0xFFFFFFFF)                                 </span><span class="comment">/* (DSU_END) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* -------- DSU_MEMTYPE : (DSU Offset: 0x1FCC) ( R/ 32) CoreSight ROM Table Memory Type -------- */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_RESETVALUE                _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_MEMTYPE) CoreSight ROM Table Memory Type  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (DSU_MEMTYPE) System Memory Present Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP_Msk                 (_UINT32_(0x1) &lt;&lt; DSU_MEMTYPE_SMEMP_Pos)             </span><span class="comment">/* (DSU_MEMTYPE) System Memory Present Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_SMEMP(value)              (DSU_MEMTYPE_SMEMP_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_MEMTYPE_SMEMP_Pos)) </span><span class="comment">/* Assigment of value for SMEMP in the DSU_MEMTYPE register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_Msk                       _UINT32_(0x00000001)                                 </span><span class="comment">/* (DSU_MEMTYPE) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* -------- DSU_PID4 : (DSU Offset: 0x1FD0) ( R/ 32) Peripheral Identification 4 -------- */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define DSU_PID4_RESETVALUE                   _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_PID4) Peripheral Identification 4  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC_Pos                    _UINT32_(0)                                          </span><span class="comment">/* (DSU_PID4) JEP-106 Continuation Code Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC_Msk                    (_UINT32_(0xF) &lt;&lt; DSU_PID4_JEPCC_Pos)                </span><span class="comment">/* (DSU_PID4) JEP-106 Continuation Code Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define DSU_PID4_JEPCC(value)                 (DSU_PID4_JEPCC_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID4_JEPCC_Pos)) </span><span class="comment">/* Assigment of value for JEPCC in the DSU_PID4 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC_Pos                     _UINT32_(4)                                          </span><span class="comment">/* (DSU_PID4) 4KB count Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC_Msk                     (_UINT32_(0xF) &lt;&lt; DSU_PID4_FKBC_Pos)                 </span><span class="comment">/* (DSU_PID4) 4KB count Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define DSU_PID4_FKBC(value)                  (DSU_PID4_FKBC_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID4_FKBC_Pos)) </span><span class="comment">/* Assigment of value for FKBC in the DSU_PID4 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define DSU_PID4_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_PID4) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/* -------- DSU_PID5 : (DSU Offset: 0x1FD4) ( R/ 32) Peripheral Identification 5 -------- */</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define DSU_PID5_RESETVALUE                   _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_PID5) Peripheral Identification 5  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define DSU_PID5_Msk                          _UINT32_(0x00000000)                                 </span><span class="comment">/* (DSU_PID5) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* -------- DSU_PID6 : (DSU Offset: 0x1FD8) ( R/ 32) Peripheral Identification 6 -------- */</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define DSU_PID6_RESETVALUE                   _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_PID6) Peripheral Identification 6  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define DSU_PID6_Msk                          _UINT32_(0x00000000)                                 </span><span class="comment">/* (DSU_PID6) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* -------- DSU_PID7 : (DSU Offset: 0x1FDC) ( R/ 32) Peripheral Identification 7 -------- */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define DSU_PID7_RESETVALUE                   _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_PID7) Peripheral Identification 7  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define DSU_PID7_Msk                          _UINT32_(0x00000000)                                 </span><span class="comment">/* (DSU_PID7) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* -------- DSU_PID0 : (DSU Offset: 0x1FE0) ( R/ 32) Peripheral Identification 0 -------- */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define DSU_PID0_RESETVALUE                   _UINT32_(0xD0)                                       </span><span class="comment">/*  (DSU_PID0) Peripheral Identification 0  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (DSU_PID0) Part Number Low Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL_Msk                  (_UINT32_(0xFF) &lt;&lt; DSU_PID0_PARTNBL_Pos)             </span><span class="comment">/* (DSU_PID0) Part Number Low Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define DSU_PID0_PARTNBL(value)               (DSU_PID0_PARTNBL_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID0_PARTNBL_Pos)) </span><span class="comment">/* Assigment of value for PARTNBL in the DSU_PID0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define DSU_PID0_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_PID0) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* -------- DSU_PID1 : (DSU Offset: 0x1FE4) ( R/ 32) Peripheral Identification 1 -------- */</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define DSU_PID1_RESETVALUE                   _UINT32_(0xFC)                                       </span><span class="comment">/*  (DSU_PID1) Peripheral Identification 1  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160; </div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (DSU_PID1) Part Number High Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH_Msk                  (_UINT32_(0xF) &lt;&lt; DSU_PID1_PARTNBH_Pos)              </span><span class="comment">/* (DSU_PID1) Part Number High Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define DSU_PID1_PARTNBH(value)               (DSU_PID1_PARTNBH_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID1_PARTNBH_Pos)) </span><span class="comment">/* Assigment of value for PARTNBH in the DSU_PID1 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL_Pos                  _UINT32_(4)                                          </span><span class="comment">/* (DSU_PID1) Low part of the JEP-106 Identity Code Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL_Msk                  (_UINT32_(0xF) &lt;&lt; DSU_PID1_JEPIDCL_Pos)              </span><span class="comment">/* (DSU_PID1) Low part of the JEP-106 Identity Code Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define DSU_PID1_JEPIDCL(value)               (DSU_PID1_JEPIDCL_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID1_JEPIDCL_Pos)) </span><span class="comment">/* Assigment of value for JEPIDCL in the DSU_PID1 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define DSU_PID1_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_PID1) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; </div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* -------- DSU_PID2 : (DSU Offset: 0x1FE8) ( R/ 32) Peripheral Identification 2 -------- */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define DSU_PID2_RESETVALUE                   _UINT32_(0x09)                                       </span><span class="comment">/*  (DSU_PID2) Peripheral Identification 2  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH_Pos                  _UINT32_(0)                                          </span><span class="comment">/* (DSU_PID2) JEP-106 Identity Code High Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH_Msk                  (_UINT32_(0x7) &lt;&lt; DSU_PID2_JEPIDCH_Pos)              </span><span class="comment">/* (DSU_PID2) JEP-106 Identity Code High Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPIDCH(value)               (DSU_PID2_JEPIDCH_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID2_JEPIDCH_Pos)) </span><span class="comment">/* Assigment of value for JEPIDCH in the DSU_PID2 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU_Pos                     _UINT32_(3)                                          </span><span class="comment">/* (DSU_PID2) JEP-106 Identity Code is used Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU_Msk                     (_UINT32_(0x1) &lt;&lt; DSU_PID2_JEPU_Pos)                 </span><span class="comment">/* (DSU_PID2) JEP-106 Identity Code is used Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define DSU_PID2_JEPU(value)                  (DSU_PID2_JEPU_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID2_JEPU_Pos)) </span><span class="comment">/* Assigment of value for JEPU in the DSU_PID2 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION_Pos                 _UINT32_(4)                                          </span><span class="comment">/* (DSU_PID2) Revision Number Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION_Msk                 (_UINT32_(0xF) &lt;&lt; DSU_PID2_REVISION_Pos)             </span><span class="comment">/* (DSU_PID2) Revision Number Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define DSU_PID2_REVISION(value)              (DSU_PID2_REVISION_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID2_REVISION_Pos)) </span><span class="comment">/* Assigment of value for REVISION in the DSU_PID2 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define DSU_PID2_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_PID2) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* -------- DSU_PID3 : (DSU Offset: 0x1FEC) ( R/ 32) Peripheral Identification 3 -------- */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define DSU_PID3_RESETVALUE                   _UINT32_(0x00)                                       </span><span class="comment">/*  (DSU_PID3) Peripheral Identification 3  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD_Pos                   _UINT32_(0)                                          </span><span class="comment">/* (DSU_PID3) ARM CUSMOD Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD_Msk                   (_UINT32_(0xF) &lt;&lt; DSU_PID3_CUSMOD_Pos)               </span><span class="comment">/* (DSU_PID3) ARM CUSMOD Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define DSU_PID3_CUSMOD(value)                (DSU_PID3_CUSMOD_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID3_CUSMOD_Pos)) </span><span class="comment">/* Assigment of value for CUSMOD in the DSU_PID3 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND_Pos                   _UINT32_(4)                                          </span><span class="comment">/* (DSU_PID3) Revision Number Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND_Msk                   (_UINT32_(0xF) &lt;&lt; DSU_PID3_REVAND_Pos)               </span><span class="comment">/* (DSU_PID3) Revision Number Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define DSU_PID3_REVAND(value)                (DSU_PID3_REVAND_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_PID3_REVAND_Pos)) </span><span class="comment">/* Assigment of value for REVAND in the DSU_PID3 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define DSU_PID3_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_PID3) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">/* -------- DSU_CID0 : (DSU Offset: 0x1FF0) ( R/ 32) Component Identification 0 -------- */</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define DSU_CID0_RESETVALUE                   _UINT32_(0x0D)                                       </span><span class="comment">/*  (DSU_CID0) Component Identification 0  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Pos               _UINT32_(0)                                          </span><span class="comment">/* (DSU_CID0) Preamble Byte 0 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0_Msk               (_UINT32_(0xFF) &lt;&lt; DSU_CID0_PREAMBLEB0_Pos)          </span><span class="comment">/* (DSU_CID0) Preamble Byte 0 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define DSU_CID0_PREAMBLEB0(value)            (DSU_CID0_PREAMBLEB0_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_CID0_PREAMBLEB0_Pos)) </span><span class="comment">/* Assigment of value for PREAMBLEB0 in the DSU_CID0 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define DSU_CID0_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_CID0) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* -------- DSU_CID1 : (DSU Offset: 0x1FF4) ( R/ 32) Component Identification 1 -------- */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define DSU_CID1_RESETVALUE                   _UINT32_(0x10)                                       </span><span class="comment">/*  (DSU_CID1) Component Identification 1  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE_Pos                 _UINT32_(0)                                          </span><span class="comment">/* (DSU_CID1) Preamble Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE_Msk                 (_UINT32_(0xF) &lt;&lt; DSU_CID1_PREAMBLE_Pos)             </span><span class="comment">/* (DSU_CID1) Preamble Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DSU_CID1_PREAMBLE(value)              (DSU_CID1_PREAMBLE_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_CID1_PREAMBLE_Pos)) </span><span class="comment">/* Assigment of value for PREAMBLE in the DSU_CID1 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS_Pos                   _UINT32_(4)                                          </span><span class="comment">/* (DSU_CID1) Component Class Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS_Msk                   (_UINT32_(0xF) &lt;&lt; DSU_CID1_CCLASS_Pos)               </span><span class="comment">/* (DSU_CID1) Component Class Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define DSU_CID1_CCLASS(value)                (DSU_CID1_CCLASS_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_CID1_CCLASS_Pos)) </span><span class="comment">/* Assigment of value for CCLASS in the DSU_CID1 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define DSU_CID1_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_CID1) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160; </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* -------- DSU_CID2 : (DSU Offset: 0x1FF8) ( R/ 32) Component Identification 2 -------- */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define DSU_CID2_RESETVALUE                   _UINT32_(0x05)                                       </span><span class="comment">/*  (DSU_CID2) Component Identification 2  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Pos               _UINT32_(0)                                          </span><span class="comment">/* (DSU_CID2) Preamble Byte 2 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2_Msk               (_UINT32_(0xFF) &lt;&lt; DSU_CID2_PREAMBLEB2_Pos)          </span><span class="comment">/* (DSU_CID2) Preamble Byte 2 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define DSU_CID2_PREAMBLEB2(value)            (DSU_CID2_PREAMBLEB2_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_CID2_PREAMBLEB2_Pos)) </span><span class="comment">/* Assigment of value for PREAMBLEB2 in the DSU_CID2 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define DSU_CID2_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_CID2) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/* -------- DSU_CID3 : (DSU Offset: 0x1FFC) ( R/ 32) Component Identification 3 -------- */</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define DSU_CID3_RESETVALUE                   _UINT32_(0xB1)                                       </span><span class="comment">/*  (DSU_CID3) Component Identification 3  Reset Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Pos               _UINT32_(0)                                          </span><span class="comment">/* (DSU_CID3) Preamble Byte 3 Position */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3_Msk               (_UINT32_(0xFF) &lt;&lt; DSU_CID3_PREAMBLEB3_Pos)          </span><span class="comment">/* (DSU_CID3) Preamble Byte 3 Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define DSU_CID3_PREAMBLEB3(value)            (DSU_CID3_PREAMBLEB3_Msk &amp; (_UINT32_(value) &lt;&lt; DSU_CID3_PREAMBLEB3_Pos)) </span><span class="comment">/* Assigment of value for PREAMBLEB3 in the DSU_CID3 register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define DSU_CID3_Msk                          _UINT32_(0x000000FF)                                 </span><span class="comment">/* (DSU_CID3) Register Mask  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define DSU_CTRL_REG_OFST              _UINT32_(0x00)      </span><span class="comment">/* (DSU_CTRL) Control Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define DSU_STATUSA_REG_OFST           _UINT32_(0x01)      </span><span class="comment">/* (DSU_STATUSA) Status A Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define DSU_STATUSB_REG_OFST           _UINT32_(0x02)      </span><span class="comment">/* (DSU_STATUSB) Status B Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define DSU_STATUSC_REG_OFST           _UINT32_(0x03)      </span><span class="comment">/* (DSU_STATUSC) Status C Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define DSU_ADDR_REG_OFST              _UINT32_(0x04)      </span><span class="comment">/* (DSU_ADDR) Address Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define DSU_LENGTH_REG_OFST            _UINT32_(0x08)      </span><span class="comment">/* (DSU_LENGTH) Length Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define DSU_DATA_REG_OFST              _UINT32_(0x0C)      </span><span class="comment">/* (DSU_DATA) Data Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define DSU_DCC_REG_OFST               _UINT32_(0x10)      </span><span class="comment">/* (DSU_DCC) Debug Communication Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define DSU_DCC0_REG_OFST              _UINT32_(0x10)      </span><span class="comment">/* (DSU_DCC0) Debug Communication Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define DSU_DCC1_REG_OFST              _UINT32_(0x14)      </span><span class="comment">/* (DSU_DCC1) Debug Communication Channel n Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define DSU_DID_REG_OFST               _UINT32_(0x18)      </span><span class="comment">/* (DSU_DID) Device Identification Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define DSU_DCFG_REG_OFST              _UINT32_(0xF0)      </span><span class="comment">/* (DSU_DCFG) Device Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define DSU_DCFG0_REG_OFST             _UINT32_(0xF0)      </span><span class="comment">/* (DSU_DCFG0) Device Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define DSU_DCFG1_REG_OFST             _UINT32_(0xF4)      </span><span class="comment">/* (DSU_DCFG1) Device Configuration Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define DSU_ENTRY0_REG_OFST            _UINT32_(0x1000)    </span><span class="comment">/* (DSU_ENTRY0) CoreSight ROM Table Entry 0 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define DSU_ENTRY1_REG_OFST            _UINT32_(0x1004)    </span><span class="comment">/* (DSU_ENTRY1) CoreSight ROM Table Entry 1 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define DSU_END_REG_OFST               _UINT32_(0x1008)    </span><span class="comment">/* (DSU_END) CoreSight ROM Table End Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define DSU_MEMTYPE_REG_OFST           _UINT32_(0x1FCC)    </span><span class="comment">/* (DSU_MEMTYPE) CoreSight ROM Table Memory Type Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define DSU_PID4_REG_OFST              _UINT32_(0x1FD0)    </span><span class="comment">/* (DSU_PID4) Peripheral Identification 4 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define DSU_PID5_REG_OFST              _UINT32_(0x1FD4)    </span><span class="comment">/* (DSU_PID5) Peripheral Identification 5 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define DSU_PID6_REG_OFST              _UINT32_(0x1FD8)    </span><span class="comment">/* (DSU_PID6) Peripheral Identification 6 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define DSU_PID7_REG_OFST              _UINT32_(0x1FDC)    </span><span class="comment">/* (DSU_PID7) Peripheral Identification 7 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define DSU_PID0_REG_OFST              _UINT32_(0x1FE0)    </span><span class="comment">/* (DSU_PID0) Peripheral Identification 0 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define DSU_PID1_REG_OFST              _UINT32_(0x1FE4)    </span><span class="comment">/* (DSU_PID1) Peripheral Identification 1 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define DSU_PID2_REG_OFST              _UINT32_(0x1FE8)    </span><span class="comment">/* (DSU_PID2) Peripheral Identification 2 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define DSU_PID3_REG_OFST              _UINT32_(0x1FEC)    </span><span class="comment">/* (DSU_PID3) Peripheral Identification 3 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define DSU_CID0_REG_OFST              _UINT32_(0x1FF0)    </span><span class="comment">/* (DSU_CID0) Component Identification 0 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define DSU_CID1_REG_OFST              _UINT32_(0x1FF4)    </span><span class="comment">/* (DSU_CID1) Component Identification 1 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define DSU_CID2_REG_OFST              _UINT32_(0x1FF8)    </span><span class="comment">/* (DSU_CID2) Component Identification 2 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define DSU_CID3_REG_OFST              _UINT32_(0x1FFC)    </span><span class="comment">/* (DSU_CID3) Component Identification 3 Offset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160; </div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html">  389</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;{  <span class="comment">/* Device Service Unit */</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#aef882a4e0fbd1861869a7a265d5f857e">  391</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>   uint8_t                        <a class="code" href="structdsu__registers__t.html#aef882a4e0fbd1861869a7a265d5f857e">DSU_CTRL</a>;           </div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a8d80dcaf799c05bc7dcf335470a3b809">  392</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code" href="structdsu__registers__t.html#a8d80dcaf799c05bc7dcf335470a3b809">DSU_STATUSA</a>;        </div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#aed598b9f949ee4fdeaa6f48b8340f262">  393</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        <a class="code" href="structdsu__registers__t.html#aed598b9f949ee4fdeaa6f48b8340f262">DSU_STATUSB</a>;        </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a85be0c871e12f577f218b780d7b9306b">  394</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        <a class="code" href="structdsu__registers__t.html#a85be0c871e12f577f218b780d7b9306b">DSU_STATUSC</a>;        </div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a7b66e1ad06acd548e4b896f7b6f26aff">  395</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdsu__registers__t.html#a7b66e1ad06acd548e4b896f7b6f26aff">DSU_ADDR</a>;           </div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a9e89ee8ea1b44932c1def25d047b7117">  396</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdsu__registers__t.html#a9e89ee8ea1b44932c1def25d047b7117">DSU_LENGTH</a>;         </div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a6dbf204a8b9d49feacfb6a530d9a7689">  397</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       <a class="code" href="structdsu__registers__t.html#a6dbf204a8b9d49feacfb6a530d9a7689">DSU_DATA</a>;           </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#ae5b276ef1175bb6ea7a3fb1c2427e21a">  398</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       DSU_DCC[2];         </div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a091bed1f55436f327d8b5efbac520ebf">  399</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a091bed1f55436f327d8b5efbac520ebf">DSU_DID</a>;            </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0xD4];</div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a07aec69a94cf0d6d3a2102bc06e9fa82">  401</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint32_t                       DSU_DCFG[2];        </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved2[0xF08];</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#ade8a9bc3a0a10ba60a95447af657a674">  403</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#ade8a9bc3a0a10ba60a95447af657a674">DSU_ENTRY0</a>;         </div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a3b7b0a2a1bd0a74040345e3da58d687a">  404</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a3b7b0a2a1bd0a74040345e3da58d687a">DSU_ENTRY1</a>;         </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a31b25362c2dda8d6a5e38d051aad69bd">  405</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a31b25362c2dda8d6a5e38d051aad69bd">DSU_END</a>;            </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved3[0xFC0];</div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#aca74135eebb516fac9793be6e7ecbb6b">  407</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#aca74135eebb516fac9793be6e7ecbb6b">DSU_MEMTYPE</a>;        </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a6a4e38286f592e4d9fa5f05a1e527bac">  408</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a6a4e38286f592e4d9fa5f05a1e527bac">DSU_PID4</a>;           </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a6e13ec27993180ab882f0cd711922c99">  409</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a6e13ec27993180ab882f0cd711922c99">DSU_PID5</a>;           </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a35b897cd453d7d52ff3a04b3b6bf69e9">  410</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a35b897cd453d7d52ff3a04b3b6bf69e9">DSU_PID6</a>;           </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a6d364e08e3ce92cbbbac10da458423d1">  411</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a6d364e08e3ce92cbbbac10da458423d1">DSU_PID7</a>;           </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a7f9cfd5061fdcfe33b4705f24a9c3dd7">  412</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a7f9cfd5061fdcfe33b4705f24a9c3dd7">DSU_PID0</a>;           </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#af69fa3312b2ddb8b7d8189bff9b32c30">  413</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#af69fa3312b2ddb8b7d8189bff9b32c30">DSU_PID1</a>;           </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#add4ed634ca8289192ce27d3d38d44a5e">  414</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#add4ed634ca8289192ce27d3d38d44a5e">DSU_PID2</a>;           </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a9e16cd886f744f8dc9d11564a716aebb">  415</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a9e16cd886f744f8dc9d11564a716aebb">DSU_PID3</a>;           </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a21a963b3a6871bd43824d07e2542f1a5">  416</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a21a963b3a6871bd43824d07e2542f1a5">DSU_CID0</a>;           </div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a0e4158ca0bcbf649bc13d5a7ae00b8c5">  417</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a0e4158ca0bcbf649bc13d5a7ae00b8c5">DSU_CID1</a>;           </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a5c3a7a79e2734be6e19a95a9470cd139">  418</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a5c3a7a79e2734be6e19a95a9470cd139">DSU_CID2</a>;           </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structdsu__registers__t.html#a65197230186deb6432da871225fcd1dd">  419</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code" href="structdsu__registers__t.html#a65197230186deb6432da871225fcd1dd">DSU_CID3</a>;           </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;} <a class="code" href="structdsu__registers__t.html">dsu_registers_t</a>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMC21_DSU_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm0plus_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:174</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:175</div></div>
<div class="ttc" id="acore__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:172</div></div>
<div class="ttc" id="astructdsu__registers__t_html"><div class="ttname"><a href="structdsu__registers__t.html">dsu_registers_t</a></div><div class="ttdoc">DSU register API structure.</div><div class="ttdef"><b>Definition:</b> dsu.h:390</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a091bed1f55436f327d8b5efbac520ebf"><div class="ttname"><a href="structdsu__registers__t.html#a091bed1f55436f327d8b5efbac520ebf">dsu_registers_t::DSU_DID</a></div><div class="ttdeci">__I uint32_t DSU_DID</div><div class="ttdef"><b>Definition:</b> dsu.h:399</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a0e4158ca0bcbf649bc13d5a7ae00b8c5"><div class="ttname"><a href="structdsu__registers__t.html#a0e4158ca0bcbf649bc13d5a7ae00b8c5">dsu_registers_t::DSU_CID1</a></div><div class="ttdeci">__I uint32_t DSU_CID1</div><div class="ttdef"><b>Definition:</b> dsu.h:417</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a21a963b3a6871bd43824d07e2542f1a5"><div class="ttname"><a href="structdsu__registers__t.html#a21a963b3a6871bd43824d07e2542f1a5">dsu_registers_t::DSU_CID0</a></div><div class="ttdeci">__I uint32_t DSU_CID0</div><div class="ttdef"><b>Definition:</b> dsu.h:416</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a31b25362c2dda8d6a5e38d051aad69bd"><div class="ttname"><a href="structdsu__registers__t.html#a31b25362c2dda8d6a5e38d051aad69bd">dsu_registers_t::DSU_END</a></div><div class="ttdeci">__I uint32_t DSU_END</div><div class="ttdef"><b>Definition:</b> dsu.h:405</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a35b897cd453d7d52ff3a04b3b6bf69e9"><div class="ttname"><a href="structdsu__registers__t.html#a35b897cd453d7d52ff3a04b3b6bf69e9">dsu_registers_t::DSU_PID6</a></div><div class="ttdeci">__I uint32_t DSU_PID6</div><div class="ttdef"><b>Definition:</b> dsu.h:410</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a3b7b0a2a1bd0a74040345e3da58d687a"><div class="ttname"><a href="structdsu__registers__t.html#a3b7b0a2a1bd0a74040345e3da58d687a">dsu_registers_t::DSU_ENTRY1</a></div><div class="ttdeci">__I uint32_t DSU_ENTRY1</div><div class="ttdef"><b>Definition:</b> dsu.h:404</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a5c3a7a79e2734be6e19a95a9470cd139"><div class="ttname"><a href="structdsu__registers__t.html#a5c3a7a79e2734be6e19a95a9470cd139">dsu_registers_t::DSU_CID2</a></div><div class="ttdeci">__I uint32_t DSU_CID2</div><div class="ttdef"><b>Definition:</b> dsu.h:418</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a65197230186deb6432da871225fcd1dd"><div class="ttname"><a href="structdsu__registers__t.html#a65197230186deb6432da871225fcd1dd">dsu_registers_t::DSU_CID3</a></div><div class="ttdeci">__I uint32_t DSU_CID3</div><div class="ttdef"><b>Definition:</b> dsu.h:419</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a6a4e38286f592e4d9fa5f05a1e527bac"><div class="ttname"><a href="structdsu__registers__t.html#a6a4e38286f592e4d9fa5f05a1e527bac">dsu_registers_t::DSU_PID4</a></div><div class="ttdeci">__I uint32_t DSU_PID4</div><div class="ttdef"><b>Definition:</b> dsu.h:408</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a6d364e08e3ce92cbbbac10da458423d1"><div class="ttname"><a href="structdsu__registers__t.html#a6d364e08e3ce92cbbbac10da458423d1">dsu_registers_t::DSU_PID7</a></div><div class="ttdeci">__I uint32_t DSU_PID7</div><div class="ttdef"><b>Definition:</b> dsu.h:411</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a6dbf204a8b9d49feacfb6a530d9a7689"><div class="ttname"><a href="structdsu__registers__t.html#a6dbf204a8b9d49feacfb6a530d9a7689">dsu_registers_t::DSU_DATA</a></div><div class="ttdeci">__IO uint32_t DSU_DATA</div><div class="ttdef"><b>Definition:</b> dsu.h:397</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a6e13ec27993180ab882f0cd711922c99"><div class="ttname"><a href="structdsu__registers__t.html#a6e13ec27993180ab882f0cd711922c99">dsu_registers_t::DSU_PID5</a></div><div class="ttdeci">__I uint32_t DSU_PID5</div><div class="ttdef"><b>Definition:</b> dsu.h:409</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a7b66e1ad06acd548e4b896f7b6f26aff"><div class="ttname"><a href="structdsu__registers__t.html#a7b66e1ad06acd548e4b896f7b6f26aff">dsu_registers_t::DSU_ADDR</a></div><div class="ttdeci">__IO uint32_t DSU_ADDR</div><div class="ttdef"><b>Definition:</b> dsu.h:395</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a7f9cfd5061fdcfe33b4705f24a9c3dd7"><div class="ttname"><a href="structdsu__registers__t.html#a7f9cfd5061fdcfe33b4705f24a9c3dd7">dsu_registers_t::DSU_PID0</a></div><div class="ttdeci">__I uint32_t DSU_PID0</div><div class="ttdef"><b>Definition:</b> dsu.h:412</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a85be0c871e12f577f218b780d7b9306b"><div class="ttname"><a href="structdsu__registers__t.html#a85be0c871e12f577f218b780d7b9306b">dsu_registers_t::DSU_STATUSC</a></div><div class="ttdeci">__I uint8_t DSU_STATUSC</div><div class="ttdef"><b>Definition:</b> dsu.h:394</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a8d80dcaf799c05bc7dcf335470a3b809"><div class="ttname"><a href="structdsu__registers__t.html#a8d80dcaf799c05bc7dcf335470a3b809">dsu_registers_t::DSU_STATUSA</a></div><div class="ttdeci">__IO uint8_t DSU_STATUSA</div><div class="ttdef"><b>Definition:</b> dsu.h:392</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a9e16cd886f744f8dc9d11564a716aebb"><div class="ttname"><a href="structdsu__registers__t.html#a9e16cd886f744f8dc9d11564a716aebb">dsu_registers_t::DSU_PID3</a></div><div class="ttdeci">__I uint32_t DSU_PID3</div><div class="ttdef"><b>Definition:</b> dsu.h:415</div></div>
<div class="ttc" id="astructdsu__registers__t_html_a9e89ee8ea1b44932c1def25d047b7117"><div class="ttname"><a href="structdsu__registers__t.html#a9e89ee8ea1b44932c1def25d047b7117">dsu_registers_t::DSU_LENGTH</a></div><div class="ttdeci">__IO uint32_t DSU_LENGTH</div><div class="ttdef"><b>Definition:</b> dsu.h:396</div></div>
<div class="ttc" id="astructdsu__registers__t_html_aca74135eebb516fac9793be6e7ecbb6b"><div class="ttname"><a href="structdsu__registers__t.html#aca74135eebb516fac9793be6e7ecbb6b">dsu_registers_t::DSU_MEMTYPE</a></div><div class="ttdeci">__I uint32_t DSU_MEMTYPE</div><div class="ttdef"><b>Definition:</b> dsu.h:407</div></div>
<div class="ttc" id="astructdsu__registers__t_html_add4ed634ca8289192ce27d3d38d44a5e"><div class="ttname"><a href="structdsu__registers__t.html#add4ed634ca8289192ce27d3d38d44a5e">dsu_registers_t::DSU_PID2</a></div><div class="ttdeci">__I uint32_t DSU_PID2</div><div class="ttdef"><b>Definition:</b> dsu.h:414</div></div>
<div class="ttc" id="astructdsu__registers__t_html_ade8a9bc3a0a10ba60a95447af657a674"><div class="ttname"><a href="structdsu__registers__t.html#ade8a9bc3a0a10ba60a95447af657a674">dsu_registers_t::DSU_ENTRY0</a></div><div class="ttdeci">__I uint32_t DSU_ENTRY0</div><div class="ttdef"><b>Definition:</b> dsu.h:403</div></div>
<div class="ttc" id="astructdsu__registers__t_html_aed598b9f949ee4fdeaa6f48b8340f262"><div class="ttname"><a href="structdsu__registers__t.html#aed598b9f949ee4fdeaa6f48b8340f262">dsu_registers_t::DSU_STATUSB</a></div><div class="ttdeci">__I uint8_t DSU_STATUSB</div><div class="ttdef"><b>Definition:</b> dsu.h:393</div></div>
<div class="ttc" id="astructdsu__registers__t_html_aef882a4e0fbd1861869a7a265d5f857e"><div class="ttname"><a href="structdsu__registers__t.html#aef882a4e0fbd1861869a7a265d5f857e">dsu_registers_t::DSU_CTRL</a></div><div class="ttdeci">__O uint8_t DSU_CTRL</div><div class="ttdef"><b>Definition:</b> dsu.h:391</div></div>
<div class="ttc" id="astructdsu__registers__t_html_af69fa3312b2ddb8b7d8189bff9b32c30"><div class="ttname"><a href="structdsu__registers__t.html#af69fa3312b2ddb8b7d8189bff9b32c30">dsu_registers_t::DSU_PID1</a></div><div class="ttdeci">__I uint32_t DSU_PID1</div><div class="ttdef"><b>Definition:</b> dsu.h:413</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_4228c269820d3636e69201738cdec5d5.html">ATSAMC21E18A_DFP</a></li><li class="navelem"><a class="el" href="dir_3d449e6cf3d4a036fbc60e8a3f61eb0f.html">component</a></li><li class="navelem"><b>dsu.h</b></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
