// Seed: 1968979848
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output supply1 id_4,
    output supply0 id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8
);
  genvar id_10;
  wire id_11 = id_2;
  wire id_12;
  assign id_8 = 1;
  assign id_8 = id_0 & 1'b0 | id_3 & 1'b0 & 1;
  wire  id_13;
  logic id_14;
  ;
endmodule
module module_1 (
    output supply1 id_0
    , id_16,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output tri0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    output supply0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri1 id_14
);
  wire [-1 : 1 'h0] id_17;
  wire [-1 : 1] id_18;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_2,
      id_8,
      id_3,
      id_3,
      id_10,
      id_11
  );
  assign id_3 = id_17;
endmodule
