// Seed: 1036471357
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
  assign {id_2, ~id_2} = 1;
  parameter id_3 = !1;
  assign id_1 = id_2;
  wire id_4, id_5;
endmodule
program module_1 (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    output wand id_3,
    output supply0 id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri id_7
);
  assign id_3 = -1;
  logic [1 : ""] id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endprogram
