library ieee;
use ieee.std_logic_1164.all;

entity REG_FILE is

	port(
		rd_in : in std_logic;
		wr_in : in std_logic;
		
		reg_no_in 	 : in  std_logic_vector(4 downto 0);
		reg_data_out : out std_logic_vector(31 downto 0); 
	);
	
end REG_FILE;

architecture rtl of REG_FILE is

begin

end architecture;