<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'd' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="testbench_vhls" solutionName="solution1" date="2021-01-08T10:29:25.990+0900" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set d_group [add_wave_group d(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/AESL_inst_simple_combinational_circuit/d -into $d_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set c_group [add_wave_group c(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/AESL_inst_simple_combinational_circuit/c -into $c_group -radix hex&#xD;&#xA;## set b_group [add_wave_group b(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/AESL_inst_simple_combinational_circuit/b -into $b_group -radix hex&#xD;&#xA;## set a_group [add_wave_group a(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/AESL_inst_simple_combinational_circuit/a -into $a_group -radix hex&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/LENGTH_a -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/LENGTH_b -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/LENGTH_c -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/LENGTH_d -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_d_group [add_wave_group d(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/d -into $tb_d_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_c_group [add_wave_group c(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/c -into $tb_c_group -radix hex&#xD;&#xA;## set tb_b_group [add_wave_group b(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/b -into $tb_b_group -radix hex&#xD;&#xA;## set tb_a_group [add_wave_group a(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_simple_combinational_circuit_top/a -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config simple_combinational_circuit.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 8 [n/a] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 8 [n/a] @ &quot;145000&quot;&#xD;&#xA;// RTL Simulation : 2 / 8 [n/a] @ &quot;155000&quot;&#xD;&#xA;// RTL Simulation : 3 / 8 [n/a] @ &quot;165000&quot;&#xD;&#xA;// RTL Simulation : 4 / 8 [n/a] @ &quot;175000&quot;&#xD;&#xA;// RTL Simulation : 5 / 8 [n/a] @ &quot;185000&quot;&#xD;&#xA;// RTL Simulation : 6 / 8 [n/a] @ &quot;195000&quot;&#xD;&#xA;// RTL Simulation : 7 / 8 [n/a] @ &quot;205000&quot;&#xD;&#xA;// RTL Simulation : 8 / 8 [n/a] @ &quot;215000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 245 ns : File &quot;C:/Users/hohai/OneDrive/Desktop/Code/ZedBoard_Zynq7000/testbench_vhls/solution1/sim/verilog/simple_combinational_circuit.autotb.v&quot; Line 358&#xD;&#xA;## quit" projectName="testbench_vhls" solutionName="solution1" date="2021-01-08T10:31:32.301+0900" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
