package modem

import breeze.math.Complex
import scala.math
import dsptools.DspTester

/**
  * Case class holding information needed to run an individual test
  */
case class IQWide(
  // input iq vectors
  iqin: Seq[Seq[Complex]],
  iqout: Option[Seq[Seq[Complex]]] = None
)
case class IQNarrow(
  // input iq vectors
  iqin: Seq[Complex],
  iqout: Option[Seq[Complex]] = None
)

/**
  * DspTester for Equalizer
  *
  * Run each trial in @trials
  */
class EqualizerTester[T <: chisel3.Data](c: Equalizer[T], trials: Seq[IQWide]) extends DspTester(c) {
  def peekIQ(c: Equalizer[T], v: Vector[Vector[Complex]]): Vector[Vector[Complex]] = {
    var vout = v
    if (peek(c.io.out.valid)) {
      var tmp = Vector[Complex]()
      for (i <- 0 until 64) {
        tmp = tmp :+ peek(c.io.out.bits.iq(i))
      }
      vout = vout :+ tmp
    }
    vout
  }

  def pokeIQ(c: Equalizer[T], v: Seq[Complex], pktStart: Boolean, pktEnd: Boolean): Unit = {
    for (i <- 0 until 64) {
      poke(c.io.in.bits.iq(i), v(i))
    }
    poke(c.io.in.bits.pktStart, pktStart)
    poke(c.io.in.bits.pktEnd, pktEnd)
  }

  def compareComplexTol(v1: Complex, v2: Complex, tol: Double): Boolean = {
    val truth = math.abs(v1.real - v2.real) < tol && math.abs(v1.imag - v2.imag) < tol
    truth
  }

  val maxCyclesWait = 2 * c.nLTFCarriers

  poke(c.io.out.ready, 1)

  for (trial <- trials) {
    var iqOut = Vector[Vector[Complex]]()
    var nIQWritten = 0
    for (iq <- trial.iqin) {
      poke(c.io.in.valid, 1)
      pokeIQ(c, iq, nIQWritten == 0, nIQWritten == trial.iqin.length - 1)
      nIQWritten = nIQWritten + 1
      // wait until input is accepted
      var cyclesWaiting = 0
      while (!peek(c.io.in.ready) && cyclesWaiting < maxCyclesWait) {
        cyclesWaiting += 1
        if (cyclesWaiting >= maxCyclesWait) {
          expect(false, "waited for input too long")
        }
        iqOut = peekIQ(c, iqOut)
        if (iqOut.length == 1) {
          assert(peek(c.io.out.bits.pktStart) == true, "pktStart was not asserted")
        }
        step(1)
      }
      iqOut = peekIQ(c, iqOut)
      step(1)
      // Simulate delayed data
      poke(c.io.in.valid, 0)
      iqOut = peekIQ(c, iqOut)
      step(1)
      iqOut = peekIQ(c, iqOut)
      step(1)
    }
    // wait for remaining output after pushing in IQ data
    iqOut = peekIQ(c, iqOut)
    // set desired tolerance
    val absTol = 5e-3
    // check every output where we have an expected value
    if (trial.iqout.isEmpty) {
      assert(iqOut.isEmpty, "No IQ should have been passed through")
    } else {
      val iqRef = trial.iqout.get
      assert(iqOut.length == iqRef.length,
              s"The packet length was ${iqOut.length} but should have been ${iqRef.length}")
      iqRef.indices.foreach {
        i => {
          iqRef(i).indices.foreach {
            j => expect(compareComplexTol(iqOut(i)(j), iqRef(i)(j), absTol), s"iq @ $i, $j comparison: ${iqOut(i)(j)} == ${iqRef(i)(j)}")
          }
        }
      }
    }
  }
}


/**
  * DspTester for ChannelInverter
  *
  * Run each trial in @trials
  */
class ChannelInverterTester[T <: chisel3.Data](c: ChannelInverter[T], trials: Seq[IQNarrow], tolLSBs: Int = 3) extends DspTester(c) {
  def peekIQ(c: ChannelInverter[T], v: Vector[Complex]): Vector[Complex] = {
    var vout = v
    if (peek(c.io.out.valid)) {
      vout = vout :+ peek(c.io.out.bits.iq)
    }
    vout
  }

  def expectIQ(c: ChannelInverter[T], v: Vector[Complex], ref: Option[Seq[Complex]]): Vector[Complex] = {
    val n = v.length
    if (!ref.isEmpty && peek(c.io.out.valid)) {
      val vref = ref.get
      fixTolLSBs.withValue(tolLSBs) {
        expect(c.io.out.bits.iq, vref(n))
      }
    }
    peekIQ(c, v)
  }

  val maxCyclesWait = 50

  for (trial <- trials) {
    var iqOut = Vector[Complex]()
    var nIQWritten = 0
    poke(c.io.in.valid, 1)
    for (iq <- trial.iqin) {
      poke(c.io.in.bits.iq, iq)
      iqOut = expectIQ(c, iqOut, trial.iqout)
      step(1)
    }
    // wait for remaining output after pushing in IQ data
    poke(c.io.in.valid, 0)
    var cyclesWaiting = 0
    while(cyclesWaiting < maxCyclesWait) {
      iqOut = expectIQ(c, iqOut, trial.iqout)
      step(1)
      cyclesWaiting += 1
    }
    // compare output
    // set desired tolerance
    fixTolLSBs.withValue(tolLSBs) {
      // check every output where we have an expected value
      if (trial.iqout.isEmpty) {
        assert(iqOut.isEmpty, "No IQ should have been passed through")
      }
    }
  }
}

/**
  * Convenience function for running tests
  */
object FixedEqualizerTester {
  def apply(params: FixedEqualizerParams, trials: Seq[IQWide]): Boolean = {
    chisel3.iotesters.Driver.execute(Array("-tbn", "firrtl", "-fiwv"), () => new Equalizer(params)) {
    // dsptools.Driver.execute(() => new Equalizer(params), TestSetup.dspTesterOptions) {
      c => new EqualizerTester(c, trials)
    }
  }
}

object RealEqualizerTester {
  def apply(params: EqualizerParams[dsptools.numbers.DspReal], trials: Seq[IQWide]): Boolean = {
    chisel3.iotesters.Driver.execute(Array("-tbn", "verilator", "-fiwv"), () => new Equalizer(params)) {
      c => new EqualizerTester(c, trials)
    }
  }
}

object ChannelInverterTester {
  def apply(params: FixedEqualizerParams, trials: Seq[IQNarrow]): Boolean = {
    chisel3.iotesters.Driver.execute(Array("-tbn", "firrtl", "-fiwv"), () => new ChannelInverter(params)) {
      c => new ChannelInverterTester(c, trials)
    }
  }
}
