# 4-Bit-Adder-RTL-Circuit
RTL Circuit, designed using Block Diagram Files and Verilog HD. Adds two inputs displaying result on Seven Segment Display. Project includes: State Machine (FSM), Clock Generator, Full-Adder, D Flip-Flops, Logic Gates, 161Multiplexers, etc.
