============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  11:18:46 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                       Type               Fanout Load Slew Delay Arrival   
                                  (Domain)                   (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(clock clk)              launch                                                    0 R 
(fp.sdc_line_33_72_1)    ext delay                                      +500     500 R 
udma_apb_paddr[11]       in port                           6  6.2    0    +0     500 R 
g205862/A1                                                                +0     500   
g205862/ZN               INR2OPTPBD1BWP16P90(timing)       2  2.4   31   +35     535 R 
g205847/A1                                                                +0     535   
g205847/ZN               ND2SKND0P75BWP16P90(timing)       3  2.8   45   +42     576 F 
g205828/A1                                                                +0     576   
g205828/Z                OR2D0BWP16P90(timing)             3  3.1   43   +67     644 F 
g205812/A1                                                                +0     644   
g205812/ZN               NR2D0BWP16P90(timing)             2  2.2   64   +55     698 R 
i_hyper_udma_hyperbus_i/cfg_valid_i[7] 
  g529929/A1                                                              +0     698   
  g529929/ZN             ND2D0P75BWP16P90(timing)          8  6.8  100   +87     785 F 
  g514462/A1                                                              +0     785   
  g514462/Z              OR2D0BWP16P90(timing)             5  4.5   59   +93     878 F 
  g512744/A1                                                              +0     878   
  g512744/Z              AN2D0BWP16P90(timing)            21 17.8  209  +161    1039 F 
  g509340/C1                                                              +0    1039   
  g509340/ZN             AOI222D0BWP16P90(timing)          1  1.2  100  +123    1162 R 
  g505877/A2                                                              +0    1162   
  g505877/ZN             ND4D0BWP16P90(timing)             1  1.3   76   +83    1246 F 
i_hyper_udma_hyperbus_i/cfg_data_o[7][0] 
g304644/B1                                                                +0    1246   
g304644/ZN               AOI222D0BWP16P90(timing)          1  1.3  113   +87    1332 R 
g301117/A1                                                                +0    1332   
g301117/ZN               INR4D0BWP16P90(timing)            1  1.2   77  +103    1435 R 
g300769/A1                                                                +0    1435   
g300769/ZN               ND4D0BWP16P90(timing)             1  0.8   59   +64    1499 F 
udma_apb_prdata[0]       interconnect                               59    +0    1499 F 
                         out port                                         +0    1499 F 
(fp.sdc_line_36_949_1)   ext delay                                      +500    1999 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                2000 R 
---------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :       1ps 
Start-point  : udma_apb_paddr[11]
End-point    : udma_apb_prdata[0]

