{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568768991500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568768991501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 20:09:51 2019 " "Processing started: Tue Sep 17 20:09:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568768991501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568768991501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica3 -c Practica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica3 -c Practica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568768991501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568768991643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Practica3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica3 " "Found entity 1: Practica3" {  } { { "Practica3.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/Practica3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769000747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769000747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/sensa_boton.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001084 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/sensa_boton.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001085 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conector4x2a6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conector4x2a6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conector4x2a6-Behavioral " "Found design unit 1: conector4x2a6-Behavioral" {  } { { "conector4x2a6.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/conector4x2a6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001085 ""} { "Info" "ISGN_ENTITY_NAME" "1 conector4x2a6 " "Found entity 1: conector4x2a6" {  } { { "conector4x2a6.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/conector4x2a6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register6-Behavioral " "Found design unit 1: register6-Behavioral" {  } { { "register6.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/register6.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001086 ""} { "Info" "ISGN_ENTITY_NAME" "1 register6 " "Found entity 1: register6" {  } { { "register6.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/register6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001087 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conector8a4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conector8a4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conector8a4x4-Behavioral " "Found design unit 1: conector8a4x4-Behavioral" {  } { { "conector8a4x4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/conector8a4x4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001087 ""} { "Info" "ISGN_ENTITY_NAME" "1 conector8a4x4 " "Found entity 1: conector8a4x4" {  } { { "conector8a4x4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/conector8a4x4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4-Behavioral " "Found design unit 1: register4-Behavioral" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/register4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001087 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/register4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568769001087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica3 " "Elaborating entity \"Practica3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568769001161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst1 " "Elaborating entity \"divider\" for hierarchy \"divider:inst1\"" {  } { { "Practica3.bdf" "inst1" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/Practica3.bdf" { { 352 336 480 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568769001196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst\"" {  } { { "Practica3.bdf" "inst" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/Practica3.bdf" { { 240 336 496 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568769001199 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensa_boton.vhd(18) " "VHDL Process Statement warning at sensa_boton.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/sensa_boton.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568769001200 "|Practica3|sensa_boton:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register6 register6:inst3 " "Elaborating entity \"register6\" for hierarchy \"register6:inst3\"" {  } { { "Practica3.bdf" "inst3" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/Practica3.bdf" { { 96 616 776 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568769001201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conector4x2a6 conector4x2a6:inst2 " "Elaborating entity \"conector4x2a6\" for hierarchy \"conector4x2a6:inst2\"" {  } { { "Practica3.bdf" "inst2" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/Practica3.bdf" { { 128 336 512 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568769001203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conector8a4x4 conector8a4x4:inst6 " "Elaborating entity \"conector8a4x4\" for hierarchy \"conector8a4x4:inst6\"" {  } { { "Practica3.bdf" "inst6" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/Practica3.bdf" { { 96 1040 1232 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568769001205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst5 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst5\"" {  } { { "Practica3.bdf" "inst5" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/Practica3.bdf" { { 96 808 1008 176 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568769001206 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output memoria.vhd(15) " "VHDL Process Statement warning at memoria.vhd(15): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] memoria.vhd(15) " "Inferred latch for \"output\[0\]\" at memoria.vhd(15)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] memoria.vhd(15) " "Inferred latch for \"output\[1\]\" at memoria.vhd(15)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] memoria.vhd(15) " "Inferred latch for \"output\[2\]\" at memoria.vhd(15)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] memoria.vhd(15) " "Inferred latch for \"output\[3\]\" at memoria.vhd(15)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] memoria.vhd(15) " "Inferred latch for \"output\[4\]\" at memoria.vhd(15)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] memoria.vhd(15) " "Inferred latch for \"output\[5\]\" at memoria.vhd(15)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] memoria.vhd(15) " "Inferred latch for \"output\[6\]\" at memoria.vhd(15)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] memoria.vhd(15) " "Inferred latch for \"output\[7\]\" at memoria.vhd(15)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/memoria.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769001209 "|Practica3|memoria:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 register4:inst7 " "Elaborating entity \"register4\" for hierarchy \"register4:inst7\"" {  } { { "Practica3.bdf" "inst7" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica3/Practica3.bdf" { { 296 944 1104 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568769001210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568769001872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568769002404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568769002404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568769002436 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568769002436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568769002436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568769002436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1000 " "Peak virtual memory: 1000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568769002442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 20:10:02 2019 " "Processing ended: Tue Sep 17 20:10:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568769002442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568769002442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568769002442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568769002442 ""}
