// Seed: 393381668
module module_0;
  if (1) reg id_1;
  assign id_1[1] = id_1;
  always
    if (id_1) id_1[1 : 1].id_1 <= id_1;
    else @* id_1 <= id_1;
  logic id_2 = 1;
endmodule
