{"platformName":"lab3_fib3","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"lab3_fib3","platHandOff":"D:/work/VHDL/xilinx_ex/project_lab3_2/lab3_fib3.xsa","platIntHandOff":"<platformDir>/hw/lab3_fib3.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"lab3_fib3","systems":[{"systemName":"lab3_fib3","systemDesc":"lab3_fib3","sysIsBootAutoGen":"true","systemDispName":"lab3_fib3","sysActiveDom":"standalone_domain","sysDefaultDom":"standalone_domain","domains":[{"domainName":"standalone_domain","domainDispName":"standalone on microblaze_0","domainDesc":"standalone_domain","processors":"microblaze_0","os":"standalone","sdxOs":"standalone","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.1","mssFile":"","md5Digest":"d860a7f82d62b0311203ea74535faa06","compatibleApp":"","domType":"mssDomain","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
