$date
	Fri Nov 11 17:06:38 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module t_Example $end
$var wire 4 ! A_par [3:0] $end
$var reg 1 " CLK $end
$var reg 1 # Clear_b $end
$var reg 4 $ I_par [3:0] $end
$var reg 1 % LSB_in $end
$var reg 1 & MSB_in $end
$var reg 1 ' s0 $end
$var reg 1 ( s1 $end
$scope module E1 $end
$var wire 1 ) CLK $end
$var wire 1 * Clear_b $end
$var wire 4 + I_par [3:0] $end
$var wire 1 , LSB_in $end
$var wire 1 - MSB_in $end
$var wire 1 . s0 $end
$var wire 1 / s1 $end
$var reg 4 0 A_par [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 0
1/
1.
1-
0,
b0 +
1*
0)
1(
1'
1&
0%
b0 $
1#
0"
bx !
$end
#1000
b0 0
b0 !
1"
1)
#2000
0"
0)
#3000
1"
1)
#4000
0"
0)
#5000
1"
1)
b1 $
b1 +
0'
0.
#6000
0"
0)
#7000
1"
1)
#8000
0"
0)
#9000
1"
1)
#10000
0"
0)
b10 $
b10 +
1'
1.
0#
0*
0(
0/
#11000
1"
1)
#12000
0"
0)
#13000
1"
1)
#14000
0"
0)
#15000
1"
1)
b11 $
b11 +
0'
0.
#16000
0"
0)
#17000
1"
1)
#18000
0"
0)
#19000
1"
1)
#20000
0"
0)
b100 $
b100 +
1'
1.
1#
1*
1(
1/
#21000
b100 0
b100 !
1"
1)
#22000
0"
0)
#23000
1"
1)
#24000
0"
0)
#25000
b1000 0
b1000 !
1"
1)
b101 $
b101 +
0'
0.
#26000
0"
0)
#27000
b0 0
b0 !
1"
1)
#28000
0"
0)
#29000
1"
1)
#30000
0"
0)
b110 $
b110 +
1'
1.
0#
0*
0(
0/
#31000
1"
1)
#32000
0"
0)
#33000
1"
1)
#34000
0"
0)
#35000
1"
1)
b111 $
b111 +
0'
0.
#36000
0"
0)
#37000
1"
1)
#38000
0"
0)
#39000
1"
1)
#40000
0"
0)
b1000 $
b1000 +
1'
1.
1#
1*
1(
1/
#41000
b1000 0
b1000 !
1"
1)
#42000
0"
0)
#43000
1"
1)
#44000
0"
0)
#45000
b0 0
b0 !
1"
1)
b1001 $
b1001 +
0'
0.
#46000
0"
0)
#47000
1"
1)
#48000
0"
0)
#49000
1"
1)
#50000
0"
0)
b1010 $
b1010 +
1'
1.
0(
0/
#51000
b1000 0
b1000 !
1"
1)
#52000
0"
0)
#53000
b1100 0
b1100 !
1"
1)
#54000
0"
0)
#55000
1"
1)
b1011 $
b1011 +
0'
0.
#56000
0"
0)
#57000
1"
1)
#58000
0"
0)
#59000
1"
1)
#60000
0"
0)
b1100 $
b1100 +
1'
1.
1(
1/
#61000
1"
1)
#62000
0"
0)
#63000
1"
1)
#64000
0"
0)
#65000
b1000 0
b1000 !
1"
1)
0'
0.
#66000
0"
0)
#67000
b0 0
b0 !
1"
1)
#68000
0"
0)
#69000
1"
1)
#70000
0"
0)
1'
1.
0(
0/
#71000
b1000 0
b1000 !
1"
1)
#72000
0"
0)
#73000
b1100 0
b1100 !
1"
1)
#74000
0"
0)
#75000
b1110 0
b1110 !
1"
1)
#76000
0"
0)
#77000
b1111 0
b1111 !
1"
1)
#78000
0"
0)
#79000
1"
1)
#80000
0"
0)
