

Implementation tool: Xilinx Vivado v.2023.1.1
Project:             vitis
Solution:            solution
Device target:       xc7z020-clg400-1
Report date:         Tue Apr 09 20:08:41 EEST 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           6561
FF:            8599
DSP:              6
BRAM:             2
URAM:             0
LATCH:            0
SRL:            398
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.929
Timing met
