{
    "DESIGN_NAME": "user_project_wrapper",
    "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/bitbang.v",
        "dir::../../verilog/rtl/Config.v",
        "dir::../../verilog/rtl/config_UART.v",
        "dir::../../verilog/rtl/ConfigFSM.v",
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/eFPGA_top.v",
        "dir::../../verilog/rtl/fabric.v",
        "dir::../../verilog/rtl/Frame_Data_Reg_Pack.v",
        "dir::../../verilog/rtl/Frame_Select_Pack.v",
        "dir::../../verilog/rtl/models_pack.v",
        "dir::../../verilog/rtl/wrapper_gf180.v"
],
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "user_clock2",
    "CLOCK_NET": "",
    "FP_PDN_MACRO_HOOKS": [
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X1Y0_N_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X2Y0_N_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X3Y0_N_term_single2 vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X4Y0_N_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X5Y0_N_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X6Y0_N_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X0Y1_W_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X1Y1_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X2Y1_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X3Y1_RegFile vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X4Y1_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X5Y1_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X6Y1_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X7Y1_E_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X0Y2_W_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X1Y2_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X2Y2_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X3Y2_RegFile vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X4Y2_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X5Y2_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X6Y2_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X7Y2_E_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X0Y3_W_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X1Y3_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X2Y3_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X3Y3_RegFile vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X4Y3_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X5Y3_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X6Y3_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X7Y3_E_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X0Y4_W_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X1Y4_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X2Y4_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X3Y4_RegFile vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X4Y4_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X5Y4_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X6Y4_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X7Y4_E_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X0Y5_W_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X1Y5_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X2Y5_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X3Y5_RegFile vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X4Y5_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X5Y5_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X6Y5_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X7Y5_E_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X0Y6_W_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X1Y6_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X2Y6_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X3Y6_RegFile vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X4Y6_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X5Y6_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X6Y6_LUT4AB vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X7Y6_E_IO vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X1Y7_S_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X2Y7_S_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X3Y7_S_term_single2 vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X4Y7_S_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X5Y7_S_term_single vccd1 vssd1 vccd1 vssd1,",
        "Inst_eFPGA_top.Inst_eFPGA.Tile_X6Y7_S_term_single vccd1 vssd1 vccd1 vssd1"
    ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": ["dir::../../verilog/rtl/defines.v",
        "dir::macros/verilog/E_IO_tile.v",
        "dir::macros/verilog/LUT4AB_tile.v",
        "dir::macros/verilog/N_term_single2_tile.v",
        "dir::macros/verilog/N_term_single_tile.v",
        "dir::macros/verilog/RegFile_tile.v",
        "dir::macros/verilog/S_term_single2_tile.v",
        "dir::macros/verilog/S_term_single_tile.v",
        "dir::macros/verilog/W_IO_tile.v"
    ],
    "EXTRA_LEFS": [
        "dir::macros/lef/E_IO.lef",
        "dir::macros/lef/LUT4AB.lef",
        "dir::macros/lef/N_term_single2.lef",
        "dir::macros/lef/N_term_single.lef",
        "dir::macros/lef/RegFile.lef",
        "dir::macros/lef/S_term_single2.lef",
        "dir::macros/lef/S_term_single.lef",
        "dir::macros/lef/W_IO.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::macros/gds/E_IO.gds",
        "dir::macros/gds/LUT4AB.gds",
        "dir::macros/gds/N_term_single2.gds",
        "dir::macros/gds/N_term_single.gds",
        "dir::macros/gds/RegFile.gds",
        "dir::macros/gds/S_term_single2.gds",
        "dir::macros/gds/S_term_single.gds",
        "dir::macros/gds/W_IO.gds"
    ],
    "FP_PDN_CHECK_NODES": 0,
    "PL_RESIZER_BUFFER_INPUT_PORTS": 0,
    "FP_PDN_ENABLE_RAILS": 0,
    "DIODE_INSERTION_STRATEGY": 0,
    "FILL_INSERTION": 0,
    "TAP_DECAP_INSERTION": 0,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "CLOCK_TREE_SYNTH": 0,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "MAGIC_ZEROIZE_ORIGIN": 0,
    "FP_SIZING": "absolute",
    "RUN_CVC": 0,
    "UNIT": 2.4,
    "FP_IO_VEXTEND": "expr::2 * $UNIT",
    "FP_IO_HEXTEND": "expr::2 * $UNIT",
    "FP_IO_VLENGTH": "ref::$UNIT",
    "FP_IO_HLENGTH": "ref::$UNIT",
    "FP_IO_VTHICKNESS_MULT": 4,
    "FP_IO_HTHICKNESS_MULT": 4,
    "FP_PDN_CORE_RING": 1,
    "FP_PDN_CORE_RING_VWIDTH": 3.1,
    "FP_PDN_CORE_RING_HWIDTH": 3.1,
    "FP_PDN_CORE_RING_VOFFSET": 12.45,
    "FP_PDN_CORE_RING_HOFFSET": 12.45,
    "FP_PDN_CORE_RING_VSPACING": 12.45,
    "FP_PDN_CORE_RING_HSPACING": 12.45,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
    "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
    "FP_PDN_HORIZONTAL_HALO": 50,
    "FP_PDN_VERTICAL_HALO": 50,
    "GRT_ALLOW_CONGESTION": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "VDD_NETS": ["vccd1", "vccd2","vdda1","vdda2"],
    "GND_NETS": ["vssd1", "vssd2","vssa1","vssa2"],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "pdk::sky130*": {
        "RT_MAX_LAYER": "met4",
        "DIE_AREA": "0 0 2920 3520",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
     },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "FP_PDN_CHECK_NODES": 0,
        "FP_PDN_ENABLE_RAILS": 0,
        "RT_MAX_LAYER": "Metal4",
        "DIE_AREA": "0 0 3000 3000",
        "FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper_gf180mcu.def",
        "PL_OPENPHYSYN_OPTIMIZATIONS": 0,
        "DIODE_INSERTION_STRATEGY": 0,
        "FP_PDN_CHECK_NODES": 0,
        "MAGIC_WRITE_FULL_LEF": 0,
        "FP_PDN_ENABLE_RAILS": 0
   }
}