
USBCDCH745FUZZERModbusDMA_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .privileged_functions 00008000  08000000  08000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         000145a4  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.extab    00000000  0801c5a4  0801c5a4  00047404  2**0
                  CONTENTS
  3 .ARM          00000008  0801c5a4  0801c5a4  0002c5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .preinit_array 00000000  0801c5ac  0801c5ac  00047404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  5 .init_array   00000008  0801c5ac  0801c5ac  0002c5ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000008  0801c5b4  0801c5b4  0002c5b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .privileged_data 00008000  24000000  0801c5bc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000550  24008000  080245bc  00038000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00025134  24010000  08024b0c  00040000  2**16
                  ALLOC
 10 ._user_heap_stack 00001400  24036000  24036000  00046000  2**13
                  ALLOC
 11 ._asan_var    00000004  24037400  24037400  00047400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  00047404  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003774c  00000000  00000000  00047432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006fbb  00000000  00000000  0007eb7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002968  00000000  00000000  00085b40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002660  00000000  00000000  000884a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0004529b  00000000  00000000  0008ab08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00033996  00000000  00000000  000cfda3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0019a4d3  00000000  00000000  00103739  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000049  00000000  00000000  0029dc0c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000b458  00000000  00000000  0029dc58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .privileged_functions:

08000000 <g_pfnVectors>:
 8000000:	00 00 08 24 79 b6 00 08 4b a3 00 08 6d a3 00 08     ...$y...K...m...
 8000010:	29 a3 00 08 8f a3 00 08 b1 a3 00 08 00 00 00 00     )...............
	...
 800002c:	a5 73 00 08 6d b4 00 08 00 00 00 00 ad 72 00 08     .s..m........r..
 800003c:	57 73 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     Ws..............
 800004c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800005c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800006c:	7d b4 00 08 91 b4 00 08 a5 b4 00 08 c9 b6 00 08     }...............
 800007c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800008c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800009c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80000ac:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80000bc:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80000cc:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 b9 b4 00 08     ................
 80000dc:	cd b4 00 08 c9 b6 00 08 c9 b6 00 08 00 00 00 00     ................
 80000ec:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80000fc:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800010c:	c9 b6 00 08 e1 b4 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800011c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800012c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800013c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 00 00 00 00     ................
 800014c:	00 00 00 00 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800015c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800016c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800017c:	00 00 00 00 f5 b4 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800018c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800019c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80001ac:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80001bc:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80001cc:	c9 b6 00 08 c9 b6 00 08 09 b5 00 08 c9 b6 00 08     ................
 80001dc:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80001ec:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 80001fc:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800020c:	c9 b6 00 08 c9 b6 00 08 1d b5 00 08 c9 b6 00 08     ................
 800021c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800022c:	00 00 00 00 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800023c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800024c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800025c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800026c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800027c:	c9 b6 00 08 c9 b6 00 08 c9 b6 00 08 c9 b6 00 08     ................
 800028c:	00 00 00 00 c9 b6 00 08 c9 b6 00 08                 ............

08000298 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 800029e:	2020      	movs	r0, #32
 80002a0:	f007 f90c 	bl	80074bc <pvPortMalloc>
 80002a4:	6078      	str	r0, [r7, #4]

        if( pxEventBits != NULL )
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d00a      	beq.n	80002c2 <xEventGroupCreate+0x2a>
        {
            pxEventBits->uxEventBits = 0;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	3304      	adds	r3, #4
 80002b6:	4618      	mov	r0, r3
 80002b8:	f000 fb70 	bl	800099c <vListInitialise>
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Both static and dynamic allocation can be used, so note this
                     * event group was allocated statically in case the event group is
                     * later deleted. */
                    pxEventBits->ucStaticallyAllocated = pdFALSE;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2200      	movs	r2, #0
 80002c0:	771a      	strb	r2, [r3, #28]
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 80002c2:	687b      	ldr	r3, [r7, #4]
    }
 80002c4:	4618      	mov	r0, r3
 80002c6:	3708      	adds	r7, #8
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}

080002cc <xEventGroupCreateStatic>:
    {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b086      	sub	sp, #24
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
        configASSERT( pxEventGroupBuffer );
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d10a      	bne.n	80002f0 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80002da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80002de:	f383 8811 	msr	BASEPRI, r3
 80002e2:	f3bf 8f6f 	isb	sy
 80002e6:	f3bf 8f4f 	dsb	sy
 80002ea:	613b      	str	r3, [r7, #16]
        "	msr basepri, %0											\n"\
        "	isb														\n"\
        "	dsb														\n"\
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80002ec:	bf00      	nop
 80002ee:	e7fe      	b.n	80002ee <xEventGroupCreateStatic+0x22>
                volatile size_t xSize = sizeof( StaticEventGroup_t );
 80002f0:	2320      	movs	r3, #32
 80002f2:	60bb      	str	r3, [r7, #8]
                configASSERT( xSize == sizeof( EventGroup_t ) );
 80002f4:	68bb      	ldr	r3, [r7, #8]
 80002f6:	2b20      	cmp	r3, #32
 80002f8:	d00a      	beq.n	8000310 <xEventGroupCreateStatic+0x44>
    __asm volatile
 80002fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80002fe:	f383 8811 	msr	BASEPRI, r3
 8000302:	f3bf 8f6f 	isb	sy
 8000306:	f3bf 8f4f 	dsb	sy
 800030a:	60fb      	str	r3, [r7, #12]
}
 800030c:	bf00      	nop
 800030e:	e7fe      	b.n	800030e <xEventGroupCreateStatic+0x42>
        pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	617b      	str	r3, [r7, #20]
        if( pxEventBits != NULL )
 8000314:	697b      	ldr	r3, [r7, #20]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d00a      	beq.n	8000330 <xEventGroupCreateStatic+0x64>
            pxEventBits->uxEventBits = 0;
 800031a:	697b      	ldr	r3, [r7, #20]
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8000320:	697b      	ldr	r3, [r7, #20]
 8000322:	3304      	adds	r3, #4
 8000324:	4618      	mov	r0, r3
 8000326:	f000 fb39 	bl	800099c <vListInitialise>
                    pxEventBits->ucStaticallyAllocated = pdTRUE;
 800032a:	697b      	ldr	r3, [r7, #20]
 800032c:	2201      	movs	r2, #1
 800032e:	771a      	strb	r2, [r3, #28]
        return pxEventBits;
 8000330:	697b      	ldr	r3, [r7, #20]
    }
 8000332:	4618      	mov	r0, r3
 8000334:	3718      	adds	r7, #24
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}

0800033a <xEventGroupWaitBits>:
EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToWaitFor,
                                 const BaseType_t xClearOnExit,
                                 const BaseType_t xWaitForAllBits,
                                 TickType_t xTicksToWait )
{
 800033a:	b580      	push	{r7, lr}
 800033c:	b090      	sub	sp, #64	; 0x40
 800033e:	af00      	add	r7, sp, #0
 8000340:	60f8      	str	r0, [r7, #12]
 8000342:	60b9      	str	r1, [r7, #8]
 8000344:	607a      	str	r2, [r7, #4]
 8000346:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	637b      	str	r3, [r7, #52]	; 0x34
    EventBits_t uxReturn, uxControlBits = 0;
 800034c:	2300      	movs	r3, #0
 800034e:	63bb      	str	r3, [r7, #56]	; 0x38
    BaseType_t xWaitConditionMet, xAlreadyYielded;
    BaseType_t xTimeoutOccurred = pdFALSE;
 8000350:	2300      	movs	r3, #0
 8000352:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check the user is not attempting to wait on the bits used by the kernel
     * itself, and that at least one bit is being requested. */
    configASSERT( xEventGroup );
 8000354:	68fb      	ldr	r3, [r7, #12]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d10a      	bne.n	8000370 <xEventGroupWaitBits+0x36>
    __asm volatile
 800035a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800035e:	f383 8811 	msr	BASEPRI, r3
 8000362:	f3bf 8f6f 	isb	sy
 8000366:	f3bf 8f4f 	dsb	sy
 800036a:	623b      	str	r3, [r7, #32]
}
 800036c:	bf00      	nop
 800036e:	e7fe      	b.n	800036e <xEventGroupWaitBits+0x34>
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8000370:	68bb      	ldr	r3, [r7, #8]
 8000372:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8000376:	2b00      	cmp	r3, #0
 8000378:	d00a      	beq.n	8000390 <xEventGroupWaitBits+0x56>
    __asm volatile
 800037a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800037e:	f383 8811 	msr	BASEPRI, r3
 8000382:	f3bf 8f6f 	isb	sy
 8000386:	f3bf 8f4f 	dsb	sy
 800038a:	61fb      	str	r3, [r7, #28]
}
 800038c:	bf00      	nop
 800038e:	e7fe      	b.n	800038e <xEventGroupWaitBits+0x54>
    configASSERT( uxBitsToWaitFor != 0 );
 8000390:	68bb      	ldr	r3, [r7, #8]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d10a      	bne.n	80003ac <xEventGroupWaitBits+0x72>
    __asm volatile
 8000396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800039a:	f383 8811 	msr	BASEPRI, r3
 800039e:	f3bf 8f6f 	isb	sy
 80003a2:	f3bf 8f4f 	dsb	sy
 80003a6:	61bb      	str	r3, [r7, #24]
}
 80003a8:	bf00      	nop
 80003aa:	e7fe      	b.n	80003aa <xEventGroupWaitBits+0x70>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80003ac:	f005 fa06 	bl	80057bc <xTaskGetSchedulerState>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d102      	bne.n	80003bc <xEventGroupWaitBits+0x82>
 80003b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d101      	bne.n	80003c0 <xEventGroupWaitBits+0x86>
 80003bc:	2301      	movs	r3, #1
 80003be:	e000      	b.n	80003c2 <xEventGroupWaitBits+0x88>
 80003c0:	2300      	movs	r3, #0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d10a      	bne.n	80003dc <xEventGroupWaitBits+0xa2>
    __asm volatile
 80003c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003ca:	f383 8811 	msr	BASEPRI, r3
 80003ce:	f3bf 8f6f 	isb	sy
 80003d2:	f3bf 8f4f 	dsb	sy
 80003d6:	617b      	str	r3, [r7, #20]
}
 80003d8:	bf00      	nop
 80003da:	e7fe      	b.n	80003da <xEventGroupWaitBits+0xa0>
        }
    #endif

    vTaskSuspendAll();
 80003dc:	f003 fd58 	bl	8003e90 <vTaskSuspendAll>
    {
        const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80003e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* Check to see if the wait condition is already met or not. */
        xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80003e6:	683a      	ldr	r2, [r7, #0]
 80003e8:	68b9      	ldr	r1, [r7, #8]
 80003ea:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80003ec:	f000 fab3 	bl	8000956 <prvTestWaitCondition>
 80003f0:	62b8      	str	r0, [r7, #40]	; 0x28

        if( xWaitConditionMet != pdFALSE )
 80003f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d00e      	beq.n	8000416 <xEventGroupWaitBits+0xdc>
        {
            /* The wait condition has already been met so there is no need to
             * block. */
            uxReturn = uxCurrentEventBits;
 80003f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80003fa:	63fb      	str	r3, [r7, #60]	; 0x3c
            xTicksToWait = ( TickType_t ) 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	64bb      	str	r3, [r7, #72]	; 0x48

            /* Clear the wait bits if requested to do so. */
            if( xClearOnExit != pdFALSE )
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d028      	beq.n	8000458 <xEventGroupWaitBits+0x11e>
            {
                pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8000406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000408:	681a      	ldr	r2, [r3, #0]
 800040a:	68bb      	ldr	r3, [r7, #8]
 800040c:	43db      	mvns	r3, r3
 800040e:	401a      	ands	r2, r3
 8000410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000412:	601a      	str	r2, [r3, #0]
 8000414:	e020      	b.n	8000458 <xEventGroupWaitBits+0x11e>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else if( xTicksToWait == ( TickType_t ) 0 )
 8000416:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000418:	2b00      	cmp	r3, #0
 800041a:	d104      	bne.n	8000426 <xEventGroupWaitBits+0xec>
        {
            /* The wait condition has not been met, but no block time was
             * specified, so just return the current value. */
            uxReturn = uxCurrentEventBits;
 800041c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800041e:	63fb      	str	r3, [r7, #60]	; 0x3c
            xTimeoutOccurred = pdTRUE;
 8000420:	2301      	movs	r3, #1
 8000422:	633b      	str	r3, [r7, #48]	; 0x30
 8000424:	e018      	b.n	8000458 <xEventGroupWaitBits+0x11e>
        {
            /* The task is going to block to wait for its required bits to be
             * set.  uxControlBits are used to remember the specified behaviour of
             * this call to xEventGroupWaitBits() - for use when the event bits
             * unblock the task. */
            if( xClearOnExit != pdFALSE )
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2b00      	cmp	r3, #0
 800042a:	d003      	beq.n	8000434 <xEventGroupWaitBits+0xfa>
            {
                uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800042c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800042e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000432:	63bb      	str	r3, [r7, #56]	; 0x38
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( xWaitForAllBits != pdFALSE )
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d003      	beq.n	8000442 <xEventGroupWaitBits+0x108>
            {
                uxControlBits |= eventWAIT_FOR_ALL_BITS;
 800043a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800043c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000440:	63bb      	str	r3, [r7, #56]	; 0x38
            }

            /* Store the bits that the calling task is waiting for in the
             * task's event list item so the kernel knows when a match is
             * found.  Then enter the blocked state. */
            vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8000442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000444:	1d18      	adds	r0, r3, #4
 8000446:	68ba      	ldr	r2, [r7, #8]
 8000448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800044a:	4313      	orrs	r3, r2
 800044c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800044e:	4619      	mov	r1, r3
 8000450:	f004 fe88 	bl	8005164 <vTaskPlaceOnUnorderedEventList>

            /* This is obsolete as it will get set after the task unblocks, but
             * some compilers mistakenly generate a warning about the variable
             * being returned without being set if it is not done. */
            uxReturn = 0;
 8000454:	2300      	movs	r3, #0
 8000456:	63fb      	str	r3, [r7, #60]	; 0x3c

            traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
        }
    }
    xAlreadyYielded = xTaskResumeAll();
 8000458:	f003 fd28 	bl	8003eac <xTaskResumeAll>
 800045c:	6278      	str	r0, [r7, #36]	; 0x24

    if( xTicksToWait != ( TickType_t ) 0 )
 800045e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000460:	2b00      	cmp	r3, #0
 8000462:	d031      	beq.n	80004c8 <xEventGroupWaitBits+0x18e>
    {
        if( xAlreadyYielded == pdFALSE )
 8000464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000466:	2b00      	cmp	r3, #0
 8000468:	d107      	bne.n	800047a <xEventGroupWaitBits+0x140>
        {
            portYIELD_WITHIN_API();
 800046a:	4b1a      	ldr	r3, [pc, #104]	; (80004d4 <xEventGroupWaitBits+0x19a>)
 800046c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000470:	601a      	str	r2, [r3, #0]
 8000472:	f3bf 8f4f 	dsb	sy
 8000476:	f3bf 8f6f 	isb	sy

        /* The task blocked to wait for its required bits to be set - at this
         * point either the required bits were set or the block time expired.  If
         * the required bits were set they will have been stored in the task's
         * event list item, and they should now be retrieved then cleared. */
        uxReturn = uxTaskResetEventItemValue();
 800047a:	f005 f967 	bl	800574c <uxTaskResetEventItemValue>
 800047e:	63f8      	str	r0, [r7, #60]	; 0x3c

        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8000480:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000486:	2b00      	cmp	r3, #0
 8000488:	d11a      	bne.n	80004c0 <xEventGroupWaitBits+0x186>
        {
            taskENTER_CRITICAL();
 800048a:	f009 fcc1 	bl	8009e10 <vPortEnterCritical>
            {
                /* The task timed out, just return the current event bit value. */
                uxReturn = pxEventBits->uxEventBits;
 800048e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	63fb      	str	r3, [r7, #60]	; 0x3c

                /* It is possible that the event bits were updated between this
                 * task leaving the Blocked state and running again. */
                if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8000494:	683a      	ldr	r2, [r7, #0]
 8000496:	68b9      	ldr	r1, [r7, #8]
 8000498:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800049a:	f000 fa5c 	bl	8000956 <prvTestWaitCondition>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d009      	beq.n	80004b8 <xEventGroupWaitBits+0x17e>
                {
                    if( xClearOnExit != pdFALSE )
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d006      	beq.n	80004b8 <xEventGroupWaitBits+0x17e>
                    {
                        pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80004aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004ac:	681a      	ldr	r2, [r3, #0]
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	43db      	mvns	r3, r3
 80004b2:	401a      	ands	r2, r3
 80004b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004b6:	601a      	str	r2, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                xTimeoutOccurred = pdTRUE;
 80004b8:	2301      	movs	r3, #1
 80004ba:	633b      	str	r3, [r7, #48]	; 0x30
            }
            taskEXIT_CRITICAL();
 80004bc:	f009 fcc6 	bl	8009e4c <vPortExitCritical>
        {
            /* The task unblocked because the bits were set. */
        }

        /* The task blocked so control bits may have been set. */
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80004c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80004c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80004c6:	63fb      	str	r3, [r7, #60]	; 0x3c
    traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

    /* Prevent compiler warnings when trace macros are not used. */
    ( void ) xTimeoutOccurred;

    return uxReturn;
 80004c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80004ca:	4618      	mov	r0, r3
 80004cc:	3740      	adds	r7, #64	; 0x40
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	e000ed04 	.word	0xe000ed04

080004d8 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup,
                                  const EventBits_t uxBitsToClear )
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b086      	sub	sp, #24
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
 80004e0:	6039      	str	r1, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	617b      	str	r3, [r7, #20]
    EventBits_t uxReturn;

    /* Check the user is not attempting to clear the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d10a      	bne.n	8000502 <xEventGroupClearBits+0x2a>
    __asm volatile
 80004ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004f0:	f383 8811 	msr	BASEPRI, r3
 80004f4:	f3bf 8f6f 	isb	sy
 80004f8:	f3bf 8f4f 	dsb	sy
 80004fc:	60fb      	str	r3, [r7, #12]
}
 80004fe:	bf00      	nop
 8000500:	e7fe      	b.n	8000500 <xEventGroupClearBits+0x28>
    configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8000508:	2b00      	cmp	r3, #0
 800050a:	d00a      	beq.n	8000522 <xEventGroupClearBits+0x4a>
    __asm volatile
 800050c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000510:	f383 8811 	msr	BASEPRI, r3
 8000514:	f3bf 8f6f 	isb	sy
 8000518:	f3bf 8f4f 	dsb	sy
 800051c:	60bb      	str	r3, [r7, #8]
}
 800051e:	bf00      	nop
 8000520:	e7fe      	b.n	8000520 <xEventGroupClearBits+0x48>

    taskENTER_CRITICAL();
 8000522:	f009 fc75 	bl	8009e10 <vPortEnterCritical>
    {
        traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

        /* The value returned is the event group value prior to the bits being
         * cleared. */
        uxReturn = pxEventBits->uxEventBits;
 8000526:	697b      	ldr	r3, [r7, #20]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	613b      	str	r3, [r7, #16]

        /* Clear the bits. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 800052c:	697b      	ldr	r3, [r7, #20]
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	43db      	mvns	r3, r3
 8000534:	401a      	ands	r2, r3
 8000536:	697b      	ldr	r3, [r7, #20]
 8000538:	601a      	str	r2, [r3, #0]
    }
    taskEXIT_CRITICAL();
 800053a:	f009 fc87 	bl	8009e4c <vPortExitCritical>

    return uxReturn;
 800053e:	693b      	ldr	r3, [r7, #16]
}
 8000540:	4618      	mov	r0, r3
 8000542:	3718      	adds	r7, #24
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}

08000548 <xEventGroupClearBitsFromISR>:

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

    BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup,
                                            const EventBits_t uxBitsToClear )
    {
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
 8000550:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn;

        traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
        xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8000552:	2300      	movs	r3, #0
 8000554:	683a      	ldr	r2, [r7, #0]
 8000556:	6879      	ldr	r1, [r7, #4]
 8000558:	4804      	ldr	r0, [pc, #16]	; (800056c <xEventGroupClearBitsFromISR+0x24>)
 800055a:	f005 ffff 	bl	800655c <xTimerPendFunctionCallFromISR>
 800055e:	60f8      	str	r0, [r7, #12]

        return xReturn;
 8000560:	68fb      	ldr	r3, [r7, #12]
    }
 8000562:	4618      	mov	r0, r3
 8000564:	3710      	adds	r7, #16
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	080008f5 	.word	0x080008f5

08000570 <xEventGroupSetBits>:
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                const EventBits_t uxBitsToSet )
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b08e      	sub	sp, #56	; 0x38
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	6039      	str	r1, [r7, #0]
    ListItem_t * pxListItem, * pxNext;
    ListItem_t const * pxListEnd;
    List_t const * pxList;
    EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800057a:	2300      	movs	r3, #0
 800057c:	633b      	str	r3, [r7, #48]	; 0x30
    EventGroup_t * pxEventBits = xEventGroup;
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	62bb      	str	r3, [r7, #40]	; 0x28
    BaseType_t xMatchFound = pdFALSE;
 8000582:	2300      	movs	r3, #0
 8000584:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Check the user is not attempting to set the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d10a      	bne.n	80005a2 <xEventGroupSetBits+0x32>
    __asm volatile
 800058c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000590:	f383 8811 	msr	BASEPRI, r3
 8000594:	f3bf 8f6f 	isb	sy
 8000598:	f3bf 8f4f 	dsb	sy
 800059c:	613b      	str	r3, [r7, #16]
}
 800059e:	bf00      	nop
 80005a0:	e7fe      	b.n	80005a0 <xEventGroupSetBits+0x30>
    configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d00a      	beq.n	80005c2 <xEventGroupSetBits+0x52>
    __asm volatile
 80005ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005b0:	f383 8811 	msr	BASEPRI, r3
 80005b4:	f3bf 8f6f 	isb	sy
 80005b8:	f3bf 8f4f 	dsb	sy
 80005bc:	60fb      	str	r3, [r7, #12]
}
 80005be:	bf00      	nop
 80005c0:	e7fe      	b.n	80005c0 <xEventGroupSetBits+0x50>

    pxList = &( pxEventBits->xTasksWaitingForBits );
 80005c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005c4:	3304      	adds	r3, #4
 80005c6:	627b      	str	r3, [r7, #36]	; 0x24
    pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80005c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ca:	3308      	adds	r3, #8
 80005cc:	623b      	str	r3, [r7, #32]
    vTaskSuspendAll();
 80005ce:	f003 fc5f 	bl	8003e90 <vTaskSuspendAll>
    {
        traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

        pxListItem = listGET_HEAD_ENTRY( pxList );
 80005d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005d4:	68db      	ldr	r3, [r3, #12]
 80005d6:	637b      	str	r3, [r7, #52]	; 0x34

        /* Set the bits. */
        pxEventBits->uxEventBits |= uxBitsToSet;
 80005d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005da:	681a      	ldr	r2, [r3, #0]
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	431a      	orrs	r2, r3
 80005e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80005e2:	601a      	str	r2, [r3, #0]

        /* See if the new bit value should unblock any tasks. */
        while( pxListItem != pxListEnd )
 80005e4:	e03c      	b.n	8000660 <xEventGroupSetBits+0xf0>
        {
            pxNext = listGET_NEXT( pxListItem );
 80005e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005e8:	685b      	ldr	r3, [r3, #4]
 80005ea:	61fb      	str	r3, [r7, #28]
            uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80005ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	61bb      	str	r3, [r7, #24]
            xMatchFound = pdFALSE;
 80005f2:	2300      	movs	r3, #0
 80005f4:	62fb      	str	r3, [r7, #44]	; 0x2c

            /* Split the bits waited for from the control bits. */
            uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80005f6:	69bb      	ldr	r3, [r7, #24]
 80005f8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80005fc:	617b      	str	r3, [r7, #20]
            uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80005fe:	69bb      	ldr	r3, [r7, #24]
 8000600:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000604:	61bb      	str	r3, [r7, #24]

            if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800060c:	2b00      	cmp	r3, #0
 800060e:	d108      	bne.n	8000622 <xEventGroupSetBits+0xb2>
            {
                /* Just looking for single bit being set. */
                if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8000610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	69bb      	ldr	r3, [r7, #24]
 8000616:	4013      	ands	r3, r2
 8000618:	2b00      	cmp	r3, #0
 800061a:	d00b      	beq.n	8000634 <xEventGroupSetBits+0xc4>
                {
                    xMatchFound = pdTRUE;
 800061c:	2301      	movs	r3, #1
 800061e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000620:	e008      	b.n	8000634 <xEventGroupSetBits+0xc4>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8000622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000624:	681a      	ldr	r2, [r3, #0]
 8000626:	69bb      	ldr	r3, [r7, #24]
 8000628:	4013      	ands	r3, r2
 800062a:	69ba      	ldr	r2, [r7, #24]
 800062c:	429a      	cmp	r2, r3
 800062e:	d101      	bne.n	8000634 <xEventGroupSetBits+0xc4>
            {
                /* All bits are set. */
                xMatchFound = pdTRUE;
 8000630:	2301      	movs	r3, #1
 8000632:	62fb      	str	r3, [r7, #44]	; 0x2c
            else
            {
                /* Need all bits to be set, but not all the bits were set. */
            }

            if( xMatchFound != pdFALSE )
 8000634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000636:	2b00      	cmp	r3, #0
 8000638:	d010      	beq.n	800065c <xEventGroupSetBits+0xec>
            {
                /* The bits match.  Should the bits be cleared on exit? */
                if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000640:	2b00      	cmp	r3, #0
 8000642:	d003      	beq.n	800064c <xEventGroupSetBits+0xdc>
                {
                    uxBitsToClear |= uxBitsWaitedFor;
 8000644:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000646:	69bb      	ldr	r3, [r7, #24]
 8000648:	4313      	orrs	r3, r2
 800064a:	633b      	str	r3, [r7, #48]	; 0x30
                /* Store the actual event flag value in the task's event list
                 * item before removing the task from the event list.  The
                 * eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
                 * that is was unblocked due to its required bits matching, rather
                 * than because it timed out. */
                vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800064c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000654:	4619      	mov	r1, r3
 8000656:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000658:	f004 ff1a 	bl	8005490 <vTaskRemoveFromUnorderedEventList>
            }

            /* Move onto the next list item.  Note pxListItem->pxNext is not
             * used here as the list item may have been removed from the event list
             * and inserted into the ready/pending reading list. */
            pxListItem = pxNext;
 800065c:	69fb      	ldr	r3, [r7, #28]
 800065e:	637b      	str	r3, [r7, #52]	; 0x34
        while( pxListItem != pxListEnd )
 8000660:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000662:	6a3b      	ldr	r3, [r7, #32]
 8000664:	429a      	cmp	r2, r3
 8000666:	d1be      	bne.n	80005e6 <xEventGroupSetBits+0x76>
        }

        /* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
         * bit was set in the control word. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 8000668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800066a:	681a      	ldr	r2, [r3, #0]
 800066c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800066e:	43db      	mvns	r3, r3
 8000670:	401a      	ands	r2, r3
 8000672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000674:	601a      	str	r2, [r3, #0]
    }
    ( void ) xTaskResumeAll();
 8000676:	f003 fc19 	bl	8003eac <xTaskResumeAll>

    return pxEventBits->uxEventBits;
 800067a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800067c:	681b      	ldr	r3, [r3, #0]
}
 800067e:	4618      	mov	r0, r3
 8000680:	3738      	adds	r7, #56	; 0x38
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <xEventGroupSetBitsFromISR>:
#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

    BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup,
                                          const EventBits_t uxBitsToSet,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8000686:	b580      	push	{r7, lr}
 8000688:	b086      	sub	sp, #24
 800068a:	af00      	add	r7, sp, #0
 800068c:	60f8      	str	r0, [r7, #12]
 800068e:	60b9      	str	r1, [r7, #8]
 8000690:	607a      	str	r2, [r7, #4]
        BaseType_t xReturn;

        traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
        xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	68ba      	ldr	r2, [r7, #8]
 8000696:	68f9      	ldr	r1, [r7, #12]
 8000698:	4804      	ldr	r0, [pc, #16]	; (80006ac <xEventGroupSetBitsFromISR+0x26>)
 800069a:	f005 ff5f 	bl	800655c <xTimerPendFunctionCallFromISR>
 800069e:	6178      	str	r0, [r7, #20]

        return xReturn;
 80006a0:	697b      	ldr	r3, [r7, #20]
    }
 80006a2:	4618      	mov	r0, r3
 80006a4:	3718      	adds	r7, #24
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	080008db 	.word	0x080008db

080006b0 <xEventGroupSync>:
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08c      	sub	sp, #48	; 0x30
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	60f8      	str	r0, [r7, #12]
 80006b8:	60b9      	str	r1, [r7, #8]
 80006ba:	607a      	str	r2, [r7, #4]
 80006bc:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	62bb      	str	r3, [r7, #40]	; 0x28
    BaseType_t xTimeoutOccurred = pdFALSE;
 80006c2:	2300      	movs	r3, #0
 80006c4:	627b      	str	r3, [r7, #36]	; 0x24
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d00a      	beq.n	80006e6 <xEventGroupSync+0x36>
    __asm volatile
 80006d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006d4:	f383 8811 	msr	BASEPRI, r3
 80006d8:	f3bf 8f6f 	isb	sy
 80006dc:	f3bf 8f4f 	dsb	sy
 80006e0:	61bb      	str	r3, [r7, #24]
}
 80006e2:	bf00      	nop
 80006e4:	e7fe      	b.n	80006e4 <xEventGroupSync+0x34>
    configASSERT( uxBitsToWaitFor != 0 );
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d10a      	bne.n	8000702 <xEventGroupSync+0x52>
    __asm volatile
 80006ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006f0:	f383 8811 	msr	BASEPRI, r3
 80006f4:	f3bf 8f6f 	isb	sy
 80006f8:	f3bf 8f4f 	dsb	sy
 80006fc:	617b      	str	r3, [r7, #20]
}
 80006fe:	bf00      	nop
 8000700:	e7fe      	b.n	8000700 <xEventGroupSync+0x50>
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000702:	f005 f85b 	bl	80057bc <xTaskGetSchedulerState>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d102      	bne.n	8000712 <xEventGroupSync+0x62>
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d101      	bne.n	8000716 <xEventGroupSync+0x66>
 8000712:	2301      	movs	r3, #1
 8000714:	e000      	b.n	8000718 <xEventGroupSync+0x68>
 8000716:	2300      	movs	r3, #0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d10a      	bne.n	8000732 <xEventGroupSync+0x82>
    __asm volatile
 800071c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000720:	f383 8811 	msr	BASEPRI, r3
 8000724:	f3bf 8f6f 	isb	sy
 8000728:	f3bf 8f4f 	dsb	sy
 800072c:	613b      	str	r3, [r7, #16]
}
 800072e:	bf00      	nop
 8000730:	e7fe      	b.n	8000730 <xEventGroupSync+0x80>
    vTaskSuspendAll();
 8000732:	f003 fbad 	bl	8003e90 <vTaskSuspendAll>
        uxOriginalBitValue = pxEventBits->uxEventBits;
 8000736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	623b      	str	r3, [r7, #32]
        ( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
 800073c:	68b9      	ldr	r1, [r7, #8]
 800073e:	68f8      	ldr	r0, [r7, #12]
 8000740:	f7ff ff16 	bl	8000570 <xEventGroupSetBits>
        if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8000744:	6a3a      	ldr	r2, [r7, #32]
 8000746:	68bb      	ldr	r3, [r7, #8]
 8000748:	431a      	orrs	r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4013      	ands	r3, r2
 800074e:	687a      	ldr	r2, [r7, #4]
 8000750:	429a      	cmp	r2, r3
 8000752:	d10d      	bne.n	8000770 <xEventGroupSync+0xc0>
            uxReturn = ( uxOriginalBitValue | uxBitsToSet );
 8000754:	6a3a      	ldr	r2, [r7, #32]
 8000756:	68bb      	ldr	r3, [r7, #8]
 8000758:	4313      	orrs	r3, r2
 800075a:	62fb      	str	r3, [r7, #44]	; 0x2c
            pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800075c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	43db      	mvns	r3, r3
 8000764:	401a      	ands	r2, r3
 8000766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000768:	601a      	str	r2, [r3, #0]
            xTicksToWait = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	603b      	str	r3, [r7, #0]
 800076e:	e013      	b.n	8000798 <xEventGroupSync+0xe8>
            if( xTicksToWait != ( TickType_t ) 0 )
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d00b      	beq.n	800078e <xEventGroupSync+0xde>
                vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
 8000776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000778:	1d18      	adds	r0, r3, #4
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 8000780:	683a      	ldr	r2, [r7, #0]
 8000782:	4619      	mov	r1, r3
 8000784:	f004 fcee 	bl	8005164 <vTaskPlaceOnUnorderedEventList>
                uxReturn = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800078c:	e004      	b.n	8000798 <xEventGroupSync+0xe8>
                uxReturn = pxEventBits->uxEventBits;
 800078e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	62fb      	str	r3, [r7, #44]	; 0x2c
                xTimeoutOccurred = pdTRUE;
 8000794:	2301      	movs	r3, #1
 8000796:	627b      	str	r3, [r7, #36]	; 0x24
    xAlreadyYielded = xTaskResumeAll();
 8000798:	f003 fb88 	bl	8003eac <xTaskResumeAll>
 800079c:	61f8      	str	r0, [r7, #28]
    if( xTicksToWait != ( TickType_t ) 0 )
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d02c      	beq.n	80007fe <xEventGroupSync+0x14e>
        if( xAlreadyYielded == pdFALSE )
 80007a4:	69fb      	ldr	r3, [r7, #28]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d107      	bne.n	80007ba <xEventGroupSync+0x10a>
            portYIELD_WITHIN_API();
 80007aa:	4b17      	ldr	r3, [pc, #92]	; (8000808 <xEventGroupSync+0x158>)
 80007ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007b0:	601a      	str	r2, [r3, #0]
 80007b2:	f3bf 8f4f 	dsb	sy
 80007b6:	f3bf 8f6f 	isb	sy
        uxReturn = uxTaskResetEventItemValue();
 80007ba:	f004 ffc7 	bl	800574c <uxTaskResetEventItemValue>
 80007be:	62f8      	str	r0, [r7, #44]	; 0x2c
        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80007c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d115      	bne.n	80007f6 <xEventGroupSync+0x146>
            taskENTER_CRITICAL();
 80007ca:	f009 fb21 	bl	8009e10 <vPortEnterCritical>
                uxReturn = pxEventBits->uxEventBits;
 80007ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	62fb      	str	r3, [r7, #44]	; 0x2c
                if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80007d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	4013      	ands	r3, r2
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	429a      	cmp	r2, r3
 80007de:	d106      	bne.n	80007ee <xEventGroupSync+0x13e>
                    pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80007e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	43db      	mvns	r3, r3
 80007e8:	401a      	ands	r2, r3
 80007ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007ec:	601a      	str	r2, [r3, #0]
            taskEXIT_CRITICAL();
 80007ee:	f009 fb2d 	bl	8009e4c <vPortExitCritical>
            xTimeoutOccurred = pdTRUE;
 80007f2:	2301      	movs	r3, #1
 80007f4:	627b      	str	r3, [r7, #36]	; 0x24
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80007f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80007fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    return uxReturn;
 80007fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000800:	4618      	mov	r0, r3
 8000802:	3730      	adds	r7, #48	; 0x30
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	e000ed04 	.word	0xe000ed04

0800080c <xEventGroupGetBitsFromISR>:
{
 800080c:	b480      	push	{r7}
 800080e:	b089      	sub	sp, #36	; 0x24
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
    EventGroup_t const * const pxEventBits = xEventGroup;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8000818:	f3ef 8211 	mrs	r2, BASEPRI
 800081c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000820:	f383 8811 	msr	BASEPRI, r3
 8000824:	f3bf 8f6f 	isb	sy
 8000828:	f3bf 8f4f 	dsb	sy
 800082c:	60fa      	str	r2, [r7, #12]
 800082e:	60bb      	str	r3, [r7, #8]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8000830:	68fb      	ldr	r3, [r7, #12]
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000832:	61bb      	str	r3, [r7, #24]
        uxReturn = pxEventBits->uxEventBits;
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	617b      	str	r3, [r7, #20]
 800083a:	69bb      	ldr	r3, [r7, #24]
 800083c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 800083e:	693b      	ldr	r3, [r7, #16]
 8000840:	f383 8811 	msr	BASEPRI, r3
    (
        "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8000844:	bf00      	nop
    return uxReturn;
 8000846:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8000848:	4618      	mov	r0, r3
 800084a:	3724      	adds	r7, #36	; 0x24
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr

08000854 <vEventGroupDelete>:
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
    EventGroup_t * pxEventBits = xEventGroup;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	617b      	str	r3, [r7, #20]
    configASSERT( pxEventBits );
 8000860:	697b      	ldr	r3, [r7, #20]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10a      	bne.n	800087c <vEventGroupDelete+0x28>
    __asm volatile
 8000866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800086a:	f383 8811 	msr	BASEPRI, r3
 800086e:	f3bf 8f6f 	isb	sy
 8000872:	f3bf 8f4f 	dsb	sy
 8000876:	60fb      	str	r3, [r7, #12]
}
 8000878:	bf00      	nop
 800087a:	e7fe      	b.n	800087a <vEventGroupDelete+0x26>
    pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	3304      	adds	r3, #4
 8000880:	613b      	str	r3, [r7, #16]
    vTaskSuspendAll();
 8000882:	f003 fb05 	bl	8003e90 <vTaskSuspendAll>
        while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 8000886:	e017      	b.n	80008b8 <vEventGroupDelete+0x64>
            configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( const ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	68da      	ldr	r2, [r3, #12]
 800088c:	693b      	ldr	r3, [r7, #16]
 800088e:	3308      	adds	r3, #8
 8000890:	429a      	cmp	r2, r3
 8000892:	d10a      	bne.n	80008aa <vEventGroupDelete+0x56>
    __asm volatile
 8000894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000898:	f383 8811 	msr	BASEPRI, r3
 800089c:	f3bf 8f6f 	isb	sy
 80008a0:	f3bf 8f4f 	dsb	sy
 80008a4:	60bb      	str	r3, [r7, #8]
}
 80008a6:	bf00      	nop
 80008a8:	e7fe      	b.n	80008a8 <vEventGroupDelete+0x54>
            vTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	68db      	ldr	r3, [r3, #12]
 80008ae:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80008b2:	4618      	mov	r0, r3
 80008b4:	f004 fdec 	bl	8005490 <vTaskRemoveFromUnorderedEventList>
        while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
 80008b8:	693b      	ldr	r3, [r7, #16]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d1e3      	bne.n	8000888 <vEventGroupDelete+0x34>
                if( pxEventBits->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80008c0:	697b      	ldr	r3, [r7, #20]
 80008c2:	7f1b      	ldrb	r3, [r3, #28]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d102      	bne.n	80008ce <vEventGroupDelete+0x7a>
                    vPortFree( pxEventBits );
 80008c8:	6978      	ldr	r0, [r7, #20]
 80008ca:	f006 fedb 	bl	8007684 <vPortFree>
    ( void ) xTaskResumeAll();
 80008ce:	f003 faed 	bl	8003eac <xTaskResumeAll>
}
 80008d2:	bf00      	nop
 80008d4:	3718      	adds	r7, #24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <vEventGroupSetBitsCallback>:
{
 80008da:	b580      	push	{r7, lr}
 80008dc:	b082      	sub	sp, #8
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
 80008e2:	6039      	str	r1, [r7, #0]
    ( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80008e4:	6839      	ldr	r1, [r7, #0]
 80008e6:	6878      	ldr	r0, [r7, #4]
 80008e8:	f7ff fe42 	bl	8000570 <xEventGroupSetBits>
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <vEventGroupClearBitsCallback>:
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	6039      	str	r1, [r7, #0]
    ( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80008fe:	6839      	ldr	r1, [r7, #0]
 8000900:	6878      	ldr	r0, [r7, #4]
 8000902:	f7ff fde9 	bl	80004d8 <xEventGroupClearBits>
}
 8000906:	bf00      	nop
 8000908:	3708      	adds	r7, #8
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}

0800090e <uxEventGroupGetNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

    UBaseType_t uxEventGroupGetNumber( void * xEventGroup )
    {
 800090e:	b480      	push	{r7}
 8000910:	b085      	sub	sp, #20
 8000912:	af00      	add	r7, sp, #0
 8000914:	6078      	str	r0, [r7, #4]
        UBaseType_t xReturn;
        EventGroup_t const * pxEventBits = ( EventGroup_t * ) xEventGroup; /*lint !e9087 !e9079 EventGroupHandle_t is a pointer to an EventGroup_t, but EventGroupHandle_t is kept opaque outside of this file for data hiding purposes. */
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	60bb      	str	r3, [r7, #8]

        if( xEventGroup == NULL )
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d102      	bne.n	8000926 <uxEventGroupGetNumber+0x18>
        {
            xReturn = 0;
 8000920:	2300      	movs	r3, #0
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	e002      	b.n	800092c <uxEventGroupGetNumber+0x1e>
        }
        else
        {
            xReturn = pxEventBits->uxEventGroupNumber;
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	60fb      	str	r3, [r7, #12]
        }

        return xReturn;
 800092c:	68fb      	ldr	r3, [r7, #12]
    }
 800092e:	4618      	mov	r0, r3
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr

0800093a <vEventGroupSetNumber>:

#if ( configUSE_TRACE_FACILITY == 1 )

    void vEventGroupSetNumber( void * xEventGroup,
                               UBaseType_t uxEventGroupNumber )
    {
 800093a:	b480      	push	{r7}
 800093c:	b083      	sub	sp, #12
 800093e:	af00      	add	r7, sp, #0
 8000940:	6078      	str	r0, [r7, #4]
 8000942:	6039      	str	r1, [r7, #0]
        ( ( EventGroup_t * ) xEventGroup )->uxEventGroupNumber = uxEventGroupNumber; /*lint !e9087 !e9079 EventGroupHandle_t is a pointer to an EventGroup_t, but EventGroupHandle_t is kept opaque outside of this file for data hiding purposes. */
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	683a      	ldr	r2, [r7, #0]
 8000948:	619a      	str	r2, [r3, #24]
    }
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <prvTestWaitCondition>:
{
 8000956:	b480      	push	{r7}
 8000958:	b087      	sub	sp, #28
 800095a:	af00      	add	r7, sp, #0
 800095c:	60f8      	str	r0, [r7, #12]
 800095e:	60b9      	str	r1, [r7, #8]
 8000960:	607a      	str	r2, [r7, #4]
    BaseType_t xWaitConditionMet = pdFALSE;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]
    if( xWaitForAllBits == pdFALSE )
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d107      	bne.n	800097c <prvTestWaitCondition+0x26>
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800096c:	68fa      	ldr	r2, [r7, #12]
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	4013      	ands	r3, r2
 8000972:	2b00      	cmp	r3, #0
 8000974:	d00a      	beq.n	800098c <prvTestWaitCondition+0x36>
            xWaitConditionMet = pdTRUE;
 8000976:	2301      	movs	r3, #1
 8000978:	617b      	str	r3, [r7, #20]
 800097a:	e007      	b.n	800098c <prvTestWaitCondition+0x36>
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800097c:	68fa      	ldr	r2, [r7, #12]
 800097e:	68bb      	ldr	r3, [r7, #8]
 8000980:	4013      	ands	r3, r2
 8000982:	68ba      	ldr	r2, [r7, #8]
 8000984:	429a      	cmp	r2, r3
 8000986:	d101      	bne.n	800098c <prvTestWaitCondition+0x36>
            xWaitConditionMet = pdTRUE;
 8000988:	2301      	movs	r3, #1
 800098a:	617b      	str	r3, [r7, #20]
    return xWaitConditionMet;
 800098c:	697b      	ldr	r3, [r7, #20]
}
 800098e:	4618      	mov	r0, r3
 8000990:	371c      	adds	r7, #28
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	f103 0208 	add.w	r2, r3, #8
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80009b4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	f103 0208 	add.w	r2, r3, #8
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	f103 0208 	add.w	r2, r3, #8
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80009ea:	bf00      	nop
 80009ec:	370c      	adds	r7, #12
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr

080009f6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80009f6:	b480      	push	{r7}
 80009f8:	b085      	sub	sp, #20
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8000a06:	68bb      	ldr	r3, [r7, #8]
 8000a08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000a0c:	d103      	bne.n	8000a16 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	691b      	ldr	r3, [r3, #16]
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	e00c      	b.n	8000a30 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3308      	adds	r3, #8
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	e002      	b.n	8000a24 <vListInsert+0x2e>
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	68ba      	ldr	r2, [r7, #8]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d2f6      	bcs.n	8000a1e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	685a      	ldr	r2, [r3, #4]
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	683a      	ldr	r2, [r7, #0]
 8000a3e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	683a      	ldr	r2, [r7, #0]
 8000a4a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	601a      	str	r2, [r3, #0]
}
 8000a5c:	bf00      	nop
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr

08000a68 <vListInsertEnd>:
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	60fb      	str	r3, [r7, #12]
    pxNewListItem->pxNext = pxIndex;
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	68fa      	ldr	r2, [r7, #12]
 8000a7c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	689a      	ldr	r2, [r3, #8]
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	609a      	str	r2, [r3, #8]
    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	683a      	ldr	r2, [r7, #0]
 8000a8c:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	683a      	ldr	r2, [r7, #0]
 8000a92:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxContainer = pxList;
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )++;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	1c5a      	adds	r2, r3, #1
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	601a      	str	r2, [r3, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	3714      	adds	r7, #20
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	6892      	ldr	r2, [r2, #8]
 8000ac6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	687a      	ldr	r2, [r7, #4]
 8000ace:	6852      	ldr	r2, [r2, #4]
 8000ad0:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	d103      	bne.n	8000ae4 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	689a      	ldr	r2, [r3, #8]
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	1e5a      	subs	r2, r3, #1
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	681b      	ldr	r3, [r3, #0]
}
 8000af8:	4618      	mov	r0, r3
 8000afa:	3714      	adds	r7, #20
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b08e      	sub	sp, #56	; 0x38
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
 8000b10:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000b12:	2300      	movs	r3, #0
 8000b14:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8000b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d10a      	bne.n	8000b36 <xQueueGenericSend+0x32>
    __asm volatile
 8000b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b24:	f383 8811 	msr	BASEPRI, r3
 8000b28:	f3bf 8f6f 	isb	sy
 8000b2c:	f3bf 8f4f 	dsb	sy
 8000b30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8000b32:	bf00      	nop
 8000b34:	e7fe      	b.n	8000b34 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d103      	bne.n	8000b44 <xQueueGenericSend+0x40>
 8000b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d101      	bne.n	8000b48 <xQueueGenericSend+0x44>
 8000b44:	2301      	movs	r3, #1
 8000b46:	e000      	b.n	8000b4a <xQueueGenericSend+0x46>
 8000b48:	2300      	movs	r3, #0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d10a      	bne.n	8000b64 <xQueueGenericSend+0x60>
    __asm volatile
 8000b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b52:	f383 8811 	msr	BASEPRI, r3
 8000b56:	f3bf 8f6f 	isb	sy
 8000b5a:	f3bf 8f4f 	dsb	sy
 8000b5e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000b60:	bf00      	nop
 8000b62:	e7fe      	b.n	8000b62 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	2b02      	cmp	r3, #2
 8000b68:	d103      	bne.n	8000b72 <xQueueGenericSend+0x6e>
 8000b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d101      	bne.n	8000b76 <xQueueGenericSend+0x72>
 8000b72:	2301      	movs	r3, #1
 8000b74:	e000      	b.n	8000b78 <xQueueGenericSend+0x74>
 8000b76:	2300      	movs	r3, #0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d10a      	bne.n	8000b92 <xQueueGenericSend+0x8e>
    __asm volatile
 8000b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b80:	f383 8811 	msr	BASEPRI, r3
 8000b84:	f3bf 8f6f 	isb	sy
 8000b88:	f3bf 8f4f 	dsb	sy
 8000b8c:	623b      	str	r3, [r7, #32]
}
 8000b8e:	bf00      	nop
 8000b90:	e7fe      	b.n	8000b90 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000b92:	f004 fe13 	bl	80057bc <xTaskGetSchedulerState>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d102      	bne.n	8000ba2 <xQueueGenericSend+0x9e>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d101      	bne.n	8000ba6 <xQueueGenericSend+0xa2>
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e000      	b.n	8000ba8 <xQueueGenericSend+0xa4>
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d10a      	bne.n	8000bc2 <xQueueGenericSend+0xbe>
    __asm volatile
 8000bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bb0:	f383 8811 	msr	BASEPRI, r3
 8000bb4:	f3bf 8f6f 	isb	sy
 8000bb8:	f3bf 8f4f 	dsb	sy
 8000bbc:	61fb      	str	r3, [r7, #28]
}
 8000bbe:	bf00      	nop
 8000bc0:	e7fe      	b.n	8000bc0 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000bc2:	f009 f925 	bl	8009e10 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bce:	429a      	cmp	r2, r3
 8000bd0:	d302      	bcc.n	8000bd8 <xQueueGenericSend+0xd4>
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	2b02      	cmp	r3, #2
 8000bd6:	d129      	bne.n	8000c2c <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000bd8:	683a      	ldr	r2, [r7, #0]
 8000bda:	68b9      	ldr	r1, [r7, #8]
 8000bdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000bde:	f001 fa82 	bl	80020e6 <prvCopyDataToQueue>
 8000be2:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d010      	beq.n	8000c0e <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bee:	3324      	adds	r3, #36	; 0x24
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f004 fb59 	bl	80052a8 <xTaskRemoveFromEventList>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d013      	beq.n	8000c24 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8000bfc:	4b3f      	ldr	r3, [pc, #252]	; (8000cfc <xQueueGenericSend+0x1f8>)
 8000bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	f3bf 8f4f 	dsb	sy
 8000c08:	f3bf 8f6f 	isb	sy
 8000c0c:	e00a      	b.n	8000c24 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8000c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d007      	beq.n	8000c24 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8000c14:	4b39      	ldr	r3, [pc, #228]	; (8000cfc <xQueueGenericSend+0x1f8>)
 8000c16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	f3bf 8f4f 	dsb	sy
 8000c20:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8000c24:	f009 f912 	bl	8009e4c <vPortExitCritical>
                return pdPASS;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e063      	b.n	8000cf4 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d103      	bne.n	8000c3a <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000c32:	f009 f90b 	bl	8009e4c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8000c36:	2300      	movs	r3, #0
 8000c38:	e05c      	b.n	8000cf4 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000c3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d106      	bne.n	8000c4e <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000c40:	f107 0314 	add.w	r3, r7, #20
 8000c44:	4618      	mov	r0, r3
 8000c46:	f005 f829 	bl	8005c9c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000c4e:	f009 f8fd 	bl	8009e4c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000c52:	f003 f91d 	bl	8003e90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000c56:	f009 f8db 	bl	8009e10 <vPortEnterCritical>
 8000c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c5c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000c60:	b25b      	sxtb	r3, r3
 8000c62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c66:	d103      	bne.n	8000c70 <xQueueGenericSend+0x16c>
 8000c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000c76:	b25b      	sxtb	r3, r3
 8000c78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c7c:	d103      	bne.n	8000c86 <xQueueGenericSend+0x182>
 8000c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c80:	2200      	movs	r2, #0
 8000c82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000c86:	f009 f8e1 	bl	8009e4c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000c8a:	1d3a      	adds	r2, r7, #4
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4611      	mov	r1, r2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f004 f880 	bl	8004d98 <xTaskCheckForTimeOut>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d124      	bne.n	8000ce8 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8000c9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ca0:	f001 fa09 	bl	80020b6 <prvIsQueueFull>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d018      	beq.n	8000cdc <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8000caa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000cac:	3310      	adds	r3, #16
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	4611      	mov	r1, r2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f004 fa32 	bl	800511c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8000cb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000cba:	f001 f994 	bl	8001fe6 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8000cbe:	f003 f8f5 	bl	8003eac <xTaskResumeAll>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	f47f af7c 	bne.w	8000bc2 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8000cca:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <xQueueGenericSend+0x1f8>)
 8000ccc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	f3bf 8f4f 	dsb	sy
 8000cd6:	f3bf 8f6f 	isb	sy
 8000cda:	e772      	b.n	8000bc2 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8000cdc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000cde:	f001 f982 	bl	8001fe6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000ce2:	f003 f8e3 	bl	8003eac <xTaskResumeAll>
 8000ce6:	e76c      	b.n	8000bc2 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8000ce8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000cea:	f001 f97c 	bl	8001fe6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000cee:	f003 f8dd 	bl	8003eac <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8000cf2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3738      	adds	r7, #56	; 0x38
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	e000ed04 	.word	0xe000ed04

08000d00 <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue,
                       void * const pvBuffer,
                       TickType_t xTicksToWait )
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08e      	sub	sp, #56	; 0x38
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	60b9      	str	r1, [r7, #8]
 8000d0a:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	633b      	str	r3, [r7, #48]	; 0x30

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d10a      	bne.n	8000d30 <xQueuePeek+0x30>
    __asm volatile
 8000d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d1e:	f383 8811 	msr	BASEPRI, r3
 8000d22:	f3bf 8f6f 	isb	sy
 8000d26:	f3bf 8f4f 	dsb	sy
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8000d2c:	bf00      	nop
 8000d2e:	e7fe      	b.n	8000d2e <xQueuePeek+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer. */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d103      	bne.n	8000d3e <xQueuePeek+0x3e>
 8000d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d101      	bne.n	8000d42 <xQueuePeek+0x42>
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e000      	b.n	8000d44 <xQueuePeek+0x44>
 8000d42:	2300      	movs	r3, #0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d10a      	bne.n	8000d5e <xQueuePeek+0x5e>
    __asm volatile
 8000d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d4c:	f383 8811 	msr	BASEPRI, r3
 8000d50:	f3bf 8f6f 	isb	sy
 8000d54:	f3bf 8f4f 	dsb	sy
 8000d58:	623b      	str	r3, [r7, #32]
}
 8000d5a:	bf00      	nop
 8000d5c:	e7fe      	b.n	8000d5c <xQueuePeek+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000d5e:	f004 fd2d 	bl	80057bc <xTaskGetSchedulerState>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d102      	bne.n	8000d6e <xQueuePeek+0x6e>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <xQueuePeek+0x72>
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e000      	b.n	8000d74 <xQueuePeek+0x74>
 8000d72:	2300      	movs	r3, #0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d10a      	bne.n	8000d8e <xQueuePeek+0x8e>
    __asm volatile
 8000d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d7c:	f383 8811 	msr	BASEPRI, r3
 8000d80:	f3bf 8f6f 	isb	sy
 8000d84:	f3bf 8f4f 	dsb	sy
 8000d88:	61fb      	str	r3, [r7, #28]
}
 8000d8a:	bf00      	nop
 8000d8c:	e7fe      	b.n	8000d8c <xQueuePeek+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000d8e:	f009 f83f 	bl	8009e10 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d96:	62fb      	str	r3, [r7, #44]	; 0x2c

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d021      	beq.n	8000de2 <xQueuePeek+0xe2>
            {
                /* Remember the read position so it can be reset after the data
                 * is read from the queue as this function is only peeking the
                 * data, not removing it. */
                pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8000d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28

                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000da4:	68b9      	ldr	r1, [r7, #8]
 8000da6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000da8:	f001 fa07 	bl	80021ba <prvCopyDataFromQueue>
                traceQUEUE_PEEK( pxQueue );

                /* The data is not being removed, so reset the read pointer. */
                pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8000dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000db0:	60da      	str	r2, [r3, #12]

                /* The data is being left in the queue, so see if there are
                 * any other tasks waiting for the data. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d00f      	beq.n	8000dda <xQueuePeek+0xda>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000dbc:	3324      	adds	r3, #36	; 0x24
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f004 fa72 	bl	80052a8 <xTaskRemoveFromEventList>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d007      	beq.n	8000dda <xQueuePeek+0xda>
                    {
                        /* The task waiting has a higher priority than this task. */
                        queueYIELD_IF_USING_PREEMPTION();
 8000dca:	4b3d      	ldr	r3, [pc, #244]	; (8000ec0 <xQueuePeek+0x1c0>)
 8000dcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	f3bf 8f4f 	dsb	sy
 8000dd6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000dda:	f009 f837 	bl	8009e4c <vPortExitCritical>
                return pdPASS;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e069      	b.n	8000eb6 <xQueuePeek+0x1b6>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d103      	bne.n	8000df0 <xQueuePeek+0xf0>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000de8:	f009 f830 	bl	8009e4c <vPortExitCritical>
                    traceQUEUE_PEEK_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8000dec:	2300      	movs	r3, #0
 8000dee:	e062      	b.n	8000eb6 <xQueuePeek+0x1b6>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d106      	bne.n	8000e04 <xQueuePeek+0x104>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure ready to enter the blocked
                     * state. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000df6:	f107 0314 	add.w	r3, r7, #20
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f004 ff4e 	bl	8005c9c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000e00:	2301      	movs	r3, #1
 8000e02:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000e04:	f009 f822 	bl	8009e4c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now that the critical section has been exited. */

        vTaskSuspendAll();
 8000e08:	f003 f842 	bl	8003e90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000e0c:	f009 f800 	bl	8009e10 <vPortEnterCritical>
 8000e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000e16:	b25b      	sxtb	r3, r3
 8000e18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000e1c:	d103      	bne.n	8000e26 <xQueuePeek+0x126>
 8000e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e20:	2200      	movs	r2, #0
 8000e22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000e2c:	b25b      	sxtb	r3, r3
 8000e2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000e32:	d103      	bne.n	8000e3c <xQueuePeek+0x13c>
 8000e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e36:	2200      	movs	r2, #0
 8000e38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000e3c:	f009 f806 	bl	8009e4c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000e40:	1d3a      	adds	r2, r7, #4
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4611      	mov	r1, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f003 ffa5 	bl	8004d98 <xTaskCheckForTimeOut>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d123      	bne.n	8000e9c <xQueuePeek+0x19c>
        {
            /* Timeout has not expired yet, check to see if there is data in the
            * queue now, and if not enter the Blocked state to wait for data. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000e54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e56:	f001 f918 	bl	800208a <prvIsQueueEmpty>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d017      	beq.n	8000e90 <xQueuePeek+0x190>
            {
                traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000e62:	3324      	adds	r3, #36	; 0x24
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f004 f957 	bl	800511c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000e6e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e70:	f001 f8b9 	bl	8001fe6 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000e74:	f003 f81a 	bl	8003eac <xTaskResumeAll>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d187      	bne.n	8000d8e <xQueuePeek+0x8e>
                {
                    portYIELD_WITHIN_API();
 8000e7e:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <xQueuePeek+0x1c0>)
 8000e80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	f3bf 8f4f 	dsb	sy
 8000e8a:	f3bf 8f6f 	isb	sy
 8000e8e:	e77e      	b.n	8000d8e <xQueuePeek+0x8e>
            }
            else
            {
                /* There is data in the queue now, so don't enter the blocked
                 * state, instead return to try and obtain the data. */
                prvUnlockQueue( pxQueue );
 8000e90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e92:	f001 f8a8 	bl	8001fe6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000e96:	f003 f809 	bl	8003eac <xTaskResumeAll>
 8000e9a:	e778      	b.n	8000d8e <xQueuePeek+0x8e>
        }
        else
        {
            /* The timeout has expired.  If there is still no data in the queue
             * exit, otherwise go back and try to read the data again. */
            prvUnlockQueue( pxQueue );
 8000e9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000e9e:	f001 f8a2 	bl	8001fe6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000ea2:	f003 f803 	bl	8003eac <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000ea6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000ea8:	f001 f8ef 	bl	800208a <prvIsQueueEmpty>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f43f af6d 	beq.w	8000d8e <xQueuePeek+0x8e>
            {
                traceQUEUE_PEEK_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8000eb4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3738      	adds	r7, #56	; 0x38
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	e000ed04 	.word	0xe000ed04

08000ec4 <xQueuePeekFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,
                              void * const pvBuffer )
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	; 0x30
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    int8_t * pcOriginalReadPosition;
    Queue_t * const pxQueue = xQueue;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	62bb      	str	r3, [r7, #40]	; 0x28

    configASSERT( pxQueue );
 8000ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d10a      	bne.n	8000eee <xQueuePeekFromISR+0x2a>
    __asm volatile
 8000ed8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000edc:	f383 8811 	msr	BASEPRI, r3
 8000ee0:	f3bf 8f6f 	isb	sy
 8000ee4:	f3bf 8f4f 	dsb	sy
 8000ee8:	61fb      	str	r3, [r7, #28]
}
 8000eea:	bf00      	nop
 8000eec:	e7fe      	b.n	8000eec <xQueuePeekFromISR+0x28>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d103      	bne.n	8000efc <xQueuePeekFromISR+0x38>
 8000ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d101      	bne.n	8000f00 <xQueuePeekFromISR+0x3c>
 8000efc:	2301      	movs	r3, #1
 8000efe:	e000      	b.n	8000f02 <xQueuePeekFromISR+0x3e>
 8000f00:	2300      	movs	r3, #0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d10a      	bne.n	8000f1c <xQueuePeekFromISR+0x58>
    __asm volatile
 8000f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f0a:	f383 8811 	msr	BASEPRI, r3
 8000f0e:	f3bf 8f6f 	isb	sy
 8000f12:	f3bf 8f4f 	dsb	sy
 8000f16:	61bb      	str	r3, [r7, #24]
}
 8000f18:	bf00      	nop
 8000f1a:	e7fe      	b.n	8000f1a <xQueuePeekFromISR+0x56>
    configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
 8000f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d10a      	bne.n	8000f3a <xQueuePeekFromISR+0x76>
    __asm volatile
 8000f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f28:	f383 8811 	msr	BASEPRI, r3
 8000f2c:	f3bf 8f6f 	isb	sy
 8000f30:	f3bf 8f4f 	dsb	sy
 8000f34:	617b      	str	r3, [r7, #20]
}
 8000f36:	bf00      	nop
 8000f38:	e7fe      	b.n	8000f38 <xQueuePeekFromISR+0x74>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8000f3a:	f008 fffb 	bl	8009f34 <vPortValidateInterruptPriority>
    __asm volatile
 8000f3e:	f3ef 8211 	mrs	r2, BASEPRI
 8000f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f46:	f383 8811 	msr	BASEPRI, r3
 8000f4a:	f3bf 8f6f 	isb	sy
 8000f4e:	f3bf 8f4f 	dsb	sy
 8000f52:	613a      	str	r2, [r7, #16]
 8000f54:	60fb      	str	r3, [r7, #12]
    return ulOriginalBASEPRI;
 8000f56:	693b      	ldr	r3, [r7, #16]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8000f58:	627b      	str	r3, [r7, #36]	; 0x24
    {
        /* Cannot block in an ISR, so check there is data available. */
        if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d00c      	beq.n	8000f7c <xQueuePeekFromISR+0xb8>
        {
            traceQUEUE_PEEK_FROM_ISR( pxQueue );

            /* Remember the read position so it can be reset as nothing is
             * actually being removed from the queue. */
            pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8000f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	623b      	str	r3, [r7, #32]
            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000f68:	6839      	ldr	r1, [r7, #0]
 8000f6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8000f6c:	f001 f925 	bl	80021ba <prvCopyDataFromQueue>
            pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8000f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f72:	6a3a      	ldr	r2, [r7, #32]
 8000f74:	60da      	str	r2, [r3, #12]

            xReturn = pdPASS;
 8000f76:	2301      	movs	r3, #1
 8000f78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f7a:	e001      	b.n	8000f80 <xQueuePeekFromISR+0xbc>
        }
        else
        {
            xReturn = pdFAIL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f82:	60bb      	str	r3, [r7, #8]
    __asm volatile
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	f383 8811 	msr	BASEPRI, r3
}
 8000f8a:	bf00      	nop
            traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8000f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3730      	adds	r7, #48	; 0x30
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}

08000f96 <xQueueReceive>:
{
 8000f96:	b580      	push	{r7, lr}
 8000f98:	b08c      	sub	sp, #48	; 0x30
 8000f9a:	af00      	add	r7, sp, #0
 8000f9c:	60f8      	str	r0, [r7, #12]
 8000f9e:	60b9      	str	r1, [r7, #8]
 8000fa0:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
    Queue_t * const pxQueue = xQueue;
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	62bb      	str	r3, [r7, #40]	; 0x28
    configASSERT( ( pxQueue ) );
 8000faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d10a      	bne.n	8000fc6 <xQueueReceive+0x30>
    __asm volatile
 8000fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fb4:	f383 8811 	msr	BASEPRI, r3
 8000fb8:	f3bf 8f6f 	isb	sy
 8000fbc:	f3bf 8f4f 	dsb	sy
 8000fc0:	623b      	str	r3, [r7, #32]
}
 8000fc2:	bf00      	nop
 8000fc4:	e7fe      	b.n	8000fc4 <xQueueReceive+0x2e>
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d103      	bne.n	8000fd4 <xQueueReceive+0x3e>
 8000fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d101      	bne.n	8000fd8 <xQueueReceive+0x42>
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	e000      	b.n	8000fda <xQueueReceive+0x44>
 8000fd8:	2300      	movs	r3, #0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d10a      	bne.n	8000ff4 <xQueueReceive+0x5e>
    __asm volatile
 8000fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fe2:	f383 8811 	msr	BASEPRI, r3
 8000fe6:	f3bf 8f6f 	isb	sy
 8000fea:	f3bf 8f4f 	dsb	sy
 8000fee:	61fb      	str	r3, [r7, #28]
}
 8000ff0:	bf00      	nop
 8000ff2:	e7fe      	b.n	8000ff2 <xQueueReceive+0x5c>
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000ff4:	f004 fbe2 	bl	80057bc <xTaskGetSchedulerState>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d102      	bne.n	8001004 <xQueueReceive+0x6e>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d101      	bne.n	8001008 <xQueueReceive+0x72>
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <xQueueReceive+0x74>
 8001008:	2300      	movs	r3, #0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d10a      	bne.n	8001024 <xQueueReceive+0x8e>
    __asm volatile
 800100e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001012:	f383 8811 	msr	BASEPRI, r3
 8001016:	f3bf 8f6f 	isb	sy
 800101a:	f3bf 8f4f 	dsb	sy
 800101e:	61bb      	str	r3, [r7, #24]
}
 8001020:	bf00      	nop
 8001022:	e7fe      	b.n	8001022 <xQueueReceive+0x8c>
        taskENTER_CRITICAL();
 8001024:	f008 fef4 	bl	8009e10 <vPortEnterCritical>
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800102a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001030:	2b00      	cmp	r3, #0
 8001032:	d01f      	beq.n	8001074 <xQueueReceive+0xde>
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001038:	f001 f8bf 	bl	80021ba <prvCopyDataFromQueue>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800103c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103e:	1e5a      	subs	r2, r3, #1
 8001040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001042:	639a      	str	r2, [r3, #56]	; 0x38
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001046:	691b      	ldr	r3, [r3, #16]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00f      	beq.n	800106c <xQueueReceive+0xd6>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800104c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800104e:	3310      	adds	r3, #16
 8001050:	4618      	mov	r0, r3
 8001052:	f004 f929 	bl	80052a8 <xTaskRemoveFromEventList>
 8001056:	4603      	mov	r3, r0
 8001058:	2b00      	cmp	r3, #0
 800105a:	d007      	beq.n	800106c <xQueueReceive+0xd6>
                        queueYIELD_IF_USING_PREEMPTION();
 800105c:	4b3c      	ldr	r3, [pc, #240]	; (8001150 <xQueueReceive+0x1ba>)
 800105e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	f3bf 8f4f 	dsb	sy
 8001068:	f3bf 8f6f 	isb	sy
                taskEXIT_CRITICAL();
 800106c:	f008 feee 	bl	8009e4c <vPortExitCritical>
                return pdPASS;
 8001070:	2301      	movs	r3, #1
 8001072:	e069      	b.n	8001148 <xQueueReceive+0x1b2>
                if( xTicksToWait == ( TickType_t ) 0 )
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d103      	bne.n	8001082 <xQueueReceive+0xec>
                    taskEXIT_CRITICAL();
 800107a:	f008 fee7 	bl	8009e4c <vPortExitCritical>
                    return errQUEUE_EMPTY;
 800107e:	2300      	movs	r3, #0
 8001080:	e062      	b.n	8001148 <xQueueReceive+0x1b2>
                else if( xEntryTimeSet == pdFALSE )
 8001082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001084:	2b00      	cmp	r3, #0
 8001086:	d106      	bne.n	8001096 <xQueueReceive+0x100>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001088:	f107 0310 	add.w	r3, r7, #16
 800108c:	4618      	mov	r0, r3
 800108e:	f004 fe05 	bl	8005c9c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001092:	2301      	movs	r3, #1
 8001094:	62fb      	str	r3, [r7, #44]	; 0x2c
        taskEXIT_CRITICAL();
 8001096:	f008 fed9 	bl	8009e4c <vPortExitCritical>
        vTaskSuspendAll();
 800109a:	f002 fef9 	bl	8003e90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800109e:	f008 feb7 	bl	8009e10 <vPortEnterCritical>
 80010a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010ae:	d103      	bne.n	80010b8 <xQueueReceive+0x122>
 80010b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80010b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80010be:	b25b      	sxtb	r3, r3
 80010c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010c4:	d103      	bne.n	80010ce <xQueueReceive+0x138>
 80010c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80010ce:	f008 febd 	bl	8009e4c <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80010d2:	1d3a      	adds	r2, r7, #4
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	4611      	mov	r1, r2
 80010da:	4618      	mov	r0, r3
 80010dc:	f003 fe5c 	bl	8004d98 <xTaskCheckForTimeOut>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d123      	bne.n	800112e <xQueueReceive+0x198>
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80010e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80010e8:	f000 ffcf 	bl	800208a <prvIsQueueEmpty>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d017      	beq.n	8001122 <xQueueReceive+0x18c>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80010f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010f4:	3324      	adds	r3, #36	; 0x24
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	4611      	mov	r1, r2
 80010fa:	4618      	mov	r0, r3
 80010fc:	f004 f80e 	bl	800511c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001100:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001102:	f000 ff70 	bl	8001fe6 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8001106:	f002 fed1 	bl	8003eac <xTaskResumeAll>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d189      	bne.n	8001024 <xQueueReceive+0x8e>
                    portYIELD_WITHIN_API();
 8001110:	4b0f      	ldr	r3, [pc, #60]	; (8001150 <xQueueReceive+0x1ba>)
 8001112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	f3bf 8f4f 	dsb	sy
 800111c:	f3bf 8f6f 	isb	sy
 8001120:	e780      	b.n	8001024 <xQueueReceive+0x8e>
                prvUnlockQueue( pxQueue );
 8001122:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001124:	f000 ff5f 	bl	8001fe6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001128:	f002 fec0 	bl	8003eac <xTaskResumeAll>
 800112c:	e77a      	b.n	8001024 <xQueueReceive+0x8e>
            prvUnlockQueue( pxQueue );
 800112e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001130:	f000 ff59 	bl	8001fe6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001134:	f002 feba 	bl	8003eac <xTaskResumeAll>
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001138:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800113a:	f000 ffa6 	bl	800208a <prvIsQueueEmpty>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	f43f af6f 	beq.w	8001024 <xQueueReceive+0x8e>
                return errQUEUE_EMPTY;
 8001146:	2300      	movs	r3, #0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3730      	adds	r7, #48	; 0x30
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	e000ed04 	.word	0xe000ed04

08001154 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d10a      	bne.n	8001178 <uxQueueMessagesWaiting+0x24>
    __asm volatile
 8001162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001166:	f383 8811 	msr	BASEPRI, r3
 800116a:	f3bf 8f6f 	isb	sy
 800116e:	f3bf 8f4f 	dsb	sy
 8001172:	60bb      	str	r3, [r7, #8]
}
 8001174:	bf00      	nop
 8001176:	e7fe      	b.n	8001176 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8001178:	f008 fe4a 	bl	8009e10 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001180:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8001182:	f008 fe63 	bl	8009e4c <vPortExitCritical>

    return uxReturn;
 8001186:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8001188:	4618      	mov	r0, r3
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;
    Queue_t * const pxQueue = xQueue;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	617b      	str	r3, [r7, #20]

    configASSERT( pxQueue );
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10a      	bne.n	80011b8 <uxQueueSpacesAvailable+0x28>
    __asm volatile
 80011a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011a6:	f383 8811 	msr	BASEPRI, r3
 80011aa:	f3bf 8f6f 	isb	sy
 80011ae:	f3bf 8f4f 	dsb	sy
 80011b2:	60fb      	str	r3, [r7, #12]
}
 80011b4:	bf00      	nop
 80011b6:	e7fe      	b.n	80011b6 <uxQueueSpacesAvailable+0x26>

    taskENTER_CRITICAL();
 80011b8:	f008 fe2a 	bl	8009e10 <vPortEnterCritical>
    {
        uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	613b      	str	r3, [r7, #16]
    }
    taskEXIT_CRITICAL();
 80011c8:	f008 fe40 	bl	8009e4c <vPortExitCritical>

    return uxReturn;
 80011cc:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80011ce:	4618      	mov	r0, r3
 80011d0:	3718      	adds	r7, #24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <vQueueDelete>:
    return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b084      	sub	sp, #16
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d10a      	bne.n	80011fe <vQueueDelete+0x28>
    __asm volatile
 80011e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ec:	f383 8811 	msr	BASEPRI, r3
 80011f0:	f3bf 8f6f 	isb	sy
 80011f4:	f3bf 8f4f 	dsb	sy
 80011f8:	60bb      	str	r3, [r7, #8]
}
 80011fa:	bf00      	nop
 80011fc:	e7fe      	b.n	80011fc <vQueueDelete+0x26>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
        {
            vQueueUnregisterQueue( pxQueue );
 80011fe:	68f8      	ldr	r0, [r7, #12]
 8001200:	f000 fcea 	bl	8001bd8 <vQueueUnregisterQueue>
        }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
        {
            /* The queue could have been allocated statically or dynamically, so
             * check before attempting to free the memory. */
            if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800120a:	2b00      	cmp	r3, #0
 800120c:	d102      	bne.n	8001214 <vQueueDelete+0x3e>
            {
                vPortFree( pxQueue );
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	f006 fa38 	bl	8007684 <vPortFree>
            /* The queue must have been statically allocated, so is not going to be
             * deleted.  Avoid compiler warnings about the unused parameter. */
            ( void ) pxQueue;
        }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <xQueueGenericSendFromISR>:
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b090      	sub	sp, #64	; 0x40
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	607a      	str	r2, [r7, #4]
 8001228:	603b      	str	r3, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	63bb      	str	r3, [r7, #56]	; 0x38
    configASSERT( pxQueue );
 800122e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001230:	2b00      	cmp	r3, #0
 8001232:	d10a      	bne.n	800124a <xQueueGenericSendFromISR+0x2e>
    __asm volatile
 8001234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001238:	f383 8811 	msr	BASEPRI, r3
 800123c:	f3bf 8f6f 	isb	sy
 8001240:	f3bf 8f4f 	dsb	sy
 8001244:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8001246:	bf00      	nop
 8001248:	e7fe      	b.n	8001248 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d103      	bne.n	8001258 <xQueueGenericSendFromISR+0x3c>
 8001250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <xQueueGenericSendFromISR+0x40>
 8001258:	2301      	movs	r3, #1
 800125a:	e000      	b.n	800125e <xQueueGenericSendFromISR+0x42>
 800125c:	2300      	movs	r3, #0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10a      	bne.n	8001278 <xQueueGenericSendFromISR+0x5c>
    __asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
}
 8001274:	bf00      	nop
 8001276:	e7fe      	b.n	8001276 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	2b02      	cmp	r3, #2
 800127c:	d103      	bne.n	8001286 <xQueueGenericSendFromISR+0x6a>
 800127e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001282:	2b01      	cmp	r3, #1
 8001284:	d101      	bne.n	800128a <xQueueGenericSendFromISR+0x6e>
 8001286:	2301      	movs	r3, #1
 8001288:	e000      	b.n	800128c <xQueueGenericSendFromISR+0x70>
 800128a:	2300      	movs	r3, #0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d10a      	bne.n	80012a6 <xQueueGenericSendFromISR+0x8a>
    __asm volatile
 8001290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001294:	f383 8811 	msr	BASEPRI, r3
 8001298:	f3bf 8f6f 	isb	sy
 800129c:	f3bf 8f4f 	dsb	sy
 80012a0:	623b      	str	r3, [r7, #32]
}
 80012a2:	bf00      	nop
 80012a4:	e7fe      	b.n	80012a4 <xQueueGenericSendFromISR+0x88>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80012a6:	f008 fe45 	bl	8009f34 <vPortValidateInterruptPriority>
    __asm volatile
 80012aa:	f3ef 8211 	mrs	r2, BASEPRI
 80012ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012b2:	f383 8811 	msr	BASEPRI, r3
 80012b6:	f3bf 8f6f 	isb	sy
 80012ba:	f3bf 8f4f 	dsb	sy
 80012be:	61fa      	str	r2, [r7, #28]
 80012c0:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 80012c2:	69fb      	ldr	r3, [r7, #28]
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80012c4:	637b      	str	r3, [r7, #52]	; 0x34
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80012c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80012ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d302      	bcc.n	80012d8 <xQueueGenericSendFromISR+0xbc>
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d13e      	bne.n	8001356 <xQueueGenericSendFromISR+0x13a>
            const int8_t cTxLock = pxQueue->cTxLock;
 80012d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80012de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80012e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012e6:	62fb      	str	r3, [r7, #44]	; 0x2c
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	68b9      	ldr	r1, [r7, #8]
 80012ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80012ee:	f000 fefa 	bl	80020e6 <prvCopyDataToQueue>
            if( cTxLock == queueUNLOCKED )
 80012f2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80012f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80012fa:	d112      	bne.n	8001322 <xQueueGenericSendFromISR+0x106>
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80012fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001300:	2b00      	cmp	r3, #0
 8001302:	d025      	beq.n	8001350 <xQueueGenericSendFromISR+0x134>
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001306:	3324      	adds	r3, #36	; 0x24
 8001308:	4618      	mov	r0, r3
 800130a:	f003 ffcd 	bl	80052a8 <xTaskRemoveFromEventList>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d01d      	beq.n	8001350 <xQueueGenericSendFromISR+0x134>
                                if( pxHigherPriorityTaskWoken != NULL )
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d01a      	beq.n	8001350 <xQueueGenericSendFromISR+0x134>
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2201      	movs	r2, #1
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	e016      	b.n	8001350 <xQueueGenericSendFromISR+0x134>
                configASSERT( cTxLock != queueINT8_MAX );
 8001322:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001326:	2b7f      	cmp	r3, #127	; 0x7f
 8001328:	d10a      	bne.n	8001340 <xQueueGenericSendFromISR+0x124>
    __asm volatile
 800132a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800132e:	f383 8811 	msr	BASEPRI, r3
 8001332:	f3bf 8f6f 	isb	sy
 8001336:	f3bf 8f4f 	dsb	sy
 800133a:	617b      	str	r3, [r7, #20]
}
 800133c:	bf00      	nop
 800133e:	e7fe      	b.n	800133e <xQueueGenericSendFromISR+0x122>
                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001340:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001344:	3301      	adds	r3, #1
 8001346:	b2db      	uxtb	r3, r3
 8001348:	b25a      	sxtb	r2, r3
 800134a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800134c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            xReturn = pdPASS;
 8001350:	2301      	movs	r3, #1
 8001352:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8001354:	e001      	b.n	800135a <xQueueGenericSendFromISR+0x13e>
            xReturn = errQUEUE_FULL;
 8001356:	2300      	movs	r3, #0
 8001358:	63fb      	str	r3, [r7, #60]	; 0x3c
 800135a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800135c:	613b      	str	r3, [r7, #16]
    __asm volatile
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	f383 8811 	msr	BASEPRI, r3
}
 8001364:	bf00      	nop
    return xReturn;
 8001366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8001368:	4618      	mov	r0, r3
 800136a:	3740      	adds	r7, #64	; 0x40
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <xQueueGiveFromISR>:
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b08e      	sub	sp, #56	; 0x38
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	633b      	str	r3, [r7, #48]	; 0x30
    configASSERT( pxQueue );
 800137e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001380:	2b00      	cmp	r3, #0
 8001382:	d10a      	bne.n	800139a <xQueueGiveFromISR+0x2a>
    __asm volatile
 8001384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001388:	f383 8811 	msr	BASEPRI, r3
 800138c:	f3bf 8f6f 	isb	sy
 8001390:	f3bf 8f4f 	dsb	sy
 8001394:	623b      	str	r3, [r7, #32]
}
 8001396:	bf00      	nop
 8001398:	e7fe      	b.n	8001398 <xQueueGiveFromISR+0x28>
    configASSERT( pxQueue->uxItemSize == 0 );
 800139a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800139c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d00a      	beq.n	80013b8 <xQueueGiveFromISR+0x48>
    __asm volatile
 80013a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013a6:	f383 8811 	msr	BASEPRI, r3
 80013aa:	f3bf 8f6f 	isb	sy
 80013ae:	f3bf 8f4f 	dsb	sy
 80013b2:	61fb      	str	r3, [r7, #28]
}
 80013b4:	bf00      	nop
 80013b6:	e7fe      	b.n	80013b6 <xQueueGiveFromISR+0x46>
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80013b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d103      	bne.n	80013c8 <xQueueGiveFromISR+0x58>
 80013c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <xQueueGiveFromISR+0x5c>
 80013c8:	2301      	movs	r3, #1
 80013ca:	e000      	b.n	80013ce <xQueueGiveFromISR+0x5e>
 80013cc:	2300      	movs	r3, #0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d10a      	bne.n	80013e8 <xQueueGiveFromISR+0x78>
    __asm volatile
 80013d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013d6:	f383 8811 	msr	BASEPRI, r3
 80013da:	f3bf 8f6f 	isb	sy
 80013de:	f3bf 8f4f 	dsb	sy
 80013e2:	61bb      	str	r3, [r7, #24]
}
 80013e4:	bf00      	nop
 80013e6:	e7fe      	b.n	80013e6 <xQueueGiveFromISR+0x76>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80013e8:	f008 fda4 	bl	8009f34 <vPortValidateInterruptPriority>
    __asm volatile
 80013ec:	f3ef 8211 	mrs	r2, BASEPRI
 80013f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80013f4:	f383 8811 	msr	BASEPRI, r3
 80013f8:	f3bf 8f6f 	isb	sy
 80013fc:	f3bf 8f4f 	dsb	sy
 8001400:	617a      	str	r2, [r7, #20]
 8001402:	613b      	str	r3, [r7, #16]
    return ulOriginalBASEPRI;
 8001404:	697b      	ldr	r3, [r7, #20]
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800140a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
        if( uxMessagesWaiting < pxQueue->uxLength )
 800140e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001412:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001414:	429a      	cmp	r2, r3
 8001416:	d23a      	bcs.n	800148e <xQueueGiveFromISR+0x11e>
            const int8_t cTxLock = pxQueue->cTxLock;
 8001418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800141a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800141e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8001422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001424:	1c5a      	adds	r2, r3, #1
 8001426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001428:	639a      	str	r2, [r3, #56]	; 0x38
            if( cTxLock == queueUNLOCKED )
 800142a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800142e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001432:	d112      	bne.n	800145a <xQueueGiveFromISR+0xea>
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001438:	2b00      	cmp	r3, #0
 800143a:	d025      	beq.n	8001488 <xQueueGiveFromISR+0x118>
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800143c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800143e:	3324      	adds	r3, #36	; 0x24
 8001440:	4618      	mov	r0, r3
 8001442:	f003 ff31 	bl	80052a8 <xTaskRemoveFromEventList>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d01d      	beq.n	8001488 <xQueueGiveFromISR+0x118>
                                if( pxHigherPriorityTaskWoken != NULL )
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d01a      	beq.n	8001488 <xQueueGiveFromISR+0x118>
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	2201      	movs	r2, #1
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	e016      	b.n	8001488 <xQueueGiveFromISR+0x118>
                configASSERT( cTxLock != queueINT8_MAX );
 800145a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800145e:	2b7f      	cmp	r3, #127	; 0x7f
 8001460:	d10a      	bne.n	8001478 <xQueueGiveFromISR+0x108>
    __asm volatile
 8001462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001466:	f383 8811 	msr	BASEPRI, r3
 800146a:	f3bf 8f6f 	isb	sy
 800146e:	f3bf 8f4f 	dsb	sy
 8001472:	60fb      	str	r3, [r7, #12]
}
 8001474:	bf00      	nop
 8001476:	e7fe      	b.n	8001476 <xQueueGiveFromISR+0x106>
                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001478:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800147c:	3301      	adds	r3, #1
 800147e:	b2db      	uxtb	r3, r3
 8001480:	b25a      	sxtb	r2, r3
 8001482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001484:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            xReturn = pdPASS;
 8001488:	2301      	movs	r3, #1
 800148a:	637b      	str	r3, [r7, #52]	; 0x34
 800148c:	e001      	b.n	8001492 <xQueueGiveFromISR+0x122>
            xReturn = errQUEUE_FULL;
 800148e:	2300      	movs	r3, #0
 8001490:	637b      	str	r3, [r7, #52]	; 0x34
 8001492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001494:	60bb      	str	r3, [r7, #8]
    __asm volatile
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	f383 8811 	msr	BASEPRI, r3
}
 800149c:	bf00      	nop
    return xReturn;
 800149e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3738      	adds	r7, #56	; 0x38
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <xQueueReceiveFromISR>:
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b090      	sub	sp, #64	; 0x40
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	63bb      	str	r3, [r7, #56]	; 0x38
    configASSERT( pxQueue );
 80014b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d10a      	bne.n	80014d4 <xQueueReceiveFromISR+0x2c>
    __asm volatile
 80014be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014c2:	f383 8811 	msr	BASEPRI, r3
 80014c6:	f3bf 8f6f 	isb	sy
 80014ca:	f3bf 8f4f 	dsb	sy
 80014ce:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80014d0:	bf00      	nop
 80014d2:	e7fe      	b.n	80014d2 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d103      	bne.n	80014e2 <xQueueReceiveFromISR+0x3a>
 80014da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <xQueueReceiveFromISR+0x3e>
 80014e2:	2301      	movs	r3, #1
 80014e4:	e000      	b.n	80014e8 <xQueueReceiveFromISR+0x40>
 80014e6:	2300      	movs	r3, #0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d10a      	bne.n	8001502 <xQueueReceiveFromISR+0x5a>
    __asm volatile
 80014ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014f0:	f383 8811 	msr	BASEPRI, r3
 80014f4:	f3bf 8f6f 	isb	sy
 80014f8:	f3bf 8f4f 	dsb	sy
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80014fe:	bf00      	nop
 8001500:	e7fe      	b.n	8001500 <xQueueReceiveFromISR+0x58>
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001502:	f008 fd17 	bl	8009f34 <vPortValidateInterruptPriority>
    __asm volatile
 8001506:	f3ef 8211 	mrs	r2, BASEPRI
 800150a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800150e:	f383 8811 	msr	BASEPRI, r3
 8001512:	f3bf 8f6f 	isb	sy
 8001516:	f3bf 8f4f 	dsb	sy
 800151a:	623a      	str	r2, [r7, #32]
 800151c:	61fb      	str	r3, [r7, #28]
    return ulOriginalBASEPRI;
 800151e:	6a3b      	ldr	r3, [r7, #32]
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001520:	637b      	str	r3, [r7, #52]	; 0x34
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001526:	633b      	str	r3, [r7, #48]	; 0x30
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800152a:	2b00      	cmp	r3, #0
 800152c:	d03e      	beq.n	80015ac <xQueueReceiveFromISR+0x104>
            const int8_t cRxLock = pxQueue->cRxLock;
 800152e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001530:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001534:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001538:	68b9      	ldr	r1, [r7, #8]
 800153a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800153c:	f000 fe3d 	bl	80021ba <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001542:	1e5a      	subs	r2, r3, #1
 8001544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001546:	639a      	str	r2, [r3, #56]	; 0x38
            if( cRxLock == queueUNLOCKED )
 8001548:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800154c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001550:	d112      	bne.n	8001578 <xQueueReceiveFromISR+0xd0>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d025      	beq.n	80015a6 <xQueueReceiveFromISR+0xfe>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800155a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800155c:	3310      	adds	r3, #16
 800155e:	4618      	mov	r0, r3
 8001560:	f003 fea2 	bl	80052a8 <xTaskRemoveFromEventList>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d01d      	beq.n	80015a6 <xQueueReceiveFromISR+0xfe>
                        if( pxHigherPriorityTaskWoken != NULL )
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d01a      	beq.n	80015a6 <xQueueReceiveFromISR+0xfe>
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	2201      	movs	r2, #1
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	e016      	b.n	80015a6 <xQueueReceiveFromISR+0xfe>
                configASSERT( cRxLock != queueINT8_MAX );
 8001578:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800157c:	2b7f      	cmp	r3, #127	; 0x7f
 800157e:	d10a      	bne.n	8001596 <xQueueReceiveFromISR+0xee>
    __asm volatile
 8001580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001584:	f383 8811 	msr	BASEPRI, r3
 8001588:	f3bf 8f6f 	isb	sy
 800158c:	f3bf 8f4f 	dsb	sy
 8001590:	61bb      	str	r3, [r7, #24]
}
 8001592:	bf00      	nop
 8001594:	e7fe      	b.n	8001594 <xQueueReceiveFromISR+0xec>
                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8001596:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800159a:	3301      	adds	r3, #1
 800159c:	b2db      	uxtb	r3, r3
 800159e:	b25a      	sxtb	r2, r3
 80015a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            xReturn = pdPASS;
 80015a6:	2301      	movs	r3, #1
 80015a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015aa:	e001      	b.n	80015b0 <xQueueReceiveFromISR+0x108>
            xReturn = pdFAIL;
 80015ac:	2300      	movs	r3, #0
 80015ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80015b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015b2:	617b      	str	r3, [r7, #20]
    __asm volatile
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	f383 8811 	msr	BASEPRI, r3
}
 80015ba:	bf00      	nop
    return xReturn;
 80015bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3740      	adds	r7, #64	; 0x40
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <xQueueIsQueueEmptyFromISR>:
    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
 80015c6:	b480      	push	{r7}
 80015c8:	b087      	sub	sp, #28
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d10a      	bne.n	80015ee <xQueueIsQueueEmptyFromISR+0x28>
    __asm volatile
 80015d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015dc:	f383 8811 	msr	BASEPRI, r3
 80015e0:	f3bf 8f6f 	isb	sy
 80015e4:	f3bf 8f4f 	dsb	sy
 80015e8:	60fb      	str	r3, [r7, #12]
}
 80015ea:	bf00      	nop
 80015ec:	e7fe      	b.n	80015ec <xQueueIsQueueEmptyFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d102      	bne.n	80015fc <xQueueIsQueueEmptyFromISR+0x36>
    {
        xReturn = pdTRUE;
 80015f6:	2301      	movs	r3, #1
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	e001      	b.n	8001600 <xQueueIsQueueEmptyFromISR+0x3a>
    }
    else
    {
        xReturn = pdFALSE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8001600:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8001602:	4618      	mov	r0, r3
 8001604:	371c      	adds	r7, #28
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr

0800160e <xQueueIsQueueFullFromISR>:
    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 800160e:	b480      	push	{r7}
 8001610:	b087      	sub	sp, #28
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d10a      	bne.n	8001636 <xQueueIsQueueFullFromISR+0x28>
    __asm volatile
 8001620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001624:	f383 8811 	msr	BASEPRI, r3
 8001628:	f3bf 8f6f 	isb	sy
 800162c:	f3bf 8f4f 	dsb	sy
 8001630:	60fb      	str	r3, [r7, #12]
}
 8001632:	bf00      	nop
 8001634:	e7fe      	b.n	8001634 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800163e:	429a      	cmp	r2, r3
 8001640:	d102      	bne.n	8001648 <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 8001642:	2301      	movs	r3, #1
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	e001      	b.n	800164c <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 8001648:	2300      	movs	r3, #0
 800164a:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800164c:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800164e:	4618      	mov	r0, r3
 8001650:	371c      	adds	r7, #28
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <uxQueueMessagesWaitingFromISR>:
{
 800165a:	b480      	push	{r7}
 800165c:	b087      	sub	sp, #28
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	617b      	str	r3, [r7, #20]
    configASSERT( pxQueue );
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10a      	bne.n	8001682 <uxQueueMessagesWaitingFromISR+0x28>
    __asm volatile
 800166c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001670:	f383 8811 	msr	BASEPRI, r3
 8001674:	f3bf 8f6f 	isb	sy
 8001678:	f3bf 8f4f 	dsb	sy
 800167c:	60fb      	str	r3, [r7, #12]
}
 800167e:	bf00      	nop
 8001680:	e7fe      	b.n	8001680 <uxQueueMessagesWaitingFromISR+0x26>
    uxReturn = pxQueue->uxMessagesWaiting;
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001686:	613b      	str	r3, [r7, #16]
    return uxReturn;
 8001688:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800168a:	4618      	mov	r0, r3
 800168c:	371c      	adds	r7, #28
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <xQueueCreateMutex>:
    {
 8001696:	b580      	push	{r7, lr}
 8001698:	b086      	sub	sp, #24
 800169a:	af00      	add	r7, sp, #0
 800169c:	4603      	mov	r3, r0
 800169e:	71fb      	strb	r3, [r7, #7]
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80016a0:	2301      	movs	r3, #1
 80016a2:	617b      	str	r3, [r7, #20]
 80016a4:	2300      	movs	r3, #0
 80016a6:	613b      	str	r3, [r7, #16]
        xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	461a      	mov	r2, r3
 80016ac:	6939      	ldr	r1, [r7, #16]
 80016ae:	6978      	ldr	r0, [r7, #20]
 80016b0:	f000 fafe 	bl	8001cb0 <xQueueGenericCreate>
 80016b4:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80016b6:	68f8      	ldr	r0, [r7, #12]
 80016b8:	f000 fdc8 	bl	800224c <prvInitialiseMutex>
        return xNewQueue;
 80016bc:	68fb      	ldr	r3, [r7, #12]
    }
 80016be:	4618      	mov	r0, r3
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <xQueueCreateMutexStatic>:
    {
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b088      	sub	sp, #32
 80016ca:	af02      	add	r7, sp, #8
 80016cc:	4603      	mov	r3, r0
 80016ce:	6039      	str	r1, [r7, #0]
 80016d0:	71fb      	strb	r3, [r7, #7]
        const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80016d2:	2301      	movs	r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
        xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	9300      	str	r3, [sp, #0]
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	2200      	movs	r2, #0
 80016e2:	6939      	ldr	r1, [r7, #16]
 80016e4:	6978      	ldr	r0, [r7, #20]
 80016e6:	f000 fb35 	bl	8001d54 <xQueueGenericCreateStatic>
 80016ea:	60f8      	str	r0, [r7, #12]
        prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	f000 fdad 	bl	800224c <prvInitialiseMutex>
        return xNewQueue;
 80016f2:	68fb      	ldr	r3, [r7, #12]
    }
 80016f4:	4618      	mov	r0, r3
 80016f6:	3718      	adds	r7, #24
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <xQueueCreateCountingSemaphore>:
    {
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle = NULL;
 8001706:	2300      	movs	r3, #0
 8001708:	60fb      	str	r3, [r7, #12]
        if( ( uxMaxCount != 0 ) &&
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d010      	beq.n	8001732 <xQueueCreateCountingSemaphore+0x36>
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	429a      	cmp	r2, r3
 8001716:	d80c      	bhi.n	8001732 <xQueueCreateCountingSemaphore+0x36>
            xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8001718:	2202      	movs	r2, #2
 800171a:	2100      	movs	r1, #0
 800171c:	6878      	ldr	r0, [r7, #4]
 800171e:	f000 fac7 	bl	8001cb0 <xQueueGenericCreate>
 8001722:	60f8      	str	r0, [r7, #12]
            if( xHandle != NULL )
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d011      	beq.n	800174e <xQueueCreateCountingSemaphore+0x52>
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	683a      	ldr	r2, [r7, #0]
 800172e:	639a      	str	r2, [r3, #56]	; 0x38
            if( xHandle != NULL )
 8001730:	e00d      	b.n	800174e <xQueueCreateCountingSemaphore+0x52>
            configASSERT( xHandle );
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d10a      	bne.n	800174e <xQueueCreateCountingSemaphore+0x52>
    __asm volatile
 8001738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800173c:	f383 8811 	msr	BASEPRI, r3
 8001740:	f3bf 8f6f 	isb	sy
 8001744:	f3bf 8f4f 	dsb	sy
 8001748:	60bb      	str	r3, [r7, #8]
}
 800174a:	bf00      	nop
 800174c:	e7fe      	b.n	800174c <xQueueCreateCountingSemaphore+0x50>
        return xHandle;
 800174e:	68fb      	ldr	r3, [r7, #12]
    }
 8001750:	4618      	mov	r0, r3
 8001752:	3710      	adds	r7, #16
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <xQueueCreateCountingSemaphoreStatic>:
    {
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af02      	add	r7, sp, #8
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
        QueueHandle_t xHandle = NULL;
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
        if( ( uxMaxCount != 0 ) &&
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d013      	beq.n	8001796 <xQueueCreateCountingSemaphoreStatic+0x3e>
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	429a      	cmp	r2, r3
 8001774:	d80f      	bhi.n	8001796 <xQueueCreateCountingSemaphoreStatic+0x3e>
            xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8001776:	2302      	movs	r3, #2
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2200      	movs	r2, #0
 800177e:	2100      	movs	r1, #0
 8001780:	68f8      	ldr	r0, [r7, #12]
 8001782:	f000 fae7 	bl	8001d54 <xQueueGenericCreateStatic>
 8001786:	6178      	str	r0, [r7, #20]
            if( xHandle != NULL )
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d011      	beq.n	80017b2 <xQueueCreateCountingSemaphoreStatic+0x5a>
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	68ba      	ldr	r2, [r7, #8]
 8001792:	639a      	str	r2, [r3, #56]	; 0x38
            if( xHandle != NULL )
 8001794:	e00d      	b.n	80017b2 <xQueueCreateCountingSemaphoreStatic+0x5a>
            configASSERT( xHandle );
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d10a      	bne.n	80017b2 <xQueueCreateCountingSemaphoreStatic+0x5a>
    __asm volatile
 800179c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017a0:	f383 8811 	msr	BASEPRI, r3
 80017a4:	f3bf 8f6f 	isb	sy
 80017a8:	f3bf 8f4f 	dsb	sy
 80017ac:	613b      	str	r3, [r7, #16]
}
 80017ae:	bf00      	nop
 80017b0:	e7fe      	b.n	80017b0 <xQueueCreateCountingSemaphoreStatic+0x58>
        return xHandle;
 80017b2:	697b      	ldr	r3, [r7, #20]
    }
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <xQueueSemaphoreTake>:
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08e      	sub	sp, #56	; 0x38
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
 80017c4:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80017c6:	2300      	movs	r3, #0
 80017c8:	637b      	str	r3, [r7, #52]	; 0x34
    Queue_t * const pxQueue = xQueue;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        BaseType_t xInheritanceOccurred = pdFALSE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	633b      	str	r3, [r7, #48]	; 0x30
    configASSERT( ( pxQueue ) );
 80017d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d10a      	bne.n	80017ee <xQueueSemaphoreTake+0x32>
    __asm volatile
 80017d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017dc:	f383 8811 	msr	BASEPRI, r3
 80017e0:	f3bf 8f6f 	isb	sy
 80017e4:	f3bf 8f4f 	dsb	sy
 80017e8:	623b      	str	r3, [r7, #32]
}
 80017ea:	bf00      	nop
 80017ec:	e7fe      	b.n	80017ec <xQueueSemaphoreTake+0x30>
    configASSERT( pxQueue->uxItemSize == 0 );
 80017ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d00a      	beq.n	800180c <xQueueSemaphoreTake+0x50>
    __asm volatile
 80017f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80017fa:	f383 8811 	msr	BASEPRI, r3
 80017fe:	f3bf 8f6f 	isb	sy
 8001802:	f3bf 8f4f 	dsb	sy
 8001806:	61fb      	str	r3, [r7, #28]
}
 8001808:	bf00      	nop
 800180a:	e7fe      	b.n	800180a <xQueueSemaphoreTake+0x4e>
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800180c:	f003 ffd6 	bl	80057bc <xTaskGetSchedulerState>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d102      	bne.n	800181c <xQueueSemaphoreTake+0x60>
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <xQueueSemaphoreTake+0x64>
 800181c:	2301      	movs	r3, #1
 800181e:	e000      	b.n	8001822 <xQueueSemaphoreTake+0x66>
 8001820:	2300      	movs	r3, #0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10a      	bne.n	800183c <xQueueSemaphoreTake+0x80>
    __asm volatile
 8001826:	f04f 0350 	mov.w	r3, #80	; 0x50
 800182a:	f383 8811 	msr	BASEPRI, r3
 800182e:	f3bf 8f6f 	isb	sy
 8001832:	f3bf 8f4f 	dsb	sy
 8001836:	61bb      	str	r3, [r7, #24]
}
 8001838:	bf00      	nop
 800183a:	e7fe      	b.n	800183a <xQueueSemaphoreTake+0x7e>
        taskENTER_CRITICAL();
 800183c:	f008 fae8 	bl	8009e10 <vPortEnterCritical>
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8001840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001844:	62bb      	str	r3, [r7, #40]	; 0x28
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8001846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001848:	2b00      	cmp	r3, #0
 800184a:	d024      	beq.n	8001896 <xQueueSemaphoreTake+0xda>
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800184c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800184e:	1e5a      	subs	r2, r3, #1
 8001850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001852:	639a      	str	r2, [r3, #56]	; 0x38
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d104      	bne.n	8001866 <xQueueSemaphoreTake+0xaa>
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800185c:	f004 fa07 	bl	8005c6e <pvTaskIncrementMutexHeldCount>
 8001860:	4602      	mov	r2, r0
 8001862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001864:	609a      	str	r2, [r3, #8]
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d00f      	beq.n	800188e <xQueueSemaphoreTake+0xd2>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800186e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001870:	3310      	adds	r3, #16
 8001872:	4618      	mov	r0, r3
 8001874:	f003 fd18 	bl	80052a8 <xTaskRemoveFromEventList>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d007      	beq.n	800188e <xQueueSemaphoreTake+0xd2>
                        queueYIELD_IF_USING_PREEMPTION();
 800187e:	4b54      	ldr	r3, [pc, #336]	; (80019d0 <xQueueSemaphoreTake+0x214>)
 8001880:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	f3bf 8f4f 	dsb	sy
 800188a:	f3bf 8f6f 	isb	sy
                taskEXIT_CRITICAL();
 800188e:	f008 fadd 	bl	8009e4c <vPortExitCritical>
                return pdPASS;
 8001892:	2301      	movs	r3, #1
 8001894:	e097      	b.n	80019c6 <xQueueSemaphoreTake+0x20a>
                if( xTicksToWait == ( TickType_t ) 0 )
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d111      	bne.n	80018c0 <xQueueSemaphoreTake+0x104>
                            configASSERT( xInheritanceOccurred == pdFALSE );
 800189c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00a      	beq.n	80018b8 <xQueueSemaphoreTake+0xfc>
    __asm volatile
 80018a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80018a6:	f383 8811 	msr	BASEPRI, r3
 80018aa:	f3bf 8f6f 	isb	sy
 80018ae:	f3bf 8f4f 	dsb	sy
 80018b2:	617b      	str	r3, [r7, #20]
}
 80018b4:	bf00      	nop
 80018b6:	e7fe      	b.n	80018b6 <xQueueSemaphoreTake+0xfa>
                    taskEXIT_CRITICAL();
 80018b8:	f008 fac8 	bl	8009e4c <vPortExitCritical>
                    return errQUEUE_EMPTY;
 80018bc:	2300      	movs	r3, #0
 80018be:	e082      	b.n	80019c6 <xQueueSemaphoreTake+0x20a>
                else if( xEntryTimeSet == pdFALSE )
 80018c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d106      	bne.n	80018d4 <xQueueSemaphoreTake+0x118>
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80018c6:	f107 030c 	add.w	r3, r7, #12
 80018ca:	4618      	mov	r0, r3
 80018cc:	f004 f9e6 	bl	8005c9c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80018d0:	2301      	movs	r3, #1
 80018d2:	637b      	str	r3, [r7, #52]	; 0x34
        taskEXIT_CRITICAL();
 80018d4:	f008 faba 	bl	8009e4c <vPortExitCritical>
        vTaskSuspendAll();
 80018d8:	f002 fada 	bl	8003e90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80018dc:	f008 fa98 	bl	8009e10 <vPortEnterCritical>
 80018e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80018e6:	b25b      	sxtb	r3, r3
 80018e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018ec:	d103      	bne.n	80018f6 <xQueueSemaphoreTake+0x13a>
 80018ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f0:	2200      	movs	r2, #0
 80018f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80018f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80018fc:	b25b      	sxtb	r3, r3
 80018fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001902:	d103      	bne.n	800190c <xQueueSemaphoreTake+0x150>
 8001904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001906:	2200      	movs	r2, #0
 8001908:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800190c:	f008 fa9e 	bl	8009e4c <vPortExitCritical>
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001910:	463a      	mov	r2, r7
 8001912:	f107 030c 	add.w	r3, r7, #12
 8001916:	4611      	mov	r1, r2
 8001918:	4618      	mov	r0, r3
 800191a:	f003 fa3d 	bl	8004d98 <xTaskCheckForTimeOut>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d132      	bne.n	800198a <xQueueSemaphoreTake+0x1ce>
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001924:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001926:	f000 fbb0 	bl	800208a <prvIsQueueEmpty>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d026      	beq.n	800197e <xQueueSemaphoreTake+0x1c2>
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d109      	bne.n	800194c <xQueueSemaphoreTake+0x190>
                            taskENTER_CRITICAL();
 8001938:	f008 fa6a 	bl	8009e10 <vPortEnterCritical>
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800193c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	4618      	mov	r0, r3
 8001942:	f003 ff59 	bl	80057f8 <xTaskPriorityInherit>
 8001946:	6338      	str	r0, [r7, #48]	; 0x30
                            taskEXIT_CRITICAL();
 8001948:	f008 fa80 	bl	8009e4c <vPortExitCritical>
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800194c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800194e:	3324      	adds	r3, #36	; 0x24
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	4611      	mov	r1, r2
 8001954:	4618      	mov	r0, r3
 8001956:	f003 fbe1 	bl	800511c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800195a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800195c:	f000 fb43 	bl	8001fe6 <prvUnlockQueue>
                if( xTaskResumeAll() == pdFALSE )
 8001960:	f002 faa4 	bl	8003eac <xTaskResumeAll>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	f47f af68 	bne.w	800183c <xQueueSemaphoreTake+0x80>
                    portYIELD_WITHIN_API();
 800196c:	4b18      	ldr	r3, [pc, #96]	; (80019d0 <xQueueSemaphoreTake+0x214>)
 800196e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	f3bf 8f4f 	dsb	sy
 8001978:	f3bf 8f6f 	isb	sy
 800197c:	e75e      	b.n	800183c <xQueueSemaphoreTake+0x80>
                prvUnlockQueue( pxQueue );
 800197e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001980:	f000 fb31 	bl	8001fe6 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001984:	f002 fa92 	bl	8003eac <xTaskResumeAll>
 8001988:	e758      	b.n	800183c <xQueueSemaphoreTake+0x80>
            prvUnlockQueue( pxQueue );
 800198a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800198c:	f000 fb2b 	bl	8001fe6 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001990:	f002 fa8c 	bl	8003eac <xTaskResumeAll>
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001994:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001996:	f000 fb78 	bl	800208a <prvIsQueueEmpty>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	f43f af4d 	beq.w	800183c <xQueueSemaphoreTake+0x80>
                        if( xInheritanceOccurred != pdFALSE )
 80019a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00d      	beq.n	80019c4 <xQueueSemaphoreTake+0x208>
                            taskENTER_CRITICAL();
 80019a8:	f008 fa32 	bl	8009e10 <vPortEnterCritical>
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80019ac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80019ae:	f000 fc67 	bl	8002280 <prvGetDisinheritPriorityAfterTimeout>
 80019b2:	6278      	str	r0, [r7, #36]	; 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80019b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b6:	689b      	ldr	r3, [r3, #8]
 80019b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80019ba:	4618      	mov	r0, r3
 80019bc:	f004 f86e 	bl	8005a9c <vTaskPriorityDisinheritAfterTimeout>
                            taskEXIT_CRITICAL();
 80019c0:	f008 fa44 	bl	8009e4c <vPortExitCritical>
                return errQUEUE_EMPTY;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3738      	adds	r7, #56	; 0x38
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	e000ed04 	.word	0xe000ed04

080019d4 <xQueueGetMutexHolder>:
    {
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
        Queue_t * const pxSemaphore = ( Queue_t * ) xSemaphore;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	613b      	str	r3, [r7, #16]
        configASSERT( xSemaphore );
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d10a      	bne.n	80019fc <xQueueGetMutexHolder+0x28>
    __asm volatile
 80019e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019ea:	f383 8811 	msr	BASEPRI, r3
 80019ee:	f3bf 8f6f 	isb	sy
 80019f2:	f3bf 8f4f 	dsb	sy
 80019f6:	60fb      	str	r3, [r7, #12]
}
 80019f8:	bf00      	nop
 80019fa:	e7fe      	b.n	80019fa <xQueueGetMutexHolder+0x26>
        taskENTER_CRITICAL();
 80019fc:	f008 fa08 	bl	8009e10 <vPortEnterCritical>
            if( pxSemaphore->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d103      	bne.n	8001a10 <xQueueGetMutexHolder+0x3c>
                pxReturn = pxSemaphore->u.xSemaphore.xMutexHolder;
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	e001      	b.n	8001a14 <xQueueGetMutexHolder+0x40>
                pxReturn = NULL;
 8001a10:	2300      	movs	r3, #0
 8001a12:	617b      	str	r3, [r7, #20]
        taskEXIT_CRITICAL();
 8001a14:	f008 fa1a 	bl	8009e4c <vPortExitCritical>
        return pxReturn;
 8001a18:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3718      	adds	r7, #24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <xQueueGetMutexHolderFromISR>:
    {
 8001a22:	b480      	push	{r7}
 8001a24:	b085      	sub	sp, #20
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
        configASSERT( xSemaphore );
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d10a      	bne.n	8001a46 <xQueueGetMutexHolderFromISR+0x24>
    __asm volatile
 8001a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a34:	f383 8811 	msr	BASEPRI, r3
 8001a38:	f3bf 8f6f 	isb	sy
 8001a3c:	f3bf 8f4f 	dsb	sy
 8001a40:	60bb      	str	r3, [r7, #8]
}
 8001a42:	bf00      	nop
 8001a44:	e7fe      	b.n	8001a44 <xQueueGetMutexHolderFromISR+0x22>
        if( ( ( Queue_t * ) xSemaphore )->uxQueueType == queueQUEUE_IS_MUTEX )
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d103      	bne.n	8001a56 <xQueueGetMutexHolderFromISR+0x34>
            pxReturn = ( ( Queue_t * ) xSemaphore )->u.xSemaphore.xMutexHolder;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	e001      	b.n	8001a5a <xQueueGetMutexHolderFromISR+0x38>
            pxReturn = NULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
        return pxReturn;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
    } /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <xQueueTakeMutexRecursive>:
    {
 8001a68:	b590      	push	{r4, r7, lr}
 8001a6a:	b087      	sub	sp, #28
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	613b      	str	r3, [r7, #16]
        configASSERT( pxMutex );
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10a      	bne.n	8001a92 <xQueueTakeMutexRecursive+0x2a>
    __asm volatile
 8001a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a80:	f383 8811 	msr	BASEPRI, r3
 8001a84:	f3bf 8f6f 	isb	sy
 8001a88:	f3bf 8f4f 	dsb	sy
 8001a8c:	60fb      	str	r3, [r7, #12]
}
 8001a8e:	bf00      	nop
 8001a90:	e7fe      	b.n	8001a90 <xQueueTakeMutexRecursive+0x28>
        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	689c      	ldr	r4, [r3, #8]
 8001a96:	f003 fe75 	bl	8005784 <xTaskGetCurrentTaskHandle>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	429c      	cmp	r4, r3
 8001a9e:	d107      	bne.n	8001ab0 <xQueueTakeMutexRecursive+0x48>
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	60da      	str	r2, [r3, #12]
            xReturn = pdPASS;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	617b      	str	r3, [r7, #20]
 8001aae:	e00c      	b.n	8001aca <xQueueTakeMutexRecursive+0x62>
            xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8001ab0:	6839      	ldr	r1, [r7, #0]
 8001ab2:	6938      	ldr	r0, [r7, #16]
 8001ab4:	f7ff fe82 	bl	80017bc <xQueueSemaphoreTake>
 8001ab8:	6178      	str	r0, [r7, #20]
            if( xReturn != pdFAIL )
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d004      	beq.n	8001aca <xQueueTakeMutexRecursive+0x62>
                ( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	1c5a      	adds	r2, r3, #1
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	60da      	str	r2, [r3, #12]
        return xReturn;
 8001aca:	697b      	ldr	r3, [r7, #20]
    }
 8001acc:	4618      	mov	r0, r3
 8001ace:	371c      	adds	r7, #28
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd90      	pop	{r4, r7, pc}

08001ad4 <xQueueGiveMutexRecursive>:
    {
 8001ad4:	b590      	push	{r4, r7, lr}
 8001ad6:	b087      	sub	sp, #28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
        Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	613b      	str	r3, [r7, #16]
        configASSERT( pxMutex );
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10a      	bne.n	8001afc <xQueueGiveMutexRecursive+0x28>
    __asm volatile
 8001ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aea:	f383 8811 	msr	BASEPRI, r3
 8001aee:	f3bf 8f6f 	isb	sy
 8001af2:	f3bf 8f4f 	dsb	sy
 8001af6:	60fb      	str	r3, [r7, #12]
}
 8001af8:	bf00      	nop
 8001afa:	e7fe      	b.n	8001afa <xQueueGiveMutexRecursive+0x26>
        if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	689c      	ldr	r4, [r3, #8]
 8001b00:	f003 fe40 	bl	8005784 <xTaskGetCurrentTaskHandle>
 8001b04:	4603      	mov	r3, r0
 8001b06:	429c      	cmp	r4, r3
 8001b08:	d111      	bne.n	8001b2e <xQueueGiveMutexRecursive+0x5a>
            ( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	1e5a      	subs	r2, r3, #1
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	60da      	str	r2, [r3, #12]
            if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d105      	bne.n	8001b28 <xQueueGiveMutexRecursive+0x54>
                ( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2100      	movs	r1, #0
 8001b22:	6938      	ldr	r0, [r7, #16]
 8001b24:	f7fe ffee 	bl	8000b04 <xQueueGenericSend>
            xReturn = pdPASS;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
 8001b2c:	e001      	b.n	8001b32 <xQueueGiveMutexRecursive+0x5e>
            xReturn = pdFAIL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
        return xReturn;
 8001b32:	697b      	ldr	r3, [r7, #20]
    }
 8001b34:	4618      	mov	r0, r3
 8001b36:	371c      	adds	r7, #28
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd90      	pop	{r4, r7, pc}

08001b3c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001b3c:	b480      	push	{r7}
 8001b3e:	b087      	sub	sp, #28
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d10a      	bne.n	8001b62 <vQueueAddToRegistry+0x26>
    __asm volatile
 8001b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b50:	f383 8811 	msr	BASEPRI, r3
 8001b54:	f3bf 8f6f 	isb	sy
 8001b58:	f3bf 8f4f 	dsb	sy
 8001b5c:	60fb      	str	r3, [r7, #12]
}
 8001b5e:	bf00      	nop
 8001b60:	e7fe      	b.n	8001b60 <vQueueAddToRegistry+0x24>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8001b62:	2300      	movs	r3, #0
 8001b64:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d024      	beq.n	8001bb6 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	e01e      	b.n	8001bb0 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001b72:	4a18      	ldr	r2, [pc, #96]	; (8001bd4 <vQueueAddToRegistry+0x98>)
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	00db      	lsls	r3, r3, #3
 8001b78:	4413      	add	r3, r2
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	429a      	cmp	r2, r3
 8001b80:	d105      	bne.n	8001b8e <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4a13      	ldr	r2, [pc, #76]	; (8001bd4 <vQueueAddToRegistry+0x98>)
 8001b88:	4413      	add	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
                    break;
 8001b8c:	e013      	b.n	8001bb6 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d10a      	bne.n	8001baa <vQueueAddToRegistry+0x6e>
 8001b94:	4a0f      	ldr	r2, [pc, #60]	; (8001bd4 <vQueueAddToRegistry+0x98>)
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d104      	bne.n	8001baa <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	00db      	lsls	r3, r3, #3
 8001ba4:	4a0b      	ldr	r2, [pc, #44]	; (8001bd4 <vQueueAddToRegistry+0x98>)
 8001ba6:	4413      	add	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	3301      	adds	r3, #1
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	2b07      	cmp	r3, #7
 8001bb4:	d9dd      	bls.n	8001b72 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d005      	beq.n	8001bc8 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8001bc8:	bf00      	nop
 8001bca:	371c      	adds	r7, #28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	24000000 	.word	0x24000000

08001bd8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        configASSERT( xQueue );
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10a      	bne.n	8001bfc <vQueueUnregisterQueue+0x24>
    __asm volatile
 8001be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bea:	f383 8811 	msr	BASEPRI, r3
 8001bee:	f3bf 8f6f 	isb	sy
 8001bf2:	f3bf 8f4f 	dsb	sy
 8001bf6:	60bb      	str	r3, [r7, #8]
}
 8001bf8:	bf00      	nop
 8001bfa:	e7fe      	b.n	8001bfa <vQueueUnregisterQueue+0x22>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	e016      	b.n	8001c30 <vQueueUnregisterQueue+0x58>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8001c02:	4a10      	ldr	r2, [pc, #64]	; (8001c44 <vQueueUnregisterQueue+0x6c>)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	4413      	add	r3, r2
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d10b      	bne.n	8001c2a <vQueueUnregisterQueue+0x52>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 8001c12:	4a0c      	ldr	r2, [pc, #48]	; (8001c44 <vQueueUnregisterQueue+0x6c>)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2100      	movs	r1, #0
 8001c18:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8001c1c:	4a09      	ldr	r2, [pc, #36]	; (8001c44 <vQueueUnregisterQueue+0x6c>)
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	4413      	add	r3, r2
 8001c24:	2200      	movs	r2, #0
 8001c26:	605a      	str	r2, [r3, #4]
                break;
 8001c28:	e006      	b.n	8001c38 <vQueueUnregisterQueue+0x60>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b07      	cmp	r3, #7
 8001c34:	d9e5      	bls.n	8001c02 <vQueueUnregisterQueue+0x2a>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8001c36:	bf00      	nop
 8001c38:	bf00      	nop
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	24000000 	.word	0x24000000

08001c48 <pcQueueGetName>:
    {
 8001c48:	b480      	push	{r7}
 8001c4a:	b087      	sub	sp, #28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
        const char * pcReturn = NULL; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 8001c50:	2300      	movs	r3, #0
 8001c52:	613b      	str	r3, [r7, #16]
        configASSERT( xQueue );
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d10a      	bne.n	8001c70 <pcQueueGetName+0x28>
    __asm volatile
 8001c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c5e:	f383 8811 	msr	BASEPRI, r3
 8001c62:	f3bf 8f6f 	isb	sy
 8001c66:	f3bf 8f4f 	dsb	sy
 8001c6a:	60fb      	str	r3, [r7, #12]
}
 8001c6c:	bf00      	nop
 8001c6e:	e7fe      	b.n	8001c6e <pcQueueGetName+0x26>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
 8001c74:	e010      	b.n	8001c98 <pcQueueGetName+0x50>
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8001c76:	4a0d      	ldr	r2, [pc, #52]	; (8001cac <pcQueueGetName+0x64>)
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	4413      	add	r3, r2
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d105      	bne.n	8001c92 <pcQueueGetName+0x4a>
                pcReturn = xQueueRegistry[ ux ].pcQueueName;
 8001c86:	4a09      	ldr	r2, [pc, #36]	; (8001cac <pcQueueGetName+0x64>)
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001c8e:	613b      	str	r3, [r7, #16]
                break;
 8001c90:	e005      	b.n	8001c9e <pcQueueGetName+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	3301      	adds	r3, #1
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	2b07      	cmp	r3, #7
 8001c9c:	d9eb      	bls.n	8001c76 <pcQueueGetName+0x2e>
        return pcReturn;
 8001c9e:	693b      	ldr	r3, [r7, #16]
    } /*lint !e818 xQueue cannot be a pointer to const because it is a typedef. */
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	371c      	adds	r7, #28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	24000000 	.word	0x24000000

08001cb0 <xQueueGenericCreate>:
    {
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b08a      	sub	sp, #40	; 0x28
 8001cb4:	af02      	add	r7, sp, #8
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d032      	beq.n	8001d2e <xQueueGenericCreate+0x7e>
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001cc8:	2100      	movs	r1, #0
 8001cca:	68ba      	ldr	r2, [r7, #8]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	fba3 2302 	umull	r2, r3, r3, r2
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d000      	beq.n	8001cd8 <xQueueGenericCreate+0x28>
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d127      	bne.n	8001d2e <xQueueGenericCreate+0x7e>
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001ce6:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001cea:	d820      	bhi.n	8001d2e <xQueueGenericCreate+0x7e>
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	68ba      	ldr	r2, [r7, #8]
 8001cf0:	fb02 f303 	mul.w	r3, r2, r3
 8001cf4:	61bb      	str	r3, [r7, #24]
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	3350      	adds	r3, #80	; 0x50
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f005 fbde 	bl	80074bc <pvPortMalloc>
 8001d00:	61f8      	str	r0, [r7, #28]
            if( pxNewQueue != NULL )
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d020      	beq.n	8001d4a <xQueueGenericCreate+0x9a>
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	3350      	adds	r3, #80	; 0x50
 8001d10:	617b      	str	r3, [r7, #20]
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001d1a:	79fa      	ldrb	r2, [r7, #7]
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	4613      	mov	r3, r2
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	68f8      	ldr	r0, [r7, #12]
 8001d28:	f000 fa6d 	bl	8002206 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001d2c:	e00d      	b.n	8001d4a <xQueueGenericCreate+0x9a>
            configASSERT( pxNewQueue );
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d10a      	bne.n	8001d4a <xQueueGenericCreate+0x9a>
    __asm volatile
 8001d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d38:	f383 8811 	msr	BASEPRI, r3
 8001d3c:	f3bf 8f6f 	isb	sy
 8001d40:	f3bf 8f4f 	dsb	sy
 8001d44:	613b      	str	r3, [r7, #16]
}
 8001d46:	bf00      	nop
 8001d48:	e7fe      	b.n	8001d48 <xQueueGenericCreate+0x98>
        return pxNewQueue;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
    }
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3720      	adds	r7, #32
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <xQueueGenericCreateStatic>:
    {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08c      	sub	sp, #48	; 0x30
 8001d58:	af02      	add	r7, sp, #8
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
 8001d60:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8001d62:	2300      	movs	r3, #0
 8001d64:	627b      	str	r3, [r7, #36]	; 0x24
        configASSERT( pxStaticQueue );
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d10a      	bne.n	8001d82 <xQueueGenericCreateStatic+0x2e>
    __asm volatile
 8001d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d70:	f383 8811 	msr	BASEPRI, r3
 8001d74:	f3bf 8f6f 	isb	sy
 8001d78:	f3bf 8f4f 	dsb	sy
 8001d7c:	623b      	str	r3, [r7, #32]
}
 8001d7e:	bf00      	nop
 8001d80:	e7fe      	b.n	8001d80 <xQueueGenericCreateStatic+0x2c>
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d030      	beq.n	8001dea <xQueueGenericCreateStatic+0x96>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d02d      	beq.n	8001dea <xQueueGenericCreateStatic+0x96>
            ( pxStaticQueue != NULL ) &&
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d002      	beq.n	8001d9a <xQueueGenericCreateStatic+0x46>
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d027      	beq.n	8001dea <xQueueGenericCreateStatic+0x96>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <xQueueGenericCreateStatic+0x52>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d121      	bne.n	8001dea <xQueueGenericCreateStatic+0x96>
                    volatile size_t xSize = sizeof( StaticQueue_t );
 8001da6:	2350      	movs	r3, #80	; 0x50
 8001da8:	617b      	str	r3, [r7, #20]
                    configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	2b50      	cmp	r3, #80	; 0x50
 8001dae:	d00a      	beq.n	8001dc6 <xQueueGenericCreateStatic+0x72>
    __asm volatile
 8001db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001db4:	f383 8811 	msr	BASEPRI, r3
 8001db8:	f3bf 8f6f 	isb	sy
 8001dbc:	f3bf 8f4f 	dsb	sy
 8001dc0:	61fb      	str	r3, [r7, #28]
}
 8001dc2:	bf00      	nop
 8001dc4:	e7fe      	b.n	8001dc4 <xQueueGenericCreateStatic+0x70>
                    ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8001dc6:	697b      	ldr	r3, [r7, #20]
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24
                    pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dce:	2201      	movs	r2, #1
 8001dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001dd4:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	4613      	mov	r3, r2
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	68b9      	ldr	r1, [r7, #8]
 8001de2:	68f8      	ldr	r0, [r7, #12]
 8001de4:	f000 fa0f 	bl	8002206 <prvInitialiseNewQueue>
 8001de8:	e00d      	b.n	8001e06 <xQueueGenericCreateStatic+0xb2>
            configASSERT( pxNewQueue );
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d10a      	bne.n	8001e06 <xQueueGenericCreateStatic+0xb2>
    __asm volatile
 8001df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df4:	f383 8811 	msr	BASEPRI, r3
 8001df8:	f3bf 8f6f 	isb	sy
 8001dfc:	f3bf 8f4f 	dsb	sy
 8001e00:	61bb      	str	r3, [r7, #24]
}
 8001e02:	bf00      	nop
 8001e04:	e7fe      	b.n	8001e04 <xQueueGenericCreateStatic+0xb0>
        return pxNewQueue;
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3728      	adds	r7, #40	; 0x28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001e20:	f007 fff6 	bl	8009e10 <vPortEnterCritical>
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001e2a:	b25b      	sxtb	r3, r3
 8001e2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e30:	d103      	bne.n	8001e3a <vQueueWaitForMessageRestricted+0x2a>
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	2200      	movs	r2, #0
 8001e36:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e40:	b25b      	sxtb	r3, r3
 8001e42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e46:	d103      	bne.n	8001e50 <vQueueWaitForMessageRestricted+0x40>
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001e50:	f007 fffc 	bl	8009e4c <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d106      	bne.n	8001e6a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	3324      	adds	r3, #36	; 0x24
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	68b9      	ldr	r1, [r7, #8]
 8001e64:	4618      	mov	r0, r3
 8001e66:	f003 f9d7 	bl	8005218 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8001e6a:	6978      	ldr	r0, [r7, #20]
 8001e6c:	f000 f8bb 	bl	8001fe6 <prvUnlockQueue>
    }
 8001e70:	bf00      	nop
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <xQueueGenericReset>:
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001e82:	2301      	movs	r3, #1
 8001e84:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	613b      	str	r3, [r7, #16]
    configASSERT( pxQueue );
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10a      	bne.n	8001ea6 <xQueueGenericReset+0x2e>
    __asm volatile
 8001e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e94:	f383 8811 	msr	BASEPRI, r3
 8001e98:	f3bf 8f6f 	isb	sy
 8001e9c:	f3bf 8f4f 	dsb	sy
 8001ea0:	60fb      	str	r3, [r7, #12]
}
 8001ea2:	bf00      	nop
 8001ea4:	e7fe      	b.n	8001ea4 <xQueueGenericReset+0x2c>
    if( ( pxQueue != NULL ) &&
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d05d      	beq.n	8001f68 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d059      	beq.n	8001f68 <xQueueGenericReset+0xf0>
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d000      	beq.n	8001ec8 <xQueueGenericReset+0x50>
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d14c      	bne.n	8001f68 <xQueueGenericReset+0xf0>
        taskENTER_CRITICAL();
 8001ece:	f007 ff9f 	bl	8009e10 <vPortEnterCritical>
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eda:	6939      	ldr	r1, [r7, #16]
 8001edc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001ede:	fb01 f303 	mul.w	r3, r1, r3
 8001ee2:	441a      	add	r2, r3
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	2200      	movs	r2, #0
 8001eec:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001efe:	3b01      	subs	r3, #1
 8001f00:	6939      	ldr	r1, [r7, #16]
 8001f02:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001f04:	fb01 f303 	mul.w	r3, r1, r3
 8001f08:	441a      	add	r2, r3
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	22ff      	movs	r2, #255	; 0xff
 8001f12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	22ff      	movs	r2, #255	; 0xff
 8001f1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            if( xNewQueue == pdFALSE )
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d114      	bne.n	8001f4e <xQueueGenericReset+0xd6>
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	691b      	ldr	r3, [r3, #16]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d01a      	beq.n	8001f62 <xQueueGenericReset+0xea>
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	3310      	adds	r3, #16
 8001f30:	4618      	mov	r0, r3
 8001f32:	f003 f9b9 	bl	80052a8 <xTaskRemoveFromEventList>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d012      	beq.n	8001f62 <xQueueGenericReset+0xea>
                        queueYIELD_IF_USING_PREEMPTION();
 8001f3c:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <xQueueGenericReset+0x11c>)
 8001f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	f3bf 8f4f 	dsb	sy
 8001f48:	f3bf 8f6f 	isb	sy
 8001f4c:	e009      	b.n	8001f62 <xQueueGenericReset+0xea>
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	3310      	adds	r3, #16
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fd22 	bl	800099c <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	3324      	adds	r3, #36	; 0x24
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7fe fd1d 	bl	800099c <vListInitialise>
        taskEXIT_CRITICAL();
 8001f62:	f007 ff73 	bl	8009e4c <vPortExitCritical>
 8001f66:	e001      	b.n	8001f6c <xQueueGenericReset+0xf4>
        xReturn = pdFAIL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
    configASSERT( xReturn != pdFAIL );
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10a      	bne.n	8001f88 <xQueueGenericReset+0x110>
    __asm volatile
 8001f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f76:	f383 8811 	msr	BASEPRI, r3
 8001f7a:	f3bf 8f6f 	isb	sy
 8001f7e:	f3bf 8f4f 	dsb	sy
 8001f82:	60bb      	str	r3, [r7, #8]
}
 8001f84:	bf00      	nop
 8001f86:	e7fe      	b.n	8001f86 <xQueueGenericReset+0x10e>
    return xReturn;
 8001f88:	697b      	ldr	r3, [r7, #20]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	e000ed04 	.word	0xe000ed04

08001f98 <vQueueSetQueueNumber>:
    {
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
        ( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	649a      	str	r2, [r3, #72]	; 0x48
    }
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <uxQueueGetQueueNumber>:
    {
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
        return ( ( Queue_t * ) xQueue )->uxQueueNumber;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    }
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <ucQueueGetQueueType>:
    {
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
        return ( ( Queue_t * ) xQueue )->ucQueueType;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
    }
 8001fda:	4618      	mov	r0, r3
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <prvUnlockQueue>:
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b084      	sub	sp, #16
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 8001fee:	f007 ff0f 	bl	8009e10 <vPortEnterCritical>
        int8_t cTxLock = pxQueue->cTxLock;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ff8:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001ffa:	e011      	b.n	8002020 <prvUnlockQueue+0x3a>
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002000:	2b00      	cmp	r3, #0
 8002002:	d012      	beq.n	800202a <prvUnlockQueue+0x44>
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	3324      	adds	r3, #36	; 0x24
 8002008:	4618      	mov	r0, r3
 800200a:	f003 f94d 	bl	80052a8 <xTaskRemoveFromEventList>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <prvUnlockQueue+0x32>
                            vTaskMissedYield();
 8002014:	f003 fbc6 	bl	80057a4 <vTaskMissedYield>
            --cTxLock;
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	3b01      	subs	r3, #1
 800201c:	b2db      	uxtb	r3, r3
 800201e:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002024:	2b00      	cmp	r3, #0
 8002026:	dce9      	bgt.n	8001ffc <prvUnlockQueue+0x16>
 8002028:	e000      	b.n	800202c <prvUnlockQueue+0x46>
                        break;
 800202a:	bf00      	nop
        pxQueue->cTxLock = queueUNLOCKED;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	22ff      	movs	r2, #255	; 0xff
 8002030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    taskEXIT_CRITICAL();
 8002034:	f007 ff0a 	bl	8009e4c <vPortExitCritical>
    taskENTER_CRITICAL();
 8002038:	f007 feea 	bl	8009e10 <vPortEnterCritical>
        int8_t cRxLock = pxQueue->cRxLock;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002042:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002044:	e011      	b.n	800206a <prvUnlockQueue+0x84>
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d012      	beq.n	8002074 <prvUnlockQueue+0x8e>
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	3310      	adds	r3, #16
 8002052:	4618      	mov	r0, r3
 8002054:	f003 f928 	bl	80052a8 <xTaskRemoveFromEventList>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <prvUnlockQueue+0x7c>
                    vTaskMissedYield();
 800205e:	f003 fba1 	bl	80057a4 <vTaskMissedYield>
                --cRxLock;
 8002062:	7bbb      	ldrb	r3, [r7, #14]
 8002064:	3b01      	subs	r3, #1
 8002066:	b2db      	uxtb	r3, r3
 8002068:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800206a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800206e:	2b00      	cmp	r3, #0
 8002070:	dce9      	bgt.n	8002046 <prvUnlockQueue+0x60>
 8002072:	e000      	b.n	8002076 <prvUnlockQueue+0x90>
                break;
 8002074:	bf00      	nop
        pxQueue->cRxLock = queueUNLOCKED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	22ff      	movs	r2, #255	; 0xff
 800207a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    taskEXIT_CRITICAL();
 800207e:	f007 fee5 	bl	8009e4c <vPortExitCritical>
}
 8002082:	bf00      	nop
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <prvIsQueueEmpty>:
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b084      	sub	sp, #16
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 8002092:	f007 febd 	bl	8009e10 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800209a:	2b00      	cmp	r3, #0
 800209c:	d102      	bne.n	80020a4 <prvIsQueueEmpty+0x1a>
            xReturn = pdTRUE;
 800209e:	2301      	movs	r3, #1
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	e001      	b.n	80020a8 <prvIsQueueEmpty+0x1e>
            xReturn = pdFALSE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60fb      	str	r3, [r7, #12]
    taskEXIT_CRITICAL();
 80020a8:	f007 fed0 	bl	8009e4c <vPortExitCritical>
    return xReturn;
 80020ac:	68fb      	ldr	r3, [r7, #12]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}

080020b6 <prvIsQueueFull>:
{
 80020b6:	b580      	push	{r7, lr}
 80020b8:	b084      	sub	sp, #16
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 80020be:	f007 fea7 	bl	8009e10 <vPortEnterCritical>
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d102      	bne.n	80020d4 <prvIsQueueFull+0x1e>
            xReturn = pdTRUE;
 80020ce:	2301      	movs	r3, #1
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	e001      	b.n	80020d8 <prvIsQueueFull+0x22>
            xReturn = pdFALSE;
 80020d4:	2300      	movs	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]
    taskEXIT_CRITICAL();
 80020d8:	f007 feb8 	bl	8009e4c <vPortExitCritical>
    return xReturn;
 80020dc:	68fb      	ldr	r3, [r7, #12]
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <prvCopyDataToQueue>:
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b086      	sub	sp, #24
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	60f8      	str	r0, [r7, #12]
 80020ee:	60b9      	str	r1, [r7, #8]
 80020f0:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020fa:	613b      	str	r3, [r7, #16]
    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002100:	2b00      	cmp	r3, #0
 8002102:	d10d      	bne.n	8002120 <prvCopyDataToQueue+0x3a>
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d14d      	bne.n	80021a8 <prvCopyDataToQueue+0xc2>
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4618      	mov	r0, r3
 8002112:	f003 fc19 	bl	8005948 <xTaskPriorityDisinherit>
 8002116:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2200      	movs	r2, #0
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	e043      	b.n	80021a8 <prvCopyDataToQueue+0xc2>
    else if( xPosition == queueSEND_TO_BACK )
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d119      	bne.n	800215a <prvCopyDataToQueue+0x74>
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	6858      	ldr	r0, [r3, #4]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	461a      	mov	r2, r3
 8002130:	68b9      	ldr	r1, [r7, #8]
 8002132:	f019 fa9f 	bl	801b674 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	685a      	ldr	r2, [r3, #4]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	441a      	add	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	605a      	str	r2, [r3, #4]
        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	685a      	ldr	r2, [r3, #4]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	429a      	cmp	r2, r3
 800214e:	d32b      	bcc.n	80021a8 <prvCopyDataToQueue+0xc2>
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	e026      	b.n	80021a8 <prvCopyDataToQueue+0xc2>
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	68d8      	ldr	r0, [r3, #12]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	461a      	mov	r2, r3
 8002164:	68b9      	ldr	r1, [r7, #8]
 8002166:	f019 fa85 	bl	801b674 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	425b      	negs	r3, r3
 8002174:	441a      	add	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	60da      	str	r2, [r3, #12]
        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	68da      	ldr	r2, [r3, #12]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d207      	bcs.n	8002196 <prvCopyDataToQueue+0xb0>
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	425b      	negs	r3, r3
 8002190:	441a      	add	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	60da      	str	r2, [r3, #12]
        if( xPosition == queueOVERWRITE )
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b02      	cmp	r3, #2
 800219a:	d105      	bne.n	80021a8 <prvCopyDataToQueue+0xc2>
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d002      	beq.n	80021a8 <prvCopyDataToQueue+0xc2>
                --uxMessagesWaiting;
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	3b01      	subs	r3, #1
 80021a6:	613b      	str	r3, [r7, #16]
    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80021a8:	693b      	ldr	r3, [r7, #16]
 80021aa:	1c5a      	adds	r2, r3, #1
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	639a      	str	r2, [r3, #56]	; 0x38
    return xReturn;
 80021b0:	697b      	ldr	r3, [r7, #20]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3718      	adds	r7, #24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <prvCopyDataFromQueue>:
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b082      	sub	sp, #8
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]
 80021c2:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d018      	beq.n	80021fe <prvCopyDataFromQueue+0x44>
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d4:	441a      	add	r2, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	60da      	str	r2, [r3, #12]
        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d303      	bcc.n	80021ee <prvCopyDataFromQueue+0x34>
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	60da      	str	r2, [r3, #12]
        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	68d9      	ldr	r1, [r3, #12]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	461a      	mov	r2, r3
 80021f8:	6838      	ldr	r0, [r7, #0]
 80021fa:	f019 fa3b 	bl	801b674 <memcpy>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <prvInitialiseNewQueue>:
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b084      	sub	sp, #16
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	70fb      	strb	r3, [r7, #3]
    if( uxItemSize == ( UBaseType_t ) 0 )
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d103      	bne.n	8002222 <prvInitialiseNewQueue+0x1c>
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	e002      	b.n	8002228 <prvInitialiseNewQueue+0x22>
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	601a      	str	r2, [r3, #0]
    pxNewQueue->uxLength = uxQueueLength;
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	68ba      	ldr	r2, [r7, #8]
 8002232:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002234:	2101      	movs	r1, #1
 8002236:	69b8      	ldr	r0, [r7, #24]
 8002238:	f7ff fe1e 	bl	8001e78 <xQueueGenericReset>
            pxNewQueue->ucQueueType = ucQueueType;
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	78fa      	ldrb	r2, [r7, #3]
 8002240:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8002244:	bf00      	nop
 8002246:	3710      	adds	r7, #16
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <prvInitialiseMutex>:
    {
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
        if( pxNewQueue != NULL )
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00e      	beq.n	8002278 <prvInitialiseMutex+0x2c>
            pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	609a      	str	r2, [r3, #8]
            pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
            pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	60da      	str	r2, [r3, #12]
            ( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800226c:	2300      	movs	r3, #0
 800226e:	2200      	movs	r2, #0
 8002270:	2100      	movs	r1, #0
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7fe fc46 	bl	8000b04 <xQueueGenericSend>
    }
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <prvGetDisinheritPriorityAfterTimeout>:
    {
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228c:	2b00      	cmp	r3, #0
 800228e:	d006      	beq.n	800229e <prvGetDisinheritPriorityAfterTimeout+0x1e>
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	e001      	b.n	80022a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800229e:	2300      	movs	r3, #0
 80022a0:	60fb      	str	r3, [r7, #12]
        return uxHighestPriorityOfWaitingTasks;
 80022a2:	68fb      	ldr	r3, [r7, #12]
    }
 80022a4:	4618      	mov	r0, r3
 80022a6:	3714      	adds	r7, #20
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
                          const void * pvTxData,
                          size_t xDataLengthBytes,
                          TickType_t xTicksToWait )
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b092      	sub	sp, #72	; 0x48
 80022b4:	af02      	add	r7, sp, #8
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
 80022bc:	603b      	str	r3, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	637b      	str	r3, [r7, #52]	; 0x34
    size_t xReturn, xSpace = 0;
 80022c2:	2300      	movs	r3, #0
 80022c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    size_t xRequiredSpace = xDataLengthBytes;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	63bb      	str	r3, [r7, #56]	; 0x38
    TimeOut_t xTimeOut;
    size_t xMaxReportedSpace = 0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pvTxData );
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d10a      	bne.n	80022ea <xStreamBufferSend+0x3a>
    __asm volatile
 80022d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022d8:	f383 8811 	msr	BASEPRI, r3
 80022dc:	f3bf 8f6f 	isb	sy
 80022e0:	f3bf 8f4f 	dsb	sy
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80022e6:	bf00      	nop
 80022e8:	e7fe      	b.n	80022e8 <xStreamBufferSend+0x38>
    configASSERT( pxStreamBuffer );
 80022ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10a      	bne.n	8002306 <xStreamBufferSend+0x56>
    __asm volatile
 80022f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022f4:	f383 8811 	msr	BASEPRI, r3
 80022f8:	f3bf 8f6f 	isb	sy
 80022fc:	f3bf 8f4f 	dsb	sy
 8002300:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002302:	bf00      	nop
 8002304:	e7fe      	b.n	8002304 <xStreamBufferSend+0x54>

    /* The maximum amount of space a stream buffer will ever report is its length
     * minus 1. */
    xMaxReportedSpace = pxStreamBuffer->xLength - ( size_t ) 1;
 8002306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	3b01      	subs	r3, #1
 800230c:	633b      	str	r3, [r7, #48]	; 0x30

    /* This send function is used to write to both message buffers and stream
     * buffers.  If this is a message buffer then the space needed must be
     * increased by the amount of bytes needed to store the length of the
     * message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800230e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002310:	7f1b      	ldrb	r3, [r3, #28]
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d018      	beq.n	800234c <xStreamBufferSend+0x9c>
    {
        xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800231a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800231c:	3304      	adds	r3, #4
 800231e:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Overflow? */
        configASSERT( xRequiredSpace > xDataLengthBytes );
 8002320:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	429a      	cmp	r2, r3
 8002326:	d80a      	bhi.n	800233e <xStreamBufferSend+0x8e>
    __asm volatile
 8002328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800232c:	f383 8811 	msr	BASEPRI, r3
 8002330:	f3bf 8f6f 	isb	sy
 8002334:	f3bf 8f4f 	dsb	sy
 8002338:	623b      	str	r3, [r7, #32]
}
 800233a:	bf00      	nop
 800233c:	e7fe      	b.n	800233c <xStreamBufferSend+0x8c>

        /* If this is a message buffer then it must be possible to write the
         * whole message. */
        if( xRequiredSpace > xMaxReportedSpace )
 800233e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002342:	429a      	cmp	r2, r3
 8002344:	d908      	bls.n	8002358 <xStreamBufferSend+0xa8>
        {
            /* The message would not fit even if the entire buffer was empty,
             * so don't wait for space. */
            xTicksToWait = ( TickType_t ) 0;
 8002346:	2300      	movs	r3, #0
 8002348:	603b      	str	r3, [r7, #0]
 800234a:	e005      	b.n	8002358 <xStreamBufferSend+0xa8>
    else
    {
        /* If this is a stream buffer then it is acceptable to write only part
         * of the message to the buffer.  Cap the length to the total length of
         * the buffer. */
        if( xRequiredSpace > xMaxReportedSpace )
 800234c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800234e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002350:	429a      	cmp	r2, r3
 8002352:	d901      	bls.n	8002358 <xStreamBufferSend+0xa8>
        {
            xRequiredSpace = xMaxReportedSpace;
 8002354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002356:	63bb      	str	r3, [r7, #56]	; 0x38
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    if( xTicksToWait != ( TickType_t ) 0 )
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d041      	beq.n	80023e2 <xStreamBufferSend+0x132>
    {
        vTaskSetTimeOutState( &xTimeOut );
 800235e:	f107 0314 	add.w	r3, r7, #20
 8002362:	4618      	mov	r0, r3
 8002364:	f002 fcf2 	bl	8004d4c <vTaskSetTimeOutState>

        do
        {
            /* Wait until the required number of bytes are free in the message
             * buffer. */
            taskENTER_CRITICAL();
 8002368:	f007 fd52 	bl	8009e10 <vPortEnterCritical>
            {
                xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800236c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800236e:	f000 faa1 	bl	80028b4 <xStreamBufferSpacesAvailable>
 8002372:	63f8      	str	r0, [r7, #60]	; 0x3c

                if( xSpace < xRequiredSpace )
 8002374:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002378:	429a      	cmp	r2, r3
 800237a:	d218      	bcs.n	80023ae <xStreamBufferSend+0xfe>
                {
                    /* Clear notification state as going to wait for space. */
                    ( void ) xTaskNotifyStateClear( NULL );
 800237c:	2100      	movs	r1, #0
 800237e:	2000      	movs	r0, #0
 8002380:	f002 fc78 	bl	8004c74 <xTaskGenericNotifyStateClear>

                    /* Should only be one writer. */
                    configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 8002384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00a      	beq.n	80023a2 <xStreamBufferSend+0xf2>
    __asm volatile
 800238c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002390:	f383 8811 	msr	BASEPRI, r3
 8002394:	f3bf 8f6f 	isb	sy
 8002398:	f3bf 8f4f 	dsb	sy
 800239c:	61fb      	str	r3, [r7, #28]
}
 800239e:	bf00      	nop
 80023a0:	e7fe      	b.n	80023a0 <xStreamBufferSend+0xf0>
                    pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 80023a2:	f003 f9ef 	bl	8005784 <xTaskGetCurrentTaskHandle>
 80023a6:	4602      	mov	r2, r0
 80023a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023aa:	615a      	str	r2, [r3, #20]
 80023ac:	e002      	b.n	80023b4 <xStreamBufferSend+0x104>
                }
                else
                {
                    taskEXIT_CRITICAL();
 80023ae:	f007 fd4d 	bl	8009e4c <vPortExitCritical>
                    break;
 80023b2:	e016      	b.n	80023e2 <xStreamBufferSend+0x132>
                }
            }
            taskEXIT_CRITICAL();
 80023b4:	f007 fd4a 	bl	8009e4c <vPortExitCritical>

            traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
            ( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	2300      	movs	r3, #0
 80023be:	2200      	movs	r2, #0
 80023c0:	2100      	movs	r1, #0
 80023c2:	2000      	movs	r0, #0
 80023c4:	f002 fa40 	bl	8004848 <xTaskGenericNotifyWait>
            pxStreamBuffer->xTaskWaitingToSend = NULL;
 80023c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023ca:	2200      	movs	r2, #0
 80023cc:	615a      	str	r2, [r3, #20]
        } while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 80023ce:	463a      	mov	r2, r7
 80023d0:	f107 0314 	add.w	r3, r7, #20
 80023d4:	4611      	mov	r1, r2
 80023d6:	4618      	mov	r0, r3
 80023d8:	f002 fcde 	bl	8004d98 <xTaskCheckForTimeOut>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0c2      	beq.n	8002368 <xStreamBufferSend+0xb8>
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    if( xSpace == ( size_t ) 0 )
 80023e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d103      	bne.n	80023f0 <xStreamBufferSend+0x140>
    {
        xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 80023e8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80023ea:	f000 fa63 	bl	80028b4 <xStreamBufferSpacesAvailable>
 80023ee:	63f8      	str	r0, [r7, #60]	; 0x3c
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 80023f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	68b9      	ldr	r1, [r7, #8]
 80023fa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80023fc:	f000 fd84 	bl	8002f08 <prvWriteMessageToBuffer>
 8002400:	62f8      	str	r0, [r7, #44]	; 0x2c

    if( xReturn > ( size_t ) 0 )
 8002402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002404:	2b00      	cmp	r3, #0
 8002406:	d01b      	beq.n	8002440 <xStreamBufferSend+0x190>
    {
        traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

        /* Was a task waiting for the data? */
        if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8002408:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800240a:	f000 fcb3 	bl	8002d74 <prvBytesInBuffer>
 800240e:	4602      	mov	r2, r0
 8002410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	429a      	cmp	r2, r3
 8002416:	d313      	bcc.n	8002440 <xStreamBufferSend+0x190>
        {
            sbSEND_COMPLETED( pxStreamBuffer );
 8002418:	f001 fd3a 	bl	8003e90 <vTaskSuspendAll>
 800241c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00b      	beq.n	800243c <xStreamBufferSend+0x18c>
 8002424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002426:	6918      	ldr	r0, [r3, #16]
 8002428:	2300      	movs	r3, #0
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	2300      	movs	r3, #0
 800242e:	2200      	movs	r2, #0
 8002430:	2100      	movs	r1, #0
 8002432:	f001 ff4d 	bl	80042d0 <xTaskGenericNotify>
 8002436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002438:	2200      	movs	r2, #0
 800243a:	611a      	str	r2, [r3, #16]
 800243c:	f001 fd36 	bl	8003eac <xTaskResumeAll>
    {
        mtCOVERAGE_TEST_MARKER();
        traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
    }

    return xReturn;
 8002440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002442:	4618      	mov	r0, r3
 8002444:	3740      	adds	r7, #64	; 0x40
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
                                 const void * pvTxData,
                                 size_t xDataLengthBytes,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b090      	sub	sp, #64	; 0x40
 800244e:	af02      	add	r7, sp, #8
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
 8002456:	603b      	str	r3, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	633b      	str	r3, [r7, #48]	; 0x30
    size_t xReturn, xSpace;
    size_t xRequiredSpace = xDataLengthBytes;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	637b      	str	r3, [r7, #52]	; 0x34

    configASSERT( pvTxData );
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d10a      	bne.n	800247c <xStreamBufferSendFromISR+0x32>
    __asm volatile
 8002466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246a:	f383 8811 	msr	BASEPRI, r3
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	623b      	str	r3, [r7, #32]
}
 8002478:	bf00      	nop
 800247a:	e7fe      	b.n	800247a <xStreamBufferSendFromISR+0x30>
    configASSERT( pxStreamBuffer );
 800247c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10a      	bne.n	8002498 <xStreamBufferSendFromISR+0x4e>
    __asm volatile
 8002482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002486:	f383 8811 	msr	BASEPRI, r3
 800248a:	f3bf 8f6f 	isb	sy
 800248e:	f3bf 8f4f 	dsb	sy
 8002492:	61fb      	str	r3, [r7, #28]
}
 8002494:	bf00      	nop
 8002496:	e7fe      	b.n	8002496 <xStreamBufferSendFromISR+0x4c>

    /* This send function is used to write to both message buffers and stream
     * buffers.  If this is a message buffer then the space needed must be
     * increased by the amount of bytes needed to store the length of the
     * message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8002498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800249a:	7f1b      	ldrb	r3, [r3, #28]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d002      	beq.n	80024aa <xStreamBufferSendFromISR+0x60>
    {
        xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80024a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024a6:	3304      	adds	r3, #4
 80024a8:	637b      	str	r3, [r7, #52]	; 0x34
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 80024aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024ac:	f000 fa02 	bl	80028b4 <xStreamBufferSpacesAvailable>
 80024b0:	62f8      	str	r0, [r7, #44]	; 0x2c
    xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 80024b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024b4:	9300      	str	r3, [sp, #0]
 80024b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	68b9      	ldr	r1, [r7, #8]
 80024bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024be:	f000 fd23 	bl	8002f08 <prvWriteMessageToBuffer>
 80024c2:	62b8      	str	r0, [r7, #40]	; 0x28

    if( xReturn > ( size_t ) 0 )
 80024c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d02d      	beq.n	8002526 <xStreamBufferSendFromISR+0xdc>
    {
        /* Was a task waiting for the data? */
        if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 80024ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80024cc:	f000 fc52 	bl	8002d74 <prvBytesInBuffer>
 80024d0:	4602      	mov	r2, r0
 80024d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d325      	bcc.n	8002526 <xStreamBufferSendFromISR+0xdc>
    __asm volatile
 80024da:	f3ef 8211 	mrs	r2, BASEPRI
 80024de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e2:	f383 8811 	msr	BASEPRI, r3
 80024e6:	f3bf 8f6f 	isb	sy
 80024ea:	f3bf 8f4f 	dsb	sy
 80024ee:	61ba      	str	r2, [r7, #24]
 80024f0:	617b      	str	r3, [r7, #20]
    return ulOriginalBASEPRI;
 80024f2:	69bb      	ldr	r3, [r7, #24]
        {
            sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
 80024f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00d      	beq.n	800251a <xStreamBufferSendFromISR+0xd0>
 80024fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002500:	6918      	ldr	r0, [r3, #16]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	9301      	str	r3, [sp, #4]
 8002506:	2300      	movs	r3, #0
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	2300      	movs	r3, #0
 800250c:	2200      	movs	r2, #0
 800250e:	2100      	movs	r1, #0
 8002510:	f002 f81e 	bl	8004550 <xTaskGenericNotifyFromISR>
 8002514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002516:	2200      	movs	r2, #0
 8002518:	611a      	str	r2, [r3, #16]
 800251a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251c:	613b      	str	r3, [r7, #16]
    __asm volatile
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	f383 8811 	msr	BASEPRI, r3
}
 8002524:	bf00      	nop
        mtCOVERAGE_TEST_MARKER();
    }

    traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

    return xReturn;
 8002526:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002528:	4618      	mov	r0, r3
 800252a:	3738      	adds	r7, #56	; 0x38
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
                             void * pvRxData,
                             size_t xBufferLengthBytes,
                             TickType_t xTicksToWait )
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08e      	sub	sp, #56	; 0x38
 8002534:	af02      	add	r7, sp, #8
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
 800253c:	603b      	str	r3, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	623b      	str	r3, [r7, #32]
    size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 8002542:	2300      	movs	r3, #0
 8002544:	62fb      	str	r3, [r7, #44]	; 0x2c

    configASSERT( pvRxData );
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d10a      	bne.n	8002562 <xStreamBufferReceive+0x32>
    __asm volatile
 800254c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002550:	f383 8811 	msr	BASEPRI, r3
 8002554:	f3bf 8f6f 	isb	sy
 8002558:	f3bf 8f4f 	dsb	sy
 800255c:	61fb      	str	r3, [r7, #28]
}
 800255e:	bf00      	nop
 8002560:	e7fe      	b.n	8002560 <xStreamBufferReceive+0x30>
    configASSERT( pxStreamBuffer );
 8002562:	6a3b      	ldr	r3, [r7, #32]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10a      	bne.n	800257e <xStreamBufferReceive+0x4e>
    __asm volatile
 8002568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800256c:	f383 8811 	msr	BASEPRI, r3
 8002570:	f3bf 8f6f 	isb	sy
 8002574:	f3bf 8f4f 	dsb	sy
 8002578:	61bb      	str	r3, [r7, #24]
}
 800257a:	bf00      	nop
 800257c:	e7fe      	b.n	800257c <xStreamBufferReceive+0x4c>
    /* This receive function is used by both message buffers, which store
     * discrete messages, and stream buffers, which store a continuous stream of
     * bytes.  Discrete messages include an additional
     * sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
     * message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800257e:	6a3b      	ldr	r3, [r7, #32]
 8002580:	7f1b      	ldrb	r3, [r3, #28]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <xStreamBufferReceive+0x60>
    {
        xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800258a:	2304      	movs	r3, #4
 800258c:	627b      	str	r3, [r7, #36]	; 0x24
 800258e:	e001      	b.n	8002594 <xStreamBufferReceive+0x64>
    }
    else
    {
        xBytesToStoreMessageLength = 0;
 8002590:	2300      	movs	r3, #0
 8002592:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if( xTicksToWait != ( TickType_t ) 0 )
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d037      	beq.n	800260a <xStreamBufferReceive+0xda>
    {
        /* Checking if there is data and clearing the notification state must be
         * performed atomically. */
        taskENTER_CRITICAL();
 800259a:	f007 fc39 	bl	8009e10 <vPortEnterCritical>
        {
            xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800259e:	6a38      	ldr	r0, [r7, #32]
 80025a0:	f000 fbe8 	bl	8002d74 <prvBytesInBuffer>
 80025a4:	62b8      	str	r0, [r7, #40]	; 0x28
            /* If this function was invoked by a message buffer read then
             * xBytesToStoreMessageLength holds the number of bytes used to hold
             * the length of the next discrete message.  If this function was
             * invoked by a stream buffer read then xBytesToStoreMessageLength will
             * be 0. */
            if( xBytesAvailable <= xBytesToStoreMessageLength )
 80025a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d817      	bhi.n	80025de <xStreamBufferReceive+0xae>
            {
                /* Clear notification state as going to wait for data. */
                ( void ) xTaskNotifyStateClear( NULL );
 80025ae:	2100      	movs	r1, #0
 80025b0:	2000      	movs	r0, #0
 80025b2:	f002 fb5f 	bl	8004c74 <xTaskGenericNotifyStateClear>

                /* Should only be one reader. */
                configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 80025b6:	6a3b      	ldr	r3, [r7, #32]
 80025b8:	691b      	ldr	r3, [r3, #16]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00a      	beq.n	80025d4 <xStreamBufferReceive+0xa4>
    __asm volatile
 80025be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025c2:	f383 8811 	msr	BASEPRI, r3
 80025c6:	f3bf 8f6f 	isb	sy
 80025ca:	f3bf 8f4f 	dsb	sy
 80025ce:	617b      	str	r3, [r7, #20]
}
 80025d0:	bf00      	nop
 80025d2:	e7fe      	b.n	80025d2 <xStreamBufferReceive+0xa2>
                pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 80025d4:	f003 f8d6 	bl	8005784 <xTaskGetCurrentTaskHandle>
 80025d8:	4602      	mov	r2, r0
 80025da:	6a3b      	ldr	r3, [r7, #32]
 80025dc:	611a      	str	r2, [r3, #16]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80025de:	f007 fc35 	bl	8009e4c <vPortExitCritical>

        if( xBytesAvailable <= xBytesToStoreMessageLength )
 80025e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d813      	bhi.n	8002612 <xStreamBufferReceive+0xe2>
        {
            /* Wait for data to be available. */
            traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
            ( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	2300      	movs	r3, #0
 80025f0:	2200      	movs	r2, #0
 80025f2:	2100      	movs	r1, #0
 80025f4:	2000      	movs	r0, #0
 80025f6:	f002 f927 	bl	8004848 <xTaskGenericNotifyWait>
            pxStreamBuffer->xTaskWaitingToReceive = NULL;
 80025fa:	6a3b      	ldr	r3, [r7, #32]
 80025fc:	2200      	movs	r2, #0
 80025fe:	611a      	str	r2, [r3, #16]

            /* Recheck the data available after blocking. */
            xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8002600:	6a38      	ldr	r0, [r7, #32]
 8002602:	f000 fbb7 	bl	8002d74 <prvBytesInBuffer>
 8002606:	62b8      	str	r0, [r7, #40]	; 0x28
 8002608:	e003      	b.n	8002612 <xStreamBufferReceive+0xe2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800260a:	6a38      	ldr	r0, [r7, #32]
 800260c:	f000 fbb2 	bl	8002d74 <prvBytesInBuffer>
 8002610:	62b8      	str	r0, [r7, #40]	; 0x28
    /* Whether receiving a discrete message (where xBytesToStoreMessageLength
     * holds the number of bytes used to store the message length) or a stream of
     * bytes (where xBytesToStoreMessageLength is zero), the number of bytes
     * available must be greater than xBytesToStoreMessageLength to be able to
     * read bytes from the buffer. */
    if( xBytesAvailable > xBytesToStoreMessageLength )
 8002612:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	429a      	cmp	r2, r3
 8002618:	d91d      	bls.n	8002656 <xStreamBufferReceive+0x126>
    {
        xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable );
 800261a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	68b9      	ldr	r1, [r7, #8]
 8002620:	6a38      	ldr	r0, [r7, #32]
 8002622:	f000 fc34 	bl	8002e8e <prvReadMessageFromBuffer>
 8002626:	62f8      	str	r0, [r7, #44]	; 0x2c

        /* Was a task waiting for space in the buffer? */
        if( xReceivedLength != ( size_t ) 0 )
 8002628:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262a:	2b00      	cmp	r3, #0
 800262c:	d013      	beq.n	8002656 <xStreamBufferReceive+0x126>
        {
            traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
            sbRECEIVE_COMPLETED( pxStreamBuffer );
 800262e:	f001 fc2f 	bl	8003e90 <vTaskSuspendAll>
 8002632:	6a3b      	ldr	r3, [r7, #32]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d00b      	beq.n	8002652 <xStreamBufferReceive+0x122>
 800263a:	6a3b      	ldr	r3, [r7, #32]
 800263c:	6958      	ldr	r0, [r3, #20]
 800263e:	2300      	movs	r3, #0
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	2300      	movs	r3, #0
 8002644:	2200      	movs	r2, #0
 8002646:	2100      	movs	r1, #0
 8002648:	f001 fe42 	bl	80042d0 <xTaskGenericNotify>
 800264c:	6a3b      	ldr	r3, [r7, #32]
 800264e:	2200      	movs	r2, #0
 8002650:	615a      	str	r2, [r3, #20]
 8002652:	f001 fc2b 	bl	8003eac <xTaskResumeAll>
    {
        traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
        mtCOVERAGE_TEST_MARKER();
    }

    return xReceivedLength;
 8002656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002658:	4618      	mov	r0, r3
 800265a:	3730      	adds	r7, #48	; 0x30
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <xStreamBufferReceiveFromISR>:

size_t xStreamBufferReceiveFromISR( StreamBufferHandle_t xStreamBuffer,
                                    void * pvRxData,
                                    size_t xBufferLengthBytes,
                                    BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b090      	sub	sp, #64	; 0x40
 8002664:	af02      	add	r7, sp, #8
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	603b      	str	r3, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	62fb      	str	r3, [r7, #44]	; 0x2c
    size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 8002672:	2300      	movs	r3, #0
 8002674:	637b      	str	r3, [r7, #52]	; 0x34

    configASSERT( pvRxData );
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10a      	bne.n	8002692 <xStreamBufferReceiveFromISR+0x32>
    __asm volatile
 800267c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002680:	f383 8811 	msr	BASEPRI, r3
 8002684:	f3bf 8f6f 	isb	sy
 8002688:	f3bf 8f4f 	dsb	sy
 800268c:	623b      	str	r3, [r7, #32]
}
 800268e:	bf00      	nop
 8002690:	e7fe      	b.n	8002690 <xStreamBufferReceiveFromISR+0x30>
    configASSERT( pxStreamBuffer );
 8002692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10a      	bne.n	80026ae <xStreamBufferReceiveFromISR+0x4e>
    __asm volatile
 8002698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800269c:	f383 8811 	msr	BASEPRI, r3
 80026a0:	f3bf 8f6f 	isb	sy
 80026a4:	f3bf 8f4f 	dsb	sy
 80026a8:	61fb      	str	r3, [r7, #28]
}
 80026aa:	bf00      	nop
 80026ac:	e7fe      	b.n	80026ac <xStreamBufferReceiveFromISR+0x4c>
    /* This receive function is used by both message buffers, which store
     * discrete messages, and stream buffers, which store a continuous stream of
     * bytes.  Discrete messages include an additional
     * sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
     * message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80026ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b0:	7f1b      	ldrb	r3, [r3, #28]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d002      	beq.n	80026c0 <xStreamBufferReceiveFromISR+0x60>
    {
        xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80026ba:	2304      	movs	r3, #4
 80026bc:	633b      	str	r3, [r7, #48]	; 0x30
 80026be:	e001      	b.n	80026c4 <xStreamBufferReceiveFromISR+0x64>
    }
    else
    {
        xBytesToStoreMessageLength = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	633b      	str	r3, [r7, #48]	; 0x30
    }

    xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 80026c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80026c6:	f000 fb55 	bl	8002d74 <prvBytesInBuffer>
 80026ca:	62b8      	str	r0, [r7, #40]	; 0x28
    /* Whether receiving a discrete message (where xBytesToStoreMessageLength
     * holds the number of bytes used to store the message length) or a stream of
     * bytes (where xBytesToStoreMessageLength is zero), the number of bytes
     * available must be greater than xBytesToStoreMessageLength to be able to
     * read bytes from the buffer. */
    if( xBytesAvailable > xBytesToStoreMessageLength )
 80026cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80026ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d92f      	bls.n	8002734 <xStreamBufferReceiveFromISR+0xd4>
    {
        xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable );
 80026d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	68b9      	ldr	r1, [r7, #8]
 80026da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80026dc:	f000 fbd7 	bl	8002e8e <prvReadMessageFromBuffer>
 80026e0:	6378      	str	r0, [r7, #52]	; 0x34

        /* Was a task waiting for space in the buffer? */
        if( xReceivedLength != ( size_t ) 0 )
 80026e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d025      	beq.n	8002734 <xStreamBufferReceiveFromISR+0xd4>
    __asm volatile
 80026e8:	f3ef 8211 	mrs	r2, BASEPRI
 80026ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f0:	f383 8811 	msr	BASEPRI, r3
 80026f4:	f3bf 8f6f 	isb	sy
 80026f8:	f3bf 8f4f 	dsb	sy
 80026fc:	61ba      	str	r2, [r7, #24]
 80026fe:	617b      	str	r3, [r7, #20]
    return ulOriginalBASEPRI;
 8002700:	69bb      	ldr	r3, [r7, #24]
        {
            sbRECEIVE_COMPLETED_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 8002702:	627b      	str	r3, [r7, #36]	; 0x24
 8002704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00d      	beq.n	8002728 <xStreamBufferReceiveFromISR+0xc8>
 800270c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800270e:	6958      	ldr	r0, [r3, #20]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	9301      	str	r3, [sp, #4]
 8002714:	2300      	movs	r3, #0
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	2300      	movs	r3, #0
 800271a:	2200      	movs	r2, #0
 800271c:	2100      	movs	r1, #0
 800271e:	f001 ff17 	bl	8004550 <xTaskGenericNotifyFromISR>
 8002722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002724:	2200      	movs	r2, #0
 8002726:	615a      	str	r2, [r3, #20]
 8002728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272a:	613b      	str	r3, [r7, #16]
    __asm volatile
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	f383 8811 	msr	BASEPRI, r3
}
 8002732:	bf00      	nop
        mtCOVERAGE_TEST_MARKER();
    }

    traceSTREAM_BUFFER_RECEIVE_FROM_ISR( xStreamBuffer, xReceivedLength );

    return xReceivedLength;
 8002734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002736:	4618      	mov	r0, r3
 8002738:	3738      	adds	r7, #56	; 0x38
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <vStreamBufferDelete>:
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b084      	sub	sp, #16
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
    StreamBuffer_t * pxStreamBuffer = xStreamBuffer;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	60fb      	str	r3, [r7, #12]
    configASSERT( pxStreamBuffer );
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10a      	bne.n	8002766 <vStreamBufferDelete+0x28>
    __asm volatile
 8002750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002754:	f383 8811 	msr	BASEPRI, r3
 8002758:	f3bf 8f6f 	isb	sy
 800275c:	f3bf 8f4f 	dsb	sy
 8002760:	60bb      	str	r3, [r7, #8]
}
 8002762:	bf00      	nop
 8002764:	e7fe      	b.n	8002764 <vStreamBufferDelete+0x26>
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) pdFALSE )
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	7f1b      	ldrb	r3, [r3, #28]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d103      	bne.n	800277a <vStreamBufferDelete+0x3c>
                vPortFree( ( void * ) pxStreamBuffer ); /*lint !e9087 Standard free() semantics require void *, plus pxStreamBuffer was allocated by pvPortMalloc(). */
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f004 ff86 	bl	8007684 <vPortFree>
}
 8002778:	e004      	b.n	8002784 <vStreamBufferDelete+0x46>
        ( void ) memset( pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) );
 800277a:	2224      	movs	r2, #36	; 0x24
 800277c:	2100      	movs	r1, #0
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f018 ff86 	bl	801b690 <memset>
}
 8002784:	bf00      	nop
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <xStreamBufferIsFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer )
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    size_t xBytesToStoreMessageLength;
    const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	60fb      	str	r3, [r7, #12]

    configASSERT( pxStreamBuffer );
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d10a      	bne.n	80027b4 <xStreamBufferIsFull+0x28>
    __asm volatile
 800279e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027a2:	f383 8811 	msr	BASEPRI, r3
 80027a6:	f3bf 8f6f 	isb	sy
 80027aa:	f3bf 8f4f 	dsb	sy
 80027ae:	60bb      	str	r3, [r7, #8]
}
 80027b0:	bf00      	nop
 80027b2:	e7fe      	b.n	80027b2 <xStreamBufferIsFull+0x26>

    /* This generic version of the receive function is used by both message
     * buffers, which store discrete messages, and stream buffers, which store a
     * continuous stream of bytes.  Discrete messages include an additional
     * sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the message. */
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	7f1b      	ldrb	r3, [r3, #28]
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d002      	beq.n	80027c6 <xStreamBufferIsFull+0x3a>
    {
        xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 80027c0:	2304      	movs	r3, #4
 80027c2:	613b      	str	r3, [r7, #16]
 80027c4:	e001      	b.n	80027ca <xStreamBufferIsFull+0x3e>
    }
    else
    {
        xBytesToStoreMessageLength = 0;
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
    }

    /* True if the available space equals zero. */
    if( xStreamBufferSpacesAvailable( xStreamBuffer ) <= xBytesToStoreMessageLength )
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 f872 	bl	80028b4 <xStreamBufferSpacesAvailable>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d302      	bcc.n	80027de <xStreamBufferIsFull+0x52>
    {
        xReturn = pdTRUE;
 80027d8:	2301      	movs	r3, #1
 80027da:	617b      	str	r3, [r7, #20]
 80027dc:	e001      	b.n	80027e2 <xStreamBufferIsFull+0x56>
    }
    else
    {
        xReturn = pdFALSE;
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80027e2:	697b      	ldr	r3, [r7, #20]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <xStreamBufferIsEmpty>:
{
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
    const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	613b      	str	r3, [r7, #16]
    configASSERT( pxStreamBuffer );
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10a      	bne.n	8002814 <xStreamBufferIsEmpty+0x28>
    __asm volatile
 80027fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002802:	f383 8811 	msr	BASEPRI, r3
 8002806:	f3bf 8f6f 	isb	sy
 800280a:	f3bf 8f4f 	dsb	sy
 800280e:	60bb      	str	r3, [r7, #8]
}
 8002810:	bf00      	nop
 8002812:	e7fe      	b.n	8002812 <xStreamBufferIsEmpty+0x26>
    xTail = pxStreamBuffer->xTail;
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	60fb      	str	r3, [r7, #12]
    if( pxStreamBuffer->xHead == xTail )
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	429a      	cmp	r2, r3
 8002822:	d102      	bne.n	800282a <xStreamBufferIsEmpty+0x3e>
        xReturn = pdTRUE;
 8002824:	2301      	movs	r3, #1
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	e001      	b.n	800282e <xStreamBufferIsEmpty+0x42>
        xReturn = pdFALSE;
 800282a:	2300      	movs	r3, #0
 800282c:	617b      	str	r3, [r7, #20]
    return xReturn;
 800282e:	697b      	ldr	r3, [r7, #20]
}
 8002830:	4618      	mov	r0, r3
 8002832:	371c      	adds	r7, #28
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <xStreamBufferReset>:
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af02      	add	r7, sp, #8
 8002842:	6078      	str	r0, [r7, #4]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	613b      	str	r3, [r7, #16]
    BaseType_t xReturn = pdFAIL;
 8002848:	2300      	movs	r3, #0
 800284a:	617b      	str	r3, [r7, #20]
    configASSERT( pxStreamBuffer );
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d10a      	bne.n	8002868 <xStreamBufferReset+0x2c>
    __asm volatile
 8002852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002856:	f383 8811 	msr	BASEPRI, r3
 800285a:	f3bf 8f6f 	isb	sy
 800285e:	f3bf 8f4f 	dsb	sy
 8002862:	60bb      	str	r3, [r7, #8]
}
 8002864:	bf00      	nop
 8002866:	e7fe      	b.n	8002866 <xStreamBufferReset+0x2a>
            uxStreamBufferNumber = pxStreamBuffer->uxStreamBufferNumber;
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	60fb      	str	r3, [r7, #12]
    taskENTER_CRITICAL();
 800286e:	f007 facf 	bl	8009e10 <vPortEnterCritical>
        if( pxStreamBuffer->xTaskWaitingToReceive == NULL )
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d115      	bne.n	80028a6 <xStreamBufferReset+0x6a>
            if( pxStreamBuffer->xTaskWaitingToSend == NULL )
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d111      	bne.n	80028a6 <xStreamBufferReset+0x6a>
                prvInitialiseNewStreamBuffer( pxStreamBuffer,
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	6999      	ldr	r1, [r3, #24]
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	689a      	ldr	r2, [r3, #8]
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	68d8      	ldr	r0, [r3, #12]
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	7f1b      	ldrb	r3, [r3, #28]
 8002892:	9300      	str	r3, [sp, #0]
 8002894:	4603      	mov	r3, r0
 8002896:	6938      	ldr	r0, [r7, #16]
 8002898:	f000 fbd6 	bl	8003048 <prvInitialiseNewStreamBuffer>
                xReturn = pdPASS;
 800289c:	2301      	movs	r3, #1
 800289e:	617b      	str	r3, [r7, #20]
                        pxStreamBuffer->uxStreamBufferNumber = uxStreamBufferNumber;
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	621a      	str	r2, [r3, #32]
    taskEXIT_CRITICAL();
 80028a6:	f007 fad1 	bl	8009e4c <vPortExitCritical>
    return xReturn;
 80028aa:	697b      	ldr	r3, [r7, #20]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	3718      	adds	r7, #24
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <xStreamBufferSpacesAvailable>:
{
 80028b4:	b480      	push	{r7}
 80028b6:	b087      	sub	sp, #28
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
    const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	613b      	str	r3, [r7, #16]
    configASSERT( pxStreamBuffer );
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10a      	bne.n	80028dc <xStreamBufferSpacesAvailable+0x28>
    __asm volatile
 80028c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ca:	f383 8811 	msr	BASEPRI, r3
 80028ce:	f3bf 8f6f 	isb	sy
 80028d2:	f3bf 8f4f 	dsb	sy
 80028d6:	60bb      	str	r3, [r7, #8]
}
 80028d8:	bf00      	nop
 80028da:	e7fe      	b.n	80028da <xStreamBufferSpacesAvailable+0x26>
        xOriginalTail = pxStreamBuffer->xTail;
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	60fb      	str	r3, [r7, #12]
        xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4413      	add	r3, r2
 80028ec:	617b      	str	r3, [r7, #20]
        xSpace -= pxStreamBuffer->xHead;
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	697a      	ldr	r2, [r7, #20]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	617b      	str	r3, [r7, #20]
    } while( xOriginalTail != pxStreamBuffer->xTail );
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d1ec      	bne.n	80028dc <xStreamBufferSpacesAvailable+0x28>
    xSpace -= ( size_t ) 1;
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	3b01      	subs	r3, #1
 8002906:	617b      	str	r3, [r7, #20]
    if( xSpace >= pxStreamBuffer->xLength )
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	697a      	ldr	r2, [r7, #20]
 800290e:	429a      	cmp	r2, r3
 8002910:	d304      	bcc.n	800291c <xStreamBufferSpacesAvailable+0x68>
        xSpace -= pxStreamBuffer->xLength;
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	617b      	str	r3, [r7, #20]
    return xSpace;
 800291c:	697b      	ldr	r3, [r7, #20]
}
 800291e:	4618      	mov	r0, r3
 8002920:	371c      	adds	r7, #28
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <xStreamBufferBytesAvailable>:
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b086      	sub	sp, #24
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
    const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	617b      	str	r3, [r7, #20]
    configASSERT( pxStreamBuffer );
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d10a      	bne.n	8002952 <xStreamBufferBytesAvailable+0x28>
    __asm volatile
 800293c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002940:	f383 8811 	msr	BASEPRI, r3
 8002944:	f3bf 8f6f 	isb	sy
 8002948:	f3bf 8f4f 	dsb	sy
 800294c:	60fb      	str	r3, [r7, #12]
}
 800294e:	bf00      	nop
 8002950:	e7fe      	b.n	8002950 <xStreamBufferBytesAvailable+0x26>
    xReturn = prvBytesInBuffer( pxStreamBuffer );
 8002952:	6978      	ldr	r0, [r7, #20]
 8002954:	f000 fa0e 	bl	8002d74 <prvBytesInBuffer>
 8002958:	6138      	str	r0, [r7, #16]
    return xReturn;
 800295a:	693b      	ldr	r3, [r7, #16]
}
 800295c:	4618      	mov	r0, r3
 800295e:	3718      	adds	r7, #24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}

08002964 <xStreamBufferSetTriggerLevel>:
{
 8002964:	b480      	push	{r7}
 8002966:	b087      	sub	sp, #28
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	613b      	str	r3, [r7, #16]
    configASSERT( pxStreamBuffer );
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d10a      	bne.n	800298e <xStreamBufferSetTriggerLevel+0x2a>
    __asm volatile
 8002978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800297c:	f383 8811 	msr	BASEPRI, r3
 8002980:	f3bf 8f6f 	isb	sy
 8002984:	f3bf 8f4f 	dsb	sy
 8002988:	60fb      	str	r3, [r7, #12]
}
 800298a:	bf00      	nop
 800298c:	e7fe      	b.n	800298c <xStreamBufferSetTriggerLevel+0x28>
    if( xTriggerLevel == ( size_t ) 0 )
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <xStreamBufferSetTriggerLevel+0x34>
        xTriggerLevel = ( size_t ) 1;
 8002994:	2301      	movs	r3, #1
 8002996:	603b      	str	r3, [r7, #0]
    if( xTriggerLevel < pxStreamBuffer->xLength )
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	683a      	ldr	r2, [r7, #0]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d205      	bcs.n	80029ae <xStreamBufferSetTriggerLevel+0x4a>
        pxStreamBuffer->xTriggerLevelBytes = xTriggerLevel;
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	60da      	str	r2, [r3, #12]
        xReturn = pdPASS;
 80029a8:	2301      	movs	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	e001      	b.n	80029b2 <xStreamBufferSetTriggerLevel+0x4e>
        xReturn = pdFALSE;
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
    return xReturn;
 80029b2:	697b      	ldr	r3, [r7, #20]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	371c      	adds	r7, #28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr

080029c0 <xStreamBufferSendCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferSendCompletedFromISR( StreamBufferHandle_t xStreamBuffer,
                                              BaseType_t * pxHigherPriorityTaskWoken )
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08c      	sub	sp, #48	; 0x30
 80029c4:	af02      	add	r7, sp, #8
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	623b      	str	r3, [r7, #32]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;

    configASSERT( pxStreamBuffer );
 80029ce:	6a3b      	ldr	r3, [r7, #32]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10a      	bne.n	80029ea <xStreamBufferSendCompletedFromISR+0x2a>
    __asm volatile
 80029d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029d8:	f383 8811 	msr	BASEPRI, r3
 80029dc:	f3bf 8f6f 	isb	sy
 80029e0:	f3bf 8f4f 	dsb	sy
 80029e4:	61bb      	str	r3, [r7, #24]
}
 80029e6:	bf00      	nop
 80029e8:	e7fe      	b.n	80029e8 <xStreamBufferSendCompletedFromISR+0x28>
    __asm volatile
 80029ea:	f3ef 8211 	mrs	r2, BASEPRI
 80029ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029f2:	f383 8811 	msr	BASEPRI, r3
 80029f6:	f3bf 8f6f 	isb	sy
 80029fa:	f3bf 8f4f 	dsb	sy
 80029fe:	617a      	str	r2, [r7, #20]
 8002a00:	613b      	str	r3, [r7, #16]
    return ulOriginalBASEPRI;
 8002a02:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
 8002a04:	61fb      	str	r3, [r7, #28]
    {
        if( ( pxStreamBuffer )->xTaskWaitingToReceive != NULL )
 8002a06:	6a3b      	ldr	r3, [r7, #32]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d010      	beq.n	8002a30 <xStreamBufferSendCompletedFromISR+0x70>
        {
            ( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToReceive,
 8002a0e:	6a3b      	ldr	r3, [r7, #32]
 8002a10:	6918      	ldr	r0, [r3, #16]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	9301      	str	r3, [sp, #4]
 8002a16:	2300      	movs	r3, #0
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2100      	movs	r1, #0
 8002a20:	f001 fd96 	bl	8004550 <xTaskGenericNotifyFromISR>
                                         ( uint32_t ) 0,
                                         eNoAction,
                                         pxHigherPriorityTaskWoken );
            ( pxStreamBuffer )->xTaskWaitingToReceive = NULL;
 8002a24:	6a3b      	ldr	r3, [r7, #32]
 8002a26:	2200      	movs	r2, #0
 8002a28:	611a      	str	r2, [r3, #16]
            xReturn = pdTRUE;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002a2e:	e001      	b.n	8002a34 <xStreamBufferSendCompletedFromISR+0x74>
        }
        else
        {
            xReturn = pdFALSE;
 8002a30:	2300      	movs	r3, #0
 8002a32:	627b      	str	r3, [r7, #36]	; 0x24
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	60fb      	str	r3, [r7, #12]
    __asm volatile
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f383 8811 	msr	BASEPRI, r3
}
 8002a3e:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3728      	adds	r7, #40	; 0x28
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <xStreamBufferReceiveCompletedFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferReceiveCompletedFromISR( StreamBufferHandle_t xStreamBuffer,
                                                 BaseType_t * pxHigherPriorityTaskWoken )
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b08c      	sub	sp, #48	; 0x30
 8002a4e:	af02      	add	r7, sp, #8
 8002a50:	6078      	str	r0, [r7, #4]
 8002a52:	6039      	str	r1, [r7, #0]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	623b      	str	r3, [r7, #32]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;

    configASSERT( pxStreamBuffer );
 8002a58:	6a3b      	ldr	r3, [r7, #32]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10a      	bne.n	8002a74 <xStreamBufferReceiveCompletedFromISR+0x2a>
    __asm volatile
 8002a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a62:	f383 8811 	msr	BASEPRI, r3
 8002a66:	f3bf 8f6f 	isb	sy
 8002a6a:	f3bf 8f4f 	dsb	sy
 8002a6e:	61bb      	str	r3, [r7, #24]
}
 8002a70:	bf00      	nop
 8002a72:	e7fe      	b.n	8002a72 <xStreamBufferReceiveCompletedFromISR+0x28>
    __asm volatile
 8002a74:	f3ef 8211 	mrs	r2, BASEPRI
 8002a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a7c:	f383 8811 	msr	BASEPRI, r3
 8002a80:	f3bf 8f6f 	isb	sy
 8002a84:	f3bf 8f4f 	dsb	sy
 8002a88:	617a      	str	r2, [r7, #20]
 8002a8a:	613b      	str	r3, [r7, #16]
    return ulOriginalBASEPRI;
 8002a8c:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = ( UBaseType_t ) portSET_INTERRUPT_MASK_FROM_ISR();
 8002a8e:	61fb      	str	r3, [r7, #28]
    {
        if( ( pxStreamBuffer )->xTaskWaitingToSend != NULL )
 8002a90:	6a3b      	ldr	r3, [r7, #32]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d010      	beq.n	8002aba <xStreamBufferReceiveCompletedFromISR+0x70>
        {
            ( void ) xTaskNotifyFromISR( ( pxStreamBuffer )->xTaskWaitingToSend,
 8002a98:	6a3b      	ldr	r3, [r7, #32]
 8002a9a:	6958      	ldr	r0, [r3, #20]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	9301      	str	r3, [sp, #4]
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	f001 fd51 	bl	8004550 <xTaskGenericNotifyFromISR>
                                         ( uint32_t ) 0,
                                         eNoAction,
                                         pxHigherPriorityTaskWoken );
            ( pxStreamBuffer )->xTaskWaitingToSend = NULL;
 8002aae:	6a3b      	ldr	r3, [r7, #32]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	615a      	str	r2, [r3, #20]
            xReturn = pdTRUE;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab8:	e001      	b.n	8002abe <xStreamBufferReceiveCompletedFromISR+0x74>
        }
        else
        {
            xReturn = pdFALSE;
 8002aba:	2300      	movs	r3, #0
 8002abc:	627b      	str	r3, [r7, #36]	; 0x24
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	60fb      	str	r3, [r7, #12]
    __asm volatile
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f383 8811 	msr	BASEPRI, r3
}
 8002ac8:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3728      	adds	r7, #40	; 0x28
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <xStreamBufferGenericCreate>:
    {
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08c      	sub	sp, #48	; 0x30
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
        if( xIsMessageBuffer == pdTRUE )
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d110      	bne.n	8002b08 <xStreamBufferGenericCreate+0x34>
            ucFlags = sbFLAGS_IS_MESSAGE_BUFFER;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d81b      	bhi.n	8002b2a <xStreamBufferGenericCreate+0x56>
    __asm volatile
 8002af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af6:	f383 8811 	msr	BASEPRI, r3
 8002afa:	f3bf 8f6f 	isb	sy
 8002afe:	f3bf 8f4f 	dsb	sy
 8002b02:	61fb      	str	r3, [r7, #28]
}
 8002b04:	bf00      	nop
 8002b06:	e7fe      	b.n	8002b06 <xStreamBufferGenericCreate+0x32>
            ucFlags = 0;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            configASSERT( xBufferSizeBytes > 0 );
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10a      	bne.n	8002b2a <xStreamBufferGenericCreate+0x56>
    __asm volatile
 8002b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b18:	f383 8811 	msr	BASEPRI, r3
 8002b1c:	f3bf 8f6f 	isb	sy
 8002b20:	f3bf 8f4f 	dsb	sy
 8002b24:	61bb      	str	r3, [r7, #24]
}
 8002b26:	bf00      	nop
 8002b28:	e7fe      	b.n	8002b28 <xStreamBufferGenericCreate+0x54>
        configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d90a      	bls.n	8002b48 <xStreamBufferGenericCreate+0x74>
    __asm volatile
 8002b32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b36:	f383 8811 	msr	BASEPRI, r3
 8002b3a:	f3bf 8f6f 	isb	sy
 8002b3e:	f3bf 8f4f 	dsb	sy
 8002b42:	617b      	str	r3, [r7, #20]
}
 8002b44:	bf00      	nop
 8002b46:	e7fe      	b.n	8002b46 <xStreamBufferGenericCreate+0x72>
        if( xTriggerLevelBytes == ( size_t ) 0 )
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <xStreamBufferGenericCreate+0x7e>
            xTriggerLevelBytes = ( size_t ) 1;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	60bb      	str	r3, [r7, #8]
        if( xBufferSizeBytes < ( xBufferSizeBytes + 1 + sizeof( StreamBuffer_t ) ) )
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f113 0f26 	cmn.w	r3, #38	; 0x26
 8002b58:	d809      	bhi.n	8002b6e <xStreamBufferGenericCreate+0x9a>
            xBufferSizeBytes++;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	60fb      	str	r3, [r7, #12]
            pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	3324      	adds	r3, #36	; 0x24
 8002b64:	4618      	mov	r0, r3
 8002b66:	f004 fca9 	bl	80074bc <pvPortMalloc>
 8002b6a:	6278      	str	r0, [r7, #36]	; 0x24
 8002b6c:	e001      	b.n	8002b72 <xStreamBufferGenericCreate+0x9e>
            pucAllocatedMemory = NULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	627b      	str	r3, [r7, #36]	; 0x24
        if( pucAllocatedMemory != NULL )
 8002b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00a      	beq.n	8002b8e <xStreamBufferGenericCreate+0xba>
            prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory,       /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 8002b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8002b7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002b8a:	f000 fa5d 	bl	8003048 <prvInitialiseNewStreamBuffer>
        return ( StreamBufferHandle_t ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002b90:	4618      	mov	r0, r3
 8002b92:	3728      	adds	r7, #40	; 0x28
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <xStreamBufferGenericCreateStatic>:
    {
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b090      	sub	sp, #64	; 0x40
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
 8002ba4:	603b      	str	r3, [r7, #0]
        StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) pxStaticStreamBuffer; /*lint !e740 !e9087 Safe cast as StaticStreamBuffer_t is opaque Streambuffer_t. */
 8002ba6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
        configASSERT( pucStreamBufferStorageArea );
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d10a      	bne.n	8002bc6 <xStreamBufferGenericCreateStatic+0x2e>
    __asm volatile
 8002bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb4:	f383 8811 	msr	BASEPRI, r3
 8002bb8:	f3bf 8f6f 	isb	sy
 8002bbc:	f3bf 8f4f 	dsb	sy
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002bc2:	bf00      	nop
 8002bc4:	e7fe      	b.n	8002bc4 <xStreamBufferGenericCreateStatic+0x2c>
        configASSERT( pxStaticStreamBuffer );
 8002bc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d10a      	bne.n	8002be2 <xStreamBufferGenericCreateStatic+0x4a>
    __asm volatile
 8002bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd0:	f383 8811 	msr	BASEPRI, r3
 8002bd4:	f3bf 8f6f 	isb	sy
 8002bd8:	f3bf 8f4f 	dsb	sy
 8002bdc:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002bde:	bf00      	nop
 8002be0:	e7fe      	b.n	8002be0 <xStreamBufferGenericCreateStatic+0x48>
        configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d90a      	bls.n	8002c00 <xStreamBufferGenericCreateStatic+0x68>
    __asm volatile
 8002bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bee:	f383 8811 	msr	BASEPRI, r3
 8002bf2:	f3bf 8f6f 	isb	sy
 8002bf6:	f3bf 8f4f 	dsb	sy
 8002bfa:	623b      	str	r3, [r7, #32]
}
 8002bfc:	bf00      	nop
 8002bfe:	e7fe      	b.n	8002bfe <xStreamBufferGenericCreateStatic+0x66>
        if( xTriggerLevelBytes == ( size_t ) 0 )
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <xStreamBufferGenericCreateStatic+0x72>
            xTriggerLevelBytes = ( size_t ) 1;
 8002c06:	2301      	movs	r3, #1
 8002c08:	60bb      	str	r3, [r7, #8]
        if( xIsMessageBuffer != pdFALSE )
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d003      	beq.n	8002c18 <xStreamBufferGenericCreateStatic+0x80>
            ucFlags = sbFLAGS_IS_MESSAGE_BUFFER | sbFLAGS_IS_STATICALLY_ALLOCATED;
 8002c10:	2303      	movs	r3, #3
 8002c12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8002c16:	e002      	b.n	8002c1e <xStreamBufferGenericCreateStatic+0x86>
            ucFlags = sbFLAGS_IS_STATICALLY_ALLOCATED;
 8002c18:	2302      	movs	r3, #2
 8002c1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2b04      	cmp	r3, #4
 8002c22:	d80a      	bhi.n	8002c3a <xStreamBufferGenericCreateStatic+0xa2>
    __asm volatile
 8002c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c28:	f383 8811 	msr	BASEPRI, r3
 8002c2c:	f3bf 8f6f 	isb	sy
 8002c30:	f3bf 8f4f 	dsb	sy
 8002c34:	61fb      	str	r3, [r7, #28]
}
 8002c36:	bf00      	nop
 8002c38:	e7fe      	b.n	8002c38 <xStreamBufferGenericCreateStatic+0xa0>
                volatile size_t xSize = sizeof( StaticStreamBuffer_t );
 8002c3a:	2324      	movs	r3, #36	; 0x24
 8002c3c:	617b      	str	r3, [r7, #20]
                configASSERT( xSize == sizeof( StreamBuffer_t ) );
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	2b24      	cmp	r3, #36	; 0x24
 8002c42:	d00a      	beq.n	8002c5a <xStreamBufferGenericCreateStatic+0xc2>
    __asm volatile
 8002c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c48:	f383 8811 	msr	BASEPRI, r3
 8002c4c:	f3bf 8f6f 	isb	sy
 8002c50:	f3bf 8f4f 	dsb	sy
 8002c54:	61bb      	str	r3, [r7, #24]
}
 8002c56:	bf00      	nop
 8002c58:	e7fe      	b.n	8002c58 <xStreamBufferGenericCreateStatic+0xc0>
        if( ( pucStreamBufferStorageArea != NULL ) && ( pxStaticStreamBuffer != NULL ) )
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d015      	beq.n	8002c8c <xStreamBufferGenericCreateStatic+0xf4>
 8002c60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d012      	beq.n	8002c8c <xStreamBufferGenericCreateStatic+0xf4>
            prvInitialiseNewStreamBuffer( pxStreamBuffer,
 8002c66:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	68fa      	ldr	r2, [r7, #12]
 8002c70:	6839      	ldr	r1, [r7, #0]
 8002c72:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c74:	f000 f9e8 	bl	8003048 <prvInitialiseNewStreamBuffer>
            pxStreamBuffer->ucFlags |= sbFLAGS_IS_STATICALLY_ALLOCATED;
 8002c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7a:	7f1b      	ldrb	r3, [r3, #28]
 8002c7c:	f043 0302 	orr.w	r3, r3, #2
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c84:	771a      	strb	r2, [r3, #28]
            xReturn = ( StreamBufferHandle_t ) pxStaticStreamBuffer; /*lint !e9087 Data hiding requires cast to opaque type. */
 8002c86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c88:	637b      	str	r3, [r7, #52]	; 0x34
 8002c8a:	e001      	b.n	8002c90 <xStreamBufferGenericCreateStatic+0xf8>
            xReturn = NULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	637b      	str	r3, [r7, #52]	; 0x34
        return xReturn;
 8002c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8002c92:	4618      	mov	r0, r3
 8002c94:	3738      	adds	r7, #56	; 0x38
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <xStreamBufferNextMessageLengthBytes>:
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b088      	sub	sp, #32
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
    StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	61bb      	str	r3, [r7, #24]
    configASSERT( pxStreamBuffer );
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10a      	bne.n	8002cc2 <xStreamBufferNextMessageLengthBytes+0x28>
    __asm volatile
 8002cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cb0:	f383 8811 	msr	BASEPRI, r3
 8002cb4:	f3bf 8f6f 	isb	sy
 8002cb8:	f3bf 8f4f 	dsb	sy
 8002cbc:	613b      	str	r3, [r7, #16]
}
 8002cbe:	bf00      	nop
 8002cc0:	e7fe      	b.n	8002cc0 <xStreamBufferNextMessageLengthBytes+0x26>
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	7f1b      	ldrb	r3, [r3, #28]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d022      	beq.n	8002d14 <xStreamBufferNextMessageLengthBytes+0x7a>
        xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 8002cce:	69b8      	ldr	r0, [r7, #24]
 8002cd0:	f000 f850 	bl	8002d74 <prvBytesInBuffer>
 8002cd4:	6178      	str	r0, [r7, #20]
        if( xBytesAvailable > sbBYTES_TO_STORE_MESSAGE_LENGTH )
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	2b04      	cmp	r3, #4
 8002cda:	d90a      	bls.n	8002cf2 <xStreamBufferNextMessageLengthBytes+0x58>
            ( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempReturn, sbBYTES_TO_STORE_MESSAGE_LENGTH, pxStreamBuffer->xTail );
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f107 0108 	add.w	r1, r7, #8
 8002ce4:	2204      	movs	r2, #4
 8002ce6:	69b8      	ldr	r0, [r7, #24]
 8002ce8:	f000 f944 	bl	8002f74 <prvReadBytesFromBuffer>
            xReturn = ( size_t ) xTempReturn;
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	61fb      	str	r3, [r7, #28]
 8002cf0:	e012      	b.n	8002d18 <xStreamBufferNextMessageLengthBytes+0x7e>
            configASSERT( xBytesAvailable == 0 );
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d00a      	beq.n	8002d0e <xStreamBufferNextMessageLengthBytes+0x74>
    __asm volatile
 8002cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cfc:	f383 8811 	msr	BASEPRI, r3
 8002d00:	f3bf 8f6f 	isb	sy
 8002d04:	f3bf 8f4f 	dsb	sy
 8002d08:	60fb      	str	r3, [r7, #12]
}
 8002d0a:	bf00      	nop
 8002d0c:	e7fe      	b.n	8002d0c <xStreamBufferNextMessageLengthBytes+0x72>
            xReturn = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61fb      	str	r3, [r7, #28]
 8002d12:	e001      	b.n	8002d18 <xStreamBufferNextMessageLengthBytes+0x7e>
        xReturn = 0;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61fb      	str	r3, [r7, #28]
    return xReturn;
 8002d18:	69fb      	ldr	r3, [r7, #28]
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3720      	adds	r7, #32
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <vStreamBufferSetStreamBufferNumber>:

#if ( configUSE_TRACE_FACILITY == 1 )

    void vStreamBufferSetStreamBufferNumber( StreamBufferHandle_t xStreamBuffer,
                                             UBaseType_t uxStreamBufferNumber )
    {
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
 8002d2a:	6039      	str	r1, [r7, #0]
        xStreamBuffer->uxStreamBufferNumber = uxStreamBufferNumber;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	683a      	ldr	r2, [r7, #0]
 8002d30:	621a      	str	r2, [r3, #32]
    }
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <uxStreamBufferGetStreamBufferNumber>:
    {
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
        return xStreamBuffer->uxStreamBufferNumber;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
    }
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <ucStreamBufferGetStreamBufferType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

    uint8_t ucStreamBufferGetStreamBufferType( StreamBufferHandle_t xStreamBuffer )
    {
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
        return( xStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER );
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	7f1b      	ldrb	r3, [r3, #28]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	b2db      	uxtb	r3, r3
    }
 8002d68:	4618      	mov	r0, r3
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <prvBytesInBuffer>:
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
    xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	60fb      	str	r3, [r7, #12]
    xCount -= pxStreamBuffer->xTail;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	60fb      	str	r3, [r7, #12]
    if( xCount >= pxStreamBuffer->xLength )
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	68fa      	ldr	r2, [r7, #12]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d304      	bcc.n	8002da6 <prvBytesInBuffer+0x32>
        xCount -= pxStreamBuffer->xLength;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	68fa      	ldr	r2, [r7, #12]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	60fb      	str	r3, [r7, #12]
    return xCount;
 8002da6:	68fb      	ldr	r3, [r7, #12]
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3714      	adds	r7, #20
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <prvWriteBytesToBuffer>:
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b088      	sub	sp, #32
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
 8002dc0:	603b      	str	r3, [r7, #0]
    configASSERT( xCount > ( size_t ) 0 );
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d10a      	bne.n	8002dde <prvWriteBytesToBuffer+0x2a>
    __asm volatile
 8002dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dcc:	f383 8811 	msr	BASEPRI, r3
 8002dd0:	f3bf 8f6f 	isb	sy
 8002dd4:	f3bf 8f4f 	dsb	sy
 8002dd8:	61bb      	str	r3, [r7, #24]
}
 8002dda:	bf00      	nop
 8002ddc:	e7fe      	b.n	8002ddc <prvWriteBytesToBuffer+0x28>
    xFirstLength = configMIN( pxStreamBuffer->xLength - xHead, xCount );
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	689a      	ldr	r2, [r3, #8]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	4293      	cmp	r3, r2
 8002dea:	bf28      	it	cs
 8002dec:	4613      	movcs	r3, r2
 8002dee:	61fb      	str	r3, [r7, #28]
    configASSERT( ( xHead + xFirstLength ) <= pxStreamBuffer->xLength );
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	441a      	add	r2, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	429a      	cmp	r2, r3
 8002dfc:	d90a      	bls.n	8002e14 <prvWriteBytesToBuffer+0x60>
    __asm volatile
 8002dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e02:	f383 8811 	msr	BASEPRI, r3
 8002e06:	f3bf 8f6f 	isb	sy
 8002e0a:	f3bf 8f4f 	dsb	sy
 8002e0e:	617b      	str	r3, [r7, #20]
}
 8002e10:	bf00      	nop
 8002e12:	e7fe      	b.n	8002e12 <prvWriteBytesToBuffer+0x5e>
    ( void ) memcpy( ( void * ) ( &( pxStreamBuffer->pucBuffer[ xHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	699a      	ldr	r2, [r3, #24]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	69fa      	ldr	r2, [r7, #28]
 8002e1e:	68b9      	ldr	r1, [r7, #8]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f018 fc27 	bl	801b674 <memcpy>
    if( xCount > xFirstLength )
 8002e26:	687a      	ldr	r2, [r7, #4]
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d91c      	bls.n	8002e68 <prvWriteBytesToBuffer+0xb4>
        configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	1ad2      	subs	r2, r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d90a      	bls.n	8002e52 <prvWriteBytesToBuffer+0x9e>
    __asm volatile
 8002e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e40:	f383 8811 	msr	BASEPRI, r3
 8002e44:	f3bf 8f6f 	isb	sy
 8002e48:	f3bf 8f4f 	dsb	sy
 8002e4c:	613b      	str	r3, [r7, #16]
}
 8002e4e:	bf00      	nop
 8002e50:	e7fe      	b.n	8002e50 <prvWriteBytesToBuffer+0x9c>
        ( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6998      	ldr	r0, [r3, #24]
 8002e56:	68ba      	ldr	r2, [r7, #8]
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	18d1      	adds	r1, r2, r3
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	461a      	mov	r2, r3
 8002e64:	f018 fc06 	bl	801b674 <memcpy>
    xHead += xCount;
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	603b      	str	r3, [r7, #0]
    if( xHead >= pxStreamBuffer->xLength )
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d304      	bcc.n	8002e84 <prvWriteBytesToBuffer+0xd0>
        xHead -= pxStreamBuffer->xLength;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	603b      	str	r3, [r7, #0]
    return xHead;
 8002e84:	683b      	ldr	r3, [r7, #0]
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3720      	adds	r7, #32
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <prvReadMessageFromBuffer>:
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b088      	sub	sp, #32
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	60f8      	str	r0, [r7, #12]
 8002e96:	60b9      	str	r1, [r7, #8]
 8002e98:	607a      	str	r2, [r7, #4]
 8002e9a:	603b      	str	r3, [r7, #0]
    size_t xNextTail = pxStreamBuffer->xTail;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	61bb      	str	r3, [r7, #24]
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	7f1b      	ldrb	r3, [r3, #28]
 8002ea6:	f003 0301 	and.w	r3, r3, #1
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d013      	beq.n	8002ed6 <prvReadMessageFromBuffer+0x48>
        xNextTail = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, sbBYTES_TO_STORE_MESSAGE_LENGTH, xNextTail );
 8002eae:	f107 0110 	add.w	r1, r7, #16
 8002eb2:	69bb      	ldr	r3, [r7, #24]
 8002eb4:	2204      	movs	r2, #4
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 f85c 	bl	8002f74 <prvReadBytesFromBuffer>
 8002ebc:	61b8      	str	r0, [r7, #24]
        xNextMessageLength = ( size_t ) xTempNextMessageLength;
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	61fb      	str	r3, [r7, #28]
        xBytesAvailable -= sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	3b04      	subs	r3, #4
 8002ec6:	603b      	str	r3, [r7, #0]
        if( xNextMessageLength > xBufferLengthBytes )
 8002ec8:	69fa      	ldr	r2, [r7, #28]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d904      	bls.n	8002eda <prvReadMessageFromBuffer+0x4c>
            xNextMessageLength = 0;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61fb      	str	r3, [r7, #28]
 8002ed4:	e001      	b.n	8002eda <prvReadMessageFromBuffer+0x4c>
        xNextMessageLength = xBufferLengthBytes;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	61fb      	str	r3, [r7, #28]
    xCount = configMIN( xNextMessageLength, xBytesAvailable );
 8002eda:	683a      	ldr	r2, [r7, #0]
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	bf28      	it	cs
 8002ee2:	4613      	movcs	r3, r2
 8002ee4:	617b      	str	r3, [r7, #20]
    if( xCount != ( size_t ) 0 )
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d008      	beq.n	8002efe <prvReadMessageFromBuffer+0x70>
        pxStreamBuffer->xTail = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xCount, xNextTail ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	697a      	ldr	r2, [r7, #20]
 8002ef0:	68b9      	ldr	r1, [r7, #8]
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 f83e 	bl	8002f74 <prvReadBytesFromBuffer>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	601a      	str	r2, [r3, #0]
    return xCount;
 8002efe:	697b      	ldr	r3, [r7, #20]
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3720      	adds	r7, #32
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}

08002f08 <prvWriteMessageToBuffer>:
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
 8002f14:	603b      	str	r3, [r7, #0]
    size_t xNextHead = pxStreamBuffer->xHead;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	617b      	str	r3, [r7, #20]
    if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	7f1b      	ldrb	r3, [r3, #28]
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00e      	beq.n	8002f46 <prvWriteMessageToBuffer+0x3e>
        if( xSpace >= xRequiredSpace )
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	6a3b      	ldr	r3, [r7, #32]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d307      	bcc.n	8002f40 <prvWriteMessageToBuffer+0x38>
            xNextHead = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH, xNextHead );
 8002f30:	1d39      	adds	r1, r7, #4
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2204      	movs	r2, #4
 8002f36:	68f8      	ldr	r0, [r7, #12]
 8002f38:	f7ff ff3c 	bl	8002db4 <prvWriteBytesToBuffer>
 8002f3c:	6178      	str	r0, [r7, #20]
 8002f3e:	e008      	b.n	8002f52 <prvWriteMessageToBuffer+0x4a>
            xDataLengthBytes = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	607b      	str	r3, [r7, #4]
 8002f44:	e005      	b.n	8002f52 <prvWriteMessageToBuffer+0x4a>
        xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	bf28      	it	cs
 8002f4e:	4613      	movcs	r3, r2
 8002f50:	607b      	str	r3, [r7, #4]
    if( xDataLengthBytes != ( size_t ) 0 )
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d008      	beq.n	8002f6a <prvWriteMessageToBuffer+0x62>
        pxStreamBuffer->xHead = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes, xNextHead ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alignment and access. */
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7ff ff28 	bl	8002db4 <prvWriteBytesToBuffer>
 8002f64:	4602      	mov	r2, r0
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	605a      	str	r2, [r3, #4]
    return xDataLengthBytes;
 8002f6a:	687b      	ldr	r3, [r7, #4]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <prvReadBytesFromBuffer>:
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b088      	sub	sp, #32
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	607a      	str	r2, [r7, #4]
 8002f80:	603b      	str	r3, [r7, #0]
    configASSERT( xCount != ( size_t ) 0 );
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10a      	bne.n	8002f9e <prvReadBytesFromBuffer+0x2a>
    __asm volatile
 8002f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	61bb      	str	r3, [r7, #24]
}
 8002f9a:	bf00      	nop
 8002f9c:	e7fe      	b.n	8002f9c <prvReadBytesFromBuffer+0x28>
    xFirstLength = configMIN( pxStreamBuffer->xLength - xTail, xCount );
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	689a      	ldr	r2, [r3, #8]
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	bf28      	it	cs
 8002fac:	4613      	movcs	r3, r2
 8002fae:	61fb      	str	r3, [r7, #28]
    configASSERT( xFirstLength <= xCount );
 8002fb0:	69fa      	ldr	r2, [r7, #28]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	429a      	cmp	r2, r3
 8002fb6:	d90a      	bls.n	8002fce <prvReadBytesFromBuffer+0x5a>
    __asm volatile
 8002fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fbc:	f383 8811 	msr	BASEPRI, r3
 8002fc0:	f3bf 8f6f 	isb	sy
 8002fc4:	f3bf 8f4f 	dsb	sy
 8002fc8:	617b      	str	r3, [r7, #20]
}
 8002fca:	bf00      	nop
 8002fcc:	e7fe      	b.n	8002fcc <prvReadBytesFromBuffer+0x58>
    configASSERT( ( xTail + xFirstLength ) <= pxStreamBuffer->xLength );
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	441a      	add	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d90a      	bls.n	8002ff2 <prvReadBytesFromBuffer+0x7e>
    __asm volatile
 8002fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe0:	f383 8811 	msr	BASEPRI, r3
 8002fe4:	f3bf 8f6f 	isb	sy
 8002fe8:	f3bf 8f4f 	dsb	sy
 8002fec:	613b      	str	r3, [r7, #16]
}
 8002fee:	bf00      	nop
 8002ff0:	e7fe      	b.n	8002ff0 <prvReadBytesFromBuffer+0x7c>
    ( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	699a      	ldr	r2, [r3, #24]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	69fa      	ldr	r2, [r7, #28]
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	68b8      	ldr	r0, [r7, #8]
 8003000:	f018 fb38 	bl	801b674 <memcpy>
    if( xCount > xFirstLength )
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	429a      	cmp	r2, r3
 800300a:	d90a      	bls.n	8003022 <prvReadBytesFromBuffer+0xae>
        ( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	18d0      	adds	r0, r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6999      	ldr	r1, [r3, #24]
 8003016:	687a      	ldr	r2, [r7, #4]
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	461a      	mov	r2, r3
 800301e:	f018 fb29 	bl	801b674 <memcpy>
    xTail += xCount;
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4413      	add	r3, r2
 8003028:	603b      	str	r3, [r7, #0]
    if( xTail >= pxStreamBuffer->xLength )
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d304      	bcc.n	800303e <prvReadBytesFromBuffer+0xca>
        xTail -= pxStreamBuffer->xLength;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	683a      	ldr	r2, [r7, #0]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	603b      	str	r3, [r7, #0]
    return xTail;
 800303e:	683b      	ldr	r3, [r7, #0]
}
 8003040:	4618      	mov	r0, r3
 8003042:	3720      	adds	r7, #32
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <prvInitialiseNewStreamBuffer>:
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af00      	add	r7, sp, #0
 800304e:	60f8      	str	r0, [r7, #12]
 8003050:	60b9      	str	r1, [r7, #8]
 8003052:	607a      	str	r2, [r7, #4]
 8003054:	603b      	str	r3, [r7, #0]
            const BaseType_t xWriteValue = 0x55;
 8003056:	2355      	movs	r3, #85	; 0x55
 8003058:	617b      	str	r3, [r7, #20]
            configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6979      	ldr	r1, [r7, #20]
 800305e:	68b8      	ldr	r0, [r7, #8]
 8003060:	f018 fb16 	bl	801b690 <memset>
 8003064:	4602      	mov	r2, r0
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	4293      	cmp	r3, r2
 800306a:	d00a      	beq.n	8003082 <prvInitialiseNewStreamBuffer+0x3a>
    __asm volatile
 800306c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003070:	f383 8811 	msr	BASEPRI, r3
 8003074:	f3bf 8f6f 	isb	sy
 8003078:	f3bf 8f4f 	dsb	sy
 800307c:	613b      	str	r3, [r7, #16]
}
 800307e:	bf00      	nop
 8003080:	e7fe      	b.n	8003080 <prvInitialiseNewStreamBuffer+0x38>
    ( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 8003082:	2224      	movs	r2, #36	; 0x24
 8003084:	2100      	movs	r1, #0
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f018 fb02 	bl	801b690 <memset>
    pxStreamBuffer->pucBuffer = pucBuffer;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	619a      	str	r2, [r3, #24]
    pxStreamBuffer->xLength = xBufferSizeBytes;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	609a      	str	r2, [r3, #8]
    pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	683a      	ldr	r2, [r7, #0]
 800309c:	60da      	str	r2, [r3, #12]
    pxStreamBuffer->ucFlags = ucFlags;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80030a4:	771a      	strb	r2, [r3, #28]
}
 80030a6:	bf00      	nop
 80030a8:	3718      	adds	r7, #24
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08c      	sub	sp, #48	; 0x30
 80030b4:	af04      	add	r7, sp, #16
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	603b      	str	r3, [r7, #0]
 80030bc:	4613      	mov	r3, r2
 80030be:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80030c0:	88fb      	ldrh	r3, [r7, #6]
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	4618      	mov	r0, r3
 80030c6:	f004 f9f9 	bl	80074bc <pvPortMalloc>
 80030ca:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d010      	beq.n	80030f4 <xTaskCreate+0x44>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80030d2:	f44f 70a2 	mov.w	r0, #324	; 0x144
 80030d6:	f004 f9f1 	bl	80074bc <pvPortMalloc>
 80030da:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d004      	beq.n	80030ec <xTaskCreate+0x3c>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	697a      	ldr	r2, [r7, #20]
 80030e6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80030ea:	e005      	b.n	80030f8 <xTaskCreate+0x48>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 80030ec:	6978      	ldr	r0, [r7, #20]
 80030ee:	f004 fac9 	bl	8007684 <vPortFree>
 80030f2:	e001      	b.n	80030f8 <xTaskCreate+0x48>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d017      	beq.n	800312e <xTaskCreate+0x7e>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
                {
                    /* Tasks can be created statically or dynamically, so note this
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003106:	88fa      	ldrh	r2, [r7, #6]
 8003108:	2300      	movs	r3, #0
 800310a:	9303      	str	r3, [sp, #12]
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	9302      	str	r3, [sp, #8]
 8003110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003112:	9301      	str	r3, [sp, #4]
 8003114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003116:	9300      	str	r3, [sp, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	68b9      	ldr	r1, [r7, #8]
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f002 ffb5 	bl	800608c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003122:	69f8      	ldr	r0, [r7, #28]
 8003124:	f003 f890 	bl	8006248 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003128:	2301      	movs	r3, #1
 800312a:	61bb      	str	r3, [r7, #24]
 800312c:	e002      	b.n	8003134 <xTaskCreate+0x84>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800312e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003132:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003134:	69bb      	ldr	r3, [r7, #24]
    }
 8003136:	4618      	mov	r0, r3
 8003138:	3720      	adds	r7, #32
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <xTaskCreateStatic>:
    {
 800313e:	b580      	push	{r7, lr}
 8003140:	b08e      	sub	sp, #56	; 0x38
 8003142:	af04      	add	r7, sp, #16
 8003144:	60f8      	str	r0, [r7, #12]
 8003146:	60b9      	str	r1, [r7, #8]
 8003148:	607a      	str	r2, [r7, #4]
 800314a:	603b      	str	r3, [r7, #0]
        configASSERT( puxStackBuffer != NULL );
 800314c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10a      	bne.n	8003168 <xTaskCreateStatic+0x2a>
    __asm volatile
 8003152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003156:	f383 8811 	msr	BASEPRI, r3
 800315a:	f3bf 8f6f 	isb	sy
 800315e:	f3bf 8f4f 	dsb	sy
 8003162:	623b      	str	r3, [r7, #32]
}
 8003164:	bf00      	nop
 8003166:	e7fe      	b.n	8003166 <xTaskCreateStatic+0x28>
        configASSERT( pxTaskBuffer != NULL );
 8003168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800316a:	2b00      	cmp	r3, #0
 800316c:	d10a      	bne.n	8003184 <xTaskCreateStatic+0x46>
    __asm volatile
 800316e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003172:	f383 8811 	msr	BASEPRI, r3
 8003176:	f3bf 8f6f 	isb	sy
 800317a:	f3bf 8f4f 	dsb	sy
 800317e:	61fb      	str	r3, [r7, #28]
}
 8003180:	bf00      	nop
 8003182:	e7fe      	b.n	8003182 <xTaskCreateStatic+0x44>
                volatile size_t xSize = sizeof( StaticTask_t );
 8003184:	f44f 73a2 	mov.w	r3, #324	; 0x144
 8003188:	613b      	str	r3, [r7, #16]
                configASSERT( xSize == sizeof( TCB_t ) );
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	f5b3 7fa2 	cmp.w	r3, #324	; 0x144
 8003190:	d00a      	beq.n	80031a8 <xTaskCreateStatic+0x6a>
    __asm volatile
 8003192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003196:	f383 8811 	msr	BASEPRI, r3
 800319a:	f3bf 8f6f 	isb	sy
 800319e:	f3bf 8f4f 	dsb	sy
 80031a2:	61bb      	str	r3, [r7, #24]
}
 80031a4:	bf00      	nop
 80031a6:	e7fe      	b.n	80031a6 <xTaskCreateStatic+0x68>
                ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80031a8:	693b      	ldr	r3, [r7, #16]
        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80031aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d01f      	beq.n	80031f0 <xTaskCreateStatic+0xb2>
 80031b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d01c      	beq.n	80031f0 <xTaskCreateStatic+0xb2>
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80031b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b8:	627b      	str	r3, [r7, #36]	; 0x24
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80031be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80031c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c4:	2202      	movs	r2, #2
 80031c6:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80031ca:	2300      	movs	r3, #0
 80031cc:	9303      	str	r3, [sp, #12]
 80031ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d0:	9302      	str	r3, [sp, #8]
 80031d2:	f107 0314 	add.w	r3, r7, #20
 80031d6:	9301      	str	r3, [sp, #4]
 80031d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031da:	9300      	str	r3, [sp, #0]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	68b9      	ldr	r1, [r7, #8]
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f002 ff52 	bl	800608c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80031e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031ea:	f003 f82d 	bl	8006248 <prvAddNewTaskToReadyList>
 80031ee:	e001      	b.n	80031f4 <xTaskCreateStatic+0xb6>
            xReturn = NULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
        return xReturn;
 80031f4:	697b      	ldr	r3, [r7, #20]
    }
 80031f6:	4618      	mov	r0, r3
 80031f8:	3728      	adds	r7, #40	; 0x28
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <xTaskCreateRestricted>:
    {
 80031fe:	b5b0      	push	{r4, r5, r7, lr}
 8003200:	b08a      	sub	sp, #40	; 0x28
 8003202:	af04      	add	r7, sp, #16
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003208:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800320c:	617b      	str	r3, [r7, #20]
        configASSERT( pxTaskDefinition->puxStackBuffer );
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d10a      	bne.n	800322c <xTaskCreateRestricted+0x2e>
    __asm volatile
 8003216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800321a:	f383 8811 	msr	BASEPRI, r3
 800321e:	f3bf 8f6f 	isb	sy
 8003222:	f3bf 8f4f 	dsb	sy
 8003226:	60fb      	str	r3, [r7, #12]
}
 8003228:	bf00      	nop
 800322a:	e7fe      	b.n	800322a <xTaskCreateRestricted+0x2c>
        if( pxTaskDefinition->puxStackBuffer != NULL )
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d02c      	beq.n	800328e <xTaskCreateRestricted+0x90>
            pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8003234:	f44f 70a2 	mov.w	r0, #324	; 0x144
 8003238:	f004 f940 	bl	80074bc <pvPortMalloc>
 800323c:	6138      	str	r0, [r7, #16]
            if( pxNewTCB != NULL )
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d024      	beq.n	800328e <xTaskCreateRestricted+0x90>
                pxNewTCB->pxStack = pxTaskDefinition->puxStackBuffer;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	695a      	ldr	r2, [r3, #20]
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_ONLY;
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
                prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6818      	ldr	r0, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6859      	ldr	r1, [r3, #4]
                                      ( uint32_t ) pxTaskDefinition->usStackDepth,
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	891b      	ldrh	r3, [r3, #8]
                prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 8003262:	461d      	mov	r5, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	68dc      	ldr	r4, [r3, #12]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	691b      	ldr	r3, [r3, #16]
                                      pxTaskDefinition->xRegions );
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	3218      	adds	r2, #24
                prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 8003270:	9203      	str	r2, [sp, #12]
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	9202      	str	r2, [sp, #8]
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	9201      	str	r2, [sp, #4]
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	4623      	mov	r3, r4
 800327e:	462a      	mov	r2, r5
 8003280:	f002 ff04 	bl	800608c <prvInitialiseNewTask>
                prvAddNewTaskToReadyList( pxNewTCB );
 8003284:	6938      	ldr	r0, [r7, #16]
 8003286:	f002 ffdf 	bl	8006248 <prvAddNewTaskToReadyList>
                xReturn = pdPASS;
 800328a:	2301      	movs	r3, #1
 800328c:	617b      	str	r3, [r7, #20]
        return xReturn;
 800328e:	697b      	ldr	r3, [r7, #20]
    }
 8003290:	4618      	mov	r0, r3
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bdb0      	pop	{r4, r5, r7, pc}

08003298 <xTaskCreateRestrictedStatic>:
    {
 8003298:	b5b0      	push	{r4, r5, r7, lr}
 800329a:	b08a      	sub	sp, #40	; 0x28
 800329c:	af04      	add	r7, sp, #16
 800329e:	6078      	str	r0, [r7, #4]
 80032a0:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80032a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032a6:	617b      	str	r3, [r7, #20]
        configASSERT( pxTaskDefinition->puxStackBuffer != NULL );
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	695b      	ldr	r3, [r3, #20]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d10a      	bne.n	80032c6 <xTaskCreateRestrictedStatic+0x2e>
    __asm volatile
 80032b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032b4:	f383 8811 	msr	BASEPRI, r3
 80032b8:	f3bf 8f6f 	isb	sy
 80032bc:	f3bf 8f4f 	dsb	sy
 80032c0:	60fb      	str	r3, [r7, #12]
}
 80032c2:	bf00      	nop
 80032c4:	e7fe      	b.n	80032c4 <xTaskCreateRestrictedStatic+0x2c>
        configASSERT( pxTaskDefinition->pxTaskBuffer != NULL );
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d10a      	bne.n	80032e6 <xTaskCreateRestrictedStatic+0x4e>
    __asm volatile
 80032d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d4:	f383 8811 	msr	BASEPRI, r3
 80032d8:	f3bf 8f6f 	isb	sy
 80032dc:	f3bf 8f4f 	dsb	sy
 80032e0:	60bb      	str	r3, [r7, #8]
}
 80032e2:	bf00      	nop
 80032e4:	e7fe      	b.n	80032e4 <xTaskCreateRestrictedStatic+0x4c>
        if( ( pxTaskDefinition->puxStackBuffer != NULL ) && ( pxTaskDefinition->pxTaskBuffer != NULL ) )
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d02d      	beq.n	800334a <xTaskCreateRestrictedStatic+0xb2>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d028      	beq.n	800334a <xTaskCreateRestrictedStatic+0xb2>
            pxNewTCB = ( TCB_t * ) pxTaskDefinition->pxTaskBuffer;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032fe:	613b      	str	r3, [r7, #16]
            pxNewTCB->pxStack = pxTaskDefinition->puxStackBuffer;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	695a      	ldr	r2, [r3, #20]
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	2202      	movs	r2, #2
 800330e:	f883 2143 	strb.w	r2, [r3, #323]	; 0x143
            prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6818      	ldr	r0, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6859      	ldr	r1, [r3, #4]
                                  ( uint32_t ) pxTaskDefinition->usStackDepth,
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	891b      	ldrh	r3, [r3, #8]
            prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 800331e:	461d      	mov	r5, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68dc      	ldr	r4, [r3, #12]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	691b      	ldr	r3, [r3, #16]
                                  pxTaskDefinition->xRegions );
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	3218      	adds	r2, #24
            prvInitialiseNewTask( pxTaskDefinition->pvTaskCode,
 800332c:	9203      	str	r2, [sp, #12]
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	9202      	str	r2, [sp, #8]
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	9201      	str	r2, [sp, #4]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	4623      	mov	r3, r4
 800333a:	462a      	mov	r2, r5
 800333c:	f002 fea6 	bl	800608c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003340:	6938      	ldr	r0, [r7, #16]
 8003342:	f002 ff81 	bl	8006248 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003346:	2301      	movs	r3, #1
 8003348:	617b      	str	r3, [r7, #20]
        return xReturn;
 800334a:	697b      	ldr	r3, [r7, #20]
    }
 800334c:	4618      	mov	r0, r3
 800334e:	3718      	adds	r7, #24
 8003350:	46bd      	mov	sp, r7
 8003352:	bdb0      	pop	{r4, r5, r7, pc}

08003354 <vTaskAllocateMPURegions>:

#if ( portUSING_MPU_WRAPPERS == 1 )

    void vTaskAllocateMPURegions( TaskHandle_t xTaskToModify,
                                  const MemoryRegion_t * const xRegions )
    {
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;

        /* If null is passed in here then we are modifying the MPU settings of
         * the calling task. */
        pxTCB = prvGetTCBFromHandle( xTaskToModify );
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d102      	bne.n	800336a <vTaskAllocateMPURegions+0x16>
 8003364:	4b07      	ldr	r3, [pc, #28]	; (8003384 <vTaskAllocateMPURegions+0x30>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	e000      	b.n	800336c <vTaskAllocateMPURegions+0x18>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	60fb      	str	r3, [r7, #12]

        vPortStoreTaskMPUSettings( &( pxTCB->xMPUSettings ), xRegions, NULL, 0 );
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	1d18      	adds	r0, r3, #4
 8003372:	2300      	movs	r3, #0
 8003374:	2200      	movs	r2, #0
 8003376:	6839      	ldr	r1, [r7, #0]
 8003378:	f003 fe36 	bl	8006fe8 <vPortStoreTaskMPUSettings>
    }
 800337c:	bf00      	nop
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	24000040 	.word	0x24000040

08003388 <vTaskDelete>:
    {
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
        taskENTER_CRITICAL();
 8003390:	f006 fd3e 	bl	8009e10 <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d102      	bne.n	80033a0 <vTaskDelete+0x18>
 800339a:	4b2f      	ldr	r3, [pc, #188]	; (8003458 <vTaskDelete+0xd0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	e000      	b.n	80033a2 <vTaskDelete+0x1a>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	60fb      	str	r3, [r7, #12]
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	3384      	adds	r3, #132	; 0x84
 80033a8:	4618      	mov	r0, r3
 80033aa:	f7fd fb81 	bl	8000ab0 <uxListRemove>
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d004      	beq.n	80033c2 <vTaskDelete+0x3a>
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	3398      	adds	r3, #152	; 0x98
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fd fb77 	bl	8000ab0 <uxListRemove>
            uxTaskNumber++;
 80033c2:	4b26      	ldr	r3, [pc, #152]	; (800345c <vTaskDelete+0xd4>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	3301      	adds	r3, #1
 80033c8:	4a24      	ldr	r2, [pc, #144]	; (800345c <vTaskDelete+0xd4>)
 80033ca:	6013      	str	r3, [r2, #0]
            if( pxTCB == pxCurrentTCB )
 80033cc:	4b22      	ldr	r3, [pc, #136]	; (8003458 <vTaskDelete+0xd0>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	68fa      	ldr	r2, [r7, #12]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d10b      	bne.n	80033ee <vTaskDelete+0x66>
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	3384      	adds	r3, #132	; 0x84
 80033da:	4619      	mov	r1, r3
 80033dc:	4820      	ldr	r0, [pc, #128]	; (8003460 <vTaskDelete+0xd8>)
 80033de:	f7fd fb43 	bl	8000a68 <vListInsertEnd>
                ++uxDeletedTasksWaitingCleanUp;
 80033e2:	4b20      	ldr	r3, [pc, #128]	; (8003464 <vTaskDelete+0xdc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	3301      	adds	r3, #1
 80033e8:	4a1e      	ldr	r2, [pc, #120]	; (8003464 <vTaskDelete+0xdc>)
 80033ea:	6013      	str	r3, [r2, #0]
 80033ec:	e006      	b.n	80033fc <vTaskDelete+0x74>
                --uxCurrentNumberOfTasks;
 80033ee:	4b1e      	ldr	r3, [pc, #120]	; (8003468 <vTaskDelete+0xe0>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	4a1c      	ldr	r2, [pc, #112]	; (8003468 <vTaskDelete+0xe0>)
 80033f6:	6013      	str	r3, [r2, #0]
                prvResetNextTaskUnblockTime();
 80033f8:	f002 fe2c 	bl	8006054 <prvResetNextTaskUnblockTime>
        taskEXIT_CRITICAL();
 80033fc:	f006 fd26 	bl	8009e4c <vPortExitCritical>
        if( pxTCB != pxCurrentTCB )
 8003400:	4b15      	ldr	r3, [pc, #84]	; (8003458 <vTaskDelete+0xd0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	429a      	cmp	r2, r3
 8003408:	d002      	beq.n	8003410 <vTaskDelete+0x88>
            prvDeleteTCB( pxTCB );
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f002 fcde 	bl	8005dcc <prvDeleteTCB>
        if( xSchedulerRunning != pdFALSE )
 8003410:	4b16      	ldr	r3, [pc, #88]	; (800346c <vTaskDelete+0xe4>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d01b      	beq.n	8003450 <vTaskDelete+0xc8>
            if( pxTCB == pxCurrentTCB )
 8003418:	4b0f      	ldr	r3, [pc, #60]	; (8003458 <vTaskDelete+0xd0>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	429a      	cmp	r2, r3
 8003420:	d116      	bne.n	8003450 <vTaskDelete+0xc8>
                configASSERT( uxSchedulerSuspended == 0 );
 8003422:	4b13      	ldr	r3, [pc, #76]	; (8003470 <vTaskDelete+0xe8>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00a      	beq.n	8003440 <vTaskDelete+0xb8>
    __asm volatile
 800342a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800342e:	f383 8811 	msr	BASEPRI, r3
 8003432:	f3bf 8f6f 	isb	sy
 8003436:	f3bf 8f4f 	dsb	sy
 800343a:	60bb      	str	r3, [r7, #8]
}
 800343c:	bf00      	nop
 800343e:	e7fe      	b.n	800343e <vTaskDelete+0xb6>
                portYIELD_WITHIN_API();
 8003440:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <vTaskDelete+0xec>)
 8003442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	f3bf 8f4f 	dsb	sy
 800344c:	f3bf 8f6f 	isb	sy
    }
 8003450:	bf00      	nop
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	24000040 	.word	0x24000040
 800345c:	24000530 	.word	0x24000530
 8003460:	240004e8 	.word	0x240004e8
 8003464:	240004fc 	.word	0x240004fc
 8003468:	24000514 	.word	0x24000514
 800346c:	24000520 	.word	0x24000520
 8003470:	2400053c 	.word	0x2400053c
 8003474:	e000ed04 	.word	0xe000ed04

08003478 <vTaskDelay>:
    {
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8003480:	2300      	movs	r3, #0
 8003482:	60fb      	str	r3, [r7, #12]
        if( xTicksToDelay > ( TickType_t ) 0U )
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d017      	beq.n	80034ba <vTaskDelay+0x42>
            configASSERT( uxSchedulerSuspended == 0 );
 800348a:	4b13      	ldr	r3, [pc, #76]	; (80034d8 <vTaskDelay+0x60>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <vTaskDelay+0x30>
    __asm volatile
 8003492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003496:	f383 8811 	msr	BASEPRI, r3
 800349a:	f3bf 8f6f 	isb	sy
 800349e:	f3bf 8f4f 	dsb	sy
 80034a2:	60bb      	str	r3, [r7, #8]
}
 80034a4:	bf00      	nop
 80034a6:	e7fe      	b.n	80034a6 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80034a8:	f000 fcf2 	bl	8003e90 <vTaskSuspendAll>
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80034ac:	2100      	movs	r1, #0
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f002 fcee 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
            xAlreadyYielded = xTaskResumeAll();
 80034b4:	f000 fcfa 	bl	8003eac <xTaskResumeAll>
 80034b8:	60f8      	str	r0, [r7, #12]
        if( xAlreadyYielded == pdFALSE )
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d107      	bne.n	80034d0 <vTaskDelay+0x58>
            portYIELD_WITHIN_API();
 80034c0:	4b06      	ldr	r3, [pc, #24]	; (80034dc <vTaskDelay+0x64>)
 80034c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	f3bf 8f4f 	dsb	sy
 80034cc:	f3bf 8f6f 	isb	sy
    }
 80034d0:	bf00      	nop
 80034d2:	3710      	adds	r7, #16
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	2400053c 	.word	0x2400053c
 80034dc:	e000ed04 	.word	0xe000ed04

080034e0 <xTaskDelayUntil>:
    {
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08a      	sub	sp, #40	; 0x28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24
        configASSERT( pxPreviousWakeTime );
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10a      	bne.n	800350a <xTaskDelayUntil+0x2a>
    __asm volatile
 80034f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f8:	f383 8811 	msr	BASEPRI, r3
 80034fc:	f3bf 8f6f 	isb	sy
 8003500:	f3bf 8f4f 	dsb	sy
 8003504:	617b      	str	r3, [r7, #20]
}
 8003506:	bf00      	nop
 8003508:	e7fe      	b.n	8003508 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d10a      	bne.n	8003526 <xTaskDelayUntil+0x46>
    __asm volatile
 8003510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003514:	f383 8811 	msr	BASEPRI, r3
 8003518:	f3bf 8f6f 	isb	sy
 800351c:	f3bf 8f4f 	dsb	sy
 8003520:	613b      	str	r3, [r7, #16]
}
 8003522:	bf00      	nop
 8003524:	e7fe      	b.n	8003524 <xTaskDelayUntil+0x44>
        configASSERT( uxSchedulerSuspended == 0 );
 8003526:	4b2a      	ldr	r3, [pc, #168]	; (80035d0 <xTaskDelayUntil+0xf0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <xTaskDelayUntil+0x64>
    __asm volatile
 800352e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003532:	f383 8811 	msr	BASEPRI, r3
 8003536:	f3bf 8f6f 	isb	sy
 800353a:	f3bf 8f4f 	dsb	sy
 800353e:	60fb      	str	r3, [r7, #12]
}
 8003540:	bf00      	nop
 8003542:	e7fe      	b.n	8003542 <xTaskDelayUntil+0x62>
        vTaskSuspendAll();
 8003544:	f000 fca4 	bl	8003e90 <vTaskSuspendAll>
            const TickType_t xConstTickCount = xTickCount;
 8003548:	4b22      	ldr	r3, [pc, #136]	; (80035d4 <xTaskDelayUntil+0xf4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	623b      	str	r3, [r7, #32]
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	4413      	add	r3, r2
 8003556:	61fb      	str	r3, [r7, #28]
            if( xConstTickCount < *pxPreviousWakeTime )
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6a3a      	ldr	r2, [r7, #32]
 800355e:	429a      	cmp	r2, r3
 8003560:	d20b      	bcs.n	800357a <xTaskDelayUntil+0x9a>
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	69fa      	ldr	r2, [r7, #28]
 8003568:	429a      	cmp	r2, r3
 800356a:	d211      	bcs.n	8003590 <xTaskDelayUntil+0xb0>
 800356c:	69fa      	ldr	r2, [r7, #28]
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	429a      	cmp	r2, r3
 8003572:	d90d      	bls.n	8003590 <xTaskDelayUntil+0xb0>
                    xShouldDelay = pdTRUE;
 8003574:	2301      	movs	r3, #1
 8003576:	627b      	str	r3, [r7, #36]	; 0x24
 8003578:	e00a      	b.n	8003590 <xTaskDelayUntil+0xb0>
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69fa      	ldr	r2, [r7, #28]
 8003580:	429a      	cmp	r2, r3
 8003582:	d303      	bcc.n	800358c <xTaskDelayUntil+0xac>
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	6a3b      	ldr	r3, [r7, #32]
 8003588:	429a      	cmp	r2, r3
 800358a:	d901      	bls.n	8003590 <xTaskDelayUntil+0xb0>
                    xShouldDelay = pdTRUE;
 800358c:	2301      	movs	r3, #1
 800358e:	627b      	str	r3, [r7, #36]	; 0x24
            *pxPreviousWakeTime = xTimeToWake;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	69fa      	ldr	r2, [r7, #28]
 8003594:	601a      	str	r2, [r3, #0]
            if( xShouldDelay != pdFALSE )
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	2b00      	cmp	r3, #0
 800359a:	d006      	beq.n	80035aa <xTaskDelayUntil+0xca>
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800359c:	69fa      	ldr	r2, [r7, #28]
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2100      	movs	r1, #0
 80035a4:	4618      	mov	r0, r3
 80035a6:	f002 fc73 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
        xAlreadyYielded = xTaskResumeAll();
 80035aa:	f000 fc7f 	bl	8003eac <xTaskResumeAll>
 80035ae:	61b8      	str	r0, [r7, #24]
        if( xAlreadyYielded == pdFALSE )
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d107      	bne.n	80035c6 <xTaskDelayUntil+0xe6>
            portYIELD_WITHIN_API();
 80035b6:	4b08      	ldr	r3, [pc, #32]	; (80035d8 <xTaskDelayUntil+0xf8>)
 80035b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035bc:	601a      	str	r2, [r3, #0]
 80035be:	f3bf 8f4f 	dsb	sy
 80035c2:	f3bf 8f6f 	isb	sy
        return xShouldDelay;
 80035c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80035c8:	4618      	mov	r0, r3
 80035ca:	3728      	adds	r7, #40	; 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	2400053c 	.word	0x2400053c
 80035d4:	24000518 	.word	0x24000518
 80035d8:	e000ed04 	.word	0xe000ed04

080035dc <uxTaskPriorityGet>:
    {
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
        taskENTER_CRITICAL();
 80035e4:	f006 fc14 	bl	8009e10 <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTask );
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d102      	bne.n	80035f4 <uxTaskPriorityGet+0x18>
 80035ee:	4b08      	ldr	r3, [pc, #32]	; (8003610 <uxTaskPriorityGet+0x34>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	e000      	b.n	80035f6 <uxTaskPriorityGet+0x1a>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	60fb      	str	r3, [r7, #12]
            uxReturn = pxTCB->uxPriority;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80035fe:	60bb      	str	r3, [r7, #8]
        taskEXIT_CRITICAL();
 8003600:	f006 fc24 	bl	8009e4c <vPortExitCritical>
        return uxReturn;
 8003604:	68bb      	ldr	r3, [r7, #8]
    }
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	24000040 	.word	0x24000040

08003614 <uxTaskPriorityGetFromISR>:
    {
 8003614:	b580      	push	{r7, lr}
 8003616:	b088      	sub	sp, #32
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800361c:	f006 fc8a 	bl	8009f34 <vPortValidateInterruptPriority>
    __asm volatile
 8003620:	f3ef 8211 	mrs	r2, BASEPRI
 8003624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003628:	f383 8811 	msr	BASEPRI, r3
 800362c:	f3bf 8f6f 	isb	sy
 8003630:	f3bf 8f4f 	dsb	sy
 8003634:	613a      	str	r2, [r7, #16]
 8003636:	60fb      	str	r3, [r7, #12]
    return ulOriginalBASEPRI;
 8003638:	693b      	ldr	r3, [r7, #16]
        uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
 800363a:	61fb      	str	r3, [r7, #28]
            pxTCB = prvGetTCBFromHandle( xTask );
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d102      	bne.n	8003648 <uxTaskPriorityGetFromISR+0x34>
 8003642:	4b0a      	ldr	r3, [pc, #40]	; (800366c <uxTaskPriorityGetFromISR+0x58>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	e000      	b.n	800364a <uxTaskPriorityGetFromISR+0x36>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	61bb      	str	r3, [r7, #24]
            uxReturn = pxTCB->uxPriority;
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	60bb      	str	r3, [r7, #8]
    __asm volatile
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f383 8811 	msr	BASEPRI, r3
}
 800365e:	bf00      	nop
        return uxReturn;
 8003660:	697b      	ldr	r3, [r7, #20]
    }
 8003662:	4618      	mov	r0, r3
 8003664:	3720      	adds	r7, #32
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	24000040 	.word	0x24000040

08003670 <eTaskGetState>:
    {
 8003670:	b580      	push	{r7, lr}
 8003672:	b08a      	sub	sp, #40	; 0x28
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
        const TCB_t * const pxTCB = xTask;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	61fb      	str	r3, [r7, #28]
        configASSERT( pxTCB );
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10a      	bne.n	8003698 <eTaskGetState+0x28>
    __asm volatile
 8003682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003686:	f383 8811 	msr	BASEPRI, r3
 800368a:	f3bf 8f6f 	isb	sy
 800368e:	f3bf 8f4f 	dsb	sy
 8003692:	60fb      	str	r3, [r7, #12]
}
 8003694:	bf00      	nop
 8003696:	e7fe      	b.n	8003696 <eTaskGetState+0x26>
        if( pxTCB == pxCurrentTCB )
 8003698:	4b2e      	ldr	r3, [pc, #184]	; (8003754 <eTaskGetState+0xe4>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	69fa      	ldr	r2, [r7, #28]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d103      	bne.n	80036aa <eTaskGetState+0x3a>
            eReturn = eRunning;
 80036a2:	2300      	movs	r3, #0
 80036a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80036a8:	e04e      	b.n	8003748 <eTaskGetState+0xd8>
            taskENTER_CRITICAL();
 80036aa:	f006 fbb1 	bl	8009e10 <vPortEnterCritical>
                pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036b4:	61bb      	str	r3, [r7, #24]
                pxDelayedList = pxDelayedTaskList;
 80036b6:	4b28      	ldr	r3, [pc, #160]	; (8003758 <eTaskGetState+0xe8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	617b      	str	r3, [r7, #20]
                pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80036bc:	4b27      	ldr	r3, [pc, #156]	; (800375c <eTaskGetState+0xec>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	613b      	str	r3, [r7, #16]
            taskEXIT_CRITICAL();
 80036c2:	f006 fbc3 	bl	8009e4c <vPortExitCritical>
            if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d003      	beq.n	80036d6 <eTaskGetState+0x66>
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d103      	bne.n	80036de <eTaskGetState+0x6e>
                eReturn = eBlocked;
 80036d6:	2302      	movs	r3, #2
 80036d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80036dc:	e034      	b.n	8003748 <eTaskGetState+0xd8>
                else if( pxStateList == &xSuspendedTaskList )
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	4a1f      	ldr	r2, [pc, #124]	; (8003760 <eTaskGetState+0xf0>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d122      	bne.n	800372c <eTaskGetState+0xbc>
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d119      	bne.n	8003724 <eTaskGetState+0xb4>
                                eReturn = eSuspended;
 80036f0:	2303      	movs	r3, #3
 80036f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 80036f6:	2300      	movs	r3, #0
 80036f8:	623b      	str	r3, [r7, #32]
 80036fa:	e00f      	b.n	800371c <eTaskGetState+0xac>
                                    if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 80036fc:	69fa      	ldr	r2, [r7, #28]
 80036fe:	6a3b      	ldr	r3, [r7, #32]
 8003700:	4413      	add	r3, r2
 8003702:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b01      	cmp	r3, #1
 800370c:	d103      	bne.n	8003716 <eTaskGetState+0xa6>
                                        eReturn = eBlocked;
 800370e:	2302      	movs	r3, #2
 8003710:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                                        break;
 8003714:	e018      	b.n	8003748 <eTaskGetState+0xd8>
                                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8003716:	6a3b      	ldr	r3, [r7, #32]
 8003718:	3301      	adds	r3, #1
 800371a:	623b      	str	r3, [r7, #32]
 800371c:	6a3b      	ldr	r3, [r7, #32]
 800371e:	2b02      	cmp	r3, #2
 8003720:	ddec      	ble.n	80036fc <eTaskGetState+0x8c>
 8003722:	e011      	b.n	8003748 <eTaskGetState+0xd8>
                        eReturn = eBlocked;
 8003724:	2302      	movs	r3, #2
 8003726:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800372a:	e00d      	b.n	8003748 <eTaskGetState+0xd8>
                else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	4a0d      	ldr	r2, [pc, #52]	; (8003764 <eTaskGetState+0xf4>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d002      	beq.n	800373a <eTaskGetState+0xca>
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d103      	bne.n	8003742 <eTaskGetState+0xd2>
                    eReturn = eDeleted;
 800373a:	2304      	movs	r3, #4
 800373c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003740:	e002      	b.n	8003748 <eTaskGetState+0xd8>
                eReturn = eReady;
 8003742:	2301      	movs	r3, #1
 8003744:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        return eReturn;
 8003748:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800374c:	4618      	mov	r0, r3
 800374e:	3728      	adds	r7, #40	; 0x28
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	24000040 	.word	0x24000040
 8003758:	240004cc 	.word	0x240004cc
 800375c:	240004d0 	.word	0x240004d0
 8003760:	24000500 	.word	0x24000500
 8003764:	240004e8 	.word	0x240004e8

08003768 <vTaskGetInfo>:

    void vTaskGetInfo( TaskHandle_t xTask,
                       TaskStatus_t * pxTaskStatus,
                       BaseType_t xGetFreeStackSpace,
                       eTaskState eState )
    {
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
 8003774:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;

        /* xTask is NULL then get the state of the calling task. */
        pxTCB = prvGetTCBFromHandle( xTask );
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d102      	bne.n	8003782 <vTaskGetInfo+0x1a>
 800377c:	4b2f      	ldr	r3, [pc, #188]	; (800383c <vTaskGetInfo+0xd4>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	e000      	b.n	8003784 <vTaskGetInfo+0x1c>
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	617b      	str	r3, [r7, #20]

        pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	601a      	str	r2, [r3, #0]
        pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName[ 0 ] );
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f103 02b4 	add.w	r2, r3, #180	; 0xb4
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	605a      	str	r2, [r3, #4]
        pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	611a      	str	r2, [r3, #16]
        pxTaskStatus->pxStackBase = pxTCB->pxStack;
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	61da      	str	r2, [r3, #28]
        pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	609a      	str	r2, [r3, #8]

        #if ( configUSE_MUTEXES == 1 )
            {
                pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	615a      	str	r2, [r3, #20]
            {
                pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
            }
        #else
            {
                pxTaskStatus->ulRunTimeCounter = ( configRUN_TIME_COUNTER_TYPE ) 0;
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	2200      	movs	r2, #0
 80037c2:	619a      	str	r2, [r3, #24]
        #endif

        /* Obtaining the task state is a little fiddly, so is only done if the
         * value of eState passed into this function is eInvalid - otherwise the
         * state is just set to whatever is passed in. */
        if( eState != eInvalid )
 80037c4:	78fb      	ldrb	r3, [r7, #3]
 80037c6:	2b05      	cmp	r3, #5
 80037c8:	d01b      	beq.n	8003802 <vTaskGetInfo+0x9a>
        {
            if( pxTCB == pxCurrentTCB )
 80037ca:	4b1c      	ldr	r3, [pc, #112]	; (800383c <vTaskGetInfo+0xd4>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	697a      	ldr	r2, [r7, #20]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d103      	bne.n	80037dc <vTaskGetInfo+0x74>
            {
                pxTaskStatus->eCurrentState = eRunning;
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	2200      	movs	r2, #0
 80037d8:	731a      	strb	r2, [r3, #12]
 80037da:	e019      	b.n	8003810 <vTaskGetInfo+0xa8>
            }
            else
            {
                pxTaskStatus->eCurrentState = eState;
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	78fa      	ldrb	r2, [r7, #3]
 80037e0:	731a      	strb	r2, [r3, #12]
                #if ( INCLUDE_vTaskSuspend == 1 )
                    {
                        /* If the task is in the suspended list then there is a
                         *  chance it is actually just blocked indefinitely - so really
                         *  it should be reported as being in the Blocked state. */
                        if( eState == eSuspended )
 80037e2:	78fb      	ldrb	r3, [r7, #3]
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	d113      	bne.n	8003810 <vTaskGetInfo+0xa8>
                        {
                            vTaskSuspendAll();
 80037e8:	f000 fb52 	bl	8003e90 <vTaskSuspendAll>
                            {
                                if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <vTaskGetInfo+0x94>
                                {
                                    pxTaskStatus->eCurrentState = eBlocked;
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	2202      	movs	r2, #2
 80037fa:	731a      	strb	r2, [r3, #12]
                                }
                            }
                            ( void ) xTaskResumeAll();
 80037fc:	f000 fb56 	bl	8003eac <xTaskResumeAll>
 8003800:	e006      	b.n	8003810 <vTaskGetInfo+0xa8>
                #endif /* INCLUDE_vTaskSuspend */
            }
        }
        else
        {
            pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
 8003802:	6978      	ldr	r0, [r7, #20]
 8003804:	f7ff ff34 	bl	8003670 <eTaskGetState>
 8003808:	4603      	mov	r3, r0
 800380a:	461a      	mov	r2, r3
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	731a      	strb	r2, [r3, #12]
        }

        /* Obtaining the stack space takes some time, so the xGetFreeStackSpace
         * parameter is provided to allow it to be skipped. */
        if( xGetFreeStackSpace != pdFALSE )
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <vTaskGetInfo+0xc4>
                {
                    pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
                }
            #else
                {
                    pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800381c:	4618      	mov	r0, r3
 800381e:	f002 fbfd 	bl	800601c <prvTaskCheckFreeStackSpace>
 8003822:	4603      	mov	r3, r0
 8003824:	461a      	mov	r2, r3
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	841a      	strh	r2, [r3, #32]
        }
        else
        {
            pxTaskStatus->usStackHighWaterMark = 0;
        }
    }
 800382a:	e002      	b.n	8003832 <vTaskGetInfo+0xca>
            pxTaskStatus->usStackHighWaterMark = 0;
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2200      	movs	r2, #0
 8003830:	841a      	strh	r2, [r3, #32]
    }
 8003832:	bf00      	nop
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	24000040 	.word	0x24000040

08003840 <vTaskPrioritySet>:
    {
 8003840:	b580      	push	{r7, lr}
 8003842:	b088      	sub	sp, #32
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
        BaseType_t xYieldRequired = pdFALSE;
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
        configASSERT( uxNewPriority < configMAX_PRIORITIES );
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	2b37      	cmp	r3, #55	; 0x37
 8003852:	d90a      	bls.n	800386a <vTaskPrioritySet+0x2a>
    __asm volatile
 8003854:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003858:	f383 8811 	msr	BASEPRI, r3
 800385c:	f3bf 8f6f 	isb	sy
 8003860:	f3bf 8f4f 	dsb	sy
 8003864:	60bb      	str	r3, [r7, #8]
}
 8003866:	bf00      	nop
 8003868:	e7fe      	b.n	8003868 <vTaskPrioritySet+0x28>
        if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b37      	cmp	r3, #55	; 0x37
 800386e:	d901      	bls.n	8003874 <vTaskPrioritySet+0x34>
            uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003870:	2337      	movs	r3, #55	; 0x37
 8003872:	603b      	str	r3, [r7, #0]
        taskENTER_CRITICAL();
 8003874:	f006 facc 	bl	8009e10 <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTask );
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d102      	bne.n	8003884 <vTaskPrioritySet+0x44>
 800387e:	4b59      	ldr	r3, [pc, #356]	; (80039e4 <vTaskPrioritySet+0x1a4>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	e000      	b.n	8003886 <vTaskPrioritySet+0x46>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	61bb      	str	r3, [r7, #24]
                    uxCurrentBasePriority = pxTCB->uxBasePriority;
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800388e:	617b      	str	r3, [r7, #20]
            if( uxCurrentBasePriority != uxNewPriority )
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	429a      	cmp	r2, r3
 8003896:	f000 809e 	beq.w	80039d6 <vTaskPrioritySet+0x196>
                if( uxNewPriority > uxCurrentBasePriority )
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d90e      	bls.n	80038c0 <vTaskPrioritySet+0x80>
                    if( pxTCB != pxCurrentTCB )
 80038a2:	4b50      	ldr	r3, [pc, #320]	; (80039e4 <vTaskPrioritySet+0x1a4>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d010      	beq.n	80038ce <vTaskPrioritySet+0x8e>
                        if( uxNewPriority >= pxCurrentTCB->uxPriority )
 80038ac:	4b4d      	ldr	r3, [pc, #308]	; (80039e4 <vTaskPrioritySet+0x1a4>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d309      	bcc.n	80038ce <vTaskPrioritySet+0x8e>
                            xYieldRequired = pdTRUE;
 80038ba:	2301      	movs	r3, #1
 80038bc:	61fb      	str	r3, [r7, #28]
 80038be:	e006      	b.n	80038ce <vTaskPrioritySet+0x8e>
                else if( pxTCB == pxCurrentTCB )
 80038c0:	4b48      	ldr	r3, [pc, #288]	; (80039e4 <vTaskPrioritySet+0x1a4>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d101      	bne.n	80038ce <vTaskPrioritySet+0x8e>
                    xYieldRequired = pdTRUE;
 80038ca:	2301      	movs	r3, #1
 80038cc:	61fb      	str	r3, [r7, #28]
                uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80038ce:	69bb      	ldr	r3, [r7, #24]
 80038d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038d4:	613b      	str	r3, [r7, #16]
                        if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d103      	bne.n	80038ee <vTaskPrioritySet+0xae>
                            pxTCB->uxPriority = uxNewPriority;
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                        pxTCB->uxBasePriority = uxNewPriority;
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	683a      	ldr	r2, [r7, #0]
 80038f2:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
                if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	db05      	blt.n	800390c <vTaskPrioritySet+0xcc>
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003906:	69bb      	ldr	r3, [r7, #24]
 8003908:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8003912:	693a      	ldr	r2, [r7, #16]
 8003914:	4613      	mov	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4413      	add	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4a32      	ldr	r2, [pc, #200]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 800391e:	4413      	add	r3, r2
 8003920:	4299      	cmp	r1, r3
 8003922:	d14d      	bne.n	80039c0 <vTaskPrioritySet+0x180>
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	3384      	adds	r3, #132	; 0x84
 8003928:	4618      	mov	r0, r3
 800392a:	f7fd f8c1 	bl	8000ab0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003934:	4b2d      	ldr	r3, [pc, #180]	; (80039ec <vTaskPrioritySet+0x1ac>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	429a      	cmp	r2, r3
 800393a:	d904      	bls.n	8003946 <vTaskPrioritySet+0x106>
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003942:	4a2a      	ldr	r2, [pc, #168]	; (80039ec <vTaskPrioritySet+0x1ac>)
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800394c:	4926      	ldr	r1, [pc, #152]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 800394e:	4613      	mov	r3, r2
 8003950:	009b      	lsls	r3, r3, #2
 8003952:	4413      	add	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	440b      	add	r3, r1
 8003958:	3304      	adds	r3, #4
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	69bb      	ldr	r3, [r7, #24]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	3284      	adds	r2, #132	; 0x84
 8003978:	605a      	str	r2, [r3, #4]
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	609a      	str	r2, [r3, #8]
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800398a:	4613      	mov	r3, r2
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	009b      	lsls	r3, r3, #2
 8003992:	4a15      	ldr	r2, [pc, #84]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 8003994:	441a      	add	r2, r3
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80039a2:	4911      	ldr	r1, [pc, #68]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 80039a4:	4613      	mov	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	1c59      	adds	r1, r3, #1
 80039b2:	480d      	ldr	r0, [pc, #52]	; (80039e8 <vTaskPrioritySet+0x1a8>)
 80039b4:	4613      	mov	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4413      	add	r3, r2
 80039ba:	009b      	lsls	r3, r3, #2
 80039bc:	4403      	add	r3, r0
 80039be:	6019      	str	r1, [r3, #0]
                if( xYieldRequired != pdFALSE )
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d007      	beq.n	80039d6 <vTaskPrioritySet+0x196>
                    taskYIELD_IF_USING_PREEMPTION();
 80039c6:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <vTaskPrioritySet+0x1b0>)
 80039c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039cc:	601a      	str	r2, [r3, #0]
 80039ce:	f3bf 8f4f 	dsb	sy
 80039d2:	f3bf 8f6f 	isb	sy
        taskEXIT_CRITICAL();
 80039d6:	f006 fa39 	bl	8009e4c <vPortExitCritical>
    }
 80039da:	bf00      	nop
 80039dc:	3720      	adds	r7, #32
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	24000040 	.word	0x24000040
 80039e8:	24000044 	.word	0x24000044
 80039ec:	2400051c 	.word	0x2400051c
 80039f0:	e000ed04 	.word	0xe000ed04

080039f4 <vTaskSuspend>:
    {
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
        taskENTER_CRITICAL();
 80039fc:	f006 fa08 	bl	8009e10 <vPortEnterCritical>
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d102      	bne.n	8003a0c <vTaskSuspend+0x18>
 8003a06:	4b38      	ldr	r3, [pc, #224]	; (8003ae8 <vTaskSuspend+0xf4>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	e000      	b.n	8003a0e <vTaskSuspend+0x1a>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	613b      	str	r3, [r7, #16]
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	3384      	adds	r3, #132	; 0x84
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7fd f84b 	bl	8000ab0 <uxListRemove>
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d004      	beq.n	8003a2e <vTaskSuspend+0x3a>
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	3398      	adds	r3, #152	; 0x98
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fd f841 	bl	8000ab0 <uxListRemove>
            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	3384      	adds	r3, #132	; 0x84
 8003a32:	4619      	mov	r1, r3
 8003a34:	482d      	ldr	r0, [pc, #180]	; (8003aec <vTaskSuspend+0xf8>)
 8003a36:	f7fd f817 	bl	8000a68 <vListInsertEnd>
                    for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]
 8003a3e:	e012      	b.n	8003a66 <vTaskSuspend+0x72>
                        if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	4413      	add	r3, r2
 8003a46:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d106      	bne.n	8003a60 <vTaskSuspend+0x6c>
                            pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	4413      	add	r3, r2
 8003a58:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	701a      	strb	r2, [r3, #0]
                    for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	3301      	adds	r3, #1
 8003a64:	617b      	str	r3, [r7, #20]
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	dde9      	ble.n	8003a40 <vTaskSuspend+0x4c>
        taskEXIT_CRITICAL();
 8003a6c:	f006 f9ee 	bl	8009e4c <vPortExitCritical>
        if( xSchedulerRunning != pdFALSE )
 8003a70:	4b1f      	ldr	r3, [pc, #124]	; (8003af0 <vTaskSuspend+0xfc>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d005      	beq.n	8003a84 <vTaskSuspend+0x90>
            taskENTER_CRITICAL();
 8003a78:	f006 f9ca 	bl	8009e10 <vPortEnterCritical>
                prvResetNextTaskUnblockTime();
 8003a7c:	f002 faea 	bl	8006054 <prvResetNextTaskUnblockTime>
            taskEXIT_CRITICAL();
 8003a80:	f006 f9e4 	bl	8009e4c <vPortExitCritical>
        if( pxTCB == pxCurrentTCB )
 8003a84:	4b18      	ldr	r3, [pc, #96]	; (8003ae8 <vTaskSuspend+0xf4>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d127      	bne.n	8003ade <vTaskSuspend+0xea>
            if( xSchedulerRunning != pdFALSE )
 8003a8e:	4b18      	ldr	r3, [pc, #96]	; (8003af0 <vTaskSuspend+0xfc>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d017      	beq.n	8003ac6 <vTaskSuspend+0xd2>
                configASSERT( uxSchedulerSuspended == 0 );
 8003a96:	4b17      	ldr	r3, [pc, #92]	; (8003af4 <vTaskSuspend+0x100>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <vTaskSuspend+0xc0>
    __asm volatile
 8003a9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa2:	f383 8811 	msr	BASEPRI, r3
 8003aa6:	f3bf 8f6f 	isb	sy
 8003aaa:	f3bf 8f4f 	dsb	sy
 8003aae:	60fb      	str	r3, [r7, #12]
}
 8003ab0:	bf00      	nop
 8003ab2:	e7fe      	b.n	8003ab2 <vTaskSuspend+0xbe>
                portYIELD_WITHIN_API();
 8003ab4:	4b10      	ldr	r3, [pc, #64]	; (8003af8 <vTaskSuspend+0x104>)
 8003ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	f3bf 8f4f 	dsb	sy
 8003ac0:	f3bf 8f6f 	isb	sy
    }
 8003ac4:	e00b      	b.n	8003ade <vTaskSuspend+0xea>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8003ac6:	4b09      	ldr	r3, [pc, #36]	; (8003aec <vTaskSuspend+0xf8>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <vTaskSuspend+0x108>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d103      	bne.n	8003ada <vTaskSuspend+0xe6>
                    pxCurrentTCB = NULL;
 8003ad2:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <vTaskSuspend+0xf4>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
    }
 8003ad8:	e001      	b.n	8003ade <vTaskSuspend+0xea>
                    vTaskSwitchContext();
 8003ada:	f001 fdad 	bl	8005638 <vTaskSwitchContext>
    }
 8003ade:	bf00      	nop
 8003ae0:	3718      	adds	r7, #24
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	24000040 	.word	0x24000040
 8003aec:	24000500 	.word	0x24000500
 8003af0:	24000520 	.word	0x24000520
 8003af4:	2400053c 	.word	0x2400053c
 8003af8:	e000ed04 	.word	0xe000ed04
 8003afc:	24000514 	.word	0x24000514

08003b00 <vTaskResume>:
    {
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	617b      	str	r3, [r7, #20]
        configASSERT( xTaskToResume );
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10a      	bne.n	8003b28 <vTaskResume+0x28>
    __asm volatile
 8003b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b16:	f383 8811 	msr	BASEPRI, r3
 8003b1a:	f3bf 8f6f 	isb	sy
 8003b1e:	f3bf 8f4f 	dsb	sy
 8003b22:	60fb      	str	r3, [r7, #12]
}
 8003b24:	bf00      	nop
 8003b26:	e7fe      	b.n	8003b26 <vTaskResume+0x26>
        if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8003b28:	4b3a      	ldr	r3, [pc, #232]	; (8003c14 <vTaskResume+0x114>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d06b      	beq.n	8003c0a <vTaskResume+0x10a>
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d068      	beq.n	8003c0a <vTaskResume+0x10a>
            taskENTER_CRITICAL();
 8003b38:	f006 f96a 	bl	8009e10 <vPortEnterCritical>
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8003b3c:	6978      	ldr	r0, [r7, #20]
 8003b3e:	f002 f8c3 	bl	8005cc8 <prvTaskIsTaskSuspended>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d05e      	beq.n	8003c06 <vTaskResume+0x106>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	3384      	adds	r3, #132	; 0x84
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fc ffaf 	bl	8000ab0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003b58:	4b2f      	ldr	r3, [pc, #188]	; (8003c18 <vTaskResume+0x118>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d904      	bls.n	8003b6a <vTaskResume+0x6a>
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003b66:	4a2c      	ldr	r2, [pc, #176]	; (8003c18 <vTaskResume+0x118>)
 8003b68:	6013      	str	r3, [r2, #0]
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003b70:	492a      	ldr	r1, [pc, #168]	; (8003c1c <vTaskResume+0x11c>)
 8003b72:	4613      	mov	r3, r2
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	4413      	add	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	440b      	add	r3, r1
 8003b7c:	3304      	adds	r3, #4
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	613b      	str	r3, [r7, #16]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	689a      	ldr	r2, [r3, #8]
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	697a      	ldr	r2, [r7, #20]
 8003b9a:	3284      	adds	r2, #132	; 0x84
 8003b9c:	605a      	str	r2, [r3, #4]
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	609a      	str	r2, [r3, #8]
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003bae:	4613      	mov	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	4a19      	ldr	r2, [pc, #100]	; (8003c1c <vTaskResume+0x11c>)
 8003bb8:	441a      	add	r2, r3
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003bc6:	4915      	ldr	r1, [pc, #84]	; (8003c1c <vTaskResume+0x11c>)
 8003bc8:	4613      	mov	r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4413      	add	r3, r2
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	440b      	add	r3, r1
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	1c59      	adds	r1, r3, #1
 8003bd6:	4811      	ldr	r0, [pc, #68]	; (8003c1c <vTaskResume+0x11c>)
 8003bd8:	4613      	mov	r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	4413      	add	r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	4403      	add	r3, r0
 8003be2:	6019      	str	r1, [r3, #0]
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003bea:	4b0a      	ldr	r3, [pc, #40]	; (8003c14 <vTaskResume+0x114>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d307      	bcc.n	8003c06 <vTaskResume+0x106>
                        taskYIELD_IF_USING_PREEMPTION();
 8003bf6:	4b0a      	ldr	r3, [pc, #40]	; (8003c20 <vTaskResume+0x120>)
 8003bf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bfc:	601a      	str	r2, [r3, #0]
 8003bfe:	f3bf 8f4f 	dsb	sy
 8003c02:	f3bf 8f6f 	isb	sy
            taskEXIT_CRITICAL();
 8003c06:	f006 f921 	bl	8009e4c <vPortExitCritical>
    }
 8003c0a:	bf00      	nop
 8003c0c:	3718      	adds	r7, #24
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	24000040 	.word	0x24000040
 8003c18:	2400051c 	.word	0x2400051c
 8003c1c:	24000044 	.word	0x24000044
 8003c20:	e000ed04 	.word	0xe000ed04

08003c24 <xTaskResumeFromISR>:
    {
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b08a      	sub	sp, #40	; 0x28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
        BaseType_t xYieldRequired = pdFALSE;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
        TCB_t * const pxTCB = xTaskToResume;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	623b      	str	r3, [r7, #32]
        configASSERT( xTaskToResume );
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10a      	bne.n	8003c50 <xTaskResumeFromISR+0x2c>
    __asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	617b      	str	r3, [r7, #20]
}
 8003c4c:	bf00      	nop
 8003c4e:	e7fe      	b.n	8003c4e <xTaskResumeFromISR+0x2a>
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003c50:	f006 f970 	bl	8009f34 <vPortValidateInterruptPriority>
    __asm volatile
 8003c54:	f3ef 8211 	mrs	r2, BASEPRI
 8003c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c5c:	f383 8811 	msr	BASEPRI, r3
 8003c60:	f3bf 8f6f 	isb	sy
 8003c64:	f3bf 8f4f 	dsb	sy
 8003c68:	613a      	str	r2, [r7, #16]
 8003c6a:	60fb      	str	r3, [r7, #12]
    return ulOriginalBASEPRI;
 8003c6c:	693b      	ldr	r3, [r7, #16]
        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003c6e:	61fb      	str	r3, [r7, #28]
            if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8003c70:	6a38      	ldr	r0, [r7, #32]
 8003c72:	f002 f829 	bl	8005cc8 <prvTaskIsTaskSuspended>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d066      	beq.n	8003d4a <xTaskResumeFromISR+0x126>
                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c7c:	4b38      	ldr	r3, [pc, #224]	; (8003d60 <xTaskResumeFromISR+0x13c>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d15c      	bne.n	8003d3e <xTaskResumeFromISR+0x11a>
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003c8a:	4b36      	ldr	r3, [pc, #216]	; (8003d64 <xTaskResumeFromISR+0x140>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d304      	bcc.n	8003ca0 <xTaskResumeFromISR+0x7c>
                        xYieldRequired = pdTRUE;
 8003c96:	2301      	movs	r3, #1
 8003c98:	627b      	str	r3, [r7, #36]	; 0x24
                        xYieldPending = pdTRUE;
 8003c9a:	4b33      	ldr	r3, [pc, #204]	; (8003d68 <xTaskResumeFromISR+0x144>)
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	3384      	adds	r3, #132	; 0x84
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7fc ff03 	bl	8000ab0 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003caa:	6a3b      	ldr	r3, [r7, #32]
 8003cac:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003cb0:	4b2e      	ldr	r3, [pc, #184]	; (8003d6c <xTaskResumeFromISR+0x148>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d904      	bls.n	8003cc2 <xTaskResumeFromISR+0x9e>
 8003cb8:	6a3b      	ldr	r3, [r7, #32]
 8003cba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003cbe:	4a2b      	ldr	r2, [pc, #172]	; (8003d6c <xTaskResumeFromISR+0x148>)
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	6a3b      	ldr	r3, [r7, #32]
 8003cc4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003cc8:	4929      	ldr	r1, [pc, #164]	; (8003d70 <xTaskResumeFromISR+0x14c>)
 8003cca:	4613      	mov	r3, r2
 8003ccc:	009b      	lsls	r3, r3, #2
 8003cce:	4413      	add	r3, r2
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	440b      	add	r3, r1
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	61bb      	str	r3, [r7, #24]
 8003cda:	6a3b      	ldr	r3, [r7, #32]
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	6a3b      	ldr	r3, [r7, #32]
 8003ce8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	6a3a      	ldr	r2, [r7, #32]
 8003cf2:	3284      	adds	r2, #132	; 0x84
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	609a      	str	r2, [r3, #8]
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003d06:	4613      	mov	r3, r2
 8003d08:	009b      	lsls	r3, r3, #2
 8003d0a:	4413      	add	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	4a18      	ldr	r2, [pc, #96]	; (8003d70 <xTaskResumeFromISR+0x14c>)
 8003d10:	441a      	add	r2, r3
 8003d12:	6a3b      	ldr	r3, [r7, #32]
 8003d14:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003d18:	6a3b      	ldr	r3, [r7, #32]
 8003d1a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003d1e:	4914      	ldr	r1, [pc, #80]	; (8003d70 <xTaskResumeFromISR+0x14c>)
 8003d20:	4613      	mov	r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	4413      	add	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	1c59      	adds	r1, r3, #1
 8003d2e:	4810      	ldr	r0, [pc, #64]	; (8003d70 <xTaskResumeFromISR+0x14c>)
 8003d30:	4613      	mov	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4403      	add	r3, r0
 8003d3a:	6019      	str	r1, [r3, #0]
 8003d3c:	e005      	b.n	8003d4a <xTaskResumeFromISR+0x126>
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003d3e:	6a3b      	ldr	r3, [r7, #32]
 8003d40:	3398      	adds	r3, #152	; 0x98
 8003d42:	4619      	mov	r1, r3
 8003d44:	480b      	ldr	r0, [pc, #44]	; (8003d74 <xTaskResumeFromISR+0x150>)
 8003d46:	f7fc fe8f 	bl	8000a68 <vListInsertEnd>
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	60bb      	str	r3, [r7, #8]
    __asm volatile
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	f383 8811 	msr	BASEPRI, r3
}
 8003d54:	bf00      	nop
        return xYieldRequired;
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3728      	adds	r7, #40	; 0x28
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}
 8003d60:	2400053c 	.word	0x2400053c
 8003d64:	24000040 	.word	0x24000040
 8003d68:	24000528 	.word	0x24000528
 8003d6c:	2400051c 	.word	0x2400051c
 8003d70:	24000044 	.word	0x24000044
 8003d74:	240004d4 	.word	0x240004d4

08003d78 <vTaskStartScheduler>:
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b08a      	sub	sp, #40	; 0x28
 8003d7c:	af04      	add	r7, sp, #16
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60bb      	str	r3, [r7, #8]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	607b      	str	r3, [r7, #4]
            vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003d86:	463a      	mov	r2, r7
 8003d88:	1d39      	adds	r1, r7, #4
 8003d8a:	f107 0308 	add.w	r3, r7, #8
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f006 f98a 	bl	800a0a8 <vApplicationGetIdleTaskMemory>
            xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8003d94:	6839      	ldr	r1, [r7, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	9202      	str	r2, [sp, #8]
 8003d9c:	9301      	str	r3, [sp, #4]
 8003d9e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	2300      	movs	r3, #0
 8003da6:	460a      	mov	r2, r1
 8003da8:	4924      	ldr	r1, [pc, #144]	; (8003e3c <vTaskStartScheduler+0xc4>)
 8003daa:	4825      	ldr	r0, [pc, #148]	; (8003e40 <vTaskStartScheduler+0xc8>)
 8003dac:	f7ff f9c7 	bl	800313e <xTaskCreateStatic>
 8003db0:	4603      	mov	r3, r0
 8003db2:	4a24      	ldr	r2, [pc, #144]	; (8003e44 <vTaskStartScheduler+0xcc>)
 8003db4:	6013      	str	r3, [r2, #0]
            if( xIdleTaskHandle != NULL )
 8003db6:	4b23      	ldr	r3, [pc, #140]	; (8003e44 <vTaskStartScheduler+0xcc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <vTaskStartScheduler+0x4c>
                xReturn = pdPASS;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	617b      	str	r3, [r7, #20]
 8003dc2:	e001      	b.n	8003dc8 <vTaskStartScheduler+0x50>
                xReturn = pdFAIL;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	617b      	str	r3, [r7, #20]
            if( xReturn == pdPASS )
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d102      	bne.n	8003dd4 <vTaskStartScheduler+0x5c>
                xReturn = xTimerCreateTimerTask();
 8003dce:	f002 fcc7 	bl	8006760 <xTimerCreateTimerTask>
 8003dd2:	6178      	str	r0, [r7, #20]
    if( xReturn == pdPASS )
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d11b      	bne.n	8003e12 <vTaskStartScheduler+0x9a>
    __asm volatile
 8003dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dde:	f383 8811 	msr	BASEPRI, r3
 8003de2:	f3bf 8f6f 	isb	sy
 8003de6:	f3bf 8f4f 	dsb	sy
 8003dea:	613b      	str	r3, [r7, #16]
}
 8003dec:	bf00      	nop
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003dee:	4b16      	ldr	r3, [pc, #88]	; (8003e48 <vTaskStartScheduler+0xd0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	33d4      	adds	r3, #212	; 0xd4
 8003df4:	4a15      	ldr	r2, [pc, #84]	; (8003e4c <vTaskStartScheduler+0xd4>)
 8003df6:	6013      	str	r3, [r2, #0]
        xNextTaskUnblockTime = portMAX_DELAY;
 8003df8:	4b15      	ldr	r3, [pc, #84]	; (8003e50 <vTaskStartScheduler+0xd8>)
 8003dfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003dfe:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003e00:	4b14      	ldr	r3, [pc, #80]	; (8003e54 <vTaskStartScheduler+0xdc>)
 8003e02:	2201      	movs	r2, #1
 8003e04:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003e06:	4b14      	ldr	r3, [pc, #80]	; (8003e58 <vTaskStartScheduler+0xe0>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]
        if( xPortStartScheduler() != pdFALSE )
 8003e0c:	f003 f845 	bl	8006e9a <xPortStartScheduler>
 8003e10:	e00e      	b.n	8003e30 <vTaskStartScheduler+0xb8>
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e18:	d10a      	bne.n	8003e30 <vTaskStartScheduler+0xb8>
    __asm volatile
 8003e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e1e:	f383 8811 	msr	BASEPRI, r3
 8003e22:	f3bf 8f6f 	isb	sy
 8003e26:	f3bf 8f4f 	dsb	sy
 8003e2a:	60fb      	str	r3, [r7, #12]
}
 8003e2c:	bf00      	nop
 8003e2e:	e7fe      	b.n	8003e2e <vTaskStartScheduler+0xb6>
    ( void ) uxTopUsedPriority;
 8003e30:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <vTaskStartScheduler+0xe4>)
 8003e32:	681b      	ldr	r3, [r3, #0]
}
 8003e34:	bf00      	nop
 8003e36:	3718      	adds	r7, #24
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	240081cc 	.word	0x240081cc
 8003e40:	08005db1 	.word	0x08005db1
 8003e44:	24000538 	.word	0x24000538
 8003e48:	24000040 	.word	0x24000040
 8003e4c:	24008168 	.word	0x24008168
 8003e50:	24000534 	.word	0x24000534
 8003e54:	24000520 	.word	0x24000520
 8003e58:	24000518 	.word	0x24000518
 8003e5c:	24008010 	.word	0x24008010

08003e60 <vTaskEndScheduler>:
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
    __asm volatile
 8003e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e6a:	f383 8811 	msr	BASEPRI, r3
 8003e6e:	f3bf 8f6f 	isb	sy
 8003e72:	f3bf 8f4f 	dsb	sy
 8003e76:	607b      	str	r3, [r7, #4]
}
 8003e78:	bf00      	nop
    xSchedulerRunning = pdFALSE;
 8003e7a:	4b04      	ldr	r3, [pc, #16]	; (8003e8c <vTaskEndScheduler+0x2c>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]
    vPortEndScheduler();
 8003e80:	f003 f896 	bl	8006fb0 <vPortEndScheduler>
}
 8003e84:	bf00      	nop
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	24000520 	.word	0x24000520

08003e90 <vTaskSuspendAll>:
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
    ++uxSchedulerSuspended;
 8003e94:	4b04      	ldr	r3, [pc, #16]	; (8003ea8 <vTaskSuspendAll+0x18>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	4a03      	ldr	r2, [pc, #12]	; (8003ea8 <vTaskSuspendAll+0x18>)
 8003e9c:	6013      	str	r3, [r2, #0]
}
 8003e9e:	bf00      	nop
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr
 8003ea8:	2400053c 	.word	0x2400053c

08003eac <xTaskResumeAll>:
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61bb      	str	r3, [r7, #24]
    configASSERT( uxSchedulerSuspended );
 8003eba:	4b7e      	ldr	r3, [pc, #504]	; (80040b4 <xTaskResumeAll+0x208>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10a      	bne.n	8003ed8 <xTaskResumeAll+0x2c>
    __asm volatile
 8003ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec6:	f383 8811 	msr	BASEPRI, r3
 8003eca:	f3bf 8f6f 	isb	sy
 8003ece:	f3bf 8f4f 	dsb	sy
 8003ed2:	607b      	str	r3, [r7, #4]
}
 8003ed4:	bf00      	nop
 8003ed6:	e7fe      	b.n	8003ed6 <xTaskResumeAll+0x2a>
    taskENTER_CRITICAL();
 8003ed8:	f005 ff9a 	bl	8009e10 <vPortEnterCritical>
        --uxSchedulerSuspended;
 8003edc:	4b75      	ldr	r3, [pc, #468]	; (80040b4 <xTaskResumeAll+0x208>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	4a74      	ldr	r2, [pc, #464]	; (80040b4 <xTaskResumeAll+0x208>)
 8003ee4:	6013      	str	r3, [r2, #0]
        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ee6:	4b73      	ldr	r3, [pc, #460]	; (80040b4 <xTaskResumeAll+0x208>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f040 80da 	bne.w	80040a4 <xTaskResumeAll+0x1f8>
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003ef0:	4b71      	ldr	r3, [pc, #452]	; (80040b8 <xTaskResumeAll+0x20c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 80d5 	beq.w	80040a4 <xTaskResumeAll+0x1f8>
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003efa:	e0a4      	b.n	8004046 <xTaskResumeAll+0x19a>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003efc:	4b6f      	ldr	r3, [pc, #444]	; (80040bc <xTaskResumeAll+0x210>)
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f12:	69fa      	ldr	r2, [r7, #28]
 8003f14:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8003f18:	609a      	str	r2, [r3, #8]
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003f20:	69fa      	ldr	r2, [r7, #28]
 8003f22:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 8003f26:	605a      	str	r2, [r3, #4]
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	3398      	adds	r3, #152	; 0x98
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d104      	bne.n	8003f3e <xTaskResumeAll+0x92>
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	605a      	str	r2, [r3, #4]
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	1e5a      	subs	r2, r3, #1
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	601a      	str	r2, [r3, #0]
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f56:	60fb      	str	r3, [r7, #12]
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f5e:	69fa      	ldr	r2, [r7, #28]
 8003f60:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8003f64:	609a      	str	r2, [r3, #8]
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f6c:	69fa      	ldr	r2, [r7, #28]
 8003f6e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003f72:	605a      	str	r2, [r3, #4]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	3384      	adds	r3, #132	; 0x84
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d104      	bne.n	8003f8a <xTaskResumeAll+0xde>
 8003f80:	69fb      	ldr	r3, [r7, #28]
 8003f82:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	605a      	str	r2, [r3, #4]
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	1e5a      	subs	r2, r3, #1
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003fa2:	4b47      	ldr	r3, [pc, #284]	; (80040c0 <xTaskResumeAll+0x214>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d904      	bls.n	8003fb4 <xTaskResumeAll+0x108>
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003fb0:	4a43      	ldr	r2, [pc, #268]	; (80040c0 <xTaskResumeAll+0x214>)
 8003fb2:	6013      	str	r3, [r2, #0]
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003fba:	4942      	ldr	r1, [pc, #264]	; (80040c4 <xTaskResumeAll+0x218>)
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	3304      	adds	r3, #4
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	60bb      	str	r3, [r7, #8]
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	68ba      	ldr	r2, [r7, #8]
 8003fd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	69fa      	ldr	r2, [r7, #28]
 8003fe4:	3284      	adds	r2, #132	; 0x84
 8003fe6:	605a      	str	r2, [r3, #4]
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	609a      	str	r2, [r3, #8]
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	4413      	add	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4a30      	ldr	r2, [pc, #192]	; (80040c4 <xTaskResumeAll+0x218>)
 8004002:	441a      	add	r2, r3
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004010:	492c      	ldr	r1, [pc, #176]	; (80040c4 <xTaskResumeAll+0x218>)
 8004012:	4613      	mov	r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	4413      	add	r3, r2
 8004018:	009b      	lsls	r3, r3, #2
 800401a:	440b      	add	r3, r1
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	1c59      	adds	r1, r3, #1
 8004020:	4828      	ldr	r0, [pc, #160]	; (80040c4 <xTaskResumeAll+0x218>)
 8004022:	4613      	mov	r3, r2
 8004024:	009b      	lsls	r3, r3, #2
 8004026:	4413      	add	r3, r2
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4403      	add	r3, r0
 800402c:	6019      	str	r1, [r3, #0]
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004034:	4b24      	ldr	r3, [pc, #144]	; (80040c8 <xTaskResumeAll+0x21c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800403c:	429a      	cmp	r2, r3
 800403e:	d302      	bcc.n	8004046 <xTaskResumeAll+0x19a>
                        xYieldPending = pdTRUE;
 8004040:	4b22      	ldr	r3, [pc, #136]	; (80040cc <xTaskResumeAll+0x220>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004046:	4b1d      	ldr	r3, [pc, #116]	; (80040bc <xTaskResumeAll+0x210>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	f47f af56 	bne.w	8003efc <xTaskResumeAll+0x50>
                if( pxTCB != NULL )
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d001      	beq.n	800405a <xTaskResumeAll+0x1ae>
                    prvResetNextTaskUnblockTime();
 8004056:	f001 fffd 	bl	8006054 <prvResetNextTaskUnblockTime>
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800405a:	4b1d      	ldr	r3, [pc, #116]	; (80040d0 <xTaskResumeAll+0x224>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	617b      	str	r3, [r7, #20]
                    if( xPendedCounts > ( TickType_t ) 0U )
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d010      	beq.n	8004088 <xTaskResumeAll+0x1dc>
                            if( xTaskIncrementTick() != pdFALSE )
 8004066:	f000 ff25 	bl	8004eb4 <xTaskIncrementTick>
 800406a:	4603      	mov	r3, r0
 800406c:	2b00      	cmp	r3, #0
 800406e:	d002      	beq.n	8004076 <xTaskResumeAll+0x1ca>
                                xYieldPending = pdTRUE;
 8004070:	4b16      	ldr	r3, [pc, #88]	; (80040cc <xTaskResumeAll+0x220>)
 8004072:	2201      	movs	r2, #1
 8004074:	601a      	str	r2, [r3, #0]
                            --xPendedCounts;
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	3b01      	subs	r3, #1
 800407a:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f1      	bne.n	8004066 <xTaskResumeAll+0x1ba>
                        xPendedTicks = 0;
 8004082:	4b13      	ldr	r3, [pc, #76]	; (80040d0 <xTaskResumeAll+0x224>)
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
                if( xYieldPending != pdFALSE )
 8004088:	4b10      	ldr	r3, [pc, #64]	; (80040cc <xTaskResumeAll+0x220>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d009      	beq.n	80040a4 <xTaskResumeAll+0x1f8>
                            xAlreadyYielded = pdTRUE;
 8004090:	2301      	movs	r3, #1
 8004092:	61bb      	str	r3, [r7, #24]
                    taskYIELD_IF_USING_PREEMPTION();
 8004094:	4b0f      	ldr	r3, [pc, #60]	; (80040d4 <xTaskResumeAll+0x228>)
 8004096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	f3bf 8f6f 	isb	sy
    taskEXIT_CRITICAL();
 80040a4:	f005 fed2 	bl	8009e4c <vPortExitCritical>
    return xAlreadyYielded;
 80040a8:	69bb      	ldr	r3, [r7, #24]
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	3720      	adds	r7, #32
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	2400053c 	.word	0x2400053c
 80040b8:	24000514 	.word	0x24000514
 80040bc:	240004d4 	.word	0x240004d4
 80040c0:	2400051c 	.word	0x2400051c
 80040c4:	24000044 	.word	0x24000044
 80040c8:	24000040 	.word	0x24000040
 80040cc:	24000528 	.word	0x24000528
 80040d0:	24000524 	.word	0x24000524
 80040d4:	e000ed04 	.word	0xe000ed04

080040d8 <xTaskGetTickCount>:
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
        xTicks = xTickCount;
 80040de:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <xTaskGetTickCount+0x1c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	607b      	str	r3, [r7, #4]
    return xTicks;
 80040e4:	687b      	ldr	r3, [r7, #4]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr
 80040f2:	bf00      	nop
 80040f4:	24000518 	.word	0x24000518

080040f8 <xTaskGetTickCountFromISR>:
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80040fe:	f005 ff19 	bl	8009f34 <vPortValidateInterruptPriority>
    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8004102:	2300      	movs	r3, #0
 8004104:	607b      	str	r3, [r7, #4]
        xReturn = xTickCount;
 8004106:	4b04      	ldr	r3, [pc, #16]	; (8004118 <xTaskGetTickCountFromISR+0x20>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	603b      	str	r3, [r7, #0]
    return xReturn;
 800410c:	683b      	ldr	r3, [r7, #0]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	24000518 	.word	0x24000518

0800411c <uxTaskGetNumberOfTasks>:
{
 800411c:	b480      	push	{r7}
 800411e:	af00      	add	r7, sp, #0
    return uxCurrentNumberOfTasks;
 8004120:	4b03      	ldr	r3, [pc, #12]	; (8004130 <uxTaskGetNumberOfTasks+0x14>)
 8004122:	681b      	ldr	r3, [r3, #0]
}
 8004124:	4618      	mov	r0, r3
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	24000514 	.word	0x24000514

08004134 <pcTaskGetName>:
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
    pxTCB = prvGetTCBFromHandle( xTaskToQuery );
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d102      	bne.n	8004148 <pcTaskGetName+0x14>
 8004142:	4b0d      	ldr	r3, [pc, #52]	; (8004178 <pcTaskGetName+0x44>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	e000      	b.n	800414a <pcTaskGetName+0x16>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	60fb      	str	r3, [r7, #12]
    configASSERT( pxTCB );
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10a      	bne.n	8004168 <pcTaskGetName+0x34>
    __asm volatile
 8004152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004156:	f383 8811 	msr	BASEPRI, r3
 800415a:	f3bf 8f6f 	isb	sy
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	60bb      	str	r3, [r7, #8]
}
 8004164:	bf00      	nop
 8004166:	e7fe      	b.n	8004166 <pcTaskGetName+0x32>
    return &( pxTCB->pcTaskName[ 0 ] );
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	33b4      	adds	r3, #180	; 0xb4
}
 800416c:	4618      	mov	r0, r3
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	24000040 	.word	0x24000040

0800417c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

    UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
    {
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        uint8_t * pucEndOfStack;
        UBaseType_t uxReturn;

        pxTCB = prvGetTCBFromHandle( xTask );
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d102      	bne.n	8004190 <uxTaskGetStackHighWaterMark+0x14>
 800418a:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <uxTaskGetStackHighWaterMark+0x34>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	e000      	b.n	8004192 <uxTaskGetStackHighWaterMark+0x16>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	617b      	str	r3, [r7, #20]

        #if portSTACK_GROWTH < 0
            {
                pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800419a:	613b      	str	r3, [r7, #16]
            {
                pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
            }
        #endif

        uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800419c:	6938      	ldr	r0, [r7, #16]
 800419e:	f001 ff3d 	bl	800601c <prvTaskCheckFreeStackSpace>
 80041a2:	4603      	mov	r3, r0
 80041a4:	60fb      	str	r3, [r7, #12]

        return uxReturn;
 80041a6:	68fb      	ldr	r3, [r7, #12]
    }
 80041a8:	4618      	mov	r0, r3
 80041aa:	3718      	adds	r7, #24
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	24000040 	.word	0x24000040

080041b4 <uxTaskGetSystemState>:
    {
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b086      	sub	sp, #24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
        UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 80041c0:	2300      	movs	r3, #0
 80041c2:	617b      	str	r3, [r7, #20]
 80041c4:	2338      	movs	r3, #56	; 0x38
 80041c6:	613b      	str	r3, [r7, #16]
        vTaskSuspendAll();
 80041c8:	f7ff fe62 	bl	8003e90 <vTaskSuspendAll>
            if( uxArraySize >= uxCurrentNumberOfTasks )
 80041cc:	4b3a      	ldr	r3, [pc, #232]	; (80042b8 <uxTaskGetSystemState+0x104>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d368      	bcc.n	80042a8 <uxTaskGetSystemState+0xf4>
                    uxQueue--;
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	3b01      	subs	r3, #1
 80041da:	613b      	str	r3, [r7, #16]
                    uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	4613      	mov	r3, r2
 80041e0:	00db      	lsls	r3, r3, #3
 80041e2:	4413      	add	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	461a      	mov	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	1898      	adds	r0, r3, r2
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	4613      	mov	r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	4413      	add	r3, r2
 80041f4:	009b      	lsls	r3, r3, #2
 80041f6:	4a31      	ldr	r2, [pc, #196]	; (80042bc <uxTaskGetSystemState+0x108>)
 80041f8:	4413      	add	r3, r2
 80041fa:	2201      	movs	r2, #1
 80041fc:	4619      	mov	r1, r3
 80041fe:	f001 febb 	bl	8005f78 <prvListTasksWithinSingleList>
 8004202:	4602      	mov	r2, r0
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	4413      	add	r3, r2
 8004208:	617b      	str	r3, [r7, #20]
                } while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1e2      	bne.n	80041d6 <uxTaskGetSystemState+0x22>
                uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	4613      	mov	r3, r2
 8004214:	00db      	lsls	r3, r3, #3
 8004216:	4413      	add	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	461a      	mov	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	4413      	add	r3, r2
 8004220:	4a27      	ldr	r2, [pc, #156]	; (80042c0 <uxTaskGetSystemState+0x10c>)
 8004222:	6811      	ldr	r1, [r2, #0]
 8004224:	2202      	movs	r2, #2
 8004226:	4618      	mov	r0, r3
 8004228:	f001 fea6 	bl	8005f78 <prvListTasksWithinSingleList>
 800422c:	4602      	mov	r2, r0
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	4413      	add	r3, r2
 8004232:	617b      	str	r3, [r7, #20]
                uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	4613      	mov	r3, r2
 8004238:	00db      	lsls	r3, r3, #3
 800423a:	4413      	add	r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	461a      	mov	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	4413      	add	r3, r2
 8004244:	4a1f      	ldr	r2, [pc, #124]	; (80042c4 <uxTaskGetSystemState+0x110>)
 8004246:	6811      	ldr	r1, [r2, #0]
 8004248:	2202      	movs	r2, #2
 800424a:	4618      	mov	r0, r3
 800424c:	f001 fe94 	bl	8005f78 <prvListTasksWithinSingleList>
 8004250:	4602      	mov	r2, r0
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	4413      	add	r3, r2
 8004256:	617b      	str	r3, [r7, #20]
                        uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	4613      	mov	r3, r2
 800425c:	00db      	lsls	r3, r3, #3
 800425e:	4413      	add	r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	461a      	mov	r2, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	4413      	add	r3, r2
 8004268:	2204      	movs	r2, #4
 800426a:	4917      	ldr	r1, [pc, #92]	; (80042c8 <uxTaskGetSystemState+0x114>)
 800426c:	4618      	mov	r0, r3
 800426e:	f001 fe83 	bl	8005f78 <prvListTasksWithinSingleList>
 8004272:	4602      	mov	r2, r0
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	4413      	add	r3, r2
 8004278:	617b      	str	r3, [r7, #20]
                        uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	4613      	mov	r3, r2
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	4413      	add	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	461a      	mov	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	4413      	add	r3, r2
 800428a:	2203      	movs	r2, #3
 800428c:	490f      	ldr	r1, [pc, #60]	; (80042cc <uxTaskGetSystemState+0x118>)
 800428e:	4618      	mov	r0, r3
 8004290:	f001 fe72 	bl	8005f78 <prvListTasksWithinSingleList>
 8004294:	4602      	mov	r2, r0
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	4413      	add	r3, r2
 800429a:	617b      	str	r3, [r7, #20]
                        if( pulTotalRunTime != NULL )
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d002      	beq.n	80042a8 <uxTaskGetSystemState+0xf4>
                            *pulTotalRunTime = 0;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	601a      	str	r2, [r3, #0]
        ( void ) xTaskResumeAll();
 80042a8:	f7ff fe00 	bl	8003eac <xTaskResumeAll>
        return uxTask;
 80042ac:	697b      	ldr	r3, [r7, #20]
    }
 80042ae:	4618      	mov	r0, r3
 80042b0:	3718      	adds	r7, #24
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	24000514 	.word	0x24000514
 80042bc:	24000044 	.word	0x24000044
 80042c0:	240004cc 	.word	0x240004cc
 80042c4:	240004d0 	.word	0x240004d0
 80042c8:	240004e8 	.word	0x240004e8
 80042cc:	24000500 	.word	0x24000500

080042d0 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b08e      	sub	sp, #56	; 0x38
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
 80042dc:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 80042de:	2301      	movs	r3, #1
 80042e0:	637b      	str	r3, [r7, #52]	; 0x34
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d90a      	bls.n	80042fe <xTaskGenericNotify+0x2e>
    __asm volatile
 80042e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ec:	f383 8811 	msr	BASEPRI, r3
 80042f0:	f3bf 8f6f 	isb	sy
 80042f4:	f3bf 8f4f 	dsb	sy
 80042f8:	623b      	str	r3, [r7, #32]
}
 80042fa:	bf00      	nop
 80042fc:	e7fe      	b.n	80042fc <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d10a      	bne.n	800431a <xTaskGenericNotify+0x4a>
    __asm volatile
 8004304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004308:	f383 8811 	msr	BASEPRI, r3
 800430c:	f3bf 8f6f 	isb	sy
 8004310:	f3bf 8f4f 	dsb	sy
 8004314:	61fb      	str	r3, [r7, #28]
}
 8004316:	bf00      	nop
 8004318:	e7fe      	b.n	8004318 <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	633b      	str	r3, [r7, #48]	; 0x30

        taskENTER_CRITICAL();
 800431e:	f005 fd77 	bl	8009e10 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8004322:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004324:	2b00      	cmp	r3, #0
 8004326:	d007      	beq.n	8004338 <xTaskGenericNotify+0x68>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8004328:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	334c      	adds	r3, #76	; 0x4c
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4413      	add	r3, r2
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004336:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8004338:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	4413      	add	r3, r2
 800433e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004342:	781b      	ldrb	r3, [r3, #0]
 8004344:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8004348:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	4413      	add	r3, r2
 800434e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004352:	2202      	movs	r2, #2
 8004354:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8004356:	78fb      	ldrb	r3, [r7, #3]
 8004358:	2b04      	cmp	r3, #4
 800435a:	d841      	bhi.n	80043e0 <xTaskGenericNotify+0x110>
 800435c:	a201      	add	r2, pc, #4	; (adr r2, 8004364 <xTaskGenericNotify+0x94>)
 800435e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004362:	bf00      	nop
 8004364:	080043ff 	.word	0x080043ff
 8004368:	08004379 	.word	0x08004379
 800436c:	08004397 	.word	0x08004397
 8004370:	080043b3 	.word	0x080043b3
 8004374:	080043c3 	.word	0x080043c3
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8004378:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	334c      	adds	r3, #76	; 0x4c
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	431a      	orrs	r2, r3
 8004388:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	334c      	adds	r3, #76	; 0x4c
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	605a      	str	r2, [r3, #4]
                    break;
 8004394:	e036      	b.n	8004404 <xTaskGenericNotify+0x134>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8004396:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	334c      	adds	r3, #76	; 0x4c
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	1c5a      	adds	r2, r3, #1
 80043a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	334c      	adds	r3, #76	; 0x4c
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	605a      	str	r2, [r3, #4]
                    break;
 80043b0:	e028      	b.n	8004404 <xTaskGenericNotify+0x134>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80043b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	334c      	adds	r3, #76	; 0x4c
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	605a      	str	r2, [r3, #4]
                    break;
 80043c0:	e020      	b.n	8004404 <xTaskGenericNotify+0x134>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80043c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d007      	beq.n	80043da <xTaskGenericNotify+0x10a>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80043ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	334c      	adds	r3, #76	; 0x4c
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	4413      	add	r3, r2
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80043d8:	e014      	b.n	8004404 <xTaskGenericNotify+0x134>
                        xReturn = pdFAIL;
 80043da:	2300      	movs	r3, #0
 80043dc:	637b      	str	r3, [r7, #52]	; 0x34
                    break;
 80043de:	e011      	b.n	8004404 <xTaskGenericNotify+0x134>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80043e0:	4b56      	ldr	r3, [pc, #344]	; (800453c <xTaskGenericNotify+0x26c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00c      	beq.n	8004402 <xTaskGenericNotify+0x132>
    __asm volatile
 80043e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ec:	f383 8811 	msr	BASEPRI, r3
 80043f0:	f3bf 8f6f 	isb	sy
 80043f4:	f3bf 8f4f 	dsb	sy
 80043f8:	61bb      	str	r3, [r7, #24]
}
 80043fa:	bf00      	nop
 80043fc:	e7fe      	b.n	80043fc <xTaskGenericNotify+0x12c>
                    break;
 80043fe:	bf00      	nop
 8004400:	e000      	b.n	8004404 <xTaskGenericNotify+0x134>

                    break;
 8004402:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004404:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004408:	2b01      	cmp	r3, #1
 800440a:	f040 8090 	bne.w	800452e <xTaskGenericNotify+0x25e>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800440e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004410:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004414:	62bb      	str	r3, [r7, #40]	; 0x28
 8004416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004418:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800441c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800441e:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8004422:	609a      	str	r2, [r3, #8]
 8004424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004426:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800442a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800442c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004430:	605a      	str	r2, [r3, #4]
 8004432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004438:	3384      	adds	r3, #132	; 0x84
 800443a:	429a      	cmp	r2, r3
 800443c:	d104      	bne.n	8004448 <xTaskGenericNotify+0x178>
 800443e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004440:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004446:	605a      	str	r2, [r3, #4]
 8004448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444a:	2200      	movs	r2, #0
 800444c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	1e5a      	subs	r2, r3, #1
 8004456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004458:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800445a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004460:	4b37      	ldr	r3, [pc, #220]	; (8004540 <xTaskGenericNotify+0x270>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	429a      	cmp	r2, r3
 8004466:	d904      	bls.n	8004472 <xTaskGenericNotify+0x1a2>
 8004468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800446e:	4a34      	ldr	r2, [pc, #208]	; (8004540 <xTaskGenericNotify+0x270>)
 8004470:	6013      	str	r3, [r2, #0]
 8004472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004474:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004478:	4932      	ldr	r1, [pc, #200]	; (8004544 <xTaskGenericNotify+0x274>)
 800447a:	4613      	mov	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	440b      	add	r3, r1
 8004484:	3304      	adds	r3, #4
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
 800448a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800448c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800448e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8004492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004494:	689a      	ldr	r2, [r3, #8]
 8004496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004498:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800449c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80044a2:	3284      	adds	r2, #132	; 0x84
 80044a4:	605a      	str	r2, [r3, #4]
 80044a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a8:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80044ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ae:	609a      	str	r2, [r3, #8]
 80044b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80044b6:	4613      	mov	r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	4413      	add	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	4a21      	ldr	r2, [pc, #132]	; (8004544 <xTaskGenericNotify+0x274>)
 80044c0:	441a      	add	r2, r3
 80044c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044c4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80044c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ca:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80044ce:	491d      	ldr	r1, [pc, #116]	; (8004544 <xTaskGenericNotify+0x274>)
 80044d0:	4613      	mov	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	4413      	add	r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	1c59      	adds	r1, r3, #1
 80044de:	4819      	ldr	r0, [pc, #100]	; (8004544 <xTaskGenericNotify+0x274>)
 80044e0:	4613      	mov	r3, r2
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	4413      	add	r3, r2
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	4403      	add	r3, r0
 80044ea:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80044ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00a      	beq.n	800450c <xTaskGenericNotify+0x23c>
    __asm volatile
 80044f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fa:	f383 8811 	msr	BASEPRI, r3
 80044fe:	f3bf 8f6f 	isb	sy
 8004502:	f3bf 8f4f 	dsb	sy
 8004506:	617b      	str	r3, [r7, #20]
}
 8004508:	bf00      	nop
 800450a:	e7fe      	b.n	800450a <xTaskGenericNotify+0x23a>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800450c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004512:	4b0d      	ldr	r3, [pc, #52]	; (8004548 <xTaskGenericNotify+0x278>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800451a:	429a      	cmp	r2, r3
 800451c:	d907      	bls.n	800452e <xTaskGenericNotify+0x25e>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 800451e:	4b0b      	ldr	r3, [pc, #44]	; (800454c <xTaskGenericNotify+0x27c>)
 8004520:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	f3bf 8f4f 	dsb	sy
 800452a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800452e:	f005 fc8d 	bl	8009e4c <vPortExitCritical>

        return xReturn;
 8004532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 8004534:	4618      	mov	r0, r3
 8004536:	3738      	adds	r7, #56	; 0x38
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	24000518 	.word	0x24000518
 8004540:	2400051c 	.word	0x2400051c
 8004544:	24000044 	.word	0x24000044
 8004548:	24000040 	.word	0x24000040
 800454c:	e000ed04 	.word	0xe000ed04

08004550 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8004550:	b580      	push	{r7, lr}
 8004552:	b092      	sub	sp, #72	; 0x48
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
 800455c:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800455e:	2301      	movs	r3, #1
 8004560:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10a      	bne.n	800457e <xTaskGenericNotifyFromISR+0x2e>
    __asm volatile
 8004568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456c:	f383 8811 	msr	BASEPRI, r3
 8004570:	f3bf 8f6f 	isb	sy
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800457a:	bf00      	nop
 800457c:	e7fe      	b.n	800457c <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	2b02      	cmp	r3, #2
 8004582:	d90a      	bls.n	800459a <xTaskGenericNotifyFromISR+0x4a>
    __asm volatile
 8004584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004588:	f383 8811 	msr	BASEPRI, r3
 800458c:	f3bf 8f6f 	isb	sy
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004596:	bf00      	nop
 8004598:	e7fe      	b.n	8004598 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800459a:	f005 fccb 	bl	8009f34 <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	643b      	str	r3, [r7, #64]	; 0x40
    __asm volatile
 80045a2:	f3ef 8211 	mrs	r2, BASEPRI
 80045a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045aa:	f383 8811 	msr	BASEPRI, r3
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f3bf 8f4f 	dsb	sy
 80045b6:	623a      	str	r2, [r7, #32]
 80045b8:	61fb      	str	r3, [r7, #28]
    return ulOriginalBASEPRI;
 80045ba:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80045bc:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 80045be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d007      	beq.n	80045d4 <xTaskGenericNotifyFromISR+0x84>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80045c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	334c      	adds	r3, #76	; 0x4c
 80045ca:	009b      	lsls	r3, r3, #2
 80045cc:	4413      	add	r3, r2
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045d2:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80045d4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	4413      	add	r3, r2
 80045da:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80045de:	781b      	ldrb	r3, [r3, #0]
 80045e0:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80045e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	4413      	add	r3, r2
 80045ea:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80045ee:	2202      	movs	r2, #2
 80045f0:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80045f2:	78fb      	ldrb	r3, [r7, #3]
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d841      	bhi.n	800467c <xTaskGenericNotifyFromISR+0x12c>
 80045f8:	a201      	add	r2, pc, #4	; (adr r2, 8004600 <xTaskGenericNotifyFromISR+0xb0>)
 80045fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fe:	bf00      	nop
 8004600:	0800469b 	.word	0x0800469b
 8004604:	08004615 	.word	0x08004615
 8004608:	08004633 	.word	0x08004633
 800460c:	0800464f 	.word	0x0800464f
 8004610:	0800465f 	.word	0x0800465f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8004614:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	334c      	adds	r3, #76	; 0x4c
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	431a      	orrs	r2, r3
 8004624:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	334c      	adds	r3, #76	; 0x4c
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	605a      	str	r2, [r3, #4]
                    break;
 8004630:	e036      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8004632:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	334c      	adds	r3, #76	; 0x4c
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	4413      	add	r3, r2
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	1c5a      	adds	r2, r3, #1
 8004640:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	334c      	adds	r3, #76	; 0x4c
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	440b      	add	r3, r1
 800464a:	605a      	str	r2, [r3, #4]
                    break;
 800464c:	e028      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800464e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	334c      	adds	r3, #76	; 0x4c
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4413      	add	r3, r2
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	605a      	str	r2, [r3, #4]
                    break;
 800465c:	e020      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800465e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004662:	2b02      	cmp	r3, #2
 8004664:	d007      	beq.n	8004676 <xTaskGenericNotifyFromISR+0x126>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8004666:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	334c      	adds	r3, #76	; 0x4c
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	4413      	add	r3, r2
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8004674:	e014      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>
                        xReturn = pdFAIL;
 8004676:	2300      	movs	r3, #0
 8004678:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 800467a:	e011      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800467c:	4b6b      	ldr	r3, [pc, #428]	; (800482c <xTaskGenericNotifyFromISR+0x2dc>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00c      	beq.n	800469e <xTaskGenericNotifyFromISR+0x14e>
    __asm volatile
 8004684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004688:	f383 8811 	msr	BASEPRI, r3
 800468c:	f3bf 8f6f 	isb	sy
 8004690:	f3bf 8f4f 	dsb	sy
 8004694:	61bb      	str	r3, [r7, #24]
}
 8004696:	bf00      	nop
 8004698:	e7fe      	b.n	8004698 <xTaskGenericNotifyFromISR+0x148>
                    break;
 800469a:	bf00      	nop
 800469c:	e000      	b.n	80046a0 <xTaskGenericNotifyFromISR+0x150>
                    break;
 800469e:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80046a0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	f040 80b5 	bne.w	8004814 <xTaskGenericNotifyFromISR+0x2c4>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80046aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00a      	beq.n	80046ca <xTaskGenericNotifyFromISR+0x17a>
    __asm volatile
 80046b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b8:	f383 8811 	msr	BASEPRI, r3
 80046bc:	f3bf 8f6f 	isb	sy
 80046c0:	f3bf 8f4f 	dsb	sy
 80046c4:	617b      	str	r3, [r7, #20]
}
 80046c6:	bf00      	nop
 80046c8:	e7fe      	b.n	80046c8 <xTaskGenericNotifyFromISR+0x178>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046ca:	4b59      	ldr	r3, [pc, #356]	; (8004830 <xTaskGenericNotifyFromISR+0x2e0>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d16f      	bne.n	80047b2 <xTaskGenericNotifyFromISR+0x262>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80046d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046d8:	633b      	str	r3, [r7, #48]	; 0x30
 80046da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046e0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80046e2:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80046f0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80046f4:	605a      	str	r2, [r3, #4]
 80046f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f8:	685a      	ldr	r2, [r3, #4]
 80046fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046fc:	3384      	adds	r3, #132	; 0x84
 80046fe:	429a      	cmp	r2, r3
 8004700:	d104      	bne.n	800470c <xTaskGenericNotifyFromISR+0x1bc>
 8004702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004704:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470a:	605a      	str	r2, [r3, #4]
 800470c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800470e:	2200      	movs	r2, #0
 8004710:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	1e5a      	subs	r2, r3, #1
 800471a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800471c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800471e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004720:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004724:	4b43      	ldr	r3, [pc, #268]	; (8004834 <xTaskGenericNotifyFromISR+0x2e4>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d904      	bls.n	8004736 <xTaskGenericNotifyFromISR+0x1e6>
 800472c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800472e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004732:	4a40      	ldr	r2, [pc, #256]	; (8004834 <xTaskGenericNotifyFromISR+0x2e4>)
 8004734:	6013      	str	r3, [r2, #0]
 8004736:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004738:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800473c:	493e      	ldr	r1, [pc, #248]	; (8004838 <xTaskGenericNotifyFromISR+0x2e8>)
 800473e:	4613      	mov	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	4413      	add	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	3304      	adds	r3, #4
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800474e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004750:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004752:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8004756:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004758:	689a      	ldr	r2, [r3, #8]
 800475a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800475c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8004760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004766:	3284      	adds	r2, #132	; 0x84
 8004768:	605a      	str	r2, [r3, #4]
 800476a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800476c:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8004770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004772:	609a      	str	r2, [r3, #8]
 8004774:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004776:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800477a:	4613      	mov	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	4413      	add	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	4a2d      	ldr	r2, [pc, #180]	; (8004838 <xTaskGenericNotifyFromISR+0x2e8>)
 8004784:	441a      	add	r2, r3
 8004786:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004788:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800478c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800478e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004792:	4929      	ldr	r1, [pc, #164]	; (8004838 <xTaskGenericNotifyFromISR+0x2e8>)
 8004794:	4613      	mov	r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	4413      	add	r3, r2
 800479a:	009b      	lsls	r3, r3, #2
 800479c:	440b      	add	r3, r1
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	1c59      	adds	r1, r3, #1
 80047a2:	4825      	ldr	r0, [pc, #148]	; (8004838 <xTaskGenericNotifyFromISR+0x2e8>)
 80047a4:	4613      	mov	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	009b      	lsls	r3, r3, #2
 80047ac:	4403      	add	r3, r0
 80047ae:	6019      	str	r1, [r3, #0]
 80047b0:	e01e      	b.n	80047f0 <xTaskGenericNotifyFromISR+0x2a0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80047b2:	4b22      	ldr	r3, [pc, #136]	; (800483c <xTaskGenericNotifyFromISR+0x2ec>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	637b      	str	r3, [r7, #52]	; 0x34
 80047b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047bc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80047c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047c2:	689a      	ldr	r2, [r3, #8]
 80047c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80047ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80047d0:	3298      	adds	r2, #152	; 0x98
 80047d2:	605a      	str	r2, [r3, #4]
 80047d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047d6:	f103 0298 	add.w	r2, r3, #152	; 0x98
 80047da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047dc:	609a      	str	r2, [r3, #8]
 80047de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047e0:	4a16      	ldr	r2, [pc, #88]	; (800483c <xTaskGenericNotifyFromISR+0x2ec>)
 80047e2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80047e6:	4b15      	ldr	r3, [pc, #84]	; (800483c <xTaskGenericNotifyFromISR+0x2ec>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	3301      	adds	r3, #1
 80047ec:	4a13      	ldr	r2, [pc, #76]	; (800483c <xTaskGenericNotifyFromISR+0x2ec>)
 80047ee:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80047f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047f2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80047f6:	4b12      	ldr	r3, [pc, #72]	; (8004840 <xTaskGenericNotifyFromISR+0x2f0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80047fe:	429a      	cmp	r2, r3
 8004800:	d908      	bls.n	8004814 <xTaskGenericNotifyFromISR+0x2c4>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8004802:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <xTaskGenericNotifyFromISR+0x2be>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8004808:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800480a:	2201      	movs	r2, #1
 800480c:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800480e:	4b0d      	ldr	r3, [pc, #52]	; (8004844 <xTaskGenericNotifyFromISR+0x2f4>)
 8004810:	2201      	movs	r2, #1
 8004812:	601a      	str	r2, [r3, #0]
 8004814:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004816:	613b      	str	r3, [r7, #16]
    __asm volatile
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	f383 8811 	msr	BASEPRI, r3
}
 800481e:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8004820:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 8004822:	4618      	mov	r0, r3
 8004824:	3748      	adds	r7, #72	; 0x48
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	24000518 	.word	0x24000518
 8004830:	2400053c 	.word	0x2400053c
 8004834:	2400051c 	.word	0x2400051c
 8004838:	24000044 	.word	0x24000044
 800483c:	240004d4 	.word	0x240004d4
 8004840:	24000040 	.word	0x24000040
 8004844:	24000528 	.word	0x24000528

08004848 <xTaskGenericNotifyWait>:
    {
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
 8004854:	603b      	str	r3, [r7, #0]
        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b02      	cmp	r3, #2
 800485a:	d90a      	bls.n	8004872 <xTaskGenericNotifyWait+0x2a>
    __asm volatile
 800485c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004860:	f383 8811 	msr	BASEPRI, r3
 8004864:	f3bf 8f6f 	isb	sy
 8004868:	f3bf 8f4f 	dsb	sy
 800486c:	613b      	str	r3, [r7, #16]
}
 800486e:	bf00      	nop
 8004870:	e7fe      	b.n	8004870 <xTaskGenericNotifyWait+0x28>
        taskENTER_CRITICAL();
 8004872:	f005 facd 	bl	8009e10 <vPortEnterCritical>
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8004876:	4b36      	ldr	r3, [pc, #216]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	4413      	add	r3, r2
 800487e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004882:	781b      	ldrb	r3, [r3, #0]
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d025      	beq.n	80048d6 <xTaskGenericNotifyWait+0x8e>
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 800488a:	4b31      	ldr	r3, [pc, #196]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	334c      	adds	r3, #76	; 0x4c
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	4413      	add	r3, r2
 8004896:	6859      	ldr	r1, [r3, #4]
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	43db      	mvns	r3, r3
 800489c:	4019      	ands	r1, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	334c      	adds	r3, #76	; 0x4c
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	6059      	str	r1, [r3, #4]
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 80048a8:	4b29      	ldr	r3, [pc, #164]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4413      	add	r3, r2
 80048b0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80048b4:	2201      	movs	r2, #1
 80048b6:	701a      	strb	r2, [r3, #0]
                if( xTicksToWait > ( TickType_t ) 0 )
 80048b8:	6a3b      	ldr	r3, [r7, #32]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00b      	beq.n	80048d6 <xTaskGenericNotifyWait+0x8e>
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80048be:	2101      	movs	r1, #1
 80048c0:	6a38      	ldr	r0, [r7, #32]
 80048c2:	f001 fae5 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
                    portYIELD_WITHIN_API();
 80048c6:	4b23      	ldr	r3, [pc, #140]	; (8004954 <xTaskGenericNotifyWait+0x10c>)
 80048c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048cc:	601a      	str	r2, [r3, #0]
 80048ce:	f3bf 8f4f 	dsb	sy
 80048d2:	f3bf 8f6f 	isb	sy
        taskEXIT_CRITICAL();
 80048d6:	f005 fab9 	bl	8009e4c <vPortExitCritical>
        taskENTER_CRITICAL();
 80048da:	f005 fa99 	bl	8009e10 <vPortEnterCritical>
            if( pulNotificationValue != NULL )
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d008      	beq.n	80048f6 <xTaskGenericNotifyWait+0xae>
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80048e4:	4b1a      	ldr	r3, [pc, #104]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	334c      	adds	r3, #76	; 0x4c
 80048ec:	009b      	lsls	r3, r3, #2
 80048ee:	4413      	add	r3, r2
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	601a      	str	r2, [r3, #0]
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80048f6:	4b16      	ldr	r3, [pc, #88]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	4413      	add	r3, r2
 80048fe:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d002      	beq.n	8004910 <xTaskGenericNotifyWait+0xc8>
                xReturn = pdFALSE;
 800490a:	2300      	movs	r3, #0
 800490c:	617b      	str	r3, [r7, #20]
 800490e:	e010      	b.n	8004932 <xTaskGenericNotifyWait+0xea>
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8004910:	4b0f      	ldr	r3, [pc, #60]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	334c      	adds	r3, #76	; 0x4c
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	6859      	ldr	r1, [r3, #4]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	43db      	mvns	r3, r3
 8004922:	4019      	ands	r1, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	334c      	adds	r3, #76	; 0x4c
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	4413      	add	r3, r2
 800492c:	6059      	str	r1, [r3, #4]
                xReturn = pdTRUE;
 800492e:	2301      	movs	r3, #1
 8004930:	617b      	str	r3, [r7, #20]
            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8004932:	4b07      	ldr	r3, [pc, #28]	; (8004950 <xTaskGenericNotifyWait+0x108>)
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	4413      	add	r3, r2
 800493a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800493e:	2200      	movs	r2, #0
 8004940:	701a      	strb	r2, [r3, #0]
        taskEXIT_CRITICAL();
 8004942:	f005 fa83 	bl	8009e4c <vPortExitCritical>
        return xReturn;
 8004946:	697b      	ldr	r3, [r7, #20]
    }
 8004948:	4618      	mov	r0, r3
 800494a:	3718      	adds	r7, #24
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}
 8004950:	24000040 	.word	0x24000040
 8004954:	e000ed04 	.word	0xe000ed04

08004958 <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 8004958:	b580      	push	{r7, lr}
 800495a:	b090      	sub	sp, #64	; 0x40
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d10a      	bne.n	8004980 <vTaskGenericNotifyGiveFromISR+0x28>
    __asm volatile
 800496a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496e:	f383 8811 	msr	BASEPRI, r3
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800497c:	bf00      	nop
 800497e:	e7fe      	b.n	800497e <vTaskGenericNotifyGiveFromISR+0x26>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d90a      	bls.n	800499c <vTaskGenericNotifyGiveFromISR+0x44>
    __asm volatile
 8004986:	f04f 0350 	mov.w	r3, #80	; 0x50
 800498a:	f383 8811 	msr	BASEPRI, r3
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f3bf 8f4f 	dsb	sy
 8004996:	623b      	str	r3, [r7, #32]
}
 8004998:	bf00      	nop
 800499a:	e7fe      	b.n	800499a <vTaskGenericNotifyGiveFromISR+0x42>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800499c:	f005 faca 	bl	8009f34 <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm volatile
 80049a4:	f3ef 8211 	mrs	r2, BASEPRI
 80049a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ac:	f383 8811 	msr	BASEPRI, r3
 80049b0:	f3bf 8f6f 	isb	sy
 80049b4:	f3bf 8f4f 	dsb	sy
 80049b8:	61fa      	str	r2, [r7, #28]
 80049ba:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 80049bc:	69fb      	ldr	r3, [r7, #28]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80049be:	63bb      	str	r3, [r7, #56]	; 0x38
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80049c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	4413      	add	r3, r2
 80049c6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80049d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	4413      	add	r3, r2
 80049d6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80049da:	2202      	movs	r2, #2
 80049dc:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80049de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	334c      	adds	r3, #76	; 0x4c
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	4413      	add	r3, r2
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	334c      	adds	r3, #76	; 0x4c
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	440b      	add	r3, r1
 80049f6:	605a      	str	r2, [r3, #4]

            traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80049f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	f040 80b5 	bne.w	8004b6c <vTaskGenericNotifyGiveFromISR+0x214>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004a02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a04:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d00a      	beq.n	8004a22 <vTaskGenericNotifyGiveFromISR+0xca>
    __asm volatile
 8004a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a10:	f383 8811 	msr	BASEPRI, r3
 8004a14:	f3bf 8f6f 	isb	sy
 8004a18:	f3bf 8f4f 	dsb	sy
 8004a1c:	617b      	str	r3, [r7, #20]
}
 8004a1e:	bf00      	nop
 8004a20:	e7fe      	b.n	8004a20 <vTaskGenericNotifyGiveFromISR+0xc8>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a22:	4b57      	ldr	r3, [pc, #348]	; (8004b80 <vTaskGenericNotifyGiveFromISR+0x228>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d16f      	bne.n	8004b0a <vTaskGenericNotifyGiveFromISR+0x1b2>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a3a:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8004a3e:	609a      	str	r2, [r3, #8]
 8004a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a46:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a48:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004a4c:	605a      	str	r2, [r3, #4]
 8004a4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a54:	3384      	adds	r3, #132	; 0x84
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d104      	bne.n	8004a64 <vTaskGenericNotifyGiveFromISR+0x10c>
 8004a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a5c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a62:	605a      	str	r2, [r3, #4]
 8004a64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a66:	2200      	movs	r2, #0
 8004a68:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	1e5a      	subs	r2, r3, #1
 8004a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a74:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8004a76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a78:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004a7c:	4b41      	ldr	r3, [pc, #260]	; (8004b84 <vTaskGenericNotifyGiveFromISR+0x22c>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d904      	bls.n	8004a8e <vTaskGenericNotifyGiveFromISR+0x136>
 8004a84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a86:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004a8a:	4a3e      	ldr	r2, [pc, #248]	; (8004b84 <vTaskGenericNotifyGiveFromISR+0x22c>)
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a90:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004a94:	493c      	ldr	r1, [pc, #240]	; (8004b88 <vTaskGenericNotifyGiveFromISR+0x230>)
 8004a96:	4613      	mov	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	4413      	add	r3, r2
 8004a9c:	009b      	lsls	r3, r3, #2
 8004a9e:	440b      	add	r3, r1
 8004aa0:	3304      	adds	r3, #4
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004aaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8004aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ab0:	689a      	ldr	r2, [r3, #8]
 8004ab2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ab4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8004ab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004abe:	3284      	adds	r2, #132	; 0x84
 8004ac0:	605a      	str	r2, [r3, #4]
 8004ac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ac4:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8004ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aca:	609a      	str	r2, [r3, #8]
 8004acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ace:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	4413      	add	r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	4a2b      	ldr	r2, [pc, #172]	; (8004b88 <vTaskGenericNotifyGiveFromISR+0x230>)
 8004adc:	441a      	add	r2, r3
 8004ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ae0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ae6:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004aea:	4927      	ldr	r1, [pc, #156]	; (8004b88 <vTaskGenericNotifyGiveFromISR+0x230>)
 8004aec:	4613      	mov	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	440b      	add	r3, r1
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	1c59      	adds	r1, r3, #1
 8004afa:	4823      	ldr	r0, [pc, #140]	; (8004b88 <vTaskGenericNotifyGiveFromISR+0x230>)
 8004afc:	4613      	mov	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4403      	add	r3, r0
 8004b06:	6019      	str	r1, [r3, #0]
 8004b08:	e01e      	b.n	8004b48 <vTaskGenericNotifyGiveFromISR+0x1f0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8004b0a:	4b20      	ldr	r3, [pc, #128]	; (8004b8c <vTaskGenericNotifyGiveFromISR+0x234>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	633b      	str	r3, [r7, #48]	; 0x30
 8004b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b14:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8004b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1a:	689a      	ldr	r2, [r3, #8]
 8004b1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b1e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8004b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b28:	3298      	adds	r2, #152	; 0x98
 8004b2a:	605a      	str	r2, [r3, #4]
 8004b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b2e:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8004b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b34:	609a      	str	r2, [r3, #8]
 8004b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b38:	4a14      	ldr	r2, [pc, #80]	; (8004b8c <vTaskGenericNotifyGiveFromISR+0x234>)
 8004b3a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8004b3e:	4b13      	ldr	r3, [pc, #76]	; (8004b8c <vTaskGenericNotifyGiveFromISR+0x234>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	3301      	adds	r3, #1
 8004b44:	4a11      	ldr	r2, [pc, #68]	; (8004b8c <vTaskGenericNotifyGiveFromISR+0x234>)
 8004b46:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8004b4e:	4b10      	ldr	r3, [pc, #64]	; (8004b90 <vTaskGenericNotifyGiveFromISR+0x238>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d908      	bls.n	8004b6c <vTaskGenericNotifyGiveFromISR+0x214>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <vTaskGenericNotifyGiveFromISR+0x20e>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter in an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8004b66:	4b0b      	ldr	r3, [pc, #44]	; (8004b94 <vTaskGenericNotifyGiveFromISR+0x23c>)
 8004b68:	2201      	movs	r2, #1
 8004b6a:	601a      	str	r2, [r3, #0]
 8004b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b6e:	613b      	str	r3, [r7, #16]
    __asm volatile
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	f383 8811 	msr	BASEPRI, r3
}
 8004b76:	bf00      	nop
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    }
 8004b78:	bf00      	nop
 8004b7a:	3740      	adds	r7, #64	; 0x40
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	2400053c 	.word	0x2400053c
 8004b84:	2400051c 	.word	0x2400051c
 8004b88:	24000044 	.word	0x24000044
 8004b8c:	240004d4 	.word	0x240004d4
 8004b90:	24000040 	.word	0x24000040
 8004b94:	24000528 	.word	0x24000528

08004b98 <ulTaskGenericNotifyTake>:
    {
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b086      	sub	sp, #24
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d90a      	bls.n	8004bc0 <ulTaskGenericNotifyTake+0x28>
    __asm volatile
 8004baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bae:	f383 8811 	msr	BASEPRI, r3
 8004bb2:	f3bf 8f6f 	isb	sy
 8004bb6:	f3bf 8f4f 	dsb	sy
 8004bba:	613b      	str	r3, [r7, #16]
}
 8004bbc:	bf00      	nop
 8004bbe:	e7fe      	b.n	8004bbe <ulTaskGenericNotifyTake+0x26>
        taskENTER_CRITICAL();
 8004bc0:	f005 f926 	bl	8009e10 <vPortEnterCritical>
            if( pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] == 0UL )
 8004bc4:	4b29      	ldr	r3, [pc, #164]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	334c      	adds	r3, #76	; 0x4c
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4413      	add	r3, r2
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d116      	bne.n	8004c04 <ulTaskGenericNotifyTake+0x6c>
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8004bd6:	4b25      	ldr	r3, [pc, #148]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	4413      	add	r3, r2
 8004bde:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004be2:	2201      	movs	r2, #1
 8004be4:	701a      	strb	r2, [r3, #0]
                if( xTicksToWait > ( TickType_t ) 0 )
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00b      	beq.n	8004c04 <ulTaskGenericNotifyTake+0x6c>
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004bec:	2101      	movs	r1, #1
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f001 f94e 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
                    portYIELD_WITHIN_API();
 8004bf4:	4b1e      	ldr	r3, [pc, #120]	; (8004c70 <ulTaskGenericNotifyTake+0xd8>)
 8004bf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	f3bf 8f6f 	isb	sy
        taskEXIT_CRITICAL();
 8004c04:	f005 f922 	bl	8009e4c <vPortExitCritical>
        taskENTER_CRITICAL();
 8004c08:	f005 f902 	bl	8009e10 <vPortEnterCritical>
            ulReturn = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8004c0c:	4b17      	ldr	r3, [pc, #92]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	334c      	adds	r3, #76	; 0x4c
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4413      	add	r3, r2
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	617b      	str	r3, [r7, #20]
            if( ulReturn != 0UL )
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d014      	beq.n	8004c4c <ulTaskGenericNotifyTake+0xb4>
                if( xClearCountOnExit != pdFALSE )
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d008      	beq.n	8004c3a <ulTaskGenericNotifyTake+0xa2>
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] = 0UL;
 8004c28:	4b10      	ldr	r3, [pc, #64]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	334c      	adds	r3, #76	; 0x4c
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	2200      	movs	r2, #0
 8004c36:	605a      	str	r2, [r3, #4]
 8004c38:	e008      	b.n	8004c4c <ulTaskGenericNotifyTake+0xb4>
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] = ulReturn - ( uint32_t ) 1;
 8004c3a:	4b0c      	ldr	r3, [pc, #48]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004c3c:	6819      	ldr	r1, [r3, #0]
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	1e5a      	subs	r2, r3, #1
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	334c      	adds	r3, #76	; 0x4c
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	605a      	str	r2, [r3, #4]
            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8004c4c:	4b07      	ldr	r3, [pc, #28]	; (8004c6c <ulTaskGenericNotifyTake+0xd4>)
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	4413      	add	r3, r2
 8004c54:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004c58:	2200      	movs	r2, #0
 8004c5a:	701a      	strb	r2, [r3, #0]
        taskEXIT_CRITICAL();
 8004c5c:	f005 f8f6 	bl	8009e4c <vPortExitCritical>
        return ulReturn;
 8004c60:	697b      	ldr	r3, [r7, #20]
    }
 8004c62:	4618      	mov	r0, r3
 8004c64:	3718      	adds	r7, #24
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	24000040 	.word	0x24000040
 8004c70:	e000ed04 	.word	0xe000ed04

08004c74 <xTaskGenericNotifyStateClear>:

#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    BaseType_t xTaskGenericNotifyStateClear( TaskHandle_t xTask,
                                             UBaseType_t uxIndexToClear )
    {
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b086      	sub	sp, #24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;
        BaseType_t xReturn;

        configASSERT( uxIndexToClear < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d90a      	bls.n	8004c9a <xTaskGenericNotifyStateClear+0x26>
    __asm volatile
 8004c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c88:	f383 8811 	msr	BASEPRI, r3
 8004c8c:	f3bf 8f6f 	isb	sy
 8004c90:	f3bf 8f4f 	dsb	sy
 8004c94:	60fb      	str	r3, [r7, #12]
}
 8004c96:	bf00      	nop
 8004c98:	e7fe      	b.n	8004c98 <xTaskGenericNotifyStateClear+0x24>

        /* If null is passed in here then it is the calling task that is having
         * its notification state cleared. */
        pxTCB = prvGetTCBFromHandle( xTask );
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d102      	bne.n	8004ca6 <xTaskGenericNotifyStateClear+0x32>
 8004ca0:	4b11      	ldr	r3, [pc, #68]	; (8004ce8 <xTaskGenericNotifyStateClear+0x74>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	e000      	b.n	8004ca8 <xTaskGenericNotifyStateClear+0x34>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	613b      	str	r3, [r7, #16]

        taskENTER_CRITICAL();
 8004caa:	f005 f8b1 	bl	8009e10 <vPortEnterCritical>
        {
            if( pxTCB->ucNotifyState[ uxIndexToClear ] == taskNOTIFICATION_RECEIVED )
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b02      	cmp	r3, #2
 8004cbe:	d109      	bne.n	8004cd4 <xTaskGenericNotifyStateClear+0x60>
            {
                pxTCB->ucNotifyState[ uxIndexToClear ] = taskNOT_WAITING_NOTIFICATION;
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004cca:	2200      	movs	r2, #0
 8004ccc:	701a      	strb	r2, [r3, #0]
                xReturn = pdPASS;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	617b      	str	r3, [r7, #20]
 8004cd2:	e001      	b.n	8004cd8 <xTaskGenericNotifyStateClear+0x64>
            }
            else
            {
                xReturn = pdFAIL;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	617b      	str	r3, [r7, #20]
            }
        }
        taskEXIT_CRITICAL();
 8004cd8:	f005 f8b8 	bl	8009e4c <vPortExitCritical>

        return xReturn;
 8004cdc:	697b      	ldr	r3, [r7, #20]
    }
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	24000040 	.word	0x24000040

08004cec <ulTaskGenericNotifyValueClear>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    uint32_t ulTaskGenericNotifyValueClear( TaskHandle_t xTask,
                                            UBaseType_t uxIndexToClear,
                                            uint32_t ulBitsToClear )
    {
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	607a      	str	r2, [r7, #4]
        TCB_t * pxTCB;
        uint32_t ulReturn;

        /* If null is passed in here then it is the calling task that is having
         * its notification state cleared. */
        pxTCB = prvGetTCBFromHandle( xTask );
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d102      	bne.n	8004d04 <ulTaskGenericNotifyValueClear+0x18>
 8004cfe:	4b12      	ldr	r3, [pc, #72]	; (8004d48 <ulTaskGenericNotifyValueClear+0x5c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	e000      	b.n	8004d06 <ulTaskGenericNotifyValueClear+0x1a>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	617b      	str	r3, [r7, #20]

        taskENTER_CRITICAL();
 8004d08:	f005 f882 	bl	8009e10 <vPortEnterCritical>
        {
            /* Return the notification as it was before the bits were cleared,
             * then clear the bit mask. */
            ulReturn = pxTCB->ulNotifiedValue[ uxIndexToClear ];
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	334c      	adds	r3, #76	; 0x4c
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	613b      	str	r3, [r7, #16]
            pxTCB->ulNotifiedValue[ uxIndexToClear ] &= ~ulBitsToClear;
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	334c      	adds	r3, #76	; 0x4c
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	4413      	add	r3, r2
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	43db      	mvns	r3, r3
 8004d2a:	401a      	ands	r2, r3
 8004d2c:	6979      	ldr	r1, [r7, #20]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	334c      	adds	r3, #76	; 0x4c
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	440b      	add	r3, r1
 8004d36:	605a      	str	r2, [r3, #4]
        }
        taskEXIT_CRITICAL();
 8004d38:	f005 f888 	bl	8009e4c <vPortExitCritical>

        return ulReturn;
 8004d3c:	693b      	ldr	r3, [r7, #16]
    }
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3718      	adds	r7, #24
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
 8004d46:	bf00      	nop
 8004d48:	24000040 	.word	0x24000040

08004d4c <vTaskSetTimeOutState>:
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
    configASSERT( pxTimeOut );
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10a      	bne.n	8004d70 <vTaskSetTimeOutState+0x24>
    __asm volatile
 8004d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d5e:	f383 8811 	msr	BASEPRI, r3
 8004d62:	f3bf 8f6f 	isb	sy
 8004d66:	f3bf 8f4f 	dsb	sy
 8004d6a:	60fb      	str	r3, [r7, #12]
}
 8004d6c:	bf00      	nop
 8004d6e:	e7fe      	b.n	8004d6e <vTaskSetTimeOutState+0x22>
    taskENTER_CRITICAL();
 8004d70:	f005 f84e 	bl	8009e10 <vPortEnterCritical>
        pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004d74:	4b06      	ldr	r3, [pc, #24]	; (8004d90 <vTaskSetTimeOutState+0x44>)
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	601a      	str	r2, [r3, #0]
        pxTimeOut->xTimeOnEntering = xTickCount;
 8004d7c:	4b05      	ldr	r3, [pc, #20]	; (8004d94 <vTaskSetTimeOutState+0x48>)
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	605a      	str	r2, [r3, #4]
    taskEXIT_CRITICAL();
 8004d84:	f005 f862 	bl	8009e4c <vPortExitCritical>
}
 8004d88:	bf00      	nop
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	2400052c 	.word	0x2400052c
 8004d94:	24000518 	.word	0x24000518

08004d98 <xTaskCheckForTimeOut>:
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b088      	sub	sp, #32
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
    configASSERT( pxTimeOut );
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10a      	bne.n	8004dbe <xTaskCheckForTimeOut+0x26>
    __asm volatile
 8004da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dac:	f383 8811 	msr	BASEPRI, r3
 8004db0:	f3bf 8f6f 	isb	sy
 8004db4:	f3bf 8f4f 	dsb	sy
 8004db8:	613b      	str	r3, [r7, #16]
}
 8004dba:	bf00      	nop
 8004dbc:	e7fe      	b.n	8004dbc <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <xTaskCheckForTimeOut+0x42>
    __asm volatile
 8004dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc8:	f383 8811 	msr	BASEPRI, r3
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	60fb      	str	r3, [r7, #12]
}
 8004dd6:	bf00      	nop
 8004dd8:	e7fe      	b.n	8004dd8 <xTaskCheckForTimeOut+0x40>
    taskENTER_CRITICAL();
 8004dda:	f005 f819 	bl	8009e10 <vPortEnterCritical>
        const TickType_t xConstTickCount = xTickCount;
 8004dde:	4b1f      	ldr	r3, [pc, #124]	; (8004e5c <xTaskCheckForTimeOut+0xc4>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	1ad3      	subs	r3, r2, r3
 8004dec:	617b      	str	r3, [r7, #20]
            if( *pxTicksToWait == portMAX_DELAY )
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004df6:	d102      	bne.n	8004dfe <xTaskCheckForTimeOut+0x66>
                xReturn = pdFALSE;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61fb      	str	r3, [r7, #28]
 8004dfc:	e026      	b.n	8004e4c <xTaskCheckForTimeOut+0xb4>
        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	4b17      	ldr	r3, [pc, #92]	; (8004e60 <xTaskCheckForTimeOut+0xc8>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d00a      	beq.n	8004e20 <xTaskCheckForTimeOut+0x88>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d305      	bcc.n	8004e20 <xTaskCheckForTimeOut+0x88>
            xReturn = pdTRUE;
 8004e14:	2301      	movs	r3, #1
 8004e16:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	e015      	b.n	8004e4c <xTaskCheckForTimeOut+0xb4>
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d20b      	bcs.n	8004e42 <xTaskCheckForTimeOut+0xaa>
            *pxTicksToWait -= xElapsedTime;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	1ad2      	subs	r2, r2, r3
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 ff30 	bl	8005c9c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	61fb      	str	r3, [r7, #28]
 8004e40:	e004      	b.n	8004e4c <xTaskCheckForTimeOut+0xb4>
            *pxTicksToWait = ( TickType_t ) 0;
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	2200      	movs	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	61fb      	str	r3, [r7, #28]
    taskEXIT_CRITICAL();
 8004e4c:	f004 fffe 	bl	8009e4c <vPortExitCritical>
    return xReturn;
 8004e50:	69fb      	ldr	r3, [r7, #28]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3720      	adds	r7, #32
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	24000518 	.word	0x24000518
 8004e60:	2400052c 	.word	0x2400052c

08004e64 <xTaskCatchUpTicks>:
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
    configASSERT( uxSchedulerSuspended == 0 );
 8004e6c:	4b0f      	ldr	r3, [pc, #60]	; (8004eac <xTaskCatchUpTicks+0x48>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00a      	beq.n	8004e8a <xTaskCatchUpTicks+0x26>
    __asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	60bb      	str	r3, [r7, #8]
}
 8004e86:	bf00      	nop
 8004e88:	e7fe      	b.n	8004e88 <xTaskCatchUpTicks+0x24>
    vTaskSuspendAll();
 8004e8a:	f7ff f801 	bl	8003e90 <vTaskSuspendAll>
    xPendedTicks += xTicksToCatchUp;
 8004e8e:	4b08      	ldr	r3, [pc, #32]	; (8004eb0 <xTaskCatchUpTicks+0x4c>)
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4413      	add	r3, r2
 8004e96:	4a06      	ldr	r2, [pc, #24]	; (8004eb0 <xTaskCatchUpTicks+0x4c>)
 8004e98:	6013      	str	r3, [r2, #0]
    xYieldOccurred = xTaskResumeAll();
 8004e9a:	f7ff f807 	bl	8003eac <xTaskResumeAll>
 8004e9e:	60f8      	str	r0, [r7, #12]
    return xYieldOccurred;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3710      	adds	r7, #16
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	2400053c 	.word	0x2400053c
 8004eb0:	24000524 	.word	0x24000524

08004eb4 <xTaskIncrementTick>:
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b08a      	sub	sp, #40	; 0x28
 8004eb8:	af00      	add	r7, sp, #0
    BaseType_t xSwitchRequired = pdFALSE;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	627b      	str	r3, [r7, #36]	; 0x24
    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ebe:	4b8c      	ldr	r3, [pc, #560]	; (80050f0 <xTaskIncrementTick+0x23c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	f040 8109 	bne.w	80050da <xTaskIncrementTick+0x226>
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ec8:	4b8a      	ldr	r3, [pc, #552]	; (80050f4 <xTaskIncrementTick+0x240>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	623b      	str	r3, [r7, #32]
        xTickCount = xConstTickCount;
 8004ed0:	4a88      	ldr	r2, [pc, #544]	; (80050f4 <xTaskIncrementTick+0x240>)
 8004ed2:	6a3b      	ldr	r3, [r7, #32]
 8004ed4:	6013      	str	r3, [r2, #0]
        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d120      	bne.n	8004f1e <xTaskIncrementTick+0x6a>
            taskSWITCH_DELAYED_LISTS();
 8004edc:	4b86      	ldr	r3, [pc, #536]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <xTaskIncrementTick+0x48>
    __asm volatile
 8004ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	607b      	str	r3, [r7, #4]
}
 8004ef8:	bf00      	nop
 8004efa:	e7fe      	b.n	8004efa <xTaskIncrementTick+0x46>
 8004efc:	4b7e      	ldr	r3, [pc, #504]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	61fb      	str	r3, [r7, #28]
 8004f02:	4b7e      	ldr	r3, [pc, #504]	; (80050fc <xTaskIncrementTick+0x248>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a7c      	ldr	r2, [pc, #496]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004f08:	6013      	str	r3, [r2, #0]
 8004f0a:	4a7c      	ldr	r2, [pc, #496]	; (80050fc <xTaskIncrementTick+0x248>)
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	6013      	str	r3, [r2, #0]
 8004f10:	4b7b      	ldr	r3, [pc, #492]	; (8005100 <xTaskIncrementTick+0x24c>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	3301      	adds	r3, #1
 8004f16:	4a7a      	ldr	r2, [pc, #488]	; (8005100 <xTaskIncrementTick+0x24c>)
 8004f18:	6013      	str	r3, [r2, #0]
 8004f1a:	f001 f89b 	bl	8006054 <prvResetNextTaskUnblockTime>
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004f1e:	4b79      	ldr	r3, [pc, #484]	; (8005104 <xTaskIncrementTick+0x250>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6a3a      	ldr	r2, [r7, #32]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	f0c0 80c2 	bcc.w	80050ae <xTaskIncrementTick+0x1fa>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f2a:	4b73      	ldr	r3, [pc, #460]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d104      	bne.n	8004f3e <xTaskIncrementTick+0x8a>
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f34:	4b73      	ldr	r3, [pc, #460]	; (8005104 <xTaskIncrementTick+0x250>)
 8004f36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f3a:	601a      	str	r2, [r3, #0]
                    break;
 8004f3c:	e0b7      	b.n	80050ae <xTaskIncrementTick+0x1fa>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f3e:	4b6e      	ldr	r3, [pc, #440]	; (80050f8 <xTaskIncrementTick+0x244>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f4e:	617b      	str	r3, [r7, #20]
                    if( xConstTickCount < xItemValue )
 8004f50:	6a3a      	ldr	r2, [r7, #32]
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	429a      	cmp	r2, r3
 8004f56:	d203      	bcs.n	8004f60 <xTaskIncrementTick+0xac>
                        xNextTaskUnblockTime = xItemValue;
 8004f58:	4a6a      	ldr	r2, [pc, #424]	; (8005104 <xTaskIncrementTick+0x250>)
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8004f5e:	e0a6      	b.n	80050ae <xTaskIncrementTick+0x1fa>
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f66:	613b      	str	r3, [r7, #16]
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8004f74:	609a      	str	r2, [r3, #8]
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004f82:	605a      	str	r2, [r3, #4]
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	685a      	ldr	r2, [r3, #4]
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	3384      	adds	r3, #132	; 0x84
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d104      	bne.n	8004f9a <xTaskIncrementTick+0xe6>
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	605a      	str	r2, [r3, #4]
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	1e5a      	subs	r2, r3, #1
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	601a      	str	r2, [r3, #0]
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d025      	beq.n	8005002 <xTaskIncrementTick+0x14e>
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004fb6:	69bb      	ldr	r3, [r7, #24]
 8004fb8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fc4:	69ba      	ldr	r2, [r7, #24]
 8004fc6:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8004fca:	609a      	str	r2, [r3, #8]
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 8004fd8:	605a      	str	r2, [r3, #4]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	69bb      	ldr	r3, [r7, #24]
 8004fe0:	3398      	adds	r3, #152	; 0x98
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d104      	bne.n	8004ff0 <xTaskIncrementTick+0x13c>
 8004fe6:	69bb      	ldr	r3, [r7, #24]
 8004fe8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	605a      	str	r2, [r3, #4]
 8004ff0:	69bb      	ldr	r3, [r7, #24]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	1e5a      	subs	r2, r3, #1
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005008:	4b3f      	ldr	r3, [pc, #252]	; (8005108 <xTaskIncrementTick+0x254>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d904      	bls.n	800501a <xTaskIncrementTick+0x166>
 8005010:	69bb      	ldr	r3, [r7, #24]
 8005012:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005016:	4a3c      	ldr	r2, [pc, #240]	; (8005108 <xTaskIncrementTick+0x254>)
 8005018:	6013      	str	r3, [r2, #0]
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005020:	493a      	ldr	r1, [pc, #232]	; (800510c <xTaskIncrementTick+0x258>)
 8005022:	4613      	mov	r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	4413      	add	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	440b      	add	r3, r1
 800502c:	3304      	adds	r3, #4
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	60bb      	str	r3, [r7, #8]
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	68ba      	ldr	r2, [r7, #8]
 8005036:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	689a      	ldr	r2, [r3, #8]
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	3284      	adds	r2, #132	; 0x84
 800504c:	605a      	str	r2, [r3, #4]
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	609a      	str	r2, [r3, #8]
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800505e:	4613      	mov	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4a29      	ldr	r2, [pc, #164]	; (800510c <xTaskIncrementTick+0x258>)
 8005068:	441a      	add	r2, r3
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005076:	4925      	ldr	r1, [pc, #148]	; (800510c <xTaskIncrementTick+0x258>)
 8005078:	4613      	mov	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	440b      	add	r3, r1
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	1c59      	adds	r1, r3, #1
 8005086:	4821      	ldr	r0, [pc, #132]	; (800510c <xTaskIncrementTick+0x258>)
 8005088:	4613      	mov	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	4413      	add	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	4403      	add	r3, r0
 8005092:	6019      	str	r1, [r3, #0]
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800509a:	4b1d      	ldr	r3, [pc, #116]	; (8005110 <xTaskIncrementTick+0x25c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80050a2:	429a      	cmp	r2, r3
 80050a4:	f4ff af41 	bcc.w	8004f2a <xTaskIncrementTick+0x76>
                                xSwitchRequired = pdTRUE;
 80050a8:	2301      	movs	r3, #1
 80050aa:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050ac:	e73d      	b.n	8004f2a <xTaskIncrementTick+0x76>
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80050ae:	4b18      	ldr	r3, [pc, #96]	; (8005110 <xTaskIncrementTick+0x25c>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80050b6:	4915      	ldr	r1, [pc, #84]	; (800510c <xTaskIncrementTick+0x258>)
 80050b8:	4613      	mov	r3, r2
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	4413      	add	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	440b      	add	r3, r1
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d901      	bls.n	80050cc <xTaskIncrementTick+0x218>
                    xSwitchRequired = pdTRUE;
 80050c8:	2301      	movs	r3, #1
 80050ca:	627b      	str	r3, [r7, #36]	; 0x24
                if( xYieldPending != pdFALSE )
 80050cc:	4b11      	ldr	r3, [pc, #68]	; (8005114 <xTaskIncrementTick+0x260>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <xTaskIncrementTick+0x230>
                    xSwitchRequired = pdTRUE;
 80050d4:	2301      	movs	r3, #1
 80050d6:	627b      	str	r3, [r7, #36]	; 0x24
 80050d8:	e004      	b.n	80050e4 <xTaskIncrementTick+0x230>
        ++xPendedTicks;
 80050da:	4b0f      	ldr	r3, [pc, #60]	; (8005118 <xTaskIncrementTick+0x264>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3301      	adds	r3, #1
 80050e0:	4a0d      	ldr	r2, [pc, #52]	; (8005118 <xTaskIncrementTick+0x264>)
 80050e2:	6013      	str	r3, [r2, #0]
    return xSwitchRequired;
 80050e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3728      	adds	r7, #40	; 0x28
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	2400053c 	.word	0x2400053c
 80050f4:	24000518 	.word	0x24000518
 80050f8:	240004cc 	.word	0x240004cc
 80050fc:	240004d0 	.word	0x240004d0
 8005100:	2400052c 	.word	0x2400052c
 8005104:	24000534 	.word	0x24000534
 8005108:	2400051c 	.word	0x2400051c
 800510c:	24000044 	.word	0x24000044
 8005110:	24000040 	.word	0x24000040
 8005114:	24000528 	.word	0x24000528
 8005118:	24000524 	.word	0x24000524

0800511c <vTaskPlaceOnEventList>:
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10a      	bne.n	8005142 <vTaskPlaceOnEventList+0x26>
    __asm volatile
 800512c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005130:	f383 8811 	msr	BASEPRI, r3
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	f3bf 8f4f 	dsb	sy
 800513c:	60fb      	str	r3, [r7, #12]
}
 800513e:	bf00      	nop
 8005140:	e7fe      	b.n	8005140 <vTaskPlaceOnEventList+0x24>
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005142:	4b07      	ldr	r3, [pc, #28]	; (8005160 <vTaskPlaceOnEventList+0x44>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3398      	adds	r3, #152	; 0x98
 8005148:	4619      	mov	r1, r3
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7fb fc53 	bl	80009f6 <vListInsert>
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005150:	2101      	movs	r1, #1
 8005152:	6838      	ldr	r0, [r7, #0]
 8005154:	f000 fe9c 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
}
 8005158:	bf00      	nop
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	24000040 	.word	0x24000040

08005164 <vTaskPlaceOnUnorderedEventList>:
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b088      	sub	sp, #32
 8005168:	af00      	add	r7, sp, #0
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	607a      	str	r2, [r7, #4]
    configASSERT( pxEventList );
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10a      	bne.n	800518c <vTaskPlaceOnUnorderedEventList+0x28>
    __asm volatile
 8005176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517a:	f383 8811 	msr	BASEPRI, r3
 800517e:	f3bf 8f6f 	isb	sy
 8005182:	f3bf 8f4f 	dsb	sy
 8005186:	61bb      	str	r3, [r7, #24]
}
 8005188:	bf00      	nop
 800518a:	e7fe      	b.n	800518a <vTaskPlaceOnUnorderedEventList+0x26>
    configASSERT( uxSchedulerSuspended != 0 );
 800518c:	4b20      	ldr	r3, [pc, #128]	; (8005210 <vTaskPlaceOnUnorderedEventList+0xac>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d10a      	bne.n	80051aa <vTaskPlaceOnUnorderedEventList+0x46>
    __asm volatile
 8005194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005198:	f383 8811 	msr	BASEPRI, r3
 800519c:	f3bf 8f6f 	isb	sy
 80051a0:	f3bf 8f4f 	dsb	sy
 80051a4:	617b      	str	r3, [r7, #20]
}
 80051a6:	bf00      	nop
 80051a8:	e7fe      	b.n	80051a8 <vTaskPlaceOnUnorderedEventList+0x44>
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80051aa:	4b1a      	ldr	r3, [pc, #104]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68ba      	ldr	r2, [r7, #8]
 80051b0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80051b4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	61fb      	str	r3, [r7, #28]
 80051be:	4b15      	ldr	r3, [pc, #84]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	69fa      	ldr	r2, [r7, #28]
 80051c4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 80051c8:	4b12      	ldr	r3, [pc, #72]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	69fa      	ldr	r2, [r7, #28]
 80051ce:	6892      	ldr	r2, [r2, #8]
 80051d0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 80051d4:	4b0f      	ldr	r3, [pc, #60]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	3298      	adds	r2, #152	; 0x98
 80051de:	605a      	str	r2, [r3, #4]
 80051e0:	4b0c      	ldr	r3, [pc, #48]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f103 0298 	add.w	r2, r3, #152	; 0x98
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	609a      	str	r2, [r3, #8]
 80051ec:	4b09      	ldr	r3, [pc, #36]	; (8005214 <vTaskPlaceOnUnorderedEventList+0xb0>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	601a      	str	r2, [r3, #0]
    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005200:	2101      	movs	r1, #1
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fe44 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
}
 8005208:	bf00      	nop
 800520a:	3720      	adds	r7, #32
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	2400053c 	.word	0x2400053c
 8005214:	24000040 	.word	0x24000040

08005218 <vTaskPlaceOnEventListRestricted>:
    {
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10a      	bne.n	8005240 <vTaskPlaceOnEventListRestricted+0x28>
    __asm volatile
 800522a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800522e:	f383 8811 	msr	BASEPRI, r3
 8005232:	f3bf 8f6f 	isb	sy
 8005236:	f3bf 8f4f 	dsb	sy
 800523a:	613b      	str	r3, [r7, #16]
}
 800523c:	bf00      	nop
 800523e:	e7fe      	b.n	800523e <vTaskPlaceOnEventListRestricted+0x26>
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	617b      	str	r3, [r7, #20]
 8005246:	4b17      	ldr	r3, [pc, #92]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	697a      	ldr	r2, [r7, #20]
 800524c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8005250:	4b14      	ldr	r3, [pc, #80]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	697a      	ldr	r2, [r7, #20]
 8005256:	6892      	ldr	r2, [r2, #8]
 8005258:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 800525c:	4b11      	ldr	r3, [pc, #68]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	3298      	adds	r2, #152	; 0x98
 8005266:	605a      	str	r2, [r3, #4]
 8005268:	4b0e      	ldr	r3, [pc, #56]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	609a      	str	r2, [r3, #8]
 8005274:	4b0b      	ldr	r3, [pc, #44]	; (80052a4 <vTaskPlaceOnEventListRestricted+0x8c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68fa      	ldr	r2, [r7, #12]
 800527a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	1c5a      	adds	r2, r3, #1
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	601a      	str	r2, [r3, #0]
        if( xWaitIndefinitely != pdFALSE )
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d002      	beq.n	8005294 <vTaskPlaceOnEventListRestricted+0x7c>
            xTicksToWait = portMAX_DELAY;
 800528e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005292:	60bb      	str	r3, [r7, #8]
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005294:	6879      	ldr	r1, [r7, #4]
 8005296:	68b8      	ldr	r0, [r7, #8]
 8005298:	f000 fdfa 	bl	8005e90 <prvAddCurrentTaskToDelayedList>
    }
 800529c:	bf00      	nop
 800529e:	3718      	adds	r7, #24
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	24000040 	.word	0x24000040

080052a8 <xTaskRemoveFromEventList>:
{
 80052a8:	b480      	push	{r7}
 80052aa:	b08b      	sub	sp, #44	; 0x2c
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80052b8:	6a3b      	ldr	r3, [r7, #32]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10a      	bne.n	80052d4 <xTaskRemoveFromEventList+0x2c>
    __asm volatile
 80052be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c2:	f383 8811 	msr	BASEPRI, r3
 80052c6:	f3bf 8f6f 	isb	sy
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	60fb      	str	r3, [r7, #12]
}
 80052d0:	bf00      	nop
 80052d2:	e7fe      	b.n	80052d2 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80052d4:	6a3b      	ldr	r3, [r7, #32]
 80052d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80052da:	61fb      	str	r3, [r7, #28]
 80052dc:	6a3b      	ldr	r3, [r7, #32]
 80052de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80052e2:	6a3a      	ldr	r2, [r7, #32]
 80052e4:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 80052e8:	609a      	str	r2, [r3, #8]
 80052ea:	6a3b      	ldr	r3, [r7, #32]
 80052ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80052f0:	6a3a      	ldr	r2, [r7, #32]
 80052f2:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
 80052f6:	605a      	str	r2, [r3, #4]
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	3398      	adds	r3, #152	; 0x98
 8005300:	429a      	cmp	r2, r3
 8005302:	d104      	bne.n	800530e <xTaskRemoveFromEventList+0x66>
 8005304:	6a3b      	ldr	r3, [r7, #32]
 8005306:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	605a      	str	r2, [r3, #4]
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	2200      	movs	r2, #0
 8005312:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	1e5a      	subs	r2, r3, #1
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	601a      	str	r2, [r3, #0]
    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005320:	4b55      	ldr	r3, [pc, #340]	; (8005478 <xTaskRemoveFromEventList+0x1d0>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d16f      	bne.n	8005408 <xTaskRemoveFromEventList+0x160>
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800532e:	617b      	str	r3, [r7, #20]
 8005330:	6a3b      	ldr	r3, [r7, #32]
 8005332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005336:	6a3a      	ldr	r2, [r7, #32]
 8005338:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800533c:	609a      	str	r2, [r3, #8]
 800533e:	6a3b      	ldr	r3, [r7, #32]
 8005340:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005344:	6a3a      	ldr	r2, [r7, #32]
 8005346:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800534a:	605a      	str	r2, [r3, #4]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	6a3b      	ldr	r3, [r7, #32]
 8005352:	3384      	adds	r3, #132	; 0x84
 8005354:	429a      	cmp	r2, r3
 8005356:	d104      	bne.n	8005362 <xTaskRemoveFromEventList+0xba>
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	605a      	str	r2, [r3, #4]
 8005362:	6a3b      	ldr	r3, [r7, #32]
 8005364:	2200      	movs	r2, #0
 8005366:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	1e5a      	subs	r2, r3, #1
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005374:	6a3b      	ldr	r3, [r7, #32]
 8005376:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800537a:	4b40      	ldr	r3, [pc, #256]	; (800547c <xTaskRemoveFromEventList+0x1d4>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	429a      	cmp	r2, r3
 8005380:	d904      	bls.n	800538c <xTaskRemoveFromEventList+0xe4>
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005388:	4a3c      	ldr	r2, [pc, #240]	; (800547c <xTaskRemoveFromEventList+0x1d4>)
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005392:	493b      	ldr	r1, [pc, #236]	; (8005480 <xTaskRemoveFromEventList+0x1d8>)
 8005394:	4613      	mov	r3, r2
 8005396:	009b      	lsls	r3, r3, #2
 8005398:	4413      	add	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	440b      	add	r3, r1
 800539e:	3304      	adds	r3, #4
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	613b      	str	r3, [r7, #16]
 80053a4:	6a3b      	ldr	r3, [r7, #32]
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	689a      	ldr	r2, [r3, #8]
 80053b0:	6a3b      	ldr	r3, [r7, #32]
 80053b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	6a3a      	ldr	r2, [r7, #32]
 80053bc:	3284      	adds	r2, #132	; 0x84
 80053be:	605a      	str	r2, [r3, #4]
 80053c0:	6a3b      	ldr	r3, [r7, #32]
 80053c2:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	609a      	str	r2, [r3, #8]
 80053ca:	6a3b      	ldr	r3, [r7, #32]
 80053cc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80053d0:	4613      	mov	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4a29      	ldr	r2, [pc, #164]	; (8005480 <xTaskRemoveFromEventList+0x1d8>)
 80053da:	441a      	add	r2, r3
 80053dc:	6a3b      	ldr	r3, [r7, #32]
 80053de:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80053e2:	6a3b      	ldr	r3, [r7, #32]
 80053e4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80053e8:	4925      	ldr	r1, [pc, #148]	; (8005480 <xTaskRemoveFromEventList+0x1d8>)
 80053ea:	4613      	mov	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	4413      	add	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	440b      	add	r3, r1
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	1c59      	adds	r1, r3, #1
 80053f8:	4821      	ldr	r0, [pc, #132]	; (8005480 <xTaskRemoveFromEventList+0x1d8>)
 80053fa:	4613      	mov	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4403      	add	r3, r0
 8005404:	6019      	str	r1, [r3, #0]
 8005406:	e01e      	b.n	8005446 <xTaskRemoveFromEventList+0x19e>
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005408:	4b1e      	ldr	r3, [pc, #120]	; (8005484 <xTaskRemoveFromEventList+0x1dc>)
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	61bb      	str	r3, [r7, #24]
 800540e:	6a3b      	ldr	r3, [r7, #32]
 8005410:	69ba      	ldr	r2, [r7, #24]
 8005412:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	689a      	ldr	r2, [r3, #8]
 800541a:	6a3b      	ldr	r3, [r7, #32]
 800541c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	6a3a      	ldr	r2, [r7, #32]
 8005426:	3298      	adds	r2, #152	; 0x98
 8005428:	605a      	str	r2, [r3, #4]
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	f103 0298 	add.w	r2, r3, #152	; 0x98
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	609a      	str	r2, [r3, #8]
 8005434:	6a3b      	ldr	r3, [r7, #32]
 8005436:	4a13      	ldr	r2, [pc, #76]	; (8005484 <xTaskRemoveFromEventList+0x1dc>)
 8005438:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 800543c:	4b11      	ldr	r3, [pc, #68]	; (8005484 <xTaskRemoveFromEventList+0x1dc>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	3301      	adds	r3, #1
 8005442:	4a10      	ldr	r2, [pc, #64]	; (8005484 <xTaskRemoveFromEventList+0x1dc>)
 8005444:	6013      	str	r3, [r2, #0]
    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800544c:	4b0e      	ldr	r3, [pc, #56]	; (8005488 <xTaskRemoveFromEventList+0x1e0>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005454:	429a      	cmp	r2, r3
 8005456:	d905      	bls.n	8005464 <xTaskRemoveFromEventList+0x1bc>
        xReturn = pdTRUE;
 8005458:	2301      	movs	r3, #1
 800545a:	627b      	str	r3, [r7, #36]	; 0x24
        xYieldPending = pdTRUE;
 800545c:	4b0b      	ldr	r3, [pc, #44]	; (800548c <xTaskRemoveFromEventList+0x1e4>)
 800545e:	2201      	movs	r2, #1
 8005460:	601a      	str	r2, [r3, #0]
 8005462:	e001      	b.n	8005468 <xTaskRemoveFromEventList+0x1c0>
        xReturn = pdFALSE;
 8005464:	2300      	movs	r3, #0
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
    return xReturn;
 8005468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800546a:	4618      	mov	r0, r3
 800546c:	372c      	adds	r7, #44	; 0x2c
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	2400053c 	.word	0x2400053c
 800547c:	2400051c 	.word	0x2400051c
 8005480:	24000044 	.word	0x24000044
 8005484:	240004d4 	.word	0x240004d4
 8005488:	24000040 	.word	0x24000040
 800548c:	24000528 	.word	0x24000528

08005490 <vTaskRemoveFromUnorderedEventList>:
{
 8005490:	b480      	push	{r7}
 8005492:	b089      	sub	sp, #36	; 0x24
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
    configASSERT( uxSchedulerSuspended != pdFALSE );
 800549a:	4b62      	ldr	r3, [pc, #392]	; (8005624 <vTaskRemoveFromUnorderedEventList+0x194>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10a      	bne.n	80054b8 <vTaskRemoveFromUnorderedEventList+0x28>
    __asm volatile
 80054a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a6:	f383 8811 	msr	BASEPRI, r3
 80054aa:	f3bf 8f6f 	isb	sy
 80054ae:	f3bf 8f4f 	dsb	sy
 80054b2:	60fb      	str	r3, [r7, #12]
}
 80054b4:	bf00      	nop
 80054b6:	e7fe      	b.n	80054b6 <vTaskRemoveFromUnorderedEventList+0x26>
    listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	601a      	str	r2, [r3, #0]
    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68db      	ldr	r3, [r3, #12]
 80054c6:	61fb      	str	r3, [r7, #28]
    configASSERT( pxUnblockedTCB );
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10a      	bne.n	80054e4 <vTaskRemoveFromUnorderedEventList+0x54>
    __asm volatile
 80054ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	60bb      	str	r3, [r7, #8]
}
 80054e0:	bf00      	nop
 80054e2:	e7fe      	b.n	80054e2 <vTaskRemoveFromUnorderedEventList+0x52>
    listREMOVE_ITEM( pxEventListItem );
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	61bb      	str	r3, [r7, #24]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	6892      	ldr	r2, [r2, #8]
 80054f2:	609a      	str	r2, [r3, #8]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	6852      	ldr	r2, [r2, #4]
 80054fc:	605a      	str	r2, [r3, #4]
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	429a      	cmp	r2, r3
 8005506:	d103      	bne.n	8005510 <vTaskRemoveFromUnorderedEventList+0x80>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	605a      	str	r2, [r3, #4]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	611a      	str	r2, [r3, #16]
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	1e5a      	subs	r2, r3, #1
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	601a      	str	r2, [r3, #0]
    listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005526:	617b      	str	r3, [r7, #20]
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800552e:	69fa      	ldr	r2, [r7, #28]
 8005530:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8005534:	609a      	str	r2, [r3, #8]
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800553c:	69fa      	ldr	r2, [r7, #28]
 800553e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8005542:	605a      	str	r2, [r3, #4]
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	685a      	ldr	r2, [r3, #4]
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	3384      	adds	r3, #132	; 0x84
 800554c:	429a      	cmp	r2, r3
 800554e:	d104      	bne.n	800555a <vTaskRemoveFromUnorderedEventList+0xca>
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	605a      	str	r2, [r3, #4]
 800555a:	69fb      	ldr	r3, [r7, #28]
 800555c:	2200      	movs	r2, #0
 800555e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	1e5a      	subs	r2, r3, #1
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	601a      	str	r2, [r3, #0]
    prvAddTaskToReadyList( pxUnblockedTCB );
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005572:	4b2d      	ldr	r3, [pc, #180]	; (8005628 <vTaskRemoveFromUnorderedEventList+0x198>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	429a      	cmp	r2, r3
 8005578:	d904      	bls.n	8005584 <vTaskRemoveFromUnorderedEventList+0xf4>
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005580:	4a29      	ldr	r2, [pc, #164]	; (8005628 <vTaskRemoveFromUnorderedEventList+0x198>)
 8005582:	6013      	str	r3, [r2, #0]
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800558a:	4928      	ldr	r1, [pc, #160]	; (800562c <vTaskRemoveFromUnorderedEventList+0x19c>)
 800558c:	4613      	mov	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	4413      	add	r3, r2
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	440b      	add	r3, r1
 8005596:	3304      	adds	r3, #4
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	613b      	str	r3, [r7, #16]
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	693a      	ldr	r2, [r7, #16]
 80055a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	689a      	ldr	r2, [r3, #8]
 80055a8:	69fb      	ldr	r3, [r7, #28]
 80055aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	69fa      	ldr	r2, [r7, #28]
 80055b4:	3284      	adds	r2, #132	; 0x84
 80055b6:	605a      	str	r2, [r3, #4]
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	609a      	str	r2, [r3, #8]
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80055c8:	4613      	mov	r3, r2
 80055ca:	009b      	lsls	r3, r3, #2
 80055cc:	4413      	add	r3, r2
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	4a16      	ldr	r2, [pc, #88]	; (800562c <vTaskRemoveFromUnorderedEventList+0x19c>)
 80055d2:	441a      	add	r2, r3
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80055e0:	4912      	ldr	r1, [pc, #72]	; (800562c <vTaskRemoveFromUnorderedEventList+0x19c>)
 80055e2:	4613      	mov	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	4413      	add	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	440b      	add	r3, r1
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	1c59      	adds	r1, r3, #1
 80055f0:	480e      	ldr	r0, [pc, #56]	; (800562c <vTaskRemoveFromUnorderedEventList+0x19c>)
 80055f2:	4613      	mov	r3, r2
 80055f4:	009b      	lsls	r3, r3, #2
 80055f6:	4413      	add	r3, r2
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	4403      	add	r3, r0
 80055fc:	6019      	str	r1, [r3, #0]
    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005604:	4b0a      	ldr	r3, [pc, #40]	; (8005630 <vTaskRemoveFromUnorderedEventList+0x1a0>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800560c:	429a      	cmp	r2, r3
 800560e:	d902      	bls.n	8005616 <vTaskRemoveFromUnorderedEventList+0x186>
        xYieldPending = pdTRUE;
 8005610:	4b08      	ldr	r3, [pc, #32]	; (8005634 <vTaskRemoveFromUnorderedEventList+0x1a4>)
 8005612:	2201      	movs	r2, #1
 8005614:	601a      	str	r2, [r3, #0]
}
 8005616:	bf00      	nop
 8005618:	3724      	adds	r7, #36	; 0x24
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	2400053c 	.word	0x2400053c
 8005628:	2400051c 	.word	0x2400051c
 800562c:	24000044 	.word	0x24000044
 8005630:	24000040 	.word	0x24000040
 8005634:	24000528 	.word	0x24000528

08005638 <vTaskSwitchContext>:
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800563e:	4b3d      	ldr	r3, [pc, #244]	; (8005734 <vTaskSwitchContext+0xfc>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d003      	beq.n	800564e <vTaskSwitchContext+0x16>
        xYieldPending = pdTRUE;
 8005646:	4b3c      	ldr	r3, [pc, #240]	; (8005738 <vTaskSwitchContext+0x100>)
 8005648:	2201      	movs	r2, #1
 800564a:	601a      	str	r2, [r3, #0]
}
 800564c:	e06e      	b.n	800572c <vTaskSwitchContext+0xf4>
        xYieldPending = pdFALSE;
 800564e:	4b3a      	ldr	r3, [pc, #232]	; (8005738 <vTaskSwitchContext+0x100>)
 8005650:	2200      	movs	r2, #0
 8005652:	601a      	str	r2, [r3, #0]
        taskCHECK_FOR_STACK_OVERFLOW();
 8005654:	4b39      	ldr	r3, [pc, #228]	; (800573c <vTaskSwitchContext+0x104>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800565c:	613b      	str	r3, [r7, #16]
 800565e:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8005662:	60fb      	str	r3, [r7, #12]
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	429a      	cmp	r2, r3
 800566c:	d111      	bne.n	8005692 <vTaskSwitchContext+0x5a>
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	3304      	adds	r3, #4
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	429a      	cmp	r2, r3
 8005678:	d10b      	bne.n	8005692 <vTaskSwitchContext+0x5a>
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	3308      	adds	r3, #8
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	429a      	cmp	r2, r3
 8005684:	d105      	bne.n	8005692 <vTaskSwitchContext+0x5a>
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	330c      	adds	r3, #12
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	429a      	cmp	r2, r3
 8005690:	d008      	beq.n	80056a4 <vTaskSwitchContext+0x6c>
 8005692:	4b2a      	ldr	r3, [pc, #168]	; (800573c <vTaskSwitchContext+0x104>)
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	4b29      	ldr	r3, [pc, #164]	; (800573c <vTaskSwitchContext+0x104>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	33b4      	adds	r3, #180	; 0xb4
 800569c:	4619      	mov	r1, r3
 800569e:	4610      	mov	r0, r2
 80056a0:	f004 fcf9 	bl	800a096 <vApplicationStackOverflowHook>
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056a4:	4b26      	ldr	r3, [pc, #152]	; (8005740 <vTaskSwitchContext+0x108>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	617b      	str	r3, [r7, #20]
 80056aa:	e010      	b.n	80056ce <vTaskSwitchContext+0x96>
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10a      	bne.n	80056c8 <vTaskSwitchContext+0x90>
    __asm volatile
 80056b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	607b      	str	r3, [r7, #4]
}
 80056c4:	bf00      	nop
 80056c6:	e7fe      	b.n	80056c6 <vTaskSwitchContext+0x8e>
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	3b01      	subs	r3, #1
 80056cc:	617b      	str	r3, [r7, #20]
 80056ce:	491d      	ldr	r1, [pc, #116]	; (8005744 <vTaskSwitchContext+0x10c>)
 80056d0:	697a      	ldr	r2, [r7, #20]
 80056d2:	4613      	mov	r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4413      	add	r3, r2
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	440b      	add	r3, r1
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d0e4      	beq.n	80056ac <vTaskSwitchContext+0x74>
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	4613      	mov	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4413      	add	r3, r2
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	4a15      	ldr	r2, [pc, #84]	; (8005744 <vTaskSwitchContext+0x10c>)
 80056ee:	4413      	add	r3, r2
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	605a      	str	r2, [r3, #4]
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	3308      	adds	r3, #8
 8005704:	429a      	cmp	r2, r3
 8005706:	d104      	bne.n	8005712 <vTaskSwitchContext+0xda>
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	685a      	ldr	r2, [r3, #4]
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	605a      	str	r2, [r3, #4]
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	4a08      	ldr	r2, [pc, #32]	; (800573c <vTaskSwitchContext+0x104>)
 800571a:	6013      	str	r3, [r2, #0]
 800571c:	4a08      	ldr	r2, [pc, #32]	; (8005740 <vTaskSwitchContext+0x108>)
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005722:	4b06      	ldr	r3, [pc, #24]	; (800573c <vTaskSwitchContext+0x104>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	33d4      	adds	r3, #212	; 0xd4
 8005728:	4a07      	ldr	r2, [pc, #28]	; (8005748 <vTaskSwitchContext+0x110>)
 800572a:	6013      	str	r3, [r2, #0]
}
 800572c:	bf00      	nop
 800572e:	3718      	adds	r7, #24
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	2400053c 	.word	0x2400053c
 8005738:	24000528 	.word	0x24000528
 800573c:	24000040 	.word	0x24000040
 8005740:	2400051c 	.word	0x2400051c
 8005744:	24000044 	.word	0x24000044
 8005748:	24008168 	.word	0x24008168

0800574c <uxTaskResetEventItemValue>:
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8005752:	4b0b      	ldr	r3, [pc, #44]	; (8005780 <uxTaskResetEventItemValue+0x34>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800575a:	607b      	str	r3, [r7, #4]
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800575c:	4b08      	ldr	r3, [pc, #32]	; (8005780 <uxTaskResetEventItemValue+0x34>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005764:	4b06      	ldr	r3, [pc, #24]	; (8005780 <uxTaskResetEventItemValue+0x34>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800576c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    return uxReturn;
 8005770:	687b      	ldr	r3, [r7, #4]
}
 8005772:	4618      	mov	r0, r3
 8005774:	370c      	adds	r7, #12
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	24000040 	.word	0x24000040

08005784 <xTaskGetCurrentTaskHandle>:
    {
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
        xReturn = pxCurrentTCB;
 800578a:	4b05      	ldr	r3, [pc, #20]	; (80057a0 <xTaskGetCurrentTaskHandle+0x1c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	607b      	str	r3, [r7, #4]
        return xReturn;
 8005790:	687b      	ldr	r3, [r7, #4]
    }
 8005792:	4618      	mov	r0, r3
 8005794:	370c      	adds	r7, #12
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	24000040 	.word	0x24000040

080057a4 <vTaskMissedYield>:
{
 80057a4:	b480      	push	{r7}
 80057a6:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80057a8:	4b03      	ldr	r3, [pc, #12]	; (80057b8 <vTaskMissedYield+0x14>)
 80057aa:	2201      	movs	r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
}
 80057ae:	bf00      	nop
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr
 80057b8:	24000528 	.word	0x24000528

080057bc <xTaskGetSchedulerState>:
    {
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
        if( xSchedulerRunning == pdFALSE )
 80057c2:	4b0b      	ldr	r3, [pc, #44]	; (80057f0 <xTaskGetSchedulerState+0x34>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d102      	bne.n	80057d0 <xTaskGetSchedulerState+0x14>
            xReturn = taskSCHEDULER_NOT_STARTED;
 80057ca:	2301      	movs	r3, #1
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	e008      	b.n	80057e2 <xTaskGetSchedulerState+0x26>
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057d0:	4b08      	ldr	r3, [pc, #32]	; (80057f4 <xTaskGetSchedulerState+0x38>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d102      	bne.n	80057de <xTaskGetSchedulerState+0x22>
                xReturn = taskSCHEDULER_RUNNING;
 80057d8:	2302      	movs	r3, #2
 80057da:	607b      	str	r3, [r7, #4]
 80057dc:	e001      	b.n	80057e2 <xTaskGetSchedulerState+0x26>
                xReturn = taskSCHEDULER_SUSPENDED;
 80057de:	2300      	movs	r3, #0
 80057e0:	607b      	str	r3, [r7, #4]
        return xReturn;
 80057e2:	687b      	ldr	r3, [r7, #4]
    }
 80057e4:	4618      	mov	r0, r3
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr
 80057f0:	24000520 	.word	0x24000520
 80057f4:	2400053c 	.word	0x2400053c

080057f8 <xTaskPriorityInherit>:
    {
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8005804:	2300      	movs	r3, #0
 8005806:	617b      	str	r3, [r7, #20]
        if( pxMutexHolder != NULL )
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	f000 8090 	beq.w	8005930 <xTaskPriorityInherit+0x138>
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005816:	4b49      	ldr	r3, [pc, #292]	; (800593c <xTaskPriorityInherit+0x144>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800581e:	429a      	cmp	r2, r3
 8005820:	d27b      	bcs.n	800591a <xTaskPriorityInherit+0x122>
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005828:	2b00      	cmp	r3, #0
 800582a:	db08      	blt.n	800583e <xTaskPriorityInherit+0x46>
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800582c:	4b43      	ldr	r3, [pc, #268]	; (800593c <xTaskPriorityInherit+0x144>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005834:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800584a:	4613      	mov	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	4a3b      	ldr	r2, [pc, #236]	; (8005940 <xTaskPriorityInherit+0x148>)
 8005854:	4413      	add	r3, r2
 8005856:	4299      	cmp	r1, r3
 8005858:	d155      	bne.n	8005906 <xTaskPriorityInherit+0x10e>
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	3384      	adds	r3, #132	; 0x84
 800585e:	4618      	mov	r0, r3
 8005860:	f7fb f926 	bl	8000ab0 <uxListRemove>
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005864:	4b35      	ldr	r3, [pc, #212]	; (800593c <xTaskPriorityInherit+0x144>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005878:	4b32      	ldr	r3, [pc, #200]	; (8005944 <xTaskPriorityInherit+0x14c>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	429a      	cmp	r2, r3
 800587e:	d904      	bls.n	800588a <xTaskPriorityInherit+0x92>
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005886:	4a2f      	ldr	r2, [pc, #188]	; (8005944 <xTaskPriorityInherit+0x14c>)
 8005888:	6013      	str	r3, [r2, #0]
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005890:	492b      	ldr	r1, [pc, #172]	; (8005940 <xTaskPriorityInherit+0x148>)
 8005892:	4613      	mov	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	4413      	add	r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	440b      	add	r3, r1
 800589c:	3304      	adds	r3, #4
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	60fb      	str	r3, [r7, #12]
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	689a      	ldr	r2, [r3, #8]
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	689b      	ldr	r3, [r3, #8]
 80058b8:	693a      	ldr	r2, [r7, #16]
 80058ba:	3284      	adds	r2, #132	; 0x84
 80058bc:	605a      	str	r2, [r3, #4]
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	f103 0284 	add.w	r2, r3, #132	; 0x84
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	609a      	str	r2, [r3, #8]
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80058ce:	4613      	mov	r3, r2
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	4413      	add	r3, r2
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	4a1a      	ldr	r2, [pc, #104]	; (8005940 <xTaskPriorityInherit+0x148>)
 80058d8:	441a      	add	r2, r3
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80058e6:	4916      	ldr	r1, [pc, #88]	; (8005940 <xTaskPriorityInherit+0x148>)
 80058e8:	4613      	mov	r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	4413      	add	r3, r2
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	440b      	add	r3, r1
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	1c59      	adds	r1, r3, #1
 80058f6:	4812      	ldr	r0, [pc, #72]	; (8005940 <xTaskPriorityInherit+0x148>)
 80058f8:	4613      	mov	r3, r2
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	4413      	add	r3, r2
 80058fe:	009b      	lsls	r3, r3, #2
 8005900:	4403      	add	r3, r0
 8005902:	6019      	str	r1, [r3, #0]
 8005904:	e006      	b.n	8005914 <xTaskPriorityInherit+0x11c>
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005906:	4b0d      	ldr	r3, [pc, #52]	; (800593c <xTaskPriorityInherit+0x144>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                xReturn = pdTRUE;
 8005914:	2301      	movs	r3, #1
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	e00a      	b.n	8005930 <xTaskPriorityInherit+0x138>
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 8005920:	4b06      	ldr	r3, [pc, #24]	; (800593c <xTaskPriorityInherit+0x144>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005928:	429a      	cmp	r2, r3
 800592a:	d201      	bcs.n	8005930 <xTaskPriorityInherit+0x138>
                    xReturn = pdTRUE;
 800592c:	2301      	movs	r3, #1
 800592e:	617b      	str	r3, [r7, #20]
        return xReturn;
 8005930:	697b      	ldr	r3, [r7, #20]
    }
 8005932:	4618      	mov	r0, r3
 8005934:	3718      	adds	r7, #24
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	24000040 	.word	0x24000040
 8005940:	24000044 	.word	0x24000044
 8005944:	2400051c 	.word	0x2400051c

08005948 <xTaskPriorityDisinherit>:
    {
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8005954:	2300      	movs	r3, #0
 8005956:	61fb      	str	r3, [r7, #28]
        if( pxMutexHolder != NULL )
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 8092 	beq.w	8005a84 <xTaskPriorityDisinherit+0x13c>
            configASSERT( pxTCB == pxCurrentTCB );
 8005960:	4b4b      	ldr	r3, [pc, #300]	; (8005a90 <xTaskPriorityDisinherit+0x148>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	429a      	cmp	r2, r3
 8005968:	d00a      	beq.n	8005980 <xTaskPriorityDisinherit+0x38>
    __asm volatile
 800596a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800596e:	f383 8811 	msr	BASEPRI, r3
 8005972:	f3bf 8f6f 	isb	sy
 8005976:	f3bf 8f4f 	dsb	sy
 800597a:	613b      	str	r3, [r7, #16]
}
 800597c:	bf00      	nop
 800597e:	e7fe      	b.n	800597e <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10a      	bne.n	80059a0 <xTaskPriorityDisinherit+0x58>
    __asm volatile
 800598a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800598e:	f383 8811 	msr	BASEPRI, r3
 8005992:	f3bf 8f6f 	isb	sy
 8005996:	f3bf 8f4f 	dsb	sy
 800599a:	60fb      	str	r3, [r7, #12]
}
 800599c:	bf00      	nop
 800599e:	e7fe      	b.n	800599e <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80059a6:	1e5a      	subs	r2, r3, #1
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d062      	beq.n	8005a84 <xTaskPriorityDisinherit+0x13c>
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d15d      	bne.n	8005a84 <xTaskPriorityDisinherit+0x13c>
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059c8:	69bb      	ldr	r3, [r7, #24]
 80059ca:	3384      	adds	r3, #132	; 0x84
 80059cc:	4618      	mov	r0, r3
 80059ce:	f7fb f86f 	bl	8000ab0 <uxListRemove>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80059e4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                    prvAddTaskToReadyList( pxTCB );
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80059f4:	4b27      	ldr	r3, [pc, #156]	; (8005a94 <xTaskPriorityDisinherit+0x14c>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	429a      	cmp	r2, r3
 80059fa:	d904      	bls.n	8005a06 <xTaskPriorityDisinherit+0xbe>
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005a02:	4a24      	ldr	r2, [pc, #144]	; (8005a94 <xTaskPriorityDisinherit+0x14c>)
 8005a04:	6013      	str	r3, [r2, #0]
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005a0c:	4922      	ldr	r1, [pc, #136]	; (8005a98 <xTaskPriorityDisinherit+0x150>)
 8005a0e:	4613      	mov	r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	4413      	add	r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	440b      	add	r3, r1
 8005a18:	3304      	adds	r3, #4
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	617b      	str	r3, [r7, #20]
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	689a      	ldr	r2, [r3, #8]
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	69ba      	ldr	r2, [r7, #24]
 8005a36:	3284      	adds	r2, #132	; 0x84
 8005a38:	605a      	str	r2, [r3, #4]
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	609a      	str	r2, [r3, #8]
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4a11      	ldr	r2, [pc, #68]	; (8005a98 <xTaskPriorityDisinherit+0x150>)
 8005a54:	441a      	add	r2, r3
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005a62:	490d      	ldr	r1, [pc, #52]	; (8005a98 <xTaskPriorityDisinherit+0x150>)
 8005a64:	4613      	mov	r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	4413      	add	r3, r2
 8005a6a:	009b      	lsls	r3, r3, #2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	1c59      	adds	r1, r3, #1
 8005a72:	4809      	ldr	r0, [pc, #36]	; (8005a98 <xTaskPriorityDisinherit+0x150>)
 8005a74:	4613      	mov	r3, r2
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	4413      	add	r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	4403      	add	r3, r0
 8005a7e:	6019      	str	r1, [r3, #0]
                    xReturn = pdTRUE;
 8005a80:	2301      	movs	r3, #1
 8005a82:	61fb      	str	r3, [r7, #28]
        return xReturn;
 8005a84:	69fb      	ldr	r3, [r7, #28]
    }
 8005a86:	4618      	mov	r0, r3
 8005a88:	3720      	adds	r7, #32
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	24000040 	.word	0x24000040
 8005a94:	2400051c 	.word	0x2400051c
 8005a98:	24000044 	.word	0x24000044

08005a9c <vTaskPriorityDisinheritAfterTimeout>:
    {
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b08a      	sub	sp, #40	; 0x28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	623b      	str	r3, [r7, #32]
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	61fb      	str	r3, [r7, #28]
        if( pxMutexHolder != NULL )
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f000 80a7 	beq.w	8005c04 <vTaskPriorityDisinheritAfterTimeout+0x168>
            configASSERT( pxTCB->uxMutexesHeld );
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d10a      	bne.n	8005ad6 <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 8005ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac4:	f383 8811 	msr	BASEPRI, r3
 8005ac8:	f3bf 8f6f 	isb	sy
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	613b      	str	r3, [r7, #16]
}
 8005ad2:	bf00      	nop
 8005ad4:	e7fe      	b.n	8005ad4 <vTaskPriorityDisinheritAfterTimeout+0x38>
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005ad6:	6a3b      	ldr	r3, [r7, #32]
 8005ad8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8005adc:	683a      	ldr	r2, [r7, #0]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d902      	bls.n	8005ae8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ae6:	e003      	b.n	8005af0 <vTaskPriorityDisinheritAfterTimeout+0x54>
                uxPriorityToUse = pxTCB->uxBasePriority;
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8005aee:	627b      	str	r3, [r7, #36]	; 0x24
            if( pxTCB->uxPriority != uxPriorityToUse )
 8005af0:	6a3b      	ldr	r3, [r7, #32]
 8005af2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005af6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005af8:	429a      	cmp	r2, r3
 8005afa:	f000 8083 	beq.w	8005c04 <vTaskPriorityDisinheritAfterTimeout+0x168>
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005afe:	6a3b      	ldr	r3, [r7, #32]
 8005b00:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005b04:	69fa      	ldr	r2, [r7, #28]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d17c      	bne.n	8005c04 <vTaskPriorityDisinheritAfterTimeout+0x168>
                    configASSERT( pxTCB != pxCurrentTCB );
 8005b0a:	4b40      	ldr	r3, [pc, #256]	; (8005c0c <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6a3a      	ldr	r2, [r7, #32]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d10a      	bne.n	8005b2a <vTaskPriorityDisinheritAfterTimeout+0x8e>
    __asm volatile
 8005b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b18:	f383 8811 	msr	BASEPRI, r3
 8005b1c:	f3bf 8f6f 	isb	sy
 8005b20:	f3bf 8f4f 	dsb	sy
 8005b24:	60fb      	str	r3, [r7, #12]
}
 8005b26:	bf00      	nop
 8005b28:	e7fe      	b.n	8005b28 <vTaskPriorityDisinheritAfterTimeout+0x8c>
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005b30:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8005b32:	6a3b      	ldr	r3, [r7, #32]
 8005b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b36:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005b3a:	6a3b      	ldr	r3, [r7, #32]
 8005b3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	db05      	blt.n	8005b50 <vTaskPriorityDisinheritAfterTimeout+0xb4>
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b46:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	4413      	add	r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	4a2b      	ldr	r2, [pc, #172]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005b62:	4413      	add	r3, r2
 8005b64:	4299      	cmp	r1, r3
 8005b66:	d14d      	bne.n	8005c04 <vTaskPriorityDisinheritAfterTimeout+0x168>
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b68:	6a3b      	ldr	r3, [r7, #32]
 8005b6a:	3384      	adds	r3, #132	; 0x84
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7fa ff9f 	bl	8000ab0 <uxListRemove>
                        prvAddTaskToReadyList( pxTCB );
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005b78:	4b26      	ldr	r3, [pc, #152]	; (8005c14 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d904      	bls.n	8005b8a <vTaskPriorityDisinheritAfterTimeout+0xee>
 8005b80:	6a3b      	ldr	r3, [r7, #32]
 8005b82:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005b86:	4a23      	ldr	r2, [pc, #140]	; (8005c14 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8005b88:	6013      	str	r3, [r2, #0]
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005b90:	491f      	ldr	r1, [pc, #124]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005b92:	4613      	mov	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	4413      	add	r3, r2
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	440b      	add	r3, r1
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	617b      	str	r3, [r7, #20]
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	689a      	ldr	r2, [r3, #8]
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	6a3a      	ldr	r2, [r7, #32]
 8005bba:	3284      	adds	r2, #132	; 0x84
 8005bbc:	605a      	str	r2, [r3, #4]
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	609a      	str	r2, [r3, #8]
 8005bc8:	6a3b      	ldr	r3, [r7, #32]
 8005bca:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005bce:	4613      	mov	r3, r2
 8005bd0:	009b      	lsls	r3, r3, #2
 8005bd2:	4413      	add	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4a0e      	ldr	r2, [pc, #56]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005bd8:	441a      	add	r2, r3
 8005bda:	6a3b      	ldr	r3, [r7, #32]
 8005bdc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005be0:	6a3b      	ldr	r3, [r7, #32]
 8005be2:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8005be6:	490a      	ldr	r1, [pc, #40]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005be8:	4613      	mov	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	4413      	add	r3, r2
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	440b      	add	r3, r1
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	1c59      	adds	r1, r3, #1
 8005bf6:	4806      	ldr	r0, [pc, #24]	; (8005c10 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4413      	add	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4403      	add	r3, r0
 8005c02:	6019      	str	r1, [r3, #0]
    }
 8005c04:	bf00      	nop
 8005c06:	3728      	adds	r7, #40	; 0x28
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	24000040 	.word	0x24000040
 8005c10:	24000044 	.word	0x24000044
 8005c14:	2400051c 	.word	0x2400051c

08005c18 <uxTaskGetTaskNumber>:
    {
 8005c18:	b480      	push	{r7}
 8005c1a:	b085      	sub	sp, #20
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
        if( xTask != NULL )
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d006      	beq.n	8005c34 <uxTaskGetTaskNumber+0x1c>
            pxTCB = xTask;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	60bb      	str	r3, [r7, #8]
            uxReturn = pxTCB->uxTaskNumber;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8005c30:	60fb      	str	r3, [r7, #12]
 8005c32:	e001      	b.n	8005c38 <uxTaskGetTaskNumber+0x20>
            uxReturn = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	60fb      	str	r3, [r7, #12]
        return uxReturn;
 8005c38:	68fb      	ldr	r3, [r7, #12]
    }
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr

08005c46 <vTaskSetTaskNumber>:
    {
 8005c46:	b480      	push	{r7}
 8005c48:	b085      	sub	sp, #20
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
 8005c4e:	6039      	str	r1, [r7, #0]
        if( xTask != NULL )
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d005      	beq.n	8005c62 <vTaskSetTaskNumber+0x1c>
            pxTCB = xTask;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	60fb      	str	r3, [r7, #12]
            pxTCB->uxTaskNumber = uxHandle;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	683a      	ldr	r2, [r7, #0]
 8005c5e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
 8005c62:	bf00      	nop
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <pvTaskIncrementMutexHeldCount>:
    {
 8005c6e:	b480      	push	{r7}
 8005c70:	af00      	add	r7, sp, #0
        if( pxCurrentTCB != NULL )
 8005c72:	4b09      	ldr	r3, [pc, #36]	; (8005c98 <pvTaskIncrementMutexHeldCount+0x2a>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d006      	beq.n	8005c88 <pvTaskIncrementMutexHeldCount+0x1a>
            ( pxCurrentTCB->uxMutexesHeld )++;
 8005c7a:	4b07      	ldr	r3, [pc, #28]	; (8005c98 <pvTaskIncrementMutexHeldCount+0x2a>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005c82:	3201      	adds	r2, #1
 8005c84:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
        return pxCurrentTCB;
 8005c88:	4b03      	ldr	r3, [pc, #12]	; (8005c98 <pvTaskIncrementMutexHeldCount+0x2a>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
    }
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	24000040 	.word	0x24000040

08005c9c <vTaskInternalSetTimeOutState>:
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005ca4:	4b06      	ldr	r3, [pc, #24]	; (8005cc0 <vTaskInternalSetTimeOutState+0x24>)
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005cac:	4b05      	ldr	r3, [pc, #20]	; (8005cc4 <vTaskInternalSetTimeOutState+0x28>)
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	605a      	str	r2, [r3, #4]
}
 8005cb4:	bf00      	nop
 8005cb6:	370c      	adds	r7, #12
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbe:	4770      	bx	lr
 8005cc0:	2400052c 	.word	0x2400052c
 8005cc4:	24000518 	.word	0x24000518

08005cc8 <prvTaskIsTaskSuspended>:
    {
 8005cc8:	b480      	push	{r7}
 8005cca:	b087      	sub	sp, #28
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	617b      	str	r3, [r7, #20]
        const TCB_t * const pxTCB = xTask;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	613b      	str	r3, [r7, #16]
        configASSERT( xTask );
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d10a      	bne.n	8005cf4 <prvTaskIsTaskSuspended+0x2c>
    __asm volatile
 8005cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce2:	f383 8811 	msr	BASEPRI, r3
 8005ce6:	f3bf 8f6f 	isb	sy
 8005cea:	f3bf 8f4f 	dsb	sy
 8005cee:	60fb      	str	r3, [r7, #12]
}
 8005cf0:	bf00      	nop
 8005cf2:	e7fe      	b.n	8005cf2 <prvTaskIsTaskSuspended+0x2a>
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cfa:	4a0b      	ldr	r2, [pc, #44]	; (8005d28 <prvTaskIsTaskSuspended+0x60>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d10c      	bne.n	8005d1a <prvTaskIsTaskSuspended+0x52>
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005d06:	4a09      	ldr	r2, [pc, #36]	; (8005d2c <prvTaskIsTaskSuspended+0x64>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d006      	beq.n	8005d1a <prvTaskIsTaskSuspended+0x52>
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <prvTaskIsTaskSuspended+0x52>
                    xReturn = pdTRUE;
 8005d16:	2301      	movs	r3, #1
 8005d18:	617b      	str	r3, [r7, #20]
        return xReturn;
 8005d1a:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	371c      	adds	r7, #28
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	24000500 	.word	0x24000500
 8005d2c:	240004d4 	.word	0x240004d4

08005d30 <prvInitialiseTaskLists>:
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d36:	2300      	movs	r3, #0
 8005d38:	607b      	str	r3, [r7, #4]
 8005d3a:	e00c      	b.n	8005d56 <prvInitialiseTaskLists+0x26>
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005d3c:	687a      	ldr	r2, [r7, #4]
 8005d3e:	4613      	mov	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	4413      	add	r3, r2
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4a12      	ldr	r2, [pc, #72]	; (8005d90 <prvInitialiseTaskLists+0x60>)
 8005d48:	4413      	add	r3, r2
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7fa fe26 	bl	800099c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3301      	adds	r3, #1
 8005d54:	607b      	str	r3, [r7, #4]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2b37      	cmp	r3, #55	; 0x37
 8005d5a:	d9ef      	bls.n	8005d3c <prvInitialiseTaskLists+0xc>
    vListInitialise( &xDelayedTaskList1 );
 8005d5c:	480d      	ldr	r0, [pc, #52]	; (8005d94 <prvInitialiseTaskLists+0x64>)
 8005d5e:	f7fa fe1d 	bl	800099c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005d62:	480d      	ldr	r0, [pc, #52]	; (8005d98 <prvInitialiseTaskLists+0x68>)
 8005d64:	f7fa fe1a 	bl	800099c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005d68:	480c      	ldr	r0, [pc, #48]	; (8005d9c <prvInitialiseTaskLists+0x6c>)
 8005d6a:	f7fa fe17 	bl	800099c <vListInitialise>
            vListInitialise( &xTasksWaitingTermination );
 8005d6e:	480c      	ldr	r0, [pc, #48]	; (8005da0 <prvInitialiseTaskLists+0x70>)
 8005d70:	f7fa fe14 	bl	800099c <vListInitialise>
            vListInitialise( &xSuspendedTaskList );
 8005d74:	480b      	ldr	r0, [pc, #44]	; (8005da4 <prvInitialiseTaskLists+0x74>)
 8005d76:	f7fa fe11 	bl	800099c <vListInitialise>
    pxDelayedTaskList = &xDelayedTaskList1;
 8005d7a:	4b0b      	ldr	r3, [pc, #44]	; (8005da8 <prvInitialiseTaskLists+0x78>)
 8005d7c:	4a05      	ldr	r2, [pc, #20]	; (8005d94 <prvInitialiseTaskLists+0x64>)
 8005d7e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005d80:	4b0a      	ldr	r3, [pc, #40]	; (8005dac <prvInitialiseTaskLists+0x7c>)
 8005d82:	4a05      	ldr	r2, [pc, #20]	; (8005d98 <prvInitialiseTaskLists+0x68>)
 8005d84:	601a      	str	r2, [r3, #0]
}
 8005d86:	bf00      	nop
 8005d88:	3708      	adds	r7, #8
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	24000044 	.word	0x24000044
 8005d94:	240004a4 	.word	0x240004a4
 8005d98:	240004b8 	.word	0x240004b8
 8005d9c:	240004d4 	.word	0x240004d4
 8005da0:	240004e8 	.word	0x240004e8
 8005da4:	24000500 	.word	0x24000500
 8005da8:	240004cc 	.word	0x240004cc
 8005dac:	240004d0 	.word	0x240004d0

08005db0 <prvIdleTask>:
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
        prvCheckTasksWaitingTermination();
 8005db8:	f000 f83d 	bl	8005e36 <prvCheckTasksWaitingTermination>
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005dbc:	4b02      	ldr	r3, [pc, #8]	; (8005dc8 <prvIdleTask+0x18>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d9f9      	bls.n	8005db8 <prvIdleTask+0x8>
                    taskYIELD();
 8005dc4:	df01      	svc	1
        prvCheckTasksWaitingTermination();
 8005dc6:	e7f7      	b.n	8005db8 <prvIdleTask+0x8>
 8005dc8:	24000044 	.word	0x24000044

08005dcc <prvDeleteTCB>:
    {
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	33d4      	adds	r3, #212	; 0xd4
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f015 fddd 	bl	801b998 <_reclaim_reent>
                if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d109      	bne.n	8005dfc <prvDeleteTCB+0x30>
                    vPortFreeStack( pxTCB->pxStack );
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005dee:	4618      	mov	r0, r3
 8005df0:	f001 fc48 	bl	8007684 <vPortFree>
                    vPortFree( pxTCB );
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f001 fc45 	bl	8007684 <vPortFree>
    }
 8005dfa:	e018      	b.n	8005e2e <prvDeleteTCB+0x62>
                else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d103      	bne.n	8005e0e <prvDeleteTCB+0x42>
                    vPortFree( pxTCB );
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f001 fc3c 	bl	8007684 <vPortFree>
    }
 8005e0c:	e00f      	b.n	8005e2e <prvDeleteTCB+0x62>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d00a      	beq.n	8005e2e <prvDeleteTCB+0x62>
    __asm volatile
 8005e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1c:	f383 8811 	msr	BASEPRI, r3
 8005e20:	f3bf 8f6f 	isb	sy
 8005e24:	f3bf 8f4f 	dsb	sy
 8005e28:	60fb      	str	r3, [r7, #12]
}
 8005e2a:	bf00      	nop
 8005e2c:	e7fe      	b.n	8005e2c <prvDeleteTCB+0x60>
    }
 8005e2e:	bf00      	nop
 8005e30:	3710      	adds	r7, #16
 8005e32:	46bd      	mov	sp, r7
 8005e34:	bd80      	pop	{r7, pc}

08005e36 <prvCheckTasksWaitingTermination>:
{
 8005e36:	b580      	push	{r7, lr}
 8005e38:	b082      	sub	sp, #8
 8005e3a:	af00      	add	r7, sp, #0
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e3c:	e019      	b.n	8005e72 <prvCheckTasksWaitingTermination+0x3c>
                taskENTER_CRITICAL();
 8005e3e:	f003 ffe7 	bl	8009e10 <vPortEnterCritical>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e42:	4b10      	ldr	r3, [pc, #64]	; (8005e84 <prvCheckTasksWaitingTermination+0x4e>)
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	3384      	adds	r3, #132	; 0x84
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fa fe2e 	bl	8000ab0 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8005e54:	4b0c      	ldr	r3, [pc, #48]	; (8005e88 <prvCheckTasksWaitingTermination+0x52>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	3b01      	subs	r3, #1
 8005e5a:	4a0b      	ldr	r2, [pc, #44]	; (8005e88 <prvCheckTasksWaitingTermination+0x52>)
 8005e5c:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8005e5e:	4b0b      	ldr	r3, [pc, #44]	; (8005e8c <prvCheckTasksWaitingTermination+0x56>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	4a09      	ldr	r2, [pc, #36]	; (8005e8c <prvCheckTasksWaitingTermination+0x56>)
 8005e66:	6013      	str	r3, [r2, #0]
                taskEXIT_CRITICAL();
 8005e68:	f003 fff0 	bl	8009e4c <vPortExitCritical>
                prvDeleteTCB( pxTCB );
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f7ff ffad 	bl	8005dcc <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005e72:	4b06      	ldr	r3, [pc, #24]	; (8005e8c <prvCheckTasksWaitingTermination+0x56>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e1      	bne.n	8005e3e <prvCheckTasksWaitingTermination+0x8>
}
 8005e7a:	bf00      	nop
 8005e7c:	bf00      	nop
 8005e7e:	3708      	adds	r7, #8
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	240004e8 	.word	0x240004e8
 8005e88:	24000514 	.word	0x24000514
 8005e8c:	240004fc 	.word	0x240004fc

08005e90 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005e9a:	4b31      	ldr	r3, [pc, #196]	; (8005f60 <prvAddCurrentTaskToDelayedList+0xd0>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ea0:	4b30      	ldr	r3, [pc, #192]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3384      	adds	r3, #132	; 0x84
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fa fe02 	bl	8000ab0 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005eb2:	d128      	bne.n	8005f06 <prvAddCurrentTaskToDelayedList+0x76>
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d025      	beq.n	8005f06 <prvAddCurrentTaskToDelayedList+0x76>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eba:	4b2b      	ldr	r3, [pc, #172]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	613b      	str	r3, [r7, #16]
 8005ec0:	4b28      	ldr	r3, [pc, #160]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8005eca:	4b26      	ldr	r3, [pc, #152]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	693a      	ldr	r2, [r7, #16]
 8005ed0:	6892      	ldr	r2, [r2, #8]
 8005ed2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005ed6:	4b23      	ldr	r3, [pc, #140]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	3284      	adds	r2, #132	; 0x84
 8005ee0:	605a      	str	r2, [r3, #4]
 8005ee2:	4b20      	ldr	r3, [pc, #128]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	609a      	str	r2, [r3, #8]
 8005eee:	4b1d      	ldr	r3, [pc, #116]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a1d      	ldr	r2, [pc, #116]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005ef4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8005ef8:	4b1b      	ldr	r3, [pc, #108]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	3301      	adds	r3, #1
 8005efe:	4a1a      	ldr	r2, [pc, #104]	; (8005f68 <prvAddCurrentTaskToDelayedList+0xd8>)
 8005f00:	6013      	str	r3, [r2, #0]
 8005f02:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005f04:	e027      	b.n	8005f56 <prvAddCurrentTaskToDelayedList+0xc6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005f0e:	4b15      	ldr	r3, [pc, #84]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	68fa      	ldr	r2, [r7, #12]
 8005f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                if( xTimeToWake < xConstTickCount )
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d209      	bcs.n	8005f34 <prvAddCurrentTaskToDelayedList+0xa4>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f20:	4b12      	ldr	r3, [pc, #72]	; (8005f6c <prvAddCurrentTaskToDelayedList+0xdc>)
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	4b0f      	ldr	r3, [pc, #60]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	3384      	adds	r3, #132	; 0x84
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	4610      	mov	r0, r2
 8005f2e:	f7fa fd62 	bl	80009f6 <vListInsert>
}
 8005f32:	e010      	b.n	8005f56 <prvAddCurrentTaskToDelayedList+0xc6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005f34:	4b0e      	ldr	r3, [pc, #56]	; (8005f70 <prvAddCurrentTaskToDelayedList+0xe0>)
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	4b0a      	ldr	r3, [pc, #40]	; (8005f64 <prvAddCurrentTaskToDelayedList+0xd4>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3384      	adds	r3, #132	; 0x84
 8005f3e:	4619      	mov	r1, r3
 8005f40:	4610      	mov	r0, r2
 8005f42:	f7fa fd58 	bl	80009f6 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8005f46:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <prvAddCurrentTaskToDelayedList+0xe4>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d202      	bcs.n	8005f56 <prvAddCurrentTaskToDelayedList+0xc6>
                        xNextTaskUnblockTime = xTimeToWake;
 8005f50:	4a08      	ldr	r2, [pc, #32]	; (8005f74 <prvAddCurrentTaskToDelayedList+0xe4>)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6013      	str	r3, [r2, #0]
}
 8005f56:	bf00      	nop
 8005f58:	3718      	adds	r7, #24
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	24000518 	.word	0x24000518
 8005f64:	24000040 	.word	0x24000040
 8005f68:	24000500 	.word	0x24000500
 8005f6c:	240004d0 	.word	0x240004d0
 8005f70:	240004cc 	.word	0x240004cc
 8005f74:	24000534 	.word	0x24000534

08005f78 <prvListTasksWithinSingleList>:
    {
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b08a      	sub	sp, #40	; 0x28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	4613      	mov	r3, r2
 8005f84:	71fb      	strb	r3, [r7, #7]
        UBaseType_t uxTask = 0;
 8005f86:	2300      	movs	r3, #0
 8005f88:	627b      	str	r3, [r7, #36]	; 0x24
        if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d03f      	beq.n	8006012 <prvListTasksWithinSingleList+0x9a>
            listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	623b      	str	r3, [r7, #32]
 8005f96:	6a3b      	ldr	r3, [r7, #32]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	605a      	str	r2, [r3, #4]
 8005fa0:	6a3b      	ldr	r3, [r7, #32]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	3308      	adds	r3, #8
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d104      	bne.n	8005fb6 <prvListTasksWithinSingleList+0x3e>
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	605a      	str	r2, [r3, #4]
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	61fb      	str	r3, [r7, #28]
                listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	61bb      	str	r3, [r7, #24]
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	605a      	str	r2, [r3, #4]
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	685a      	ldr	r2, [r3, #4]
 8005fd0:	69bb      	ldr	r3, [r7, #24]
 8005fd2:	3308      	adds	r3, #8
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d104      	bne.n	8005fe2 <prvListTasksWithinSingleList+0x6a>
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	605a      	str	r2, [r3, #4]
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	617b      	str	r3, [r7, #20]
                vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
 8005fea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fec:	4613      	mov	r3, r2
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	1899      	adds	r1, r3, r2
 8005ffa:	79fb      	ldrb	r3, [r7, #7]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	6978      	ldr	r0, [r7, #20]
 8006000:	f7fd fbb2 	bl	8003768 <vTaskGetInfo>
                uxTask++;
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	3301      	adds	r3, #1
 8006008:	627b      	str	r3, [r7, #36]	; 0x24
            } while( pxNextTCB != pxFirstTCB );
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	429a      	cmp	r2, r3
 8006010:	d1d5      	bne.n	8005fbe <prvListTasksWithinSingleList+0x46>
        return uxTask;
 8006012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8006014:	4618      	mov	r0, r3
 8006016:	3728      	adds	r7, #40	; 0x28
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}

0800601c <prvTaskCheckFreeStackSpace>:
    {
 800601c:	b480      	push	{r7}
 800601e:	b085      	sub	sp, #20
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
        uint32_t ulCount = 0U;
 8006024:	2300      	movs	r3, #0
 8006026:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8006028:	e005      	b.n	8006036 <prvTaskCheckFreeStackSpace+0x1a>
            pucStackByte -= portSTACK_GROWTH;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	3301      	adds	r3, #1
 800602e:	607b      	str	r3, [r7, #4]
            ulCount++;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	3301      	adds	r3, #1
 8006034:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	781b      	ldrb	r3, [r3, #0]
 800603a:	2ba5      	cmp	r3, #165	; 0xa5
 800603c:	d0f5      	beq.n	800602a <prvTaskCheckFreeStackSpace+0xe>
        ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	089b      	lsrs	r3, r3, #2
 8006042:	60fb      	str	r3, [r7, #12]
        return ( configSTACK_DEPTH_TYPE ) ulCount;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	b29b      	uxth	r3, r3
    }
 8006048:	4618      	mov	r0, r3
 800604a:	3714      	adds	r7, #20
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <prvResetNextTaskUnblockTime>:
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006058:	4b0a      	ldr	r3, [pc, #40]	; (8006084 <prvResetNextTaskUnblockTime+0x30>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d104      	bne.n	800606c <prvResetNextTaskUnblockTime+0x18>
        xNextTaskUnblockTime = portMAX_DELAY;
 8006062:	4b09      	ldr	r3, [pc, #36]	; (8006088 <prvResetNextTaskUnblockTime+0x34>)
 8006064:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006068:	601a      	str	r2, [r3, #0]
}
 800606a:	e005      	b.n	8006078 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800606c:	4b05      	ldr	r3, [pc, #20]	; (8006084 <prvResetNextTaskUnblockTime+0x30>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a04      	ldr	r2, [pc, #16]	; (8006088 <prvResetNextTaskUnblockTime+0x34>)
 8006076:	6013      	str	r3, [r2, #0]
}
 8006078:	bf00      	nop
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr
 8006082:	bf00      	nop
 8006084:	240004cc 	.word	0x240004cc
 8006088:	24000534 	.word	0x24000534

0800608c <prvInitialiseNewTask>:
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b08a      	sub	sp, #40	; 0x28
 8006090:	af00      	add	r7, sp, #0
 8006092:	60f8      	str	r0, [r7, #12]
 8006094:	60b9      	str	r1, [r7, #8]
 8006096:	607a      	str	r2, [r7, #4]
 8006098:	603b      	str	r3, [r7, #0]
        if( ( uxPriority & portPRIVILEGE_BIT ) != 0U )
 800609a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609c:	2b00      	cmp	r3, #0
 800609e:	da02      	bge.n	80060a6 <prvInitialiseNewTask+0x1a>
            xRunPrivileged = pdTRUE;
 80060a0:	2301      	movs	r3, #1
 80060a2:	623b      	str	r3, [r7, #32]
 80060a4:	e001      	b.n	80060aa <prvInitialiseNewTask+0x1e>
            xRunPrivileged = pdFALSE;
 80060a6:	2300      	movs	r3, #0
 80060a8:	623b      	str	r3, [r7, #32]
        uxPriority &= ~portPRIVILEGE_BIT;
 80060aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060b0:	633b      	str	r3, [r7, #48]	; 0x30
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80060b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060b4:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	461a      	mov	r2, r3
 80060be:	21a5      	movs	r1, #165	; 0xa5
 80060c0:	f015 fae6 	bl	801b690 <memset>
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80060c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80060ca:	6879      	ldr	r1, [r7, #4]
 80060cc:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80060d0:	440b      	add	r3, r1
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4413      	add	r3, r2
 80060d6:	61fb      	str	r3, [r7, #28]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	f023 0307 	bic.w	r3, r3, #7
 80060de:	61fb      	str	r3, [r7, #28]
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	f003 0307 	and.w	r3, r3, #7
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00a      	beq.n	8006100 <prvInitialiseNewTask+0x74>
    __asm volatile
 80060ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ee:	f383 8811 	msr	BASEPRI, r3
 80060f2:	f3bf 8f6f 	isb	sy
 80060f6:	f3bf 8f4f 	dsb	sy
 80060fa:	61bb      	str	r3, [r7, #24]
}
 80060fc:	bf00      	nop
 80060fe:	e7fe      	b.n	80060fe <prvInitialiseNewTask+0x72>
    if( pcName != NULL )
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d01f      	beq.n	8006146 <prvInitialiseNewTask+0xba>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006106:	2300      	movs	r3, #0
 8006108:	627b      	str	r3, [r7, #36]	; 0x24
 800610a:	e012      	b.n	8006132 <prvInitialiseNewTask+0xa6>
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006110:	4413      	add	r3, r2
 8006112:	7819      	ldrb	r1, [r3, #0]
 8006114:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	4413      	add	r3, r2
 800611a:	33b4      	adds	r3, #180	; 0xb4
 800611c:	460a      	mov	r2, r1
 800611e:	701a      	strb	r2, [r3, #0]
            if( pcName[ x ] == ( char ) 0x00 )
 8006120:	68ba      	ldr	r2, [r7, #8]
 8006122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006124:	4413      	add	r3, r2
 8006126:	781b      	ldrb	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d006      	beq.n	800613a <prvInitialiseNewTask+0xae>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800612c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612e:	3301      	adds	r3, #1
 8006130:	627b      	str	r3, [r7, #36]	; 0x24
 8006132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006134:	2b0f      	cmp	r3, #15
 8006136:	d9e9      	bls.n	800610c <prvInitialiseNewTask+0x80>
 8006138:	e000      	b.n	800613c <prvInitialiseNewTask+0xb0>
                break;
 800613a:	bf00      	nop
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800613c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613e:	2200      	movs	r2, #0
 8006140:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
 8006144:	e003      	b.n	800614e <prvInitialiseNewTask+0xc2>
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006146:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006148:	2200      	movs	r2, #0
 800614a:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800614e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006150:	2b37      	cmp	r3, #55	; 0x37
 8006152:	d90a      	bls.n	800616a <prvInitialiseNewTask+0xde>
    __asm volatile
 8006154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006158:	f383 8811 	msr	BASEPRI, r3
 800615c:	f3bf 8f6f 	isb	sy
 8006160:	f3bf 8f4f 	dsb	sy
 8006164:	617b      	str	r3, [r7, #20]
}
 8006166:	bf00      	nop
 8006168:	e7fe      	b.n	8006168 <prvInitialiseNewTask+0xdc>
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800616a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800616c:	2b37      	cmp	r3, #55	; 0x37
 800616e:	d901      	bls.n	8006174 <prvInitialiseNewTask+0xe8>
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006170:	2337      	movs	r3, #55	; 0x37
 8006172:	633b      	str	r3, [r7, #48]	; 0x30
    pxNewTCB->uxPriority = uxPriority;
 8006174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006176:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006178:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
            pxNewTCB->uxBasePriority = uxPriority;
 800617c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800617e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006180:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
            pxNewTCB->uxMutexesHeld = 0;
 8006184:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006186:	2200      	movs	r2, #0
 8006188:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800618c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800618e:	3384      	adds	r3, #132	; 0x84
 8006190:	4618      	mov	r0, r3
 8006192:	f7fa fc23 	bl	80009dc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006198:	3398      	adds	r3, #152	; 0x98
 800619a:	4618      	mov	r0, r3
 800619c:	f7fa fc1e 	bl	80009dc <vListInitialiseItem>
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80061a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80061a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061aa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80061ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80061b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061b8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
            vPortStoreTaskMPUSettings( &( pxNewTCB->xMPUSettings ), xRegions, pxNewTCB->pxStack, ulStackDepth );
 80061bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061be:	1d18      	adds	r0, r3, #4
 80061c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80061ca:	f000 ff0d 	bl	8006fe8 <vPortStoreTaskMPUSettings>
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80061ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d0:	f503 739a 	add.w	r3, r3, #308	; 0x134
 80061d4:	220c      	movs	r2, #12
 80061d6:	2100      	movs	r1, #0
 80061d8:	4618      	mov	r0, r3
 80061da:	f015 fa59 	bl	801b690 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80061de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061e0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80061e4:	2203      	movs	r2, #3
 80061e6:	2100      	movs	r1, #0
 80061e8:	4618      	mov	r0, r3
 80061ea:	f015 fa51 	bl	801b690 <memset>
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80061ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061f0:	33d4      	adds	r3, #212	; 0xd4
 80061f2:	2260      	movs	r2, #96	; 0x60
 80061f4:	2100      	movs	r1, #0
 80061f6:	4618      	mov	r0, r3
 80061f8:	f015 fa4a 	bl	801b690 <memset>
 80061fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fe:	4a0f      	ldr	r2, [pc, #60]	; (800623c <prvInitialiseNewTask+0x1b0>)
 8006200:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8006204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006206:	4a0e      	ldr	r2, [pc, #56]	; (8006240 <prvInitialiseNewTask+0x1b4>)
 8006208:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800620c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800620e:	4a0d      	ldr	r2, [pc, #52]	; (8006244 <prvInitialiseNewTask+0x1b8>)
 8006210:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
 8006214:	6a3b      	ldr	r3, [r7, #32]
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	68f9      	ldr	r1, [r7, #12]
 800621a:	69f8      	ldr	r0, [r7, #28]
 800621c:	f000 fe00 	bl	8006e20 <pxPortInitialiseStack>
 8006220:	4602      	mov	r2, r0
 8006222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006224:	601a      	str	r2, [r3, #0]
    if( pxCreatedTask != NULL )
 8006226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006228:	2b00      	cmp	r3, #0
 800622a:	d002      	beq.n	8006232 <prvInitialiseNewTask+0x1a6>
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800622c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800622e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006230:	601a      	str	r2, [r3, #0]
}
 8006232:	bf00      	nop
 8006234:	3728      	adds	r7, #40	; 0x28
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	240084d8 	.word	0x240084d8
 8006240:	240084f8 	.word	0x240084f8
 8006244:	240084b8 	.word	0x240084b8

08006248 <prvAddNewTaskToReadyList>:
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();
 8006250:	f003 fdde 	bl	8009e10 <vPortEnterCritical>
        uxCurrentNumberOfTasks++;
 8006254:	4b48      	ldr	r3, [pc, #288]	; (8006378 <prvAddNewTaskToReadyList+0x130>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	3301      	adds	r3, #1
 800625a:	4a47      	ldr	r2, [pc, #284]	; (8006378 <prvAddNewTaskToReadyList+0x130>)
 800625c:	6013      	str	r3, [r2, #0]
        if( pxCurrentTCB == NULL )
 800625e:	4b47      	ldr	r3, [pc, #284]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d109      	bne.n	800627a <prvAddNewTaskToReadyList+0x32>
            pxCurrentTCB = pxNewTCB;
 8006266:	4a45      	ldr	r2, [pc, #276]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6013      	str	r3, [r2, #0]
            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800626c:	4b42      	ldr	r3, [pc, #264]	; (8006378 <prvAddNewTaskToReadyList+0x130>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d112      	bne.n	800629a <prvAddNewTaskToReadyList+0x52>
                prvInitialiseTaskLists();
 8006274:	f7ff fd5c 	bl	8005d30 <prvInitialiseTaskLists>
 8006278:	e00f      	b.n	800629a <prvAddNewTaskToReadyList+0x52>
            if( xSchedulerRunning == pdFALSE )
 800627a:	4b41      	ldr	r3, [pc, #260]	; (8006380 <prvAddNewTaskToReadyList+0x138>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10b      	bne.n	800629a <prvAddNewTaskToReadyList+0x52>
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006282:	4b3e      	ldr	r3, [pc, #248]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006290:	429a      	cmp	r2, r3
 8006292:	d802      	bhi.n	800629a <prvAddNewTaskToReadyList+0x52>
                    pxCurrentTCB = pxNewTCB;
 8006294:	4a39      	ldr	r2, [pc, #228]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6013      	str	r3, [r2, #0]
        uxTaskNumber++;
 800629a:	4b3a      	ldr	r3, [pc, #232]	; (8006384 <prvAddNewTaskToReadyList+0x13c>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	3301      	adds	r3, #1
 80062a0:	4a38      	ldr	r2, [pc, #224]	; (8006384 <prvAddNewTaskToReadyList+0x13c>)
 80062a2:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80062a4:	4b37      	ldr	r3, [pc, #220]	; (8006384 <prvAddNewTaskToReadyList+0x13c>)
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        prvAddTaskToReadyList( pxNewTCB );
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80062b4:	4b34      	ldr	r3, [pc, #208]	; (8006388 <prvAddNewTaskToReadyList+0x140>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d904      	bls.n	80062c6 <prvAddNewTaskToReadyList+0x7e>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80062c2:	4a31      	ldr	r2, [pc, #196]	; (8006388 <prvAddNewTaskToReadyList+0x140>)
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80062cc:	492f      	ldr	r1, [pc, #188]	; (800638c <prvAddNewTaskToReadyList+0x144>)
 80062ce:	4613      	mov	r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	4413      	add	r3, r2
 80062d4:	009b      	lsls	r3, r3, #2
 80062d6:	440b      	add	r3, r1
 80062d8:	3304      	adds	r3, #4
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	60fb      	str	r3, [r7, #12]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	689a      	ldr	r2, [r3, #8]
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	3284      	adds	r2, #132	; 0x84
 80062f8:	605a      	str	r2, [r3, #4]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	609a      	str	r2, [r3, #8]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 800630a:	4613      	mov	r3, r2
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4413      	add	r3, r2
 8006310:	009b      	lsls	r3, r3, #2
 8006312:	4a1e      	ldr	r2, [pc, #120]	; (800638c <prvAddNewTaskToReadyList+0x144>)
 8006314:	441a      	add	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8006322:	491a      	ldr	r1, [pc, #104]	; (800638c <prvAddNewTaskToReadyList+0x144>)
 8006324:	4613      	mov	r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	4413      	add	r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	440b      	add	r3, r1
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	1c59      	adds	r1, r3, #1
 8006332:	4816      	ldr	r0, [pc, #88]	; (800638c <prvAddNewTaskToReadyList+0x144>)
 8006334:	4613      	mov	r3, r2
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	4413      	add	r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	4403      	add	r3, r0
 800633e:	6019      	str	r1, [r3, #0]
    taskEXIT_CRITICAL();
 8006340:	f003 fd84 	bl	8009e4c <vPortExitCritical>
    if( xSchedulerRunning != pdFALSE )
 8006344:	4b0e      	ldr	r3, [pc, #56]	; (8006380 <prvAddNewTaskToReadyList+0x138>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d010      	beq.n	800636e <prvAddNewTaskToReadyList+0x126>
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800634c:	4b0b      	ldr	r3, [pc, #44]	; (800637c <prvAddNewTaskToReadyList+0x134>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800635a:	429a      	cmp	r2, r3
 800635c:	d207      	bcs.n	800636e <prvAddNewTaskToReadyList+0x126>
            taskYIELD_IF_USING_PREEMPTION();
 800635e:	4b0c      	ldr	r3, [pc, #48]	; (8006390 <prvAddNewTaskToReadyList+0x148>)
 8006360:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006364:	601a      	str	r2, [r3, #0]
 8006366:	f3bf 8f4f 	dsb	sy
 800636a:	f3bf 8f6f 	isb	sy
}
 800636e:	bf00      	nop
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	24000514 	.word	0x24000514
 800637c:	24000040 	.word	0x24000040
 8006380:	24000520 	.word	0x24000520
 8006384:	24000530 	.word	0x24000530
 8006388:	2400051c 	.word	0x2400051c
 800638c:	24000044 	.word	0x24000044
 8006390:	e000ed04 	.word	0xe000ed04

08006394 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af02      	add	r7, sp, #8
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
 80063a0:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80063a2:	202c      	movs	r0, #44	; 0x2c
 80063a4:	f001 f88a 	bl	80074bc <pvPortMalloc>
 80063a8:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00d      	beq.n	80063cc <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	9301      	str	r3, [sp, #4]
 80063bc:	6a3b      	ldr	r3, [r7, #32]
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	68b9      	ldr	r1, [r7, #8]
 80063c6:	68f8      	ldr	r0, [r7, #12]
 80063c8:	f000 fcf2 	bl	8006db0 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 80063cc:	697b      	ldr	r3, [r7, #20]
        }
 80063ce:	4618      	mov	r0, r3
 80063d0:	3718      	adds	r7, #24
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <xTimerCreateStatic>:
                                          const TickType_t xTimerPeriodInTicks,
                                          const UBaseType_t uxAutoReload,
                                          void * const pvTimerID,
                                          TimerCallbackFunction_t pxCallbackFunction,
                                          StaticTimer_t * pxTimerBuffer )
        {
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b08a      	sub	sp, #40	; 0x28
 80063da:	af02      	add	r7, sp, #8
 80063dc:	60f8      	str	r0, [r7, #12]
 80063de:	60b9      	str	r1, [r7, #8]
 80063e0:	607a      	str	r2, [r7, #4]
 80063e2:	603b      	str	r3, [r7, #0]
            #if ( configASSERT_DEFINED == 1 )
                {
                    /* Sanity check that the size of the structure used to declare a
                     * variable of type StaticTimer_t equals the size of the real timer
                     * structure. */
                    volatile size_t xSize = sizeof( StaticTimer_t );
 80063e4:	232c      	movs	r3, #44	; 0x2c
 80063e6:	613b      	str	r3, [r7, #16]
                    configASSERT( xSize == sizeof( Timer_t ) );
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	2b2c      	cmp	r3, #44	; 0x2c
 80063ec:	d00a      	beq.n	8006404 <xTimerCreateStatic+0x2e>
    __asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	61bb      	str	r3, [r7, #24]
}
 8006400:	bf00      	nop
 8006402:	e7fe      	b.n	8006402 <xTimerCreateStatic+0x2c>
                    ( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006404:	693b      	ldr	r3, [r7, #16]
                }
            #endif /* configASSERT_DEFINED */

            /* A pointer to a StaticTimer_t structure MUST be provided, use it. */
            configASSERT( pxTimerBuffer );
 8006406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10a      	bne.n	8006422 <xTimerCreateStatic+0x4c>
    __asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	617b      	str	r3, [r7, #20]
}
 800641e:	bf00      	nop
 8006420:	e7fe      	b.n	8006420 <xTimerCreateStatic+0x4a>
            pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8006422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006424:	61fb      	str	r3, [r7, #28]

            if( pxNewTimer != NULL )
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d00d      	beq.n	8006448 <xTimerCreateStatic+0x72>
            {
                /* Timers can be created statically or dynamically so note this
                 * timer was created statically in case it is later deleted.  The
                 * auto-reload bit may get set in prvInitialiseNewTimer(). */
                pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	2202      	movs	r2, #2
 8006430:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	9301      	str	r3, [sp, #4]
 8006438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800643a:	9300      	str	r3, [sp, #0]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	68b9      	ldr	r1, [r7, #8]
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f000 fcb4 	bl	8006db0 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 8006448:	69fb      	ldr	r3, [r7, #28]
        }
 800644a:	4618      	mov	r0, r3
 800644c:	3720      	adds	r7, #32
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8006452:	b580      	push	{r7, lr}
 8006454:	b086      	sub	sp, #24
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d10a      	bne.n	800647a <pvTimerGetTimerID+0x28>
    __asm volatile
 8006464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006468:	f383 8811 	msr	BASEPRI, r3
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	60fb      	str	r3, [r7, #12]
}
 8006476:	bf00      	nop
 8006478:	e7fe      	b.n	8006478 <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 800647a:	f003 fcc9 	bl	8009e10 <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 8006484:	f003 fce2 	bl	8009e4c <vPortExitCritical>

        return pvReturn;
 8006488:	693b      	ldr	r3, [r7, #16]
    }
 800648a:	4618      	mov	r0, r3
 800648c:	3718      	adds	r7, #24
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}

08006492 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

    void vTimerSetTimerID( TimerHandle_t xTimer,
                           void * pvNewID )
    {
 8006492:	b580      	push	{r7, lr}
 8006494:	b084      	sub	sp, #16
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
 800649a:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = xTimer;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	60fb      	str	r3, [r7, #12]

        configASSERT( xTimer );
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10a      	bne.n	80064bc <vTimerSetTimerID+0x2a>
    __asm volatile
 80064a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064aa:	f383 8811 	msr	BASEPRI, r3
 80064ae:	f3bf 8f6f 	isb	sy
 80064b2:	f3bf 8f4f 	dsb	sy
 80064b6:	60bb      	str	r3, [r7, #8]
}
 80064b8:	bf00      	nop
 80064ba:	e7fe      	b.n	80064ba <vTimerSetTimerID+0x28>

        taskENTER_CRITICAL();
 80064bc:	f003 fca8 	bl	8009e10 <vPortEnterCritical>
        {
            pxTimer->pvTimerID = pvNewID;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	683a      	ldr	r2, [r7, #0]
 80064c4:	61da      	str	r2, [r3, #28]
        }
        taskEXIT_CRITICAL();
 80064c6:	f003 fcc1 	bl	8009e4c <vPortExitCritical>
    }
 80064ca:	bf00      	nop
 80064cc:	3710      	adds	r7, #16
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <xTimerIsTimerActive>:
    {
 80064d2:	b580      	push	{r7, lr}
 80064d4:	b086      	sub	sp, #24
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	613b      	str	r3, [r7, #16]
        configASSERT( xTimer );
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d10a      	bne.n	80064fa <xTimerIsTimerActive+0x28>
    __asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	60fb      	str	r3, [r7, #12]
}
 80064f6:	bf00      	nop
 80064f8:	e7fe      	b.n	80064f8 <xTimerIsTimerActive+0x26>
        taskENTER_CRITICAL();
 80064fa:	f003 fc89 	bl	8009e10 <vPortEnterCritical>
            if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	d102      	bne.n	8006512 <xTimerIsTimerActive+0x40>
                xReturn = pdFALSE;
 800650c:	2300      	movs	r3, #0
 800650e:	617b      	str	r3, [r7, #20]
 8006510:	e001      	b.n	8006516 <xTimerIsTimerActive+0x44>
                xReturn = pdTRUE;
 8006512:	2301      	movs	r3, #1
 8006514:	617b      	str	r3, [r7, #20]
        taskEXIT_CRITICAL();
 8006516:	f003 fc99 	bl	8009e4c <vPortExitCritical>
        return xReturn;
 800651a:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 Can't be pointer to const due to the typedef. */
 800651c:	4618      	mov	r0, r3
 800651e:	3718      	adds	r7, #24
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <xTimerGetTimerDaemonTaskHandle>:
    {
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
        configASSERT( ( xTimerTaskHandle != NULL ) );
 800652a:	4b0b      	ldr	r3, [pc, #44]	; (8006558 <xTimerGetTimerDaemonTaskHandle+0x34>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10a      	bne.n	8006548 <xTimerGetTimerDaemonTaskHandle+0x24>
    __asm volatile
 8006532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006536:	f383 8811 	msr	BASEPRI, r3
 800653a:	f3bf 8f6f 	isb	sy
 800653e:	f3bf 8f4f 	dsb	sy
 8006542:	607b      	str	r3, [r7, #4]
}
 8006544:	bf00      	nop
 8006546:	e7fe      	b.n	8006546 <xTimerGetTimerDaemonTaskHandle+0x22>
        return xTimerTaskHandle;
 8006548:	4b03      	ldr	r3, [pc, #12]	; (8006558 <xTimerGetTimerDaemonTaskHandle+0x34>)
 800654a:	681b      	ldr	r3, [r3, #0]
    }
 800654c:	4618      	mov	r0, r3
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr
 8006558:	24000574 	.word	0x24000574

0800655c <xTimerPendFunctionCallFromISR>:

        BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend,
                                                  void * pvParameter1,
                                                  uint32_t ulParameter2,
                                                  BaseType_t * pxHigherPriorityTaskWoken )
        {
 800655c:	b580      	push	{r7, lr}
 800655e:	b08a      	sub	sp, #40	; 0x28
 8006560:	af00      	add	r7, sp, #0
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	60b9      	str	r1, [r7, #8]
 8006566:	607a      	str	r2, [r7, #4]
 8006568:	603b      	str	r3, [r7, #0]
            DaemonTaskMessage_t xMessage;
            BaseType_t xReturn;

            /* Complete the message with the function parameters and post it to the
             * daemon task. */
            xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800656a:	f06f 0301 	mvn.w	r3, #1
 800656e:	617b      	str	r3, [r7, #20]
            xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	61bb      	str	r3, [r7, #24]
            xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	61fb      	str	r3, [r7, #28]
            xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	623b      	str	r3, [r7, #32]

            xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800657c:	4b06      	ldr	r3, [pc, #24]	; (8006598 <xTimerPendFunctionCallFromISR+0x3c>)
 800657e:	6818      	ldr	r0, [r3, #0]
 8006580:	f107 0114 	add.w	r1, r7, #20
 8006584:	2300      	movs	r3, #0
 8006586:	683a      	ldr	r2, [r7, #0]
 8006588:	f7fa fe48 	bl	800121c <xQueueGenericSendFromISR>
 800658c:	6278      	str	r0, [r7, #36]	; 0x24

            tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

            return xReturn;
 800658e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        }
 8006590:	4618      	mov	r0, r3
 8006592:	3728      	adds	r7, #40	; 0x28
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}
 8006598:	24000570 	.word	0x24000570

0800659c <xTimerPendFunctionCall>:

        BaseType_t xTimerPendFunctionCall( PendedFunction_t xFunctionToPend,
                                           void * pvParameter1,
                                           uint32_t ulParameter2,
                                           TickType_t xTicksToWait )
        {
 800659c:	b580      	push	{r7, lr}
 800659e:	b08a      	sub	sp, #40	; 0x28
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
 80065a8:	603b      	str	r3, [r7, #0]
            BaseType_t xReturn;

            /* This function can only be called after a timer has been created or
             * after the scheduler has been started because, until then, the timer
             * queue does not exist. */
            configASSERT( xTimerQueue );
 80065aa:	4b13      	ldr	r3, [pc, #76]	; (80065f8 <xTimerPendFunctionCall+0x5c>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10a      	bne.n	80065c8 <xTimerPendFunctionCall+0x2c>
    __asm volatile
 80065b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b6:	f383 8811 	msr	BASEPRI, r3
 80065ba:	f3bf 8f6f 	isb	sy
 80065be:	f3bf 8f4f 	dsb	sy
 80065c2:	623b      	str	r3, [r7, #32]
}
 80065c4:	bf00      	nop
 80065c6:	e7fe      	b.n	80065c6 <xTimerPendFunctionCall+0x2a>

            /* Complete the message with the function parameters and post it to the
             * daemon task. */
            xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK;
 80065c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80065cc:	613b      	str	r3, [r7, #16]
            xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	617b      	str	r3, [r7, #20]
            xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	61bb      	str	r3, [r7, #24]
            xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	61fb      	str	r3, [r7, #28]

            xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80065da:	4b07      	ldr	r3, [pc, #28]	; (80065f8 <xTimerPendFunctionCall+0x5c>)
 80065dc:	6818      	ldr	r0, [r3, #0]
 80065de:	f107 0110 	add.w	r1, r7, #16
 80065e2:	2300      	movs	r3, #0
 80065e4:	683a      	ldr	r2, [r7, #0]
 80065e6:	f7fa fa8d 	bl	8000b04 <xQueueGenericSend>
 80065ea:	6278      	str	r0, [r7, #36]	; 0x24

            tracePEND_FUNC_CALL( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

            return xReturn;
 80065ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        }
 80065ee:	4618      	mov	r0, r3
 80065f0:	3728      	adds	r7, #40	; 0x28
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	24000570 	.word	0x24000570

080065fc <pcTimerGetName>:
    {
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	60fb      	str	r3, [r7, #12]
        configASSERT( xTimer );
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d10a      	bne.n	8006624 <pcTimerGetName+0x28>
    __asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	60bb      	str	r3, [r7, #8]
}
 8006620:	bf00      	nop
 8006622:	e7fe      	b.n	8006622 <pcTimerGetName+0x26>
        return pxTimer->pcTimerName;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
    }
 8006628:	4618      	mov	r0, r3
 800662a:	3714      	adds	r7, #20
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <vTimerSetReloadMode>:
    {
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
        Timer_t * pxTimer = xTimer;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	60fb      	str	r3, [r7, #12]
        configASSERT( xTimer );
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10a      	bne.n	800665e <vTimerSetReloadMode+0x2a>
    __asm volatile
 8006648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800664c:	f383 8811 	msr	BASEPRI, r3
 8006650:	f3bf 8f6f 	isb	sy
 8006654:	f3bf 8f4f 	dsb	sy
 8006658:	60bb      	str	r3, [r7, #8]
}
 800665a:	bf00      	nop
 800665c:	e7fe      	b.n	800665c <vTimerSetReloadMode+0x28>
        taskENTER_CRITICAL();
 800665e:	f003 fbd7 	bl	8009e10 <vPortEnterCritical>
            if( uxAutoReload != pdFALSE )
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d009      	beq.n	800667c <vTimerSetReloadMode+0x48>
                pxTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800666e:	f043 0304 	orr.w	r3, r3, #4
 8006672:	b2da      	uxtb	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800667a:	e008      	b.n	800668e <vTimerSetReloadMode+0x5a>
                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_AUTORELOAD );
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006682:	f023 0304 	bic.w	r3, r3, #4
 8006686:	b2da      	uxtb	r2, r3
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        taskEXIT_CRITICAL();
 800668e:	f003 fbdd 	bl	8009e4c <vPortExitCritical>
    }
 8006692:	bf00      	nop
 8006694:	3710      	adds	r7, #16
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}

0800669a <uxTimerGetReloadMode>:
    {
 800669a:	b580      	push	{r7, lr}
 800669c:	b086      	sub	sp, #24
 800669e:	af00      	add	r7, sp, #0
 80066a0:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	613b      	str	r3, [r7, #16]
        configASSERT( xTimer );
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10a      	bne.n	80066c2 <uxTimerGetReloadMode+0x28>
    __asm volatile
 80066ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	60fb      	str	r3, [r7, #12]
}
 80066be:	bf00      	nop
 80066c0:	e7fe      	b.n	80066c0 <uxTimerGetReloadMode+0x26>
        taskENTER_CRITICAL();
 80066c2:	f003 fba5 	bl	8009e10 <vPortEnterCritical>
            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) == 0 )
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80066cc:	f003 0304 	and.w	r3, r3, #4
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d102      	bne.n	80066da <uxTimerGetReloadMode+0x40>
                uxReturn = ( UBaseType_t ) pdFALSE;
 80066d4:	2300      	movs	r3, #0
 80066d6:	617b      	str	r3, [r7, #20]
 80066d8:	e001      	b.n	80066de <uxTimerGetReloadMode+0x44>
                uxReturn = ( UBaseType_t ) pdTRUE;
 80066da:	2301      	movs	r3, #1
 80066dc:	617b      	str	r3, [r7, #20]
        taskEXIT_CRITICAL();
 80066de:	f003 fbb5 	bl	8009e4c <vPortExitCritical>
        return uxReturn;
 80066e2:	697b      	ldr	r3, [r7, #20]
    }
 80066e4:	4618      	mov	r0, r3
 80066e6:	3718      	adds	r7, #24
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <xTimerGetPeriod>:
    {
 80066ec:	b480      	push	{r7}
 80066ee:	b085      	sub	sp, #20
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	60fb      	str	r3, [r7, #12]
        configASSERT( xTimer );
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10a      	bne.n	8006714 <xTimerGetPeriod+0x28>
    __asm volatile
 80066fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006702:	f383 8811 	msr	BASEPRI, r3
 8006706:	f3bf 8f6f 	isb	sy
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	60bb      	str	r3, [r7, #8]
}
 8006710:	bf00      	nop
 8006712:	e7fe      	b.n	8006712 <xTimerGetPeriod+0x26>
        return pxTimer->xTimerPeriodInTicks;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	699b      	ldr	r3, [r3, #24]
    }
 8006718:	4618      	mov	r0, r3
 800671a:	3714      	adds	r7, #20
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <xTimerGetExpiryTime>:
    {
 8006724:	b480      	push	{r7}
 8006726:	b087      	sub	sp, #28
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
        Timer_t * pxTimer = xTimer;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	617b      	str	r3, [r7, #20]
        configASSERT( xTimer );
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d10a      	bne.n	800674c <xTimerGetExpiryTime+0x28>
    __asm volatile
 8006736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800673a:	f383 8811 	msr	BASEPRI, r3
 800673e:	f3bf 8f6f 	isb	sy
 8006742:	f3bf 8f4f 	dsb	sy
 8006746:	60fb      	str	r3, [r7, #12]
}
 8006748:	bf00      	nop
 800674a:	e7fe      	b.n	800674a <xTimerGetExpiryTime+0x26>
        xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	613b      	str	r3, [r7, #16]
        return xReturn;
 8006752:	693b      	ldr	r3, [r7, #16]
    }
 8006754:	4618      	mov	r0, r3
 8006756:	371c      	adds	r7, #28
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <xTimerCreateTimerTask>:
    {
 8006760:	b580      	push	{r7, lr}
 8006762:	b08a      	sub	sp, #40	; 0x28
 8006764:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8006766:	2300      	movs	r3, #0
 8006768:	617b      	str	r3, [r7, #20]
        prvCheckForValidListAndQueue();
 800676a:	f000 f8ab 	bl	80068c4 <prvCheckForValidListAndQueue>
        if( xTimerQueue != NULL )
 800676e:	4b1c      	ldr	r3, [pc, #112]	; (80067e0 <xTimerCreateTimerTask+0x80>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d021      	beq.n	80067ba <xTimerCreateTimerTask+0x5a>
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8006776:	2300      	movs	r3, #0
 8006778:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800677a:	2300      	movs	r3, #0
 800677c:	60bb      	str	r3, [r7, #8]
                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800677e:	1d3a      	adds	r2, r7, #4
 8006780:	f107 0108 	add.w	r1, r7, #8
 8006784:	f107 030c 	add.w	r3, r7, #12
 8006788:	4618      	mov	r0, r3
 800678a:	f003 fca7 	bl	800a0dc <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800678e:	6879      	ldr	r1, [r7, #4]
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	68fa      	ldr	r2, [r7, #12]
 8006794:	9202      	str	r2, [sp, #8]
 8006796:	9301      	str	r3, [sp, #4]
 8006798:	4b12      	ldr	r3, [pc, #72]	; (80067e4 <xTimerCreateTimerTask+0x84>)
 800679a:	9300      	str	r3, [sp, #0]
 800679c:	2300      	movs	r3, #0
 800679e:	460a      	mov	r2, r1
 80067a0:	4911      	ldr	r1, [pc, #68]	; (80067e8 <xTimerCreateTimerTask+0x88>)
 80067a2:	4812      	ldr	r0, [pc, #72]	; (80067ec <xTimerCreateTimerTask+0x8c>)
 80067a4:	f7fc fccb 	bl	800313e <xTaskCreateStatic>
 80067a8:	4603      	mov	r3, r0
 80067aa:	4a11      	ldr	r2, [pc, #68]	; (80067f0 <xTimerCreateTimerTask+0x90>)
 80067ac:	6013      	str	r3, [r2, #0]
                    if( xTimerTaskHandle != NULL )
 80067ae:	4b10      	ldr	r3, [pc, #64]	; (80067f0 <xTimerCreateTimerTask+0x90>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d001      	beq.n	80067ba <xTimerCreateTimerTask+0x5a>
                        xReturn = pdPASS;
 80067b6:	2301      	movs	r3, #1
 80067b8:	617b      	str	r3, [r7, #20]
        configASSERT( xReturn );
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d10a      	bne.n	80067d6 <xTimerCreateTimerTask+0x76>
    __asm volatile
 80067c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c4:	f383 8811 	msr	BASEPRI, r3
 80067c8:	f3bf 8f6f 	isb	sy
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	613b      	str	r3, [r7, #16]
}
 80067d2:	bf00      	nop
 80067d4:	e7fe      	b.n	80067d4 <xTimerCreateTimerTask+0x74>
        return xReturn;
 80067d6:	697b      	ldr	r3, [r7, #20]
    }
 80067d8:	4618      	mov	r0, r3
 80067da:	3718      	adds	r7, #24
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}
 80067e0:	24000570 	.word	0x24000570
 80067e4:	80000002 	.word	0x80000002
 80067e8:	240081d4 	.word	0x240081d4
 80067ec:	08006945 	.word	0x08006945
 80067f0:	24000574 	.word	0x24000574

080067f4 <xTimerGenericCommand>:
    {
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b08a      	sub	sp, #40	; 0x28
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
 8006800:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8006802:	2300      	movs	r3, #0
 8006804:	627b      	str	r3, [r7, #36]	; 0x24
        configASSERT( xTimer );
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d10a      	bne.n	8006822 <xTimerGenericCommand+0x2e>
    __asm volatile
 800680c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006810:	f383 8811 	msr	BASEPRI, r3
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	f3bf 8f4f 	dsb	sy
 800681c:	623b      	str	r3, [r7, #32]
}
 800681e:	bf00      	nop
 8006820:	e7fe      	b.n	8006820 <xTimerGenericCommand+0x2c>
        if( xTimerQueue != NULL )
 8006822:	4b1a      	ldr	r3, [pc, #104]	; (800688c <xTimerGenericCommand+0x98>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d02a      	beq.n	8006880 <xTimerGenericCommand+0x8c>
            xMessage.xMessageID = xCommandID;
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	613b      	str	r3, [r7, #16]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	61bb      	str	r3, [r7, #24]
            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006836:	68bb      	ldr	r3, [r7, #8]
 8006838:	2b05      	cmp	r3, #5
 800683a:	dc18      	bgt.n	800686e <xTimerGenericCommand+0x7a>
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800683c:	f7fe ffbe 	bl	80057bc <xTaskGetSchedulerState>
 8006840:	4603      	mov	r3, r0
 8006842:	2b02      	cmp	r3, #2
 8006844:	d109      	bne.n	800685a <xTimerGenericCommand+0x66>
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006846:	4b11      	ldr	r3, [pc, #68]	; (800688c <xTimerGenericCommand+0x98>)
 8006848:	6818      	ldr	r0, [r3, #0]
 800684a:	f107 0110 	add.w	r1, r7, #16
 800684e:	2300      	movs	r3, #0
 8006850:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006852:	f7fa f957 	bl	8000b04 <xQueueGenericSend>
 8006856:	6278      	str	r0, [r7, #36]	; 0x24
 8006858:	e012      	b.n	8006880 <xTimerGenericCommand+0x8c>
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800685a:	4b0c      	ldr	r3, [pc, #48]	; (800688c <xTimerGenericCommand+0x98>)
 800685c:	6818      	ldr	r0, [r3, #0]
 800685e:	f107 0110 	add.w	r1, r7, #16
 8006862:	2300      	movs	r3, #0
 8006864:	2200      	movs	r2, #0
 8006866:	f7fa f94d 	bl	8000b04 <xQueueGenericSend>
 800686a:	6278      	str	r0, [r7, #36]	; 0x24
 800686c:	e008      	b.n	8006880 <xTimerGenericCommand+0x8c>
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800686e:	4b07      	ldr	r3, [pc, #28]	; (800688c <xTimerGenericCommand+0x98>)
 8006870:	6818      	ldr	r0, [r3, #0]
 8006872:	f107 0110 	add.w	r1, r7, #16
 8006876:	2300      	movs	r3, #0
 8006878:	683a      	ldr	r2, [r7, #0]
 800687a:	f7fa fccf 	bl	800121c <xQueueGenericSendFromISR>
 800687e:	6278      	str	r0, [r7, #36]	; 0x24
        return xReturn;
 8006880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8006882:	4618      	mov	r0, r3
 8006884:	3728      	adds	r7, #40	; 0x28
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	24000570 	.word	0x24000570

08006890 <vTimerSetTimerNumber>:

    #if ( configUSE_TRACE_FACILITY == 1 )

        void vTimerSetTimerNumber( TimerHandle_t xTimer,
                                   UBaseType_t uxTimerNumber )
        {
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
            ( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	683a      	ldr	r2, [r7, #0]
 800689e:	625a      	str	r2, [r3, #36]	; 0x24
        }
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <uxTimerGetTimerNumber>:
        {
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
            return ( ( Timer_t * ) xTimer )->uxTimerNumber;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        }
 80068b8:	4618      	mov	r0, r3
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <prvCheckForValidListAndQueue>:
    {
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af02      	add	r7, sp, #8
        taskENTER_CRITICAL();
 80068ca:	f003 faa1 	bl	8009e10 <vPortEnterCritical>
            if( xTimerQueue == NULL )
 80068ce:	4b15      	ldr	r3, [pc, #84]	; (8006924 <prvCheckForValidListAndQueue+0x60>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d120      	bne.n	8006918 <prvCheckForValidListAndQueue+0x54>
                vListInitialise( &xActiveTimerList1 );
 80068d6:	4814      	ldr	r0, [pc, #80]	; (8006928 <prvCheckForValidListAndQueue+0x64>)
 80068d8:	f7fa f860 	bl	800099c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80068dc:	4813      	ldr	r0, [pc, #76]	; (800692c <prvCheckForValidListAndQueue+0x68>)
 80068de:	f7fa f85d 	bl	800099c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80068e2:	4b13      	ldr	r3, [pc, #76]	; (8006930 <prvCheckForValidListAndQueue+0x6c>)
 80068e4:	4a10      	ldr	r2, [pc, #64]	; (8006928 <prvCheckForValidListAndQueue+0x64>)
 80068e6:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80068e8:	4b12      	ldr	r3, [pc, #72]	; (8006934 <prvCheckForValidListAndQueue+0x70>)
 80068ea:	4a10      	ldr	r2, [pc, #64]	; (800692c <prvCheckForValidListAndQueue+0x68>)
 80068ec:	601a      	str	r2, [r3, #0]
                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80068ee:	2300      	movs	r3, #0
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	4b11      	ldr	r3, [pc, #68]	; (8006938 <prvCheckForValidListAndQueue+0x74>)
 80068f4:	4a11      	ldr	r2, [pc, #68]	; (800693c <prvCheckForValidListAndQueue+0x78>)
 80068f6:	2110      	movs	r1, #16
 80068f8:	200a      	movs	r0, #10
 80068fa:	f7fb fa2b 	bl	8001d54 <xQueueGenericCreateStatic>
 80068fe:	4603      	mov	r3, r0
 8006900:	4a08      	ldr	r2, [pc, #32]	; (8006924 <prvCheckForValidListAndQueue+0x60>)
 8006902:	6013      	str	r3, [r2, #0]
                        if( xTimerQueue != NULL )
 8006904:	4b07      	ldr	r3, [pc, #28]	; (8006924 <prvCheckForValidListAndQueue+0x60>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d005      	beq.n	8006918 <prvCheckForValidListAndQueue+0x54>
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800690c:	4b05      	ldr	r3, [pc, #20]	; (8006924 <prvCheckForValidListAndQueue+0x60>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	490b      	ldr	r1, [pc, #44]	; (8006940 <prvCheckForValidListAndQueue+0x7c>)
 8006912:	4618      	mov	r0, r3
 8006914:	f7fb f912 	bl	8001b3c <vQueueAddToRegistry>
        taskEXIT_CRITICAL();
 8006918:	f003 fa98 	bl	8009e4c <vPortExitCritical>
    }
 800691c:	bf00      	nop
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	24000570 	.word	0x24000570
 8006928:	24000540 	.word	0x24000540
 800692c:	24000554 	.word	0x24000554
 8006930:	24000568 	.word	0x24000568
 8006934:	2400056c 	.word	0x2400056c
 8006938:	2400057c 	.word	0x2400057c
 800693c:	240005cc 	.word	0x240005cc
 8006940:	240081dc 	.word	0x240081dc

08006944 <prvTimerTask>:
    {
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800694c:	f107 0308 	add.w	r3, r7, #8
 8006950:	4618      	mov	r0, r3
 8006952:	f000 f9bb 	bl	8006ccc <prvGetNextExpireTime>
 8006956:	60f8      	str	r0, [r7, #12]
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	4619      	mov	r1, r3
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 f9d9 	bl	8006d14 <prvProcessTimerOrBlockTask>
            prvProcessReceivedCommands();
 8006962:	f000 f801 	bl	8006968 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006966:	e7f1      	b.n	800694c <prvTimerTask+0x8>

08006968 <prvProcessReceivedCommands>:
    {
 8006968:	b580      	push	{r7, lr}
 800696a:	b08a      	sub	sp, #40	; 0x28
 800696c:	af00      	add	r7, sp, #0
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800696e:	e0c2      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                    if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2b00      	cmp	r3, #0
 8006974:	da18      	bge.n	80069a8 <prvProcessReceivedCommands+0x40>
                        const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006976:	1d3b      	adds	r3, r7, #4
 8006978:	3304      	adds	r3, #4
 800697a:	627b      	str	r3, [r7, #36]	; 0x24
                        configASSERT( pxCallback );
 800697c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10a      	bne.n	8006998 <prvProcessReceivedCommands+0x30>
    __asm volatile
 8006982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006986:	f383 8811 	msr	BASEPRI, r3
 800698a:	f3bf 8f6f 	isb	sy
 800698e:	f3bf 8f4f 	dsb	sy
 8006992:	61bb      	str	r3, [r7, #24]
}
 8006994:	bf00      	nop
 8006996:	e7fe      	b.n	8006996 <prvProcessReceivedCommands+0x2e>
                        pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800699e:	6850      	ldr	r0, [r2, #4]
 80069a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069a2:	6892      	ldr	r2, [r2, #8]
 80069a4:	4611      	mov	r1, r2
 80069a6:	4798      	blx	r3
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	f2c0 80a2 	blt.w	8006af4 <prvProcessReceivedCommands+0x18c>
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	623b      	str	r3, [r7, #32]
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d004      	beq.n	80069c6 <prvProcessReceivedCommands+0x5e>
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	3304      	adds	r3, #4
 80069c0:	4618      	mov	r0, r3
 80069c2:	f7fa f875 	bl	8000ab0 <uxListRemove>
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80069c6:	463b      	mov	r3, r7
 80069c8:	4618      	mov	r0, r3
 80069ca:	f000 f95f 	bl	8006c8c <prvSampleTimeNow>
 80069ce:	61f8      	str	r0, [r7, #28]
                switch( xMessage.xMessageID )
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3b01      	subs	r3, #1
 80069d4:	2b08      	cmp	r3, #8
 80069d6:	f200 808e 	bhi.w	8006af6 <prvProcessReceivedCommands+0x18e>
 80069da:	a201      	add	r2, pc, #4	; (adr r2, 80069e0 <prvProcessReceivedCommands+0x78>)
 80069dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069e0:	08006a05 	.word	0x08006a05
 80069e4:	08006a05 	.word	0x08006a05
 80069e8:	08006a6d 	.word	0x08006a6d
 80069ec:	08006a81 	.word	0x08006a81
 80069f0:	08006acb 	.word	0x08006acb
 80069f4:	08006a05 	.word	0x08006a05
 80069f8:	08006a05 	.word	0x08006a05
 80069fc:	08006a6d 	.word	0x08006a6d
 8006a00:	08006a81 	.word	0x08006a81
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a04:	6a3b      	ldr	r3, [r7, #32]
 8006a06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a0a:	f043 0301 	orr.w	r3, r3, #1
 8006a0e:	b2da      	uxtb	r2, r3
 8006a10:	6a3b      	ldr	r3, [r7, #32]
 8006a12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006a16:	68ba      	ldr	r2, [r7, #8]
 8006a18:	6a3b      	ldr	r3, [r7, #32]
 8006a1a:	699b      	ldr	r3, [r3, #24]
 8006a1c:	18d1      	adds	r1, r2, r3
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	69fa      	ldr	r2, [r7, #28]
 8006a22:	6a38      	ldr	r0, [r7, #32]
 8006a24:	f000 f87a 	bl	8006b1c <prvInsertTimerInActiveList>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d063      	beq.n	8006af6 <prvProcessReceivedCommands+0x18e>
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a2e:	6a3b      	ldr	r3, [r7, #32]
 8006a30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a34:	f003 0304 	and.w	r3, r3, #4
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d009      	beq.n	8006a50 <prvProcessReceivedCommands+0xe8>
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	6a3b      	ldr	r3, [r7, #32]
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	4413      	add	r3, r2
 8006a44:	69fa      	ldr	r2, [r7, #28]
 8006a46:	4619      	mov	r1, r3
 8006a48:	6a38      	ldr	r0, [r7, #32]
 8006a4a:	f000 f8a9 	bl	8006ba0 <prvReloadTimer>
 8006a4e:	e008      	b.n	8006a62 <prvProcessReceivedCommands+0xfa>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a56:	f023 0301 	bic.w	r3, r3, #1
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	6a3b      	ldr	r3, [r7, #32]
 8006a5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a62:	6a3b      	ldr	r3, [r7, #32]
 8006a64:	6a1b      	ldr	r3, [r3, #32]
 8006a66:	6a38      	ldr	r0, [r7, #32]
 8006a68:	4798      	blx	r3
                        break;
 8006a6a:	e044      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006a6c:	6a3b      	ldr	r3, [r7, #32]
 8006a6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a72:	f023 0301 	bic.w	r3, r3, #1
 8006a76:	b2da      	uxtb	r2, r3
 8006a78:	6a3b      	ldr	r3, [r7, #32]
 8006a7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8006a7e:	e03a      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006a86:	f043 0301 	orr.w	r3, r3, #1
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	6a3b      	ldr	r3, [r7, #32]
 8006a8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	6a3b      	ldr	r3, [r7, #32]
 8006a96:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006a98:	6a3b      	ldr	r3, [r7, #32]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10a      	bne.n	8006ab6 <prvProcessReceivedCommands+0x14e>
    __asm volatile
 8006aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aa4:	f383 8811 	msr	BASEPRI, r3
 8006aa8:	f3bf 8f6f 	isb	sy
 8006aac:	f3bf 8f4f 	dsb	sy
 8006ab0:	617b      	str	r3, [r7, #20]
}
 8006ab2:	bf00      	nop
 8006ab4:	e7fe      	b.n	8006ab4 <prvProcessReceivedCommands+0x14c>
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	699a      	ldr	r2, [r3, #24]
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	18d1      	adds	r1, r2, r3
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	69fa      	ldr	r2, [r7, #28]
 8006ac2:	6a38      	ldr	r0, [r7, #32]
 8006ac4:	f000 f82a 	bl	8006b1c <prvInsertTimerInActiveList>
                        break;
 8006ac8:	e015      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ad0:	f003 0302 	and.w	r3, r3, #2
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d103      	bne.n	8006ae0 <prvProcessReceivedCommands+0x178>
                                    vPortFree( pxTimer );
 8006ad8:	6a38      	ldr	r0, [r7, #32]
 8006ada:	f000 fdd3 	bl	8007684 <vPortFree>
 8006ade:	e00a      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006ae0:	6a3b      	ldr	r3, [r7, #32]
 8006ae2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ae6:	f023 0301 	bic.w	r3, r3, #1
 8006aea:	b2da      	uxtb	r2, r3
 8006aec:	6a3b      	ldr	r3, [r7, #32]
 8006aee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8006af2:	e000      	b.n	8006af6 <prvProcessReceivedCommands+0x18e>
            }
 8006af4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006af6:	4b08      	ldr	r3, [pc, #32]	; (8006b18 <prvProcessReceivedCommands+0x1b0>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	1d39      	adds	r1, r7, #4
 8006afc:	2200      	movs	r2, #0
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fa fa49 	bl	8000f96 <xQueueReceive>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	f47f af32 	bne.w	8006970 <prvProcessReceivedCommands+0x8>
    }
 8006b0c:	bf00      	nop
 8006b0e:	bf00      	nop
 8006b10:	3728      	adds	r7, #40	; 0x28
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	24000570 	.word	0x24000570

08006b1c <prvInsertTimerInActiveList>:
    {
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b086      	sub	sp, #24
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
 8006b28:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	617b      	str	r3, [r7, #20]
        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	611a      	str	r2, [r3, #16]
        if( xNextExpiryTime <= xTimeNow )
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d812      	bhi.n	8006b68 <prvInsertTimerInActiveList+0x4c>
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	1ad2      	subs	r2, r2, r3
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	429a      	cmp	r2, r3
 8006b4e:	d302      	bcc.n	8006b56 <prvInsertTimerInActiveList+0x3a>
                xProcessTimerNow = pdTRUE;
 8006b50:	2301      	movs	r3, #1
 8006b52:	617b      	str	r3, [r7, #20]
 8006b54:	e01b      	b.n	8006b8e <prvInsertTimerInActiveList+0x72>
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006b56:	4b10      	ldr	r3, [pc, #64]	; (8006b98 <prvInsertTimerInActiveList+0x7c>)
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	4619      	mov	r1, r3
 8006b60:	4610      	mov	r0, r2
 8006b62:	f7f9 ff48 	bl	80009f6 <vListInsert>
 8006b66:	e012      	b.n	8006b8e <prvInsertTimerInActiveList+0x72>
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d206      	bcs.n	8006b7e <prvInsertTimerInActiveList+0x62>
 8006b70:	68ba      	ldr	r2, [r7, #8]
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d302      	bcc.n	8006b7e <prvInsertTimerInActiveList+0x62>
                xProcessTimerNow = pdTRUE;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	617b      	str	r3, [r7, #20]
 8006b7c:	e007      	b.n	8006b8e <prvInsertTimerInActiveList+0x72>
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006b7e:	4b07      	ldr	r3, [pc, #28]	; (8006b9c <prvInsertTimerInActiveList+0x80>)
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	3304      	adds	r3, #4
 8006b86:	4619      	mov	r1, r3
 8006b88:	4610      	mov	r0, r2
 8006b8a:	f7f9 ff34 	bl	80009f6 <vListInsert>
        return xProcessTimerNow;
 8006b8e:	697b      	ldr	r3, [r7, #20]
    }
 8006b90:	4618      	mov	r0, r3
 8006b92:	3718      	adds	r7, #24
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	2400056c 	.word	0x2400056c
 8006b9c:	24000568 	.word	0x24000568

08006ba0 <prvReloadTimer>:
    {
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	60f8      	str	r0, [r7, #12]
 8006ba8:	60b9      	str	r1, [r7, #8]
 8006baa:	607a      	str	r2, [r7, #4]
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006bac:	e008      	b.n	8006bc0 <prvReloadTimer+0x20>
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	699b      	ldr	r3, [r3, #24]
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	60bb      	str	r3, [r7, #8]
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6a1b      	ldr	r3, [r3, #32]
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	699a      	ldr	r2, [r3, #24]
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	18d1      	adds	r1, r2, r3
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	687a      	ldr	r2, [r7, #4]
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f7ff ffa5 	bl	8006b1c <prvInsertTimerInActiveList>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d1ea      	bne.n	8006bae <prvReloadTimer+0xe>
    }
 8006bd8:	bf00      	nop
 8006bda:	bf00      	nop
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <prvProcessExpiredTimer>:
    {
 8006be2:	b580      	push	{r7, lr}
 8006be4:	b084      	sub	sp, #16
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
 8006bea:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bec:	4b13      	ldr	r3, [pc, #76]	; (8006c3c <prvProcessExpiredTimer+0x5a>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	68db      	ldr	r3, [r3, #12]
 8006bf4:	60fb      	str	r3, [r7, #12]
        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	3304      	adds	r3, #4
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7f9 ff58 	bl	8000ab0 <uxListRemove>
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c06:	f003 0304 	and.w	r3, r3, #4
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d005      	beq.n	8006c1a <prvProcessExpiredTimer+0x38>
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8006c0e:	683a      	ldr	r2, [r7, #0]
 8006c10:	6879      	ldr	r1, [r7, #4]
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f7ff ffc4 	bl	8006ba0 <prvReloadTimer>
 8006c18:	e008      	b.n	8006c2c <prvProcessExpiredTimer+0x4a>
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006c20:	f023 0301 	bic.w	r3, r3, #1
 8006c24:	b2da      	uxtb	r2, r3
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6a1b      	ldr	r3, [r3, #32]
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	4798      	blx	r3
    }
 8006c34:	bf00      	nop
 8006c36:	3710      	adds	r7, #16
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	24000568 	.word	0x24000568

08006c40 <prvSwitchTimerLists>:
    {
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c46:	e009      	b.n	8006c5c <prvSwitchTimerLists+0x1c>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c48:	4b0e      	ldr	r3, [pc, #56]	; (8006c84 <prvSwitchTimerLists+0x44>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68db      	ldr	r3, [r3, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	603b      	str	r3, [r7, #0]
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8006c52:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006c56:	6838      	ldr	r0, [r7, #0]
 8006c58:	f7ff ffc3 	bl	8006be2 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c5c:	4b09      	ldr	r3, [pc, #36]	; (8006c84 <prvSwitchTimerLists+0x44>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d1f0      	bne.n	8006c48 <prvSwitchTimerLists+0x8>
        pxTemp = pxCurrentTimerList;
 8006c66:	4b07      	ldr	r3, [pc, #28]	; (8006c84 <prvSwitchTimerLists+0x44>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006c6c:	4b06      	ldr	r3, [pc, #24]	; (8006c88 <prvSwitchTimerLists+0x48>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a04      	ldr	r2, [pc, #16]	; (8006c84 <prvSwitchTimerLists+0x44>)
 8006c72:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006c74:	4a04      	ldr	r2, [pc, #16]	; (8006c88 <prvSwitchTimerLists+0x48>)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6013      	str	r3, [r2, #0]
    }
 8006c7a:	bf00      	nop
 8006c7c:	3708      	adds	r7, #8
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	24000568 	.word	0x24000568
 8006c88:	2400056c 	.word	0x2400056c

08006c8c <prvSampleTimeNow>:
    {
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
        xTimeNow = xTaskGetTickCount();
 8006c94:	f7fd fa20 	bl	80040d8 <xTaskGetTickCount>
 8006c98:	60f8      	str	r0, [r7, #12]
        if( xTimeNow < xLastTime )
 8006c9a:	4b0b      	ldr	r3, [pc, #44]	; (8006cc8 <prvSampleTimeNow+0x3c>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d205      	bcs.n	8006cb0 <prvSampleTimeNow+0x24>
            prvSwitchTimerLists();
 8006ca4:	f7ff ffcc 	bl	8006c40 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	601a      	str	r2, [r3, #0]
 8006cae:	e002      	b.n	8006cb6 <prvSampleTimeNow+0x2a>
            *pxTimerListsWereSwitched = pdFALSE;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]
        xLastTime = xTimeNow;
 8006cb6:	4a04      	ldr	r2, [pc, #16]	; (8006cc8 <prvSampleTimeNow+0x3c>)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6013      	str	r3, [r2, #0]
        return xTimeNow;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
    }
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	24000578 	.word	0x24000578

08006ccc <prvGetNextExpireTime>:
    {
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006cd4:	4b0e      	ldr	r3, [pc, #56]	; (8006d10 <prvGetNextExpireTime+0x44>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d101      	bne.n	8006ce2 <prvGetNextExpireTime+0x16>
 8006cde:	2201      	movs	r2, #1
 8006ce0:	e000      	b.n	8006ce4 <prvGetNextExpireTime+0x18>
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]
        if( *pxListWasEmpty == pdFALSE )
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d105      	bne.n	8006cfc <prvGetNextExpireTime+0x30>
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cf0:	4b07      	ldr	r3, [pc, #28]	; (8006d10 <prvGetNextExpireTime+0x44>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	60fb      	str	r3, [r7, #12]
 8006cfa:	e001      	b.n	8006d00 <prvGetNextExpireTime+0x34>
            xNextExpireTime = ( TickType_t ) 0U;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60fb      	str	r3, [r7, #12]
        return xNextExpireTime;
 8006d00:	68fb      	ldr	r3, [r7, #12]
    }
 8006d02:	4618      	mov	r0, r3
 8006d04:	3714      	adds	r7, #20
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop
 8006d10:	24000568 	.word	0x24000568

08006d14 <prvProcessTimerOrBlockTask>:
    {
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
        vTaskSuspendAll();
 8006d1e:	f7fd f8b7 	bl	8003e90 <vTaskSuspendAll>
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d22:	f107 0308 	add.w	r3, r7, #8
 8006d26:	4618      	mov	r0, r3
 8006d28:	f7ff ffb0 	bl	8006c8c <prvSampleTimeNow>
 8006d2c:	60f8      	str	r0, [r7, #12]
            if( xTimerListsWereSwitched == pdFALSE )
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d130      	bne.n	8006d96 <prvProcessTimerOrBlockTask+0x82>
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d10a      	bne.n	8006d50 <prvProcessTimerOrBlockTask+0x3c>
 8006d3a:	687a      	ldr	r2, [r7, #4]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d806      	bhi.n	8006d50 <prvProcessTimerOrBlockTask+0x3c>
                    ( void ) xTaskResumeAll();
 8006d42:	f7fd f8b3 	bl	8003eac <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006d46:	68f9      	ldr	r1, [r7, #12]
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f7ff ff4a 	bl	8006be2 <prvProcessExpiredTimer>
    }
 8006d4e:	e024      	b.n	8006d9a <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d008      	beq.n	8006d68 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006d56:	4b13      	ldr	r3, [pc, #76]	; (8006da4 <prvProcessTimerOrBlockTask+0x90>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d101      	bne.n	8006d64 <prvProcessTimerOrBlockTask+0x50>
 8006d60:	2301      	movs	r3, #1
 8006d62:	e000      	b.n	8006d66 <prvProcessTimerOrBlockTask+0x52>
 8006d64:	2300      	movs	r3, #0
 8006d66:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006d68:	4b0f      	ldr	r3, [pc, #60]	; (8006da8 <prvProcessTimerOrBlockTask+0x94>)
 8006d6a:	6818      	ldr	r0, [r3, #0]
 8006d6c:	687a      	ldr	r2, [r7, #4]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	1ad3      	subs	r3, r2, r3
 8006d72:	683a      	ldr	r2, [r7, #0]
 8006d74:	4619      	mov	r1, r3
 8006d76:	f7fb f84b 	bl	8001e10 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8006d7a:	f7fd f897 	bl	8003eac <xTaskResumeAll>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10a      	bne.n	8006d9a <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8006d84:	4b09      	ldr	r3, [pc, #36]	; (8006dac <prvProcessTimerOrBlockTask+0x98>)
 8006d86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d8a:	601a      	str	r2, [r3, #0]
 8006d8c:	f3bf 8f4f 	dsb	sy
 8006d90:	f3bf 8f6f 	isb	sy
    }
 8006d94:	e001      	b.n	8006d9a <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8006d96:	f7fd f889 	bl	8003eac <xTaskResumeAll>
    }
 8006d9a:	bf00      	nop
 8006d9c:	3710      	adds	r7, #16
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	2400056c 	.word	0x2400056c
 8006da8:	24000570 	.word	0x24000570
 8006dac:	e000ed04 	.word	0xe000ed04

08006db0 <prvInitialiseNewTimer>:
    {
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	60b9      	str	r1, [r7, #8]
 8006dba:	607a      	str	r2, [r7, #4]
 8006dbc:	603b      	str	r3, [r7, #0]
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10a      	bne.n	8006dda <prvInitialiseNewTimer+0x2a>
    __asm volatile
 8006dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc8:	f383 8811 	msr	BASEPRI, r3
 8006dcc:	f3bf 8f6f 	isb	sy
 8006dd0:	f3bf 8f4f 	dsb	sy
 8006dd4:	617b      	str	r3, [r7, #20]
}
 8006dd6:	bf00      	nop
 8006dd8:	e7fe      	b.n	8006dd8 <prvInitialiseNewTimer+0x28>
        prvCheckForValidListAndQueue();
 8006dda:	f7ff fd73 	bl	80068c4 <prvCheckForValidListAndQueue>
        pxNewTimer->pcTimerName = pcTimerName;
 8006dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8006de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006de6:	68ba      	ldr	r2, [r7, #8]
 8006de8:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 8006dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dec:	683a      	ldr	r2, [r7, #0]
 8006dee:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	6a3a      	ldr	r2, [r7, #32]
 8006df4:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df8:	3304      	adds	r3, #4
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7f9 fdee 	bl	80009dc <vListInitialiseItem>
        if( uxAutoReload != pdFALSE )
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d008      	beq.n	8006e18 <prvInitialiseNewTimer+0x68>
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8006e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e0c:	f043 0304 	orr.w	r3, r3, #4
 8006e10:	b2da      	uxtb	r2, r3
 8006e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e14:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }
 8006e18:	bf00      	nop
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}

08006e20 <pxPortInitialiseStack>:
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters,
                                     BaseType_t xRunPrivileged )
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	60f8      	str	r0, [r7, #12]
 8006e28:	60b9      	str	r1, [r7, #8]
 8006e2a:	607a      	str	r2, [r7, #4]
 8006e2c:	603b      	str	r3, [r7, #0]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	3b04      	subs	r3, #4
 8006e32:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006e3a:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	3b04      	subs	r3, #4
 8006e40:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	f023 0201 	bic.w	r2, r3, #1
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	3b04      	subs	r3, #4
 8006e50:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = 0;                                                   /* LR */
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	3b14      	subs	r3, #20
 8006e5c:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	3b04      	subs	r3, #4
 8006e68:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f06f 0202 	mvn.w	r2, #2
 8006e70:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 9; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	3b24      	subs	r3, #36	; 0x24
 8006e76:	60fb      	str	r3, [r7, #12]

    if( xRunPrivileged == pdTRUE )
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d103      	bne.n	8006e86 <pxPortInitialiseStack+0x66>
    {
        *pxTopOfStack = portINITIAL_CONTROL_IF_PRIVILEGED;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2202      	movs	r2, #2
 8006e82:	601a      	str	r2, [r3, #0]
 8006e84:	e002      	b.n	8006e8c <pxPortInitialiseStack+0x6c>
    }
    else
    {
        *pxTopOfStack = portINITIAL_CONTROL_IF_UNPRIVILEGED;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2203      	movs	r2, #3
 8006e8a:	601a      	str	r2, [r3, #0]
    }

    return pxTopOfStack;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3714      	adds	r7, #20
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr

08006e9a <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e9a:	b580      	push	{r7, lr}
 8006e9c:	b084      	sub	sp, #16
 8006e9e:	af00      	add	r7, sp, #0
    configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ea0:	4b3d      	ldr	r3, [pc, #244]	; (8006f98 <xPortStartScheduler+0xfe>)
 8006ea2:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	781b      	ldrb	r3, [r3, #0]
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	22ff      	movs	r2, #255	; 0xff
 8006eb0:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006eba:	78fb      	ldrb	r3, [r7, #3]
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ec2:	b2da      	uxtb	r2, r3
 8006ec4:	4b35      	ldr	r3, [pc, #212]	; (8006f9c <xPortStartScheduler+0x102>)
 8006ec6:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ec8:	4b35      	ldr	r3, [pc, #212]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006eca:	2207      	movs	r2, #7
 8006ecc:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ece:	e009      	b.n	8006ee4 <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 8006ed0:	4b33      	ldr	r3, [pc, #204]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	4a32      	ldr	r2, [pc, #200]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006ed8:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006eda:	78fb      	ldrb	r3, [r7, #3]
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	005b      	lsls	r3, r3, #1
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eec:	2b80      	cmp	r3, #128	; 0x80
 8006eee:	d0ef      	beq.n	8006ed0 <xPortStartScheduler+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ef0:	4b2b      	ldr	r3, [pc, #172]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f1c3 0307 	rsb	r3, r3, #7
 8006ef8:	2b04      	cmp	r3, #4
 8006efa:	d00a      	beq.n	8006f12 <xPortStartScheduler+0x78>
    __asm volatile
 8006efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f00:	f383 8811 	msr	BASEPRI, r3
 8006f04:	f3bf 8f6f 	isb	sy
 8006f08:	f3bf 8f4f 	dsb	sy
 8006f0c:	60bb      	str	r3, [r7, #8]
}
 8006f0e:	bf00      	nop
 8006f10:	e7fe      	b.n	8006f10 <xPortStartScheduler+0x76>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f12:	4b23      	ldr	r3, [pc, #140]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	021b      	lsls	r3, r3, #8
 8006f18:	4a21      	ldr	r2, [pc, #132]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006f1a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f1c:	4b20      	ldr	r3, [pc, #128]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f24:	4a1e      	ldr	r2, [pc, #120]	; (8006fa0 <xPortStartScheduler+0x106>)
 8006f26:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	b2da      	uxtb	r2, r3
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	701a      	strb	r2, [r3, #0]
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the same priority as the kernel, and the SVC
     * handler higher priority so it can be used to exit a critical section (where
     * lower priorities are masked). */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8006f30:	4b1c      	ldr	r3, [pc, #112]	; (8006fa4 <xPortStartScheduler+0x10a>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a1b      	ldr	r2, [pc, #108]	; (8006fa4 <xPortStartScheduler+0x10a>)
 8006f36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f3a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8006f3c:	4b19      	ldr	r3, [pc, #100]	; (8006fa4 <xPortStartScheduler+0x10a>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a18      	ldr	r2, [pc, #96]	; (8006fa4 <xPortStartScheduler+0x10a>)
 8006f42:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f46:	6013      	str	r3, [r2, #0]

    /* Configure the regions in the MPU that are common to all tasks. */
    prvSetupMPU();
 8006f48:	f000 f90c 	bl	8007164 <prvSetupMPU>

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8006f4c:	f002 ffac 	bl	8009ea8 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8006f50:	4b15      	ldr	r3, [pc, #84]	; (8006fa8 <xPortStartScheduler+0x10e>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8006f56:	f002 ffcb 	bl	8009ef0 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f5a:	4b14      	ldr	r3, [pc, #80]	; (8006fac <xPortStartScheduler+0x112>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a13      	ldr	r2, [pc, #76]	; (8006fac <xPortStartScheduler+0x112>)
 8006f60:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006f64:	6013      	str	r3, [r2, #0]

    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006f66:	4808      	ldr	r0, [pc, #32]	; (8006f88 <xPortStartScheduler+0xee>)
 8006f68:	6800      	ldr	r0, [r0, #0]
 8006f6a:	6800      	ldr	r0, [r0, #0]
 8006f6c:	f380 8808 	msr	MSP, r0
 8006f70:	f04f 0000 	mov.w	r0, #0
 8006f74:	f380 8814 	msr	CONTROL, r0
 8006f78:	b662      	cpsie	i
 8006f7a:	b661      	cpsie	f
 8006f7c:	f3bf 8f4f 	dsb	sy
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	df00      	svc	0
 8006f86:	bf00      	nop
 8006f88:	e000ed08 	.word	0xe000ed08
        " nop					\n"
        " .ltorg				\n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory" );

    /* Should not get here! */
    return 0;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	e000e400 	.word	0xe000e400
 8006f9c:	2401001d 	.word	0x2401001d
 8006fa0:	24010020 	.word	0x24010020
 8006fa4:	e000ed20 	.word	0xe000ed20
 8006fa8:	24008014 	.word	0x24008014
 8006fac:	e000ef34 	.word	0xe000ef34

08006fb0 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
    /* Not implemented in ports where there is nothing to return to.
     * Artificially force an assert. */
    configASSERT( uxCriticalNesting == 1000UL );
 8006fb6:	4b0b      	ldr	r3, [pc, #44]	; (8006fe4 <vPortEndScheduler+0x34>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fbe:	d00a      	beq.n	8006fd6 <vPortEndScheduler+0x26>
    __asm volatile
 8006fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fc4:	f383 8811 	msr	BASEPRI, r3
 8006fc8:	f3bf 8f6f 	isb	sy
 8006fcc:	f3bf 8f4f 	dsb	sy
 8006fd0:	607b      	str	r3, [r7, #4]
}
 8006fd2:	bf00      	nop
 8006fd4:	e7fe      	b.n	8006fd4 <vPortEndScheduler+0x24>
}
 8006fd6:	bf00      	nop
 8006fd8:	370c      	adds	r7, #12
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	24008014 	.word	0x24008014

08006fe8 <vPortStoreTaskMPUSettings>:

void vPortStoreTaskMPUSettings( xMPU_SETTINGS * xMPUSettings,
                                const struct xMEMORY_REGION * const xRegions,
                                StackType_t * pxBottomOfStack,
                                uint32_t ulStackDepth )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
 8006ff4:	603b      	str	r3, [r7, #0]
    #endif /* if defined( __ARMCC_VERSION ) */

    int32_t lIndex;
    uint32_t ul;

    if( xRegions == NULL )
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d137      	bne.n	800706c <vPortStoreTaskMPUSettings+0x84>
    {
        /* No MPU regions are specified so allow access to all RAM. */
        xMPUSettings->xRegion[ 0 ].ulRegionBaseAddress =
            ( ( uint32_t ) __SRAM_segment_start__ ) | /* Base address. */
 8006ffc:	4b53      	ldr	r3, [pc, #332]	; (800714c <vPortStoreTaskMPUSettings+0x164>)
            ( portMPU_REGION_VALID ) |
 8006ffe:	f043 0214 	orr.w	r2, r3, #20
        xMPUSettings->xRegion[ 0 ].ulRegionBaseAddress =
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	601a      	str	r2, [r3, #0]
            ( portSTACK_REGION );

        xMPUSettings->xRegion[ 0 ].ulRegionAttribute =
            ( portMPU_REGION_READ_WRITE ) |
            ( ( configTEX_S_C_B_SRAM & portMPU_RASR_TEX_S_C_B_MASK ) << portMPU_RASR_TEX_S_C_B_LOCATION ) |
            ( prvGetMPURegionSizeSetting( ( uint32_t ) __SRAM_segment_end__ - ( uint32_t ) __SRAM_segment_start__ ) ) |
 8007006:	4a52      	ldr	r2, [pc, #328]	; (8007150 <vPortStoreTaskMPUSettings+0x168>)
 8007008:	4b50      	ldr	r3, [pc, #320]	; (800714c <vPortStoreTaskMPUSettings+0x164>)
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	4618      	mov	r0, r3
 800700e:	f000 f92d 	bl	800726c <prvGetMPURegionSizeSetting>
 8007012:	4602      	mov	r2, r0
 8007014:	4b4f      	ldr	r3, [pc, #316]	; (8007154 <vPortStoreTaskMPUSettings+0x16c>)
 8007016:	4313      	orrs	r3, r2
        xMPUSettings->xRegion[ 0 ].ulRegionAttribute =
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	6053      	str	r3, [r2, #4]
            ( portMPU_REGION_ENABLE );

        /* Re-instate the privileged only RAM region as xRegion[ 0 ] will have
         * just removed the privileged only parameters. */
        xMPUSettings->xRegion[ 1 ].ulRegionBaseAddress =
            ( ( uint32_t ) __privileged_data_start__ ) | /* Base address. */
 800701c:	4b4e      	ldr	r3, [pc, #312]	; (8007158 <vPortStoreTaskMPUSettings+0x170>)
            ( portMPU_REGION_VALID ) |
 800701e:	f043 0215 	orr.w	r2, r3, #21
        xMPUSettings->xRegion[ 1 ].ulRegionBaseAddress =
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	609a      	str	r2, [r3, #8]
            ( portSTACK_REGION + 1 );

        xMPUSettings->xRegion[ 1 ].ulRegionAttribute =
            ( portMPU_REGION_PRIVILEGED_READ_WRITE ) |
            ( ( configTEX_S_C_B_SRAM & portMPU_RASR_TEX_S_C_B_MASK ) << portMPU_RASR_TEX_S_C_B_LOCATION ) |
            prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_data_end__ - ( uint32_t ) __privileged_data_start__ ) |
 8007026:	4a4d      	ldr	r2, [pc, #308]	; (800715c <vPortStoreTaskMPUSettings+0x174>)
 8007028:	4b4b      	ldr	r3, [pc, #300]	; (8007158 <vPortStoreTaskMPUSettings+0x170>)
 800702a:	1ad3      	subs	r3, r2, r3
 800702c:	4618      	mov	r0, r3
 800702e:	f000 f91d 	bl	800726c <prvGetMPURegionSizeSetting>
 8007032:	4602      	mov	r2, r0
 8007034:	4b4a      	ldr	r3, [pc, #296]	; (8007160 <vPortStoreTaskMPUSettings+0x178>)
 8007036:	4313      	orrs	r3, r2
        xMPUSettings->xRegion[ 1 ].ulRegionAttribute =
 8007038:	68fa      	ldr	r2, [r7, #12]
 800703a:	60d3      	str	r3, [r2, #12]
            ( portMPU_REGION_ENABLE );

        /* Invalidate all other regions. */
        for( ul = 2; ul <= portNUM_CONFIGURABLE_REGIONS; ul++ )
 800703c:	2302      	movs	r3, #2
 800703e:	613b      	str	r3, [r7, #16]
 8007040:	e010      	b.n	8007064 <vPortStoreTaskMPUSettings+0x7c>
        {
            xMPUSettings->xRegion[ ul ].ulRegionBaseAddress = ( portSTACK_REGION + ul ) | portMPU_REGION_VALID;
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	3304      	adds	r3, #4
 8007046:	f043 0110 	orr.w	r1, r3, #16
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	693a      	ldr	r2, [r7, #16]
 800704e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
            xMPUSettings->xRegion[ ul ].ulRegionAttribute = 0UL;
 8007052:	68fa      	ldr	r2, [r7, #12]
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	00db      	lsls	r3, r3, #3
 8007058:	4413      	add	r3, r2
 800705a:	2200      	movs	r2, #0
 800705c:	605a      	str	r2, [r3, #4]
        for( ul = 2; ul <= portNUM_CONFIGURABLE_REGIONS; ul++ )
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	3301      	adds	r3, #1
 8007062:	613b      	str	r3, [r7, #16]
 8007064:	693b      	ldr	r3, [r7, #16]
 8007066:	2b0b      	cmp	r3, #11
 8007068:	d9eb      	bls.n	8007042 <vPortStoreTaskMPUSettings+0x5a>
            }

            lIndex++;
        }
    }
}
 800706a:	e06a      	b.n	8007142 <vPortStoreTaskMPUSettings+0x15a>
        if( ulStackDepth > 0 )
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00e      	beq.n	8007090 <vPortStoreTaskMPUSettings+0xa8>
                ( ( uint32_t ) pxBottomOfStack ) |
 8007072:	687b      	ldr	r3, [r7, #4]
                ( portMPU_REGION_VALID ) |
 8007074:	f043 0214 	orr.w	r2, r3, #20
            xMPUSettings->xRegion[ 0 ].ulRegionBaseAddress =
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	601a      	str	r2, [r3, #0]
                ( prvGetMPURegionSizeSetting( ulStackDepth * ( uint32_t ) sizeof( StackType_t ) ) ) |
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4618      	mov	r0, r3
 8007082:	f000 f8f3 	bl	800726c <prvGetMPURegionSizeSetting>
 8007086:	4602      	mov	r2, r0
                ( ( configTEX_S_C_B_SRAM & portMPU_RASR_TEX_S_C_B_MASK ) << portMPU_RASR_TEX_S_C_B_LOCATION ) |
 8007088:	4b32      	ldr	r3, [pc, #200]	; (8007154 <vPortStoreTaskMPUSettings+0x16c>)
 800708a:	4313      	orrs	r3, r2
            xMPUSettings->xRegion[ 0 ].ulRegionAttribute =
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	6053      	str	r3, [r2, #4]
        lIndex = 0;
 8007090:	2300      	movs	r3, #0
 8007092:	617b      	str	r3, [r7, #20]
        for( ul = 1; ul <= portNUM_CONFIGURABLE_REGIONS; ul++ )
 8007094:	2301      	movs	r3, #1
 8007096:	613b      	str	r3, [r7, #16]
 8007098:	e050      	b.n	800713c <vPortStoreTaskMPUSettings+0x154>
            if( ( xRegions[ lIndex ] ).ulLengthInBytes > 0UL )
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	4613      	mov	r3, r2
 800709e:	005b      	lsls	r3, r3, #1
 80070a0:	4413      	add	r3, r2
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	461a      	mov	r2, r3
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	4413      	add	r3, r2
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d031      	beq.n	8007114 <vPortStoreTaskMPUSettings+0x12c>
                    ( ( uint32_t ) xRegions[ lIndex ].pvBaseAddress ) |
 80070b0:	697a      	ldr	r2, [r7, #20]
 80070b2:	4613      	mov	r3, r2
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	4413      	add	r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	461a      	mov	r2, r3
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	4413      	add	r3, r2
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	461a      	mov	r2, r3
                    ( portSTACK_REGION + ul ); /* Region number. */
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	3304      	adds	r3, #4
                    ( portMPU_REGION_VALID ) |
 80070c8:	4313      	orrs	r3, r2
 80070ca:	f043 0110 	orr.w	r1, r3, #16
                xMPUSettings->xRegion[ ul ].ulRegionBaseAddress =
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
                    ( prvGetMPURegionSizeSetting( xRegions[ lIndex ].ulLengthInBytes ) ) |
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	4613      	mov	r3, r2
 80070da:	005b      	lsls	r3, r3, #1
 80070dc:	4413      	add	r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	461a      	mov	r2, r3
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	4413      	add	r3, r2
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	4618      	mov	r0, r3
 80070ea:	f000 f8bf 	bl	800726c <prvGetMPURegionSizeSetting>
 80070ee:	4601      	mov	r1, r0
                    ( xRegions[ lIndex ].ulParameters ) |
 80070f0:	697a      	ldr	r2, [r7, #20]
 80070f2:	4613      	mov	r3, r2
 80070f4:	005b      	lsls	r3, r3, #1
 80070f6:	4413      	add	r3, r2
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	461a      	mov	r2, r3
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	4413      	add	r3, r2
 8007100:	689b      	ldr	r3, [r3, #8]
                    ( prvGetMPURegionSizeSetting( xRegions[ lIndex ].ulLengthInBytes ) ) |
 8007102:	430b      	orrs	r3, r1
                    ( xRegions[ lIndex ].ulParameters ) |
 8007104:	f043 0201 	orr.w	r2, r3, #1
                xMPUSettings->xRegion[ ul ].ulRegionAttribute =
 8007108:	68f9      	ldr	r1, [r7, #12]
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	00db      	lsls	r3, r3, #3
 800710e:	440b      	add	r3, r1
 8007110:	605a      	str	r2, [r3, #4]
 8007112:	e00d      	b.n	8007130 <vPortStoreTaskMPUSettings+0x148>
                xMPUSettings->xRegion[ ul ].ulRegionBaseAddress = ( portSTACK_REGION + ul ) | portMPU_REGION_VALID;
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	3304      	adds	r3, #4
 8007118:	f043 0110 	orr.w	r1, r3, #16
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
                xMPUSettings->xRegion[ ul ].ulRegionAttribute = 0UL;
 8007124:	68fa      	ldr	r2, [r7, #12]
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	00db      	lsls	r3, r3, #3
 800712a:	4413      	add	r3, r2
 800712c:	2200      	movs	r2, #0
 800712e:	605a      	str	r2, [r3, #4]
            lIndex++;
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	3301      	adds	r3, #1
 8007134:	617b      	str	r3, [r7, #20]
        for( ul = 1; ul <= portNUM_CONFIGURABLE_REGIONS; ul++ )
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	3301      	adds	r3, #1
 800713a:	613b      	str	r3, [r7, #16]
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	2b0b      	cmp	r3, #11
 8007140:	d9ab      	bls.n	800709a <vPortStoreTaskMPUSettings+0xb2>
}
 8007142:	bf00      	nop
 8007144:	3718      	adds	r7, #24
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	24000000 	.word	0x24000000
 8007150:	24080000 	.word	0x24080000
 8007154:	03030001 	.word	0x03030001
 8007158:	24000000 	.word	0x24000000
 800715c:	24008000 	.word	0x24008000
 8007160:	01030001 	.word	0x01030001

08007164 <prvSetupMPU>:
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b082      	sub	sp, #8
 8007168:	af00      	add	r7, sp, #0
    configASSERT( portMPU_TYPE_REG == portEXPECTED_MPU_TYPE_VALUE );
 800716a:	4b30      	ldr	r3, [pc, #192]	; (800722c <prvSetupMPU+0xc8>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007172:	d00a      	beq.n	800718a <prvSetupMPU+0x26>
    __asm volatile
 8007174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007178:	f383 8811 	msr	BASEPRI, r3
 800717c:	f3bf 8f6f 	isb	sy
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	607b      	str	r3, [r7, #4]
}
 8007186:	bf00      	nop
 8007188:	e7fe      	b.n	8007188 <prvSetupMPU+0x24>
    if( portMPU_TYPE_REG == portEXPECTED_MPU_TYPE_VALUE )
 800718a:	4b28      	ldr	r3, [pc, #160]	; (800722c <prvSetupMPU+0xc8>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007192:	d147      	bne.n	8007224 <prvSetupMPU+0xc0>
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __FLASH_segment_start__ ) | /* Base address. */
 8007194:	4b26      	ldr	r3, [pc, #152]	; (8007230 <prvSetupMPU+0xcc>)
 8007196:	4a27      	ldr	r2, [pc, #156]	; (8007234 <prvSetupMPU+0xd0>)
                                          ( portMPU_REGION_VALID ) |
 8007198:	f043 0310 	orr.w	r3, r3, #16
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __FLASH_segment_start__ ) | /* Base address. */
 800719c:	6013      	str	r3, [r2, #0]
                                       ( prvGetMPURegionSizeSetting( ( uint32_t ) __FLASH_segment_end__ - ( uint32_t ) __FLASH_segment_start__ ) ) |
 800719e:	4a26      	ldr	r2, [pc, #152]	; (8007238 <prvSetupMPU+0xd4>)
 80071a0:	4b23      	ldr	r3, [pc, #140]	; (8007230 <prvSetupMPU+0xcc>)
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	4618      	mov	r0, r3
 80071a6:	f000 f861 	bl	800726c <prvGetMPURegionSizeSetting>
 80071aa:	4602      	mov	r2, r0
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_READ_ONLY ) |
 80071ac:	4923      	ldr	r1, [pc, #140]	; (800723c <prvSetupMPU+0xd8>)
                                       ( prvGetMPURegionSizeSetting( ( uint32_t ) __FLASH_segment_end__ - ( uint32_t ) __FLASH_segment_start__ ) ) |
 80071ae:	4b24      	ldr	r3, [pc, #144]	; (8007240 <prvSetupMPU+0xdc>)
 80071b0:	4313      	orrs	r3, r2
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_READ_ONLY ) |
 80071b2:	600b      	str	r3, [r1, #0]
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __privileged_functions_start__ ) | /* Base address. */
 80071b4:	4b23      	ldr	r3, [pc, #140]	; (8007244 <prvSetupMPU+0xe0>)
 80071b6:	4a1f      	ldr	r2, [pc, #124]	; (8007234 <prvSetupMPU+0xd0>)
                                          ( portMPU_REGION_VALID ) |
 80071b8:	f043 0311 	orr.w	r3, r3, #17
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __privileged_functions_start__ ) | /* Base address. */
 80071bc:	6013      	str	r3, [r2, #0]
                                       ( prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_functions_end__ - ( uint32_t ) __privileged_functions_start__ ) ) |
 80071be:	4a22      	ldr	r2, [pc, #136]	; (8007248 <prvSetupMPU+0xe4>)
 80071c0:	4b20      	ldr	r3, [pc, #128]	; (8007244 <prvSetupMPU+0xe0>)
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	4618      	mov	r0, r3
 80071c6:	f000 f851 	bl	800726c <prvGetMPURegionSizeSetting>
 80071ca:	4602      	mov	r2, r0
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_PRIVILEGED_READ_ONLY ) |
 80071cc:	491b      	ldr	r1, [pc, #108]	; (800723c <prvSetupMPU+0xd8>)
                                       ( prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_functions_end__ - ( uint32_t ) __privileged_functions_start__ ) ) |
 80071ce:	4b1f      	ldr	r3, [pc, #124]	; (800724c <prvSetupMPU+0xe8>)
 80071d0:	4313      	orrs	r3, r2
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_PRIVILEGED_READ_ONLY ) |
 80071d2:	600b      	str	r3, [r1, #0]
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __privileged_data_start__ ) | /* Base address. */
 80071d4:	4b1e      	ldr	r3, [pc, #120]	; (8007250 <prvSetupMPU+0xec>)
 80071d6:	4a17      	ldr	r2, [pc, #92]	; (8007234 <prvSetupMPU+0xd0>)
                                          ( portMPU_REGION_VALID ) |
 80071d8:	f043 0312 	orr.w	r3, r3, #18
        portMPU_REGION_BASE_ADDRESS_REG = ( ( uint32_t ) __privileged_data_start__ ) | /* Base address. */
 80071dc:	6013      	str	r3, [r2, #0]
                                       prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_data_end__ - ( uint32_t ) __privileged_data_start__ ) |
 80071de:	4a1d      	ldr	r2, [pc, #116]	; (8007254 <prvSetupMPU+0xf0>)
 80071e0:	4b1b      	ldr	r3, [pc, #108]	; (8007250 <prvSetupMPU+0xec>)
 80071e2:	1ad3      	subs	r3, r2, r3
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 f841 	bl	800726c <prvGetMPURegionSizeSetting>
 80071ea:	4602      	mov	r2, r0
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_PRIVILEGED_READ_WRITE ) |
 80071ec:	4913      	ldr	r1, [pc, #76]	; (800723c <prvSetupMPU+0xd8>)
                                       prvGetMPURegionSizeSetting( ( uint32_t ) __privileged_data_end__ - ( uint32_t ) __privileged_data_start__ ) |
 80071ee:	4b1a      	ldr	r3, [pc, #104]	; (8007258 <prvSetupMPU+0xf4>)
 80071f0:	4313      	orrs	r3, r2
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_PRIVILEGED_READ_WRITE ) |
 80071f2:	600b      	str	r3, [r1, #0]
        portMPU_REGION_BASE_ADDRESS_REG = ( portPERIPHERALS_START_ADDRESS ) |
 80071f4:	4b0f      	ldr	r3, [pc, #60]	; (8007234 <prvSetupMPU+0xd0>)
 80071f6:	4a19      	ldr	r2, [pc, #100]	; (800725c <prvSetupMPU+0xf8>)
 80071f8:	601a      	str	r2, [r3, #0]
                                       ( prvGetMPURegionSizeSetting( portPERIPHERALS_END_ADDRESS - portPERIPHERALS_START_ADDRESS ) ) |
 80071fa:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
 80071fe:	f000 f835 	bl	800726c <prvGetMPURegionSizeSetting>
 8007202:	4602      	mov	r2, r0
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_READ_WRITE | portMPU_REGION_EXECUTE_NEVER ) |
 8007204:	490d      	ldr	r1, [pc, #52]	; (800723c <prvSetupMPU+0xd8>)
                                       ( prvGetMPURegionSizeSetting( portPERIPHERALS_END_ADDRESS - portPERIPHERALS_START_ADDRESS ) ) |
 8007206:	4b16      	ldr	r3, [pc, #88]	; (8007260 <prvSetupMPU+0xfc>)
 8007208:	4313      	orrs	r3, r2
        portMPU_REGION_ATTRIBUTE_REG = ( portMPU_REGION_READ_WRITE | portMPU_REGION_EXECUTE_NEVER ) |
 800720a:	600b      	str	r3, [r1, #0]
        portNVIC_SYS_CTRL_STATE_REG |= portNVIC_MEM_FAULT_ENABLE;
 800720c:	4b15      	ldr	r3, [pc, #84]	; (8007264 <prvSetupMPU+0x100>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a14      	ldr	r2, [pc, #80]	; (8007264 <prvSetupMPU+0x100>)
 8007212:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007216:	6013      	str	r3, [r2, #0]
        portMPU_CTRL_REG |= ( portMPU_ENABLE | portMPU_BACKGROUND_ENABLE );
 8007218:	4b13      	ldr	r3, [pc, #76]	; (8007268 <prvSetupMPU+0x104>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a12      	ldr	r2, [pc, #72]	; (8007268 <prvSetupMPU+0x104>)
 800721e:	f043 0305 	orr.w	r3, r3, #5
 8007222:	6013      	str	r3, [r2, #0]
}
 8007224:	bf00      	nop
 8007226:	3708      	adds	r7, #8
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	e000ed90 	.word	0xe000ed90
 8007230:	08000000 	.word	0x08000000
 8007234:	e000ed9c 	.word	0xe000ed9c
 8007238:	08100000 	.word	0x08100000
 800723c:	e000eda0 	.word	0xe000eda0
 8007240:	06070001 	.word	0x06070001
 8007244:	08000000 	.word	0x08000000
 8007248:	08008000 	.word	0x08008000
 800724c:	05070001 	.word	0x05070001
 8007250:	24000000 	.word	0x24000000
 8007254:	24008000 	.word	0x24008000
 8007258:	01030001 	.word	0x01030001
 800725c:	40000013 	.word	0x40000013
 8007260:	13000001 	.word	0x13000001
 8007264:	e000ed24 	.word	0xe000ed24
 8007268:	e000ed94 	.word	0xe000ed94

0800726c <prvGetMPURegionSizeSetting>:
{
 800726c:	b480      	push	{r7}
 800726e:	b085      	sub	sp, #20
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
    uint32_t ulRegionSize, ulReturnValue = 4;
 8007274:	2304      	movs	r3, #4
 8007276:	60bb      	str	r3, [r7, #8]
    for( ulRegionSize = 32UL; ulReturnValue < 31UL; ( ulRegionSize <<= 1UL ) )
 8007278:	2320      	movs	r3, #32
 800727a:	60fb      	str	r3, [r7, #12]
 800727c:	e009      	b.n	8007292 <prvGetMPURegionSizeSetting+0x26>
        if( ulActualSizeInBytes <= ulRegionSize )
 800727e:	687a      	ldr	r2, [r7, #4]
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	429a      	cmp	r2, r3
 8007284:	d909      	bls.n	800729a <prvGetMPURegionSizeSetting+0x2e>
            ulReturnValue++;
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	3301      	adds	r3, #1
 800728a:	60bb      	str	r3, [r7, #8]
    for( ulRegionSize = 32UL; ulReturnValue < 31UL; ( ulRegionSize <<= 1UL ) )
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	005b      	lsls	r3, r3, #1
 8007290:	60fb      	str	r3, [r7, #12]
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	2b1e      	cmp	r3, #30
 8007296:	d9f2      	bls.n	800727e <prvGetMPURegionSizeSetting+0x12>
 8007298:	e000      	b.n	800729c <prvGetMPURegionSizeSetting+0x30>
            break;
 800729a:	bf00      	nop
    return( ulReturnValue << 1UL );
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	005b      	lsls	r3, r3, #1
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3714      	adds	r7, #20
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <PendSV_Handler>:
    __asm volatile
 80072ac:	f3ef 8009 	mrs	r0, PSP
 80072b0:	f3bf 8f6f 	isb	sy
 80072b4:	4b26      	ldr	r3, [pc, #152]	; (8007350 <pxCurrentTCBConst>)
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	f01e 0f10 	tst.w	lr, #16
 80072bc:	bf08      	it	eq
 80072be:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80072c2:	f3ef 8114 	mrs	r1, CONTROL
 80072c6:	e920 4ff2 	stmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072ca:	6010      	str	r0, [r2, #0]
 80072cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80072d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80072d4:	f380 8811 	msr	BASEPRI, r0
 80072d8:	f3bf 8f4f 	dsb	sy
 80072dc:	f3bf 8f6f 	isb	sy
 80072e0:	f7fe f9aa 	bl	8005638 <vTaskSwitchContext>
 80072e4:	f04f 0000 	mov.w	r0, #0
 80072e8:	f380 8811 	msr	BASEPRI, r0
 80072ec:	bc09      	pop	{r0, r3}
 80072ee:	6819      	ldr	r1, [r3, #0]
 80072f0:	6808      	ldr	r0, [r1, #0]
 80072f2:	f101 0104 	add.w	r1, r1, #4
 80072f6:	f3bf 8f5f 	dmb	sy
 80072fa:	4a6d      	ldr	r2, [pc, #436]	; (80074b0 <prvSVCHandler+0x8a>)
 80072fc:	6813      	ldr	r3, [r2, #0]
 80072fe:	f023 0301 	bic.w	r3, r3, #1
 8007302:	6013      	str	r3, [r2, #0]
 8007304:	4a6b      	ldr	r2, [pc, #428]	; (80074b4 <prvSVCHandler+0x8e>)
 8007306:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800730a:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 800730e:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007312:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007316:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800731a:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 800731e:	4a64      	ldr	r2, [pc, #400]	; (80074b0 <prvSVCHandler+0x8a>)
 8007320:	6813      	ldr	r3, [r2, #0]
 8007322:	f043 0301 	orr.w	r3, r3, #1
 8007326:	6013      	str	r3, [r2, #0]
 8007328:	f3bf 8f4f 	dsb	sy
 800732c:	e8b0 4ff8 	ldmia.w	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007330:	f383 8814 	msr	CONTROL, r3
 8007334:	f01e 0f10 	tst.w	lr, #16
 8007338:	bf08      	it	eq
 800733a:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800733e:	f380 8809 	msr	PSP, r0
 8007342:	4770      	bx	lr
 8007344:	f3af 8000 	nop.w
 8007348:	f3af 8000 	nop.w
 800734c:	f3af 8000 	nop.w

08007350 <pxCurrentTCBConst>:
 8007350:	24000040 	.word	0x24000040
}
 8007354:	bf00      	nop

08007356 <SysTick_Handler>:
{
 8007356:	b580      	push	{r7, lr}
 8007358:	b084      	sub	sp, #16
 800735a:	af00      	add	r7, sp, #0
    __asm volatile
 800735c:	f3ef 8211 	mrs	r2, BASEPRI
 8007360:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	60ba      	str	r2, [r7, #8]
 8007372:	607b      	str	r3, [r7, #4]
    return ulOriginalBASEPRI;
 8007374:	68bb      	ldr	r3, [r7, #8]
    ulDummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8007376:	60fb      	str	r3, [r7, #12]
        if( xTaskIncrementTick() != pdFALSE )
 8007378:	f7fd fd9c 	bl	8004eb4 <xTaskIncrementTick>
 800737c:	4603      	mov	r3, r0
 800737e:	2b00      	cmp	r3, #0
 8007380:	d003      	beq.n	800738a <SysTick_Handler+0x34>
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007382:	4b07      	ldr	r3, [pc, #28]	; (80073a0 <SysTick_Handler+0x4a>)
 8007384:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007388:	601a      	str	r2, [r3, #0]
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	603b      	str	r3, [r7, #0]
    __asm volatile
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	f383 8811 	msr	BASEPRI, r3
}
 8007394:	bf00      	nop
}
 8007396:	bf00      	nop
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	e000ed04 	.word	0xe000ed04

080073a4 <SVC_Handler>:
    __asm volatile
 80073a4:	f01e 0f04 	tst.w	lr, #4
 80073a8:	bf0c      	ite	eq
 80073aa:	f3ef 8008 	mrseq	r0, MSP
 80073ae:	f3ef 8009 	mrsne	r0, PSP
 80073b2:	e038      	b.n	8007426 <prvSVCHandler>
}
 80073b4:	bf00      	nop

080073b6 <prvRestoreContextOfFirstTask>:
    __asm volatile
 80073b6:	4840      	ldr	r0, [pc, #256]	; (80074b8 <prvSVCHandler+0x92>)
 80073b8:	6800      	ldr	r0, [r0, #0]
 80073ba:	6800      	ldr	r0, [r0, #0]
 80073bc:	f380 8808 	msr	MSP, r0
 80073c0:	4b17      	ldr	r3, [pc, #92]	; (8007420 <pxCurrentTCBConst2>)
 80073c2:	6819      	ldr	r1, [r3, #0]
 80073c4:	6808      	ldr	r0, [r1, #0]
 80073c6:	f101 0104 	add.w	r1, r1, #4
 80073ca:	f3bf 8f5f 	dmb	sy
 80073ce:	4a38      	ldr	r2, [pc, #224]	; (80074b0 <prvSVCHandler+0x8a>)
 80073d0:	6813      	ldr	r3, [r2, #0]
 80073d2:	f023 0301 	bic.w	r3, r3, #1
 80073d6:	6013      	str	r3, [r2, #0]
 80073d8:	4a36      	ldr	r2, [pc, #216]	; (80074b4 <prvSVCHandler+0x8e>)
 80073da:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073de:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073e2:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073e6:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073ea:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073ee:	e882 0ff0 	stmia.w	r2, {r4, r5, r6, r7, r8, r9, sl, fp}
 80073f2:	4a2f      	ldr	r2, [pc, #188]	; (80074b0 <prvSVCHandler+0x8a>)
 80073f4:	6813      	ldr	r3, [r2, #0]
 80073f6:	f043 0301 	orr.w	r3, r3, #1
 80073fa:	6013      	str	r3, [r2, #0]
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	e8b0 4ff8 	ldmia.w	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007404:	f383 8814 	msr	CONTROL, r3
 8007408:	f380 8809 	msr	PSP, r0
 800740c:	f04f 0000 	mov.w	r0, #0
 8007410:	f380 8811 	msr	BASEPRI, r0
 8007414:	4770      	bx	lr
 8007416:	bf00      	nop
 8007418:	f3af 8000 	nop.w
 800741c:	f3af 8000 	nop.w

08007420 <pxCurrentTCBConst2>:
 8007420:	24000040 	.word	0x24000040
}
 8007424:	bf00      	nop

08007426 <prvSVCHandler>:
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b084      	sub	sp, #16
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
    ulPC = pulParam[ portOFFSET_TO_PC ];
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	699b      	ldr	r3, [r3, #24]
 8007432:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	3b02      	subs	r3, #2
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	72fb      	strb	r3, [r7, #11]
    switch( ucSVCNumber )
 800743c:	7afb      	ldrb	r3, [r7, #11]
 800743e:	2b02      	cmp	r3, #2
 8007440:	d018      	beq.n	8007474 <prvSVCHandler+0x4e>
 8007442:	2b02      	cmp	r3, #2
 8007444:	dc25      	bgt.n	8007492 <prvSVCHandler+0x6c>
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <prvSVCHandler+0x2a>
 800744a:	2b01      	cmp	r3, #1
 800744c:	d009      	beq.n	8007462 <prvSVCHandler+0x3c>
                    break;
 800744e:	e020      	b.n	8007492 <prvSVCHandler+0x6c>
            portNVIC_SHPR2_REG |= portNVIC_SVC_PRI;
 8007450:	4b13      	ldr	r3, [pc, #76]	; (80074a0 <prvSVCHandler+0x7a>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a12      	ldr	r2, [pc, #72]	; (80074a0 <prvSVCHandler+0x7a>)
 8007456:	f043 439e 	orr.w	r3, r3, #1325400064	; 0x4f000000
 800745a:	6013      	str	r3, [r2, #0]
            prvRestoreContextOfFirstTask();
 800745c:	f7ff ffab 	bl	80073b6 <prvRestoreContextOfFirstTask>
            break;
 8007460:	e01a      	b.n	8007498 <prvSVCHandler+0x72>
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007462:	4b10      	ldr	r3, [pc, #64]	; (80074a4 <prvSVCHandler+0x7e>)
 8007464:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007468:	601a      	str	r2, [r3, #0]
            __asm volatile ( "dsb" ::: "memory" );
 800746a:	f3bf 8f4f 	dsb	sy
            __asm volatile ( "isb" );
 800746e:	f3bf 8f6f 	isb	sy
            break;
 8007472:	e011      	b.n	8007498 <prvSVCHandler+0x72>
                    if( ( ulPC >= ( uint32_t ) __syscalls_flash_start__ ) &&
 8007474:	4a0c      	ldr	r2, [pc, #48]	; (80074a8 <prvSVCHandler+0x82>)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	4293      	cmp	r3, r2
 800747a:	d30c      	bcc.n	8007496 <prvSVCHandler+0x70>
                        ( ulPC <= ( uint32_t ) __syscalls_flash_end__ ) )
 800747c:	4a0b      	ldr	r2, [pc, #44]	; (80074ac <prvSVCHandler+0x86>)
                    if( ( ulPC >= ( uint32_t ) __syscalls_flash_start__ ) &&
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	4293      	cmp	r3, r2
 8007482:	d808      	bhi.n	8007496 <prvSVCHandler+0x70>
                        __asm volatile
 8007484:	f3ef 8114 	mrs	r1, CONTROL
 8007488:	f021 0101 	bic.w	r1, r1, #1
 800748c:	f381 8814 	msr	CONTROL, r1
                    break;
 8007490:	e001      	b.n	8007496 <prvSVCHandler+0x70>
                    break;
 8007492:	bf00      	nop
 8007494:	e000      	b.n	8007498 <prvSVCHandler+0x72>
                    break;
 8007496:	bf00      	nop
}
 8007498:	bf00      	nop
 800749a:	3710      	adds	r7, #16
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	e000ed1c 	.word	0xe000ed1c
 80074a4:	e000ed04 	.word	0xe000ed04
 80074a8:	08008000 	.word	0x08008000
 80074ac:	08008e36 	.word	0x08008e36
 80074b0:	e000ed94 	.word	0xe000ed94
 80074b4:	e000ed9c 	.word	0xe000ed9c
 80074b8:	e000ed08 	.word	0xe000ed08

080074bc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	; 0x28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80074c4:	2300      	movs	r3, #0
 80074c6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80074c8:	f7fc fce2 	bl	8003e90 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80074cc:	4b67      	ldr	r3, [pc, #412]	; (800766c <pvPortMalloc+0x1b0>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d101      	bne.n	80074d8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80074d4:	f000 f9b0 	bl	8007838 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80074d8:	4b65      	ldr	r3, [pc, #404]	; (8007670 <pvPortMalloc+0x1b4>)
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4013      	ands	r3, r2
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	f040 80a7 	bne.w	8007634 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d02d      	beq.n	8007548 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80074ec:	2208      	movs	r2, #8
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 80074f2:	687a      	ldr	r2, [r7, #4]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d227      	bcs.n	8007548 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80074f8:	2208      	movs	r2, #8
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4413      	add	r3, r2
 80074fe:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f003 0307 	and.w	r3, r3, #7
 8007506:	2b00      	cmp	r3, #0
 8007508:	d021      	beq.n	800754e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f023 0307 	bic.w	r3, r3, #7
 8007510:	3308      	adds	r3, #8
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	429a      	cmp	r2, r3
 8007516:	d214      	bcs.n	8007542 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f023 0307 	bic.w	r3, r3, #7
 800751e:	3308      	adds	r3, #8
 8007520:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f003 0307 	and.w	r3, r3, #7
 8007528:	2b00      	cmp	r3, #0
 800752a:	d010      	beq.n	800754e <pvPortMalloc+0x92>
    __asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	617b      	str	r3, [r7, #20]
}
 800753e:	bf00      	nop
 8007540:	e7fe      	b.n	8007540 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8007542:	2300      	movs	r3, #0
 8007544:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007546:	e002      	b.n	800754e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 8007548:	2300      	movs	r3, #0
 800754a:	607b      	str	r3, [r7, #4]
 800754c:	e000      	b.n	8007550 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800754e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d06e      	beq.n	8007634 <pvPortMalloc+0x178>
 8007556:	4b47      	ldr	r3, [pc, #284]	; (8007674 <pvPortMalloc+0x1b8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	429a      	cmp	r2, r3
 800755e:	d869      	bhi.n	8007634 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8007560:	4b45      	ldr	r3, [pc, #276]	; (8007678 <pvPortMalloc+0x1bc>)
 8007562:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8007564:	4b44      	ldr	r3, [pc, #272]	; (8007678 <pvPortMalloc+0x1bc>)
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800756a:	e004      	b.n	8007576 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800756c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8007570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	429a      	cmp	r2, r3
 800757e:	d903      	bls.n	8007588 <pvPortMalloc+0xcc>
 8007580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1f1      	bne.n	800756c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007588:	4b38      	ldr	r3, [pc, #224]	; (800766c <pvPortMalloc+0x1b0>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800758e:	429a      	cmp	r2, r3
 8007590:	d050      	beq.n	8007634 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007592:	6a3b      	ldr	r3, [r7, #32]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2208      	movs	r2, #8
 8007598:	4413      	add	r3, r2
 800759a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800759c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	6a3b      	ldr	r3, [r7, #32]
 80075a2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80075a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075a6:	685a      	ldr	r2, [r3, #4]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	1ad2      	subs	r2, r2, r3
 80075ac:	2308      	movs	r3, #8
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d91f      	bls.n	80075f4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80075b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	4413      	add	r3, r2
 80075ba:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075bc:	69bb      	ldr	r3, [r7, #24]
 80075be:	f003 0307 	and.w	r3, r3, #7
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d00a      	beq.n	80075dc <pvPortMalloc+0x120>
    __asm volatile
 80075c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ca:	f383 8811 	msr	BASEPRI, r3
 80075ce:	f3bf 8f6f 	isb	sy
 80075d2:	f3bf 8f4f 	dsb	sy
 80075d6:	613b      	str	r3, [r7, #16]
}
 80075d8:	bf00      	nop
 80075da:	e7fe      	b.n	80075da <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80075dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075de:	685a      	ldr	r2, [r3, #4]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	1ad2      	subs	r2, r2, r3
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80075e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80075ee:	69b8      	ldr	r0, [r7, #24]
 80075f0:	f000 f8c8 	bl	8007784 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80075f4:	4b1f      	ldr	r3, [pc, #124]	; (8007674 <pvPortMalloc+0x1b8>)
 80075f6:	681a      	ldr	r2, [r3, #0]
 80075f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	4a1d      	ldr	r2, [pc, #116]	; (8007674 <pvPortMalloc+0x1b8>)
 8007600:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007602:	4b1c      	ldr	r3, [pc, #112]	; (8007674 <pvPortMalloc+0x1b8>)
 8007604:	681a      	ldr	r2, [r3, #0]
 8007606:	4b1d      	ldr	r3, [pc, #116]	; (800767c <pvPortMalloc+0x1c0>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	429a      	cmp	r2, r3
 800760c:	d203      	bcs.n	8007616 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800760e:	4b19      	ldr	r3, [pc, #100]	; (8007674 <pvPortMalloc+0x1b8>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a1a      	ldr	r2, [pc, #104]	; (800767c <pvPortMalloc+0x1c0>)
 8007614:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	4b15      	ldr	r3, [pc, #84]	; (8007670 <pvPortMalloc+0x1b4>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	431a      	orrs	r2, r3
 8007620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007622:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8007624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007626:	2200      	movs	r2, #0
 8007628:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800762a:	4b15      	ldr	r3, [pc, #84]	; (8007680 <pvPortMalloc+0x1c4>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3301      	adds	r3, #1
 8007630:	4a13      	ldr	r2, [pc, #76]	; (8007680 <pvPortMalloc+0x1c4>)
 8007632:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8007634:	f7fc fc3a 	bl	8003eac <xTaskResumeAll>

    #if ( configUSE_MALLOC_FAILED_HOOK == 1 )
        {
            if( pvReturn == NULL )
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <pvPortMalloc+0x186>
            {
                extern void vApplicationMallocFailedHook( void );
                vApplicationMallocFailedHook();
 800763e:	f002 fd30 	bl	800a0a2 <vApplicationMallocFailedHook>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007642:	69fb      	ldr	r3, [r7, #28]
 8007644:	f003 0307 	and.w	r3, r3, #7
 8007648:	2b00      	cmp	r3, #0
 800764a:	d00a      	beq.n	8007662 <pvPortMalloc+0x1a6>
    __asm volatile
 800764c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	60fb      	str	r3, [r7, #12]
}
 800765e:	bf00      	nop
 8007660:	e7fe      	b.n	8007660 <pvPortMalloc+0x1a4>
    return pvReturn;
 8007662:	69fb      	ldr	r3, [r7, #28]
}
 8007664:	4618      	mov	r0, r3
 8007666:	3728      	adds	r7, #40	; 0x28
 8007668:	46bd      	mov	sp, r7
 800766a:	bd80      	pop	{r7, pc}
 800766c:	24004274 	.word	0x24004274
 8007670:	24004288 	.word	0x24004288
 8007674:	24004278 	.word	0x24004278
 8007678:	2400426c 	.word	0x2400426c
 800767c:	2400427c 	.word	0x2400427c
 8007680:	24004280 	.word	0x24004280

08007684 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b086      	sub	sp, #24
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d04d      	beq.n	8007732 <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8007696:	2308      	movs	r3, #8
 8007698:	425b      	negs	r3, r3
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	4413      	add	r3, r2
 800769e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	4b24      	ldr	r3, [pc, #144]	; (800773c <vPortFree+0xb8>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4013      	ands	r3, r2
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d10a      	bne.n	80076c8 <vPortFree+0x44>
    __asm volatile
 80076b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b6:	f383 8811 	msr	BASEPRI, r3
 80076ba:	f3bf 8f6f 	isb	sy
 80076be:	f3bf 8f4f 	dsb	sy
 80076c2:	60fb      	str	r3, [r7, #12]
}
 80076c4:	bf00      	nop
 80076c6:	e7fe      	b.n	80076c6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d00a      	beq.n	80076e6 <vPortFree+0x62>
    __asm volatile
 80076d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076d4:	f383 8811 	msr	BASEPRI, r3
 80076d8:	f3bf 8f6f 	isb	sy
 80076dc:	f3bf 8f4f 	dsb	sy
 80076e0:	60bb      	str	r3, [r7, #8]
}
 80076e2:	bf00      	nop
 80076e4:	e7fe      	b.n	80076e4 <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	685a      	ldr	r2, [r3, #4]
 80076ea:	4b14      	ldr	r3, [pc, #80]	; (800773c <vPortFree+0xb8>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4013      	ands	r3, r2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d01e      	beq.n	8007732 <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d11a      	bne.n	8007732 <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	685a      	ldr	r2, [r3, #4]
 8007700:	4b0e      	ldr	r3, [pc, #56]	; (800773c <vPortFree+0xb8>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	43db      	mvns	r3, r3
 8007706:	401a      	ands	r2, r3
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 800770c:	f7fc fbc0 	bl	8003e90 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	685a      	ldr	r2, [r3, #4]
 8007714:	4b0a      	ldr	r3, [pc, #40]	; (8007740 <vPortFree+0xbc>)
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	4413      	add	r3, r2
 800771a:	4a09      	ldr	r2, [pc, #36]	; (8007740 <vPortFree+0xbc>)
 800771c:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800771e:	6938      	ldr	r0, [r7, #16]
 8007720:	f000 f830 	bl	8007784 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8007724:	4b07      	ldr	r3, [pc, #28]	; (8007744 <vPortFree+0xc0>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3301      	adds	r3, #1
 800772a:	4a06      	ldr	r2, [pc, #24]	; (8007744 <vPortFree+0xc0>)
 800772c:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800772e:	f7fc fbbd 	bl	8003eac <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8007732:	bf00      	nop
 8007734:	3718      	adds	r7, #24
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	24004288 	.word	0x24004288
 8007740:	24004278 	.word	0x24004278
 8007744:	24004284 	.word	0x24004284

08007748 <vPortInitialiseBlocks>:
    return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
 8007748:	b480      	push	{r7}
 800774a:	af00      	add	r7, sp, #0
    /* This just exists to keep the linker quiet. */
}
 800774c:	bf00      	nop
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr

08007756 <xPortGetFreeHeapSize>:
{
 8007756:	b480      	push	{r7}
 8007758:	af00      	add	r7, sp, #0
    return xFreeBytesRemaining;
 800775a:	4b03      	ldr	r3, [pc, #12]	; (8007768 <xPortGetFreeHeapSize+0x12>)
 800775c:	681b      	ldr	r3, [r3, #0]
}
 800775e:	4618      	mov	r0, r3
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	24004278 	.word	0x24004278

0800776c <xPortGetMinimumEverFreeHeapSize>:
{
 800776c:	b480      	push	{r7}
 800776e:	af00      	add	r7, sp, #0
    return xMinimumEverFreeBytesRemaining;
 8007770:	4b03      	ldr	r3, [pc, #12]	; (8007780 <xPortGetMinimumEverFreeHeapSize+0x14>)
 8007772:	681b      	ldr	r3, [r3, #0]
}
 8007774:	4618      	mov	r0, r3
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
 800777e:	bf00      	nop
 8007780:	2400427c 	.word	0x2400427c

08007784 <prvInsertBlockIntoFreeList>:
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8007784:	b480      	push	{r7}
 8007786:	b085      	sub	sp, #20
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800778c:	4b28      	ldr	r3, [pc, #160]	; (8007830 <prvInsertBlockIntoFreeList+0xac>)
 800778e:	60fb      	str	r3, [r7, #12]
 8007790:	e002      	b.n	8007798 <prvInsertBlockIntoFreeList+0x14>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	60fb      	str	r3, [r7, #12]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	687a      	ldr	r2, [r7, #4]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d8f7      	bhi.n	8007792 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	68ba      	ldr	r2, [r7, #8]
 80077ac:	4413      	add	r3, r2
 80077ae:	687a      	ldr	r2, [r7, #4]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d108      	bne.n	80077c6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	685a      	ldr	r2, [r3, #4]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	441a      	add	r2, r3
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	441a      	add	r2, r3
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d118      	bne.n	800780c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	4b15      	ldr	r3, [pc, #84]	; (8007834 <prvInsertBlockIntoFreeList+0xb0>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d00d      	beq.n	8007802 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	685a      	ldr	r2, [r3, #4]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	441a      	add	r2, r3
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	601a      	str	r2, [r3, #0]
 8007800:	e008      	b.n	8007814 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007802:	4b0c      	ldr	r3, [pc, #48]	; (8007834 <prvInsertBlockIntoFreeList+0xb0>)
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	e003      	b.n	8007814 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8007814:	68fa      	ldr	r2, [r7, #12]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	429a      	cmp	r2, r3
 800781a:	d002      	beq.n	8007822 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8007822:	bf00      	nop
 8007824:	3714      	adds	r7, #20
 8007826:	46bd      	mov	sp, r7
 8007828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782c:	4770      	bx	lr
 800782e:	bf00      	nop
 8007830:	2400426c 	.word	0x2400426c
 8007834:	24004274 	.word	0x24004274

08007838 <prvHeapInit>:
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800783e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007842:	60bb      	str	r3, [r7, #8]
    uxAddress = ( size_t ) ucHeap;
 8007844:	4b27      	ldr	r3, [pc, #156]	; (80078e4 <prvHeapInit+0xac>)
 8007846:	60fb      	str	r3, [r7, #12]
    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f003 0307 	and.w	r3, r3, #7
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00c      	beq.n	800786c <prvHeapInit+0x34>
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	3307      	adds	r3, #7
 8007856:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f023 0307 	bic.w	r3, r3, #7
 800785e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007860:	68ba      	ldr	r2, [r7, #8]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	4a1f      	ldr	r2, [pc, #124]	; (80078e4 <prvHeapInit+0xac>)
 8007868:	4413      	add	r3, r2
 800786a:	60bb      	str	r3, [r7, #8]
    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	607b      	str	r3, [r7, #4]
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007870:	4a1d      	ldr	r2, [pc, #116]	; (80078e8 <prvHeapInit+0xb0>)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8007876:	4b1c      	ldr	r3, [pc, #112]	; (80078e8 <prvHeapInit+0xb0>)
 8007878:	2200      	movs	r2, #0
 800787a:	605a      	str	r2, [r3, #4]
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68ba      	ldr	r2, [r7, #8]
 8007880:	4413      	add	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8007884:	2208      	movs	r2, #8
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	1a9b      	subs	r3, r3, r2
 800788a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f023 0307 	bic.w	r3, r3, #7
 8007892:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	4a15      	ldr	r2, [pc, #84]	; (80078ec <prvHeapInit+0xb4>)
 8007898:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800789a:	4b14      	ldr	r3, [pc, #80]	; (80078ec <prvHeapInit+0xb4>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2200      	movs	r2, #0
 80078a0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80078a2:	4b12      	ldr	r3, [pc, #72]	; (80078ec <prvHeapInit+0xb4>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	2200      	movs	r2, #0
 80078a8:	601a      	str	r2, [r3, #0]
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	68fa      	ldr	r2, [r7, #12]
 80078b2:	1ad2      	subs	r2, r2, r3
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80078b8:	4b0c      	ldr	r3, [pc, #48]	; (80078ec <prvHeapInit+0xb4>)
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	601a      	str	r2, [r3, #0]
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	4a0a      	ldr	r2, [pc, #40]	; (80078f0 <prvHeapInit+0xb8>)
 80078c6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	4a09      	ldr	r2, [pc, #36]	; (80078f4 <prvHeapInit+0xbc>)
 80078ce:	6013      	str	r3, [r2, #0]
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80078d0:	4b09      	ldr	r3, [pc, #36]	; (80078f8 <prvHeapInit+0xc0>)
 80078d2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80078d6:	601a      	str	r2, [r3, #0]
}
 80078d8:	bf00      	nop
 80078da:	3714      	adds	r7, #20
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr
 80078e4:	2400066c 	.word	0x2400066c
 80078e8:	2400426c 	.word	0x2400426c
 80078ec:	24004274 	.word	0x24004274
 80078f0:	2400427c 	.word	0x2400427c
 80078f4:	24004278 	.word	0x24004278
 80078f8:	24004288 	.word	0x24004288
 80078fc:	addeadde 	.word	0xaddeadde
 8007900:	addeadde 	.word	0xaddeadde
 8007904:	addeadde 	.word	0xaddeadde
 8007908:	addeadde 	.word	0xaddeadde
 800790c:	addeadde 	.word	0xaddeadde
 8007910:	addeadde 	.word	0xaddeadde
 8007914:	addeadde 	.word	0xaddeadde
 8007918:	addeadde 	.word	0xaddeadde
 800791c:	addeadde 	.word	0xaddeadde
 8007920:	addeadde 	.word	0xaddeadde
 8007924:	addeadde 	.word	0xaddeadde
 8007928:	addeadde 	.word	0xaddeadde
 800792c:	addeadde 	.word	0xaddeadde
 8007930:	addeadde 	.word	0xaddeadde
 8007934:	addeadde 	.word	0xaddeadde
 8007938:	addeadde 	.word	0xaddeadde
 800793c:	addeadde 	.word	0xaddeadde
 8007940:	addeadde 	.word	0xaddeadde
 8007944:	addeadde 	.word	0xaddeadde
 8007948:	addeadde 	.word	0xaddeadde
 800794c:	addeadde 	.word	0xaddeadde
 8007950:	addeadde 	.word	0xaddeadde
 8007954:	addeadde 	.word	0xaddeadde
 8007958:	addeadde 	.word	0xaddeadde
 800795c:	addeadde 	.word	0xaddeadde
 8007960:	addeadde 	.word	0xaddeadde
 8007964:	addeadde 	.word	0xaddeadde
 8007968:	addeadde 	.word	0xaddeadde
 800796c:	addeadde 	.word	0xaddeadde
 8007970:	addeadde 	.word	0xaddeadde
 8007974:	addeadde 	.word	0xaddeadde
 8007978:	addeadde 	.word	0xaddeadde
 800797c:	addeadde 	.word	0xaddeadde
 8007980:	addeadde 	.word	0xaddeadde
 8007984:	addeadde 	.word	0xaddeadde
 8007988:	addeadde 	.word	0xaddeadde
 800798c:	addeadde 	.word	0xaddeadde
 8007990:	addeadde 	.word	0xaddeadde
 8007994:	addeadde 	.word	0xaddeadde
 8007998:	addeadde 	.word	0xaddeadde
 800799c:	addeadde 	.word	0xaddeadde
 80079a0:	addeadde 	.word	0xaddeadde
 80079a4:	addeadde 	.word	0xaddeadde
 80079a8:	addeadde 	.word	0xaddeadde
 80079ac:	addeadde 	.word	0xaddeadde
 80079b0:	addeadde 	.word	0xaddeadde
 80079b4:	addeadde 	.word	0xaddeadde
 80079b8:	addeadde 	.word	0xaddeadde
 80079bc:	addeadde 	.word	0xaddeadde
 80079c0:	addeadde 	.word	0xaddeadde
 80079c4:	addeadde 	.word	0xaddeadde
 80079c8:	addeadde 	.word	0xaddeadde
 80079cc:	addeadde 	.word	0xaddeadde
 80079d0:	addeadde 	.word	0xaddeadde
 80079d4:	addeadde 	.word	0xaddeadde
 80079d8:	addeadde 	.word	0xaddeadde
 80079dc:	addeadde 	.word	0xaddeadde
 80079e0:	addeadde 	.word	0xaddeadde
 80079e4:	addeadde 	.word	0xaddeadde
 80079e8:	addeadde 	.word	0xaddeadde
 80079ec:	addeadde 	.word	0xaddeadde
 80079f0:	addeadde 	.word	0xaddeadde
 80079f4:	addeadde 	.word	0xaddeadde
 80079f8:	addeadde 	.word	0xaddeadde
 80079fc:	addeadde 	.word	0xaddeadde
 8007a00:	addeadde 	.word	0xaddeadde
 8007a04:	addeadde 	.word	0xaddeadde
 8007a08:	addeadde 	.word	0xaddeadde
 8007a0c:	addeadde 	.word	0xaddeadde
 8007a10:	addeadde 	.word	0xaddeadde
 8007a14:	addeadde 	.word	0xaddeadde
 8007a18:	addeadde 	.word	0xaddeadde
 8007a1c:	addeadde 	.word	0xaddeadde
 8007a20:	addeadde 	.word	0xaddeadde
 8007a24:	addeadde 	.word	0xaddeadde
 8007a28:	addeadde 	.word	0xaddeadde
 8007a2c:	addeadde 	.word	0xaddeadde
 8007a30:	addeadde 	.word	0xaddeadde
 8007a34:	addeadde 	.word	0xaddeadde
 8007a38:	addeadde 	.word	0xaddeadde
 8007a3c:	addeadde 	.word	0xaddeadde
 8007a40:	addeadde 	.word	0xaddeadde
 8007a44:	addeadde 	.word	0xaddeadde
 8007a48:	addeadde 	.word	0xaddeadde
 8007a4c:	addeadde 	.word	0xaddeadde
 8007a50:	addeadde 	.word	0xaddeadde
 8007a54:	addeadde 	.word	0xaddeadde
 8007a58:	addeadde 	.word	0xaddeadde
 8007a5c:	addeadde 	.word	0xaddeadde
 8007a60:	addeadde 	.word	0xaddeadde
 8007a64:	addeadde 	.word	0xaddeadde
 8007a68:	addeadde 	.word	0xaddeadde
 8007a6c:	addeadde 	.word	0xaddeadde
 8007a70:	addeadde 	.word	0xaddeadde
 8007a74:	addeadde 	.word	0xaddeadde
 8007a78:	addeadde 	.word	0xaddeadde
 8007a7c:	addeadde 	.word	0xaddeadde
 8007a80:	addeadde 	.word	0xaddeadde
 8007a84:	addeadde 	.word	0xaddeadde
 8007a88:	addeadde 	.word	0xaddeadde
 8007a8c:	addeadde 	.word	0xaddeadde
 8007a90:	addeadde 	.word	0xaddeadde
 8007a94:	addeadde 	.word	0xaddeadde
 8007a98:	addeadde 	.word	0xaddeadde
 8007a9c:	addeadde 	.word	0xaddeadde
 8007aa0:	addeadde 	.word	0xaddeadde
 8007aa4:	addeadde 	.word	0xaddeadde
 8007aa8:	addeadde 	.word	0xaddeadde
 8007aac:	addeadde 	.word	0xaddeadde
 8007ab0:	addeadde 	.word	0xaddeadde
 8007ab4:	addeadde 	.word	0xaddeadde
 8007ab8:	addeadde 	.word	0xaddeadde
 8007abc:	addeadde 	.word	0xaddeadde
 8007ac0:	addeadde 	.word	0xaddeadde
 8007ac4:	addeadde 	.word	0xaddeadde
 8007ac8:	addeadde 	.word	0xaddeadde
 8007acc:	addeadde 	.word	0xaddeadde
 8007ad0:	addeadde 	.word	0xaddeadde
 8007ad4:	addeadde 	.word	0xaddeadde
 8007ad8:	addeadde 	.word	0xaddeadde
 8007adc:	addeadde 	.word	0xaddeadde
 8007ae0:	addeadde 	.word	0xaddeadde
 8007ae4:	addeadde 	.word	0xaddeadde
 8007ae8:	addeadde 	.word	0xaddeadde
 8007aec:	addeadde 	.word	0xaddeadde
 8007af0:	addeadde 	.word	0xaddeadde
 8007af4:	addeadde 	.word	0xaddeadde
 8007af8:	addeadde 	.word	0xaddeadde
 8007afc:	addeadde 	.word	0xaddeadde
 8007b00:	addeadde 	.word	0xaddeadde
 8007b04:	addeadde 	.word	0xaddeadde
 8007b08:	addeadde 	.word	0xaddeadde
 8007b0c:	addeadde 	.word	0xaddeadde
 8007b10:	addeadde 	.word	0xaddeadde
 8007b14:	addeadde 	.word	0xaddeadde
 8007b18:	addeadde 	.word	0xaddeadde
 8007b1c:	addeadde 	.word	0xaddeadde
 8007b20:	addeadde 	.word	0xaddeadde
 8007b24:	addeadde 	.word	0xaddeadde
 8007b28:	addeadde 	.word	0xaddeadde
 8007b2c:	addeadde 	.word	0xaddeadde
 8007b30:	addeadde 	.word	0xaddeadde
 8007b34:	addeadde 	.word	0xaddeadde
 8007b38:	addeadde 	.word	0xaddeadde
 8007b3c:	addeadde 	.word	0xaddeadde
 8007b40:	addeadde 	.word	0xaddeadde
 8007b44:	addeadde 	.word	0xaddeadde
 8007b48:	addeadde 	.word	0xaddeadde
 8007b4c:	addeadde 	.word	0xaddeadde
 8007b50:	addeadde 	.word	0xaddeadde
 8007b54:	addeadde 	.word	0xaddeadde
 8007b58:	addeadde 	.word	0xaddeadde
 8007b5c:	addeadde 	.word	0xaddeadde
 8007b60:	addeadde 	.word	0xaddeadde
 8007b64:	addeadde 	.word	0xaddeadde
 8007b68:	addeadde 	.word	0xaddeadde
 8007b6c:	addeadde 	.word	0xaddeadde
 8007b70:	addeadde 	.word	0xaddeadde
 8007b74:	addeadde 	.word	0xaddeadde
 8007b78:	addeadde 	.word	0xaddeadde
 8007b7c:	addeadde 	.word	0xaddeadde
 8007b80:	addeadde 	.word	0xaddeadde
 8007b84:	addeadde 	.word	0xaddeadde
 8007b88:	addeadde 	.word	0xaddeadde
 8007b8c:	addeadde 	.word	0xaddeadde
 8007b90:	addeadde 	.word	0xaddeadde
 8007b94:	addeadde 	.word	0xaddeadde
 8007b98:	addeadde 	.word	0xaddeadde
 8007b9c:	addeadde 	.word	0xaddeadde
 8007ba0:	addeadde 	.word	0xaddeadde
 8007ba4:	addeadde 	.word	0xaddeadde
 8007ba8:	addeadde 	.word	0xaddeadde
 8007bac:	addeadde 	.word	0xaddeadde
 8007bb0:	addeadde 	.word	0xaddeadde
 8007bb4:	addeadde 	.word	0xaddeadde
 8007bb8:	addeadde 	.word	0xaddeadde
 8007bbc:	addeadde 	.word	0xaddeadde
 8007bc0:	addeadde 	.word	0xaddeadde
 8007bc4:	addeadde 	.word	0xaddeadde
 8007bc8:	addeadde 	.word	0xaddeadde
 8007bcc:	addeadde 	.word	0xaddeadde
 8007bd0:	addeadde 	.word	0xaddeadde
 8007bd4:	addeadde 	.word	0xaddeadde
 8007bd8:	addeadde 	.word	0xaddeadde
 8007bdc:	addeadde 	.word	0xaddeadde
 8007be0:	addeadde 	.word	0xaddeadde
 8007be4:	addeadde 	.word	0xaddeadde
 8007be8:	addeadde 	.word	0xaddeadde
 8007bec:	addeadde 	.word	0xaddeadde
 8007bf0:	addeadde 	.word	0xaddeadde
 8007bf4:	addeadde 	.word	0xaddeadde
 8007bf8:	addeadde 	.word	0xaddeadde
 8007bfc:	addeadde 	.word	0xaddeadde
 8007c00:	addeadde 	.word	0xaddeadde
 8007c04:	addeadde 	.word	0xaddeadde
 8007c08:	addeadde 	.word	0xaddeadde
 8007c0c:	addeadde 	.word	0xaddeadde
 8007c10:	addeadde 	.word	0xaddeadde
 8007c14:	addeadde 	.word	0xaddeadde
 8007c18:	addeadde 	.word	0xaddeadde
 8007c1c:	addeadde 	.word	0xaddeadde
 8007c20:	addeadde 	.word	0xaddeadde
 8007c24:	addeadde 	.word	0xaddeadde
 8007c28:	addeadde 	.word	0xaddeadde
 8007c2c:	addeadde 	.word	0xaddeadde
 8007c30:	addeadde 	.word	0xaddeadde
 8007c34:	addeadde 	.word	0xaddeadde
 8007c38:	addeadde 	.word	0xaddeadde
 8007c3c:	addeadde 	.word	0xaddeadde
 8007c40:	addeadde 	.word	0xaddeadde
 8007c44:	addeadde 	.word	0xaddeadde
 8007c48:	addeadde 	.word	0xaddeadde
 8007c4c:	addeadde 	.word	0xaddeadde
 8007c50:	addeadde 	.word	0xaddeadde
 8007c54:	addeadde 	.word	0xaddeadde
 8007c58:	addeadde 	.word	0xaddeadde
 8007c5c:	addeadde 	.word	0xaddeadde
 8007c60:	addeadde 	.word	0xaddeadde
 8007c64:	addeadde 	.word	0xaddeadde
 8007c68:	addeadde 	.word	0xaddeadde
 8007c6c:	addeadde 	.word	0xaddeadde
 8007c70:	addeadde 	.word	0xaddeadde
 8007c74:	addeadde 	.word	0xaddeadde
 8007c78:	addeadde 	.word	0xaddeadde
 8007c7c:	addeadde 	.word	0xaddeadde
 8007c80:	addeadde 	.word	0xaddeadde
 8007c84:	addeadde 	.word	0xaddeadde
 8007c88:	addeadde 	.word	0xaddeadde
 8007c8c:	addeadde 	.word	0xaddeadde
 8007c90:	addeadde 	.word	0xaddeadde
 8007c94:	addeadde 	.word	0xaddeadde
 8007c98:	addeadde 	.word	0xaddeadde
 8007c9c:	addeadde 	.word	0xaddeadde
 8007ca0:	addeadde 	.word	0xaddeadde
 8007ca4:	addeadde 	.word	0xaddeadde
 8007ca8:	addeadde 	.word	0xaddeadde
 8007cac:	addeadde 	.word	0xaddeadde
 8007cb0:	addeadde 	.word	0xaddeadde
 8007cb4:	addeadde 	.word	0xaddeadde
 8007cb8:	addeadde 	.word	0xaddeadde
 8007cbc:	addeadde 	.word	0xaddeadde
 8007cc0:	addeadde 	.word	0xaddeadde
 8007cc4:	addeadde 	.word	0xaddeadde
 8007cc8:	addeadde 	.word	0xaddeadde
 8007ccc:	addeadde 	.word	0xaddeadde
 8007cd0:	addeadde 	.word	0xaddeadde
 8007cd4:	addeadde 	.word	0xaddeadde
 8007cd8:	addeadde 	.word	0xaddeadde
 8007cdc:	addeadde 	.word	0xaddeadde
 8007ce0:	addeadde 	.word	0xaddeadde
 8007ce4:	addeadde 	.word	0xaddeadde
 8007ce8:	addeadde 	.word	0xaddeadde
 8007cec:	addeadde 	.word	0xaddeadde
 8007cf0:	addeadde 	.word	0xaddeadde
 8007cf4:	addeadde 	.word	0xaddeadde
 8007cf8:	addeadde 	.word	0xaddeadde
 8007cfc:	addeadde 	.word	0xaddeadde
 8007d00:	addeadde 	.word	0xaddeadde
 8007d04:	addeadde 	.word	0xaddeadde
 8007d08:	addeadde 	.word	0xaddeadde
 8007d0c:	addeadde 	.word	0xaddeadde
 8007d10:	addeadde 	.word	0xaddeadde
 8007d14:	addeadde 	.word	0xaddeadde
 8007d18:	addeadde 	.word	0xaddeadde
 8007d1c:	addeadde 	.word	0xaddeadde
 8007d20:	addeadde 	.word	0xaddeadde
 8007d24:	addeadde 	.word	0xaddeadde
 8007d28:	addeadde 	.word	0xaddeadde
 8007d2c:	addeadde 	.word	0xaddeadde
 8007d30:	addeadde 	.word	0xaddeadde
 8007d34:	addeadde 	.word	0xaddeadde
 8007d38:	addeadde 	.word	0xaddeadde
 8007d3c:	addeadde 	.word	0xaddeadde
 8007d40:	addeadde 	.word	0xaddeadde
 8007d44:	addeadde 	.word	0xaddeadde
 8007d48:	addeadde 	.word	0xaddeadde
 8007d4c:	addeadde 	.word	0xaddeadde
 8007d50:	addeadde 	.word	0xaddeadde
 8007d54:	addeadde 	.word	0xaddeadde
 8007d58:	addeadde 	.word	0xaddeadde
 8007d5c:	addeadde 	.word	0xaddeadde
 8007d60:	addeadde 	.word	0xaddeadde
 8007d64:	addeadde 	.word	0xaddeadde
 8007d68:	addeadde 	.word	0xaddeadde
 8007d6c:	addeadde 	.word	0xaddeadde
 8007d70:	addeadde 	.word	0xaddeadde
 8007d74:	addeadde 	.word	0xaddeadde
 8007d78:	addeadde 	.word	0xaddeadde
 8007d7c:	addeadde 	.word	0xaddeadde
 8007d80:	addeadde 	.word	0xaddeadde
 8007d84:	addeadde 	.word	0xaddeadde
 8007d88:	addeadde 	.word	0xaddeadde
 8007d8c:	addeadde 	.word	0xaddeadde
 8007d90:	addeadde 	.word	0xaddeadde
 8007d94:	addeadde 	.word	0xaddeadde
 8007d98:	addeadde 	.word	0xaddeadde
 8007d9c:	addeadde 	.word	0xaddeadde
 8007da0:	addeadde 	.word	0xaddeadde
 8007da4:	addeadde 	.word	0xaddeadde
 8007da8:	addeadde 	.word	0xaddeadde
 8007dac:	addeadde 	.word	0xaddeadde
 8007db0:	addeadde 	.word	0xaddeadde
 8007db4:	addeadde 	.word	0xaddeadde
 8007db8:	addeadde 	.word	0xaddeadde
 8007dbc:	addeadde 	.word	0xaddeadde
 8007dc0:	addeadde 	.word	0xaddeadde
 8007dc4:	addeadde 	.word	0xaddeadde
 8007dc8:	addeadde 	.word	0xaddeadde
 8007dcc:	addeadde 	.word	0xaddeadde
 8007dd0:	addeadde 	.word	0xaddeadde
 8007dd4:	addeadde 	.word	0xaddeadde
 8007dd8:	addeadde 	.word	0xaddeadde
 8007ddc:	addeadde 	.word	0xaddeadde
 8007de0:	addeadde 	.word	0xaddeadde
 8007de4:	addeadde 	.word	0xaddeadde
 8007de8:	addeadde 	.word	0xaddeadde
 8007dec:	addeadde 	.word	0xaddeadde
 8007df0:	addeadde 	.word	0xaddeadde
 8007df4:	addeadde 	.word	0xaddeadde
 8007df8:	addeadde 	.word	0xaddeadde
 8007dfc:	addeadde 	.word	0xaddeadde
 8007e00:	addeadde 	.word	0xaddeadde
 8007e04:	addeadde 	.word	0xaddeadde
 8007e08:	addeadde 	.word	0xaddeadde
 8007e0c:	addeadde 	.word	0xaddeadde
 8007e10:	addeadde 	.word	0xaddeadde
 8007e14:	addeadde 	.word	0xaddeadde
 8007e18:	addeadde 	.word	0xaddeadde
 8007e1c:	addeadde 	.word	0xaddeadde
 8007e20:	addeadde 	.word	0xaddeadde
 8007e24:	addeadde 	.word	0xaddeadde
 8007e28:	addeadde 	.word	0xaddeadde
 8007e2c:	addeadde 	.word	0xaddeadde
 8007e30:	addeadde 	.word	0xaddeadde
 8007e34:	addeadde 	.word	0xaddeadde
 8007e38:	addeadde 	.word	0xaddeadde
 8007e3c:	addeadde 	.word	0xaddeadde
 8007e40:	addeadde 	.word	0xaddeadde
 8007e44:	addeadde 	.word	0xaddeadde
 8007e48:	addeadde 	.word	0xaddeadde
 8007e4c:	addeadde 	.word	0xaddeadde
 8007e50:	addeadde 	.word	0xaddeadde
 8007e54:	addeadde 	.word	0xaddeadde
 8007e58:	addeadde 	.word	0xaddeadde
 8007e5c:	addeadde 	.word	0xaddeadde
 8007e60:	addeadde 	.word	0xaddeadde
 8007e64:	addeadde 	.word	0xaddeadde
 8007e68:	addeadde 	.word	0xaddeadde
 8007e6c:	addeadde 	.word	0xaddeadde
 8007e70:	addeadde 	.word	0xaddeadde
 8007e74:	addeadde 	.word	0xaddeadde
 8007e78:	addeadde 	.word	0xaddeadde
 8007e7c:	addeadde 	.word	0xaddeadde
 8007e80:	addeadde 	.word	0xaddeadde
 8007e84:	addeadde 	.word	0xaddeadde
 8007e88:	addeadde 	.word	0xaddeadde
 8007e8c:	addeadde 	.word	0xaddeadde
 8007e90:	addeadde 	.word	0xaddeadde
 8007e94:	addeadde 	.word	0xaddeadde
 8007e98:	addeadde 	.word	0xaddeadde
 8007e9c:	addeadde 	.word	0xaddeadde
 8007ea0:	addeadde 	.word	0xaddeadde
 8007ea4:	addeadde 	.word	0xaddeadde
 8007ea8:	addeadde 	.word	0xaddeadde
 8007eac:	addeadde 	.word	0xaddeadde
 8007eb0:	addeadde 	.word	0xaddeadde
 8007eb4:	addeadde 	.word	0xaddeadde
 8007eb8:	addeadde 	.word	0xaddeadde
 8007ebc:	addeadde 	.word	0xaddeadde
 8007ec0:	addeadde 	.word	0xaddeadde
 8007ec4:	addeadde 	.word	0xaddeadde
 8007ec8:	addeadde 	.word	0xaddeadde
 8007ecc:	addeadde 	.word	0xaddeadde
 8007ed0:	addeadde 	.word	0xaddeadde
 8007ed4:	addeadde 	.word	0xaddeadde
 8007ed8:	addeadde 	.word	0xaddeadde
 8007edc:	addeadde 	.word	0xaddeadde
 8007ee0:	addeadde 	.word	0xaddeadde
 8007ee4:	addeadde 	.word	0xaddeadde
 8007ee8:	addeadde 	.word	0xaddeadde
 8007eec:	addeadde 	.word	0xaddeadde
 8007ef0:	addeadde 	.word	0xaddeadde
 8007ef4:	addeadde 	.word	0xaddeadde
 8007ef8:	addeadde 	.word	0xaddeadde
 8007efc:	addeadde 	.word	0xaddeadde
 8007f00:	addeadde 	.word	0xaddeadde
 8007f04:	addeadde 	.word	0xaddeadde
 8007f08:	addeadde 	.word	0xaddeadde
 8007f0c:	addeadde 	.word	0xaddeadde
 8007f10:	addeadde 	.word	0xaddeadde
 8007f14:	addeadde 	.word	0xaddeadde
 8007f18:	addeadde 	.word	0xaddeadde
 8007f1c:	addeadde 	.word	0xaddeadde
 8007f20:	addeadde 	.word	0xaddeadde
 8007f24:	addeadde 	.word	0xaddeadde
 8007f28:	addeadde 	.word	0xaddeadde
 8007f2c:	addeadde 	.word	0xaddeadde
 8007f30:	addeadde 	.word	0xaddeadde
 8007f34:	addeadde 	.word	0xaddeadde
 8007f38:	addeadde 	.word	0xaddeadde
 8007f3c:	addeadde 	.word	0xaddeadde
 8007f40:	addeadde 	.word	0xaddeadde
 8007f44:	addeadde 	.word	0xaddeadde
 8007f48:	addeadde 	.word	0xaddeadde
 8007f4c:	addeadde 	.word	0xaddeadde
 8007f50:	addeadde 	.word	0xaddeadde
 8007f54:	addeadde 	.word	0xaddeadde
 8007f58:	addeadde 	.word	0xaddeadde
 8007f5c:	addeadde 	.word	0xaddeadde
 8007f60:	addeadde 	.word	0xaddeadde
 8007f64:	addeadde 	.word	0xaddeadde
 8007f68:	addeadde 	.word	0xaddeadde
 8007f6c:	addeadde 	.word	0xaddeadde
 8007f70:	addeadde 	.word	0xaddeadde
 8007f74:	addeadde 	.word	0xaddeadde
 8007f78:	addeadde 	.word	0xaddeadde
 8007f7c:	addeadde 	.word	0xaddeadde
 8007f80:	addeadde 	.word	0xaddeadde
 8007f84:	addeadde 	.word	0xaddeadde
 8007f88:	addeadde 	.word	0xaddeadde
 8007f8c:	addeadde 	.word	0xaddeadde
 8007f90:	addeadde 	.word	0xaddeadde
 8007f94:	addeadde 	.word	0xaddeadde
 8007f98:	addeadde 	.word	0xaddeadde
 8007f9c:	addeadde 	.word	0xaddeadde
 8007fa0:	addeadde 	.word	0xaddeadde
 8007fa4:	addeadde 	.word	0xaddeadde
 8007fa8:	addeadde 	.word	0xaddeadde
 8007fac:	addeadde 	.word	0xaddeadde
 8007fb0:	addeadde 	.word	0xaddeadde
 8007fb4:	addeadde 	.word	0xaddeadde
 8007fb8:	addeadde 	.word	0xaddeadde
 8007fbc:	addeadde 	.word	0xaddeadde
 8007fc0:	addeadde 	.word	0xaddeadde
 8007fc4:	addeadde 	.word	0xaddeadde
 8007fc8:	addeadde 	.word	0xaddeadde
 8007fcc:	addeadde 	.word	0xaddeadde
 8007fd0:	addeadde 	.word	0xaddeadde
 8007fd4:	addeadde 	.word	0xaddeadde
 8007fd8:	addeadde 	.word	0xaddeadde
 8007fdc:	addeadde 	.word	0xaddeadde
 8007fe0:	addeadde 	.word	0xaddeadde
 8007fe4:	addeadde 	.word	0xaddeadde
 8007fe8:	addeadde 	.word	0xaddeadde
 8007fec:	addeadde 	.word	0xaddeadde
 8007ff0:	addeadde 	.word	0xaddeadde
 8007ff4:	addeadde 	.word	0xaddeadde
 8007ff8:	addeadde 	.word	0xaddeadde
 8007ffc:	addeadde 	.word	0xaddeadde

Disassembly of section .text:

08008000 <MPU_SytemCall_1>:
}



void MPU_SytemCall_1()
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008006:	f000 ff07 	bl	8008e18 <xPortRaisePrivilege>
 800800a:	6078      	str	r0, [r7, #4]

	SytemCall_1_code();
 800800c:	f00f fb91 	bl	8017732 <SytemCall_1_code>

	vPortResetPrivilege( xRunningPrivileged );
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f001 feef 	bl	8009df4 <vPortResetPrivilege>

}
 8008016:	bf00      	nop
 8008018:	3708      	adds	r7, #8
 800801a:	46bd      	mov	sp, r7
 800801c:	bd80      	pop	{r7, pc}

0800801e <MPU_SytemCall_2>:


void MPU_SytemCall_2()
{
 800801e:	b580      	push	{r7, lr}
 8008020:	b082      	sub	sp, #8
 8008022:	af00      	add	r7, sp, #0

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008024:	f000 fef8 	bl	8008e18 <xPortRaisePrivilege>
 8008028:	6078      	str	r0, [r7, #4]

	SytemCall_2_code();
 800802a:	f00f fbd9 	bl	80177e0 <SytemCall_2_code>

	vPortResetPrivilege( xRunningPrivileged );
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f001 fee0 	bl	8009df4 <vPortResetPrivilege>

}
 8008034:	bf00      	nop
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <MPU_SytemCall_3>:


void MPU_SytemCall_3()
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b082      	sub	sp, #8
 8008040:	af00      	add	r7, sp, #0

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008042:	f000 fee9 	bl	8008e18 <xPortRaisePrivilege>
 8008046:	6078      	str	r0, [r7, #4]

	SytemCall_3_code();
 8008048:	f001 f986 	bl	8009358 <SytemCall_3_code>

	vPortResetPrivilege( xRunningPrivileged );
 800804c:	6878      	ldr	r0, [r7, #4]
 800804e:	f001 fed1 	bl	8009df4 <vPortResetPrivilege>

}
 8008052:	bf00      	nop
 8008054:	3708      	adds	r7, #8
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}

0800805a <MPU_SytemCall_4>:



void MPU_SytemCall_4(void *val)
{
 800805a:	b580      	push	{r7, lr}
 800805c:	b084      	sub	sp, #16
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008062:	f000 fed9 	bl	8008e18 <xPortRaisePrivilege>
 8008066:	60f8      	str	r0, [r7, #12]

	SytemCall_4_code(val);
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	f001 f97c 	bl	8009366 <SytemCall_4_code>

	vPortResetPrivilege( xRunningPrivileged );
 800806e:	68f8      	ldr	r0, [r7, #12]
 8008070:	f001 fec0 	bl	8009df4 <vPortResetPrivilege>

}
 8008074:	bf00      	nop
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <MPU_SytemCall_5>:

void MPU_SytemCall_5(void *val)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b084      	sub	sp, #16
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]

	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008084:	f000 fec8 	bl	8008e18 <xPortRaisePrivilege>
 8008088:	60f8      	str	r0, [r7, #12]

	SytemCall_5_code(val);
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	f001 f975 	bl	800937a <SytemCall_5_code>

	vPortResetPrivilege( xRunningPrivileged );
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f001 feaf 	bl	8009df4 <vPortResetPrivilege>

}
 8008096:	bf00      	nop
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <MPU_xTaskCreate>:
                                const char * const pcName,
                                uint16_t usStackDepth,
                                void * pvParameters,
                                UBaseType_t uxPriority,
                                TaskHandle_t * pxCreatedTask ) /* FREERTOS_SYSTEM_CALL */
    {
 800809e:	b580      	push	{r7, lr}
 80080a0:	b088      	sub	sp, #32
 80080a2:	af02      	add	r7, sp, #8
 80080a4:	60f8      	str	r0, [r7, #12]
 80080a6:	60b9      	str	r1, [r7, #8]
 80080a8:	603b      	str	r3, [r7, #0]
 80080aa:	4613      	mov	r3, r2
 80080ac:	80fb      	strh	r3, [r7, #6]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80080ae:	f000 feb3 	bl	8008e18 <xPortRaisePrivilege>
 80080b2:	6178      	str	r0, [r7, #20]

        xReturn = xTaskCreate( pvTaskCode, pcName, usStackDepth, pvParameters, uxPriority, pxCreatedTask );
 80080b4:	88fa      	ldrh	r2, [r7, #6]
 80080b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b8:	9301      	str	r3, [sp, #4]
 80080ba:	6a3b      	ldr	r3, [r7, #32]
 80080bc:	9300      	str	r3, [sp, #0]
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	68b9      	ldr	r1, [r7, #8]
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f7fa fff4 	bl	80030b0 <xTaskCreate>
 80080c8:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80080ca:	6978      	ldr	r0, [r7, #20]
 80080cc:	f001 fe92 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 80080d0:	693b      	ldr	r3, [r7, #16]
    }
 80080d2:	4618      	mov	r0, r3
 80080d4:	3718      	adds	r7, #24
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}

080080da <MPU_xTaskCreateStatic>:
                                        const uint32_t ulStackDepth,
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 80080da:	b580      	push	{r7, lr}
 80080dc:	b08a      	sub	sp, #40	; 0x28
 80080de:	af04      	add	r7, sp, #16
 80080e0:	60f8      	str	r0, [r7, #12]
 80080e2:	60b9      	str	r1, [r7, #8]
 80080e4:	607a      	str	r2, [r7, #4]
 80080e6:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80080e8:	f000 fe96 	bl	8008e18 <xPortRaisePrivilege>
 80080ec:	6178      	str	r0, [r7, #20]

        xReturn = xTaskCreateStatic( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );
 80080ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080f0:	9302      	str	r3, [sp, #8]
 80080f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f4:	9301      	str	r3, [sp, #4]
 80080f6:	6a3b      	ldr	r3, [r7, #32]
 80080f8:	9300      	str	r3, [sp, #0]
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	68b9      	ldr	r1, [r7, #8]
 8008100:	68f8      	ldr	r0, [r7, #12]
 8008102:	f7fb f81c 	bl	800313e <xTaskCreateStatic>
 8008106:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008108:	6978      	ldr	r0, [r7, #20]
 800810a:	f001 fe73 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 800810e:	693b      	ldr	r3, [r7, #16]
    }
 8008110:	4618      	mov	r0, r3
 8008112:	3718      	adds	r7, #24
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <MPU_vTaskDelete>:
#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )
    void MPU_vTaskDelete( TaskHandle_t pxTaskToDelete ) /* FREERTOS_SYSTEM_CALL */
    {
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008120:	f000 fe7a 	bl	8008e18 <xPortRaisePrivilege>
 8008124:	60f8      	str	r0, [r7, #12]

        vTaskDelete( pxTaskToDelete );
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f7fb f92e 	bl	8003388 <vTaskDelete>
        vPortResetPrivilege( xRunningPrivileged );
 800812c:	68f8      	ldr	r0, [r7, #12]
 800812e:	f001 fe61 	bl	8009df4 <vPortResetPrivilege>
    }
 8008132:	bf00      	nop
 8008134:	3710      	adds	r7, #16
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <MPU_vTaskDelay>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )
    void MPU_vTaskDelay( TickType_t xTicksToDelay ) /* FREERTOS_SYSTEM_CALL */
    {
 800813a:	b580      	push	{r7, lr}
 800813c:	b084      	sub	sp, #16
 800813e:	af00      	add	r7, sp, #0
 8008140:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008142:	f000 fe69 	bl	8008e18 <xPortRaisePrivilege>
 8008146:	60f8      	str	r0, [r7, #12]

        vTaskDelay( xTicksToDelay );
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f7fb f995 	bl	8003478 <vTaskDelay>
        vPortResetPrivilege( xRunningPrivileged );
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	f001 fe50 	bl	8009df4 <vPortResetPrivilege>
    }
 8008154:	bf00      	nop
 8008156:	3710      	adds	r7, #16
 8008158:	46bd      	mov	sp, r7
 800815a:	bd80      	pop	{r7, pc}

0800815c <MPU_xTaskDelayUntil>:
    {
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008166:	f000 fe57 	bl	8008e18 <xPortRaisePrivilege>
 800816a:	60f8      	str	r0, [r7, #12]
        xReturn = xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );
 800816c:	6839      	ldr	r1, [r7, #0]
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f7fb f9b6 	bl	80034e0 <xTaskDelayUntil>
 8008174:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f001 fe3c 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 800817c:	68bb      	ldr	r3, [r7, #8]
    }
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <MPU_uxTaskPriorityGet>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )
    UBaseType_t MPU_uxTaskPriorityGet( const TaskHandle_t pxTask ) /* FREERTOS_SYSTEM_CALL */
    {
 8008186:	b580      	push	{r7, lr}
 8008188:	b084      	sub	sp, #16
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
        UBaseType_t uxReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800818e:	f000 fe43 	bl	8008e18 <xPortRaisePrivilege>
 8008192:	60f8      	str	r0, [r7, #12]

        uxReturn = uxTaskPriorityGet( pxTask );
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f7fb fa21 	bl	80035dc <uxTaskPriorityGet>
 800819a:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f001 fe29 	bl	8009df4 <vPortResetPrivilege>
        return uxReturn;
 80081a2:	68bb      	ldr	r3, [r7, #8]
    }
 80081a4:	4618      	mov	r0, r3
 80081a6:	3710      	adds	r7, #16
 80081a8:	46bd      	mov	sp, r7
 80081aa:	bd80      	pop	{r7, pc}

080081ac <MPU_eTaskGetState>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_eTaskGetState == 1 )
    eTaskState MPU_eTaskGetState( TaskHandle_t pxTask ) /* FREERTOS_SYSTEM_CALL */
    {
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80081b4:	f000 fe30 	bl	8008e18 <xPortRaisePrivilege>
 80081b8:	60f8      	str	r0, [r7, #12]
        eTaskState eReturn;

        eReturn = eTaskGetState( pxTask );
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7fb fa58 	bl	8003670 <eTaskGetState>
 80081c0:	4603      	mov	r3, r0
 80081c2:	72fb      	strb	r3, [r7, #11]
        vPortResetPrivilege( xRunningPrivileged );
 80081c4:	68f8      	ldr	r0, [r7, #12]
 80081c6:	f001 fe15 	bl	8009df4 <vPortResetPrivilege>
        return eReturn;
 80081ca:	7afb      	ldrb	r3, [r7, #11]
    }
 80081cc:	4618      	mov	r0, r3
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <MPU_vTaskGetInfo>:
#if ( configUSE_TRACE_FACILITY == 1 )
    void MPU_vTaskGetInfo( TaskHandle_t xTask,
                           TaskStatus_t * pxTaskStatus,
                           BaseType_t xGetFreeStackSpace,
                           eTaskState eState ) /* FREERTOS_SYSTEM_CALL */
    {
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b086      	sub	sp, #24
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	60b9      	str	r1, [r7, #8]
 80081de:	607a      	str	r2, [r7, #4]
 80081e0:	70fb      	strb	r3, [r7, #3]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80081e2:	f000 fe19 	bl	8008e18 <xPortRaisePrivilege>
 80081e6:	6178      	str	r0, [r7, #20]

        vTaskGetInfo( xTask, pxTaskStatus, xGetFreeStackSpace, eState );
 80081e8:	78fb      	ldrb	r3, [r7, #3]
 80081ea:	687a      	ldr	r2, [r7, #4]
 80081ec:	68b9      	ldr	r1, [r7, #8]
 80081ee:	68f8      	ldr	r0, [r7, #12]
 80081f0:	f7fb faba 	bl	8003768 <vTaskGetInfo>
        vPortResetPrivilege( xRunningPrivileged );
 80081f4:	6978      	ldr	r0, [r7, #20]
 80081f6:	f001 fdfd 	bl	8009df4 <vPortResetPrivilege>
    }
 80081fa:	bf00      	nop
 80081fc:	3718      	adds	r7, #24
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}

08008202 <MPU_vTaskPrioritySet>:
    {
 8008202:	b580      	push	{r7, lr}
 8008204:	b084      	sub	sp, #16
 8008206:	af00      	add	r7, sp, #0
 8008208:	6078      	str	r0, [r7, #4]
 800820a:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800820c:	f000 fe04 	bl	8008e18 <xPortRaisePrivilege>
 8008210:	60f8      	str	r0, [r7, #12]
        vTaskPrioritySet( pxTask, uxNewPriority );
 8008212:	6839      	ldr	r1, [r7, #0]
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7fb fb13 	bl	8003840 <vTaskPrioritySet>
        vPortResetPrivilege( xRunningPrivileged );
 800821a:	68f8      	ldr	r0, [r7, #12]
 800821c:	f001 fdea 	bl	8009df4 <vPortResetPrivilege>
    }
 8008220:	bf00      	nop
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <MPU_vTaskSuspend>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )
    void MPU_vTaskSuspend( TaskHandle_t pxTaskToSuspend ) /* FREERTOS_SYSTEM_CALL */
    {
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008230:	f000 fdf2 	bl	8008e18 <xPortRaisePrivilege>
 8008234:	60f8      	str	r0, [r7, #12]

        vTaskSuspend( pxTaskToSuspend );
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f7fb fbdc 	bl	80039f4 <vTaskSuspend>
        vPortResetPrivilege( xRunningPrivileged );
 800823c:	68f8      	ldr	r0, [r7, #12]
 800823e:	f001 fdd9 	bl	8009df4 <vPortResetPrivilege>
    }
 8008242:	bf00      	nop
 8008244:	3710      	adds	r7, #16
 8008246:	46bd      	mov	sp, r7
 8008248:	bd80      	pop	{r7, pc}

0800824a <MPU_vTaskResume>:
#endif
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )
    void MPU_vTaskResume( TaskHandle_t pxTaskToResume ) /* FREERTOS_SYSTEM_CALL */
    {
 800824a:	b580      	push	{r7, lr}
 800824c:	b084      	sub	sp, #16
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008252:	f000 fde1 	bl	8008e18 <xPortRaisePrivilege>
 8008256:	60f8      	str	r0, [r7, #12]

        vTaskResume( pxTaskToResume );
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f7fb fc51 	bl	8003b00 <vTaskResume>
        vPortResetPrivilege( xRunningPrivileged );
 800825e:	68f8      	ldr	r0, [r7, #12]
 8008260:	f001 fdc8 	bl	8009df4 <vPortResetPrivilege>
    }
 8008264:	bf00      	nop
 8008266:	3710      	adds	r7, #16
 8008268:	46bd      	mov	sp, r7
 800826a:	bd80      	pop	{r7, pc}

0800826c <MPU_vTaskSuspendAll>:
#endif
/*-----------------------------------------------------------*/

void MPU_vTaskSuspendAll( void ) /* FREERTOS_SYSTEM_CALL */
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b082      	sub	sp, #8
 8008270:	af00      	add	r7, sp, #0
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008272:	f000 fdd1 	bl	8008e18 <xPortRaisePrivilege>
 8008276:	6078      	str	r0, [r7, #4]

    vTaskSuspendAll();
 8008278:	f7fb fe0a 	bl	8003e90 <vTaskSuspendAll>
    vPortResetPrivilege( xRunningPrivileged );
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f001 fdb9 	bl	8009df4 <vPortResetPrivilege>
}
 8008282:	bf00      	nop
 8008284:	3708      	adds	r7, #8
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}

0800828a <MPU_xTaskResumeAll>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xTaskResumeAll( void ) /* FREERTOS_SYSTEM_CALL */
{
 800828a:	b580      	push	{r7, lr}
 800828c:	b082      	sub	sp, #8
 800828e:	af00      	add	r7, sp, #0
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008290:	f000 fdc2 	bl	8008e18 <xPortRaisePrivilege>
 8008294:	6078      	str	r0, [r7, #4]

    xReturn = xTaskResumeAll();
 8008296:	f7fb fe09 	bl	8003eac <xTaskResumeAll>
 800829a:	6038      	str	r0, [r7, #0]
    vPortResetPrivilege( xRunningPrivileged );
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f001 fda9 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 80082a2:	683b      	ldr	r3, [r7, #0]
}
 80082a4:	4618      	mov	r0, r3
 80082a6:	3708      	adds	r7, #8
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <MPU_xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t MPU_xTaskGetTickCount( void ) /* FREERTOS_SYSTEM_CALL */
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b082      	sub	sp, #8
 80082b0:	af00      	add	r7, sp, #0
    TickType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80082b2:	f000 fdb1 	bl	8008e18 <xPortRaisePrivilege>
 80082b6:	6078      	str	r0, [r7, #4]

    xReturn = xTaskGetTickCount();
 80082b8:	f7fb ff0e 	bl	80040d8 <xTaskGetTickCount>
 80082bc:	6038      	str	r0, [r7, #0]
    vPortResetPrivilege( xRunningPrivileged );
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f001 fd98 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 80082c4:	683b      	ldr	r3, [r7, #0]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3708      	adds	r7, #8
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <MPU_uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t MPU_uxTaskGetNumberOfTasks( void ) /* FREERTOS_SYSTEM_CALL */
{
 80082ce:	b580      	push	{r7, lr}
 80082d0:	b082      	sub	sp, #8
 80082d2:	af00      	add	r7, sp, #0
    UBaseType_t uxReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80082d4:	f000 fda0 	bl	8008e18 <xPortRaisePrivilege>
 80082d8:	6078      	str	r0, [r7, #4]

    uxReturn = uxTaskGetNumberOfTasks();
 80082da:	f7fb ff1f 	bl	800411c <uxTaskGetNumberOfTasks>
 80082de:	6038      	str	r0, [r7, #0]
    vPortResetPrivilege( xRunningPrivileged );
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f001 fd87 	bl	8009df4 <vPortResetPrivilege>
    return uxReturn;
 80082e6:	683b      	ldr	r3, [r7, #0]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3708      	adds	r7, #8
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <MPU_pcTaskGetName>:
/*-----------------------------------------------------------*/

char * MPU_pcTaskGetName( TaskHandle_t xTaskToQuery ) /* FREERTOS_SYSTEM_CALL */
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b084      	sub	sp, #16
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
    char * pcReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80082f8:	f000 fd8e 	bl	8008e18 <xPortRaisePrivilege>
 80082fc:	60f8      	str	r0, [r7, #12]

    pcReturn = pcTaskGetName( xTaskToQuery );
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f7fb ff18 	bl	8004134 <pcTaskGetName>
 8008304:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f001 fd74 	bl	8009df4 <vPortResetPrivilege>
    return pcReturn;
 800830c:	68bb      	ldr	r3, [r7, #8]
}
 800830e:	4618      	mov	r0, r3
 8008310:	3710      	adds	r7, #16
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <MPU_uxTaskGetStackHighWaterMark>:
}
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )
    UBaseType_t MPU_uxTaskGetStackHighWaterMark( TaskHandle_t xTask ) /* FREERTOS_SYSTEM_CALL */
    {
 8008316:	b580      	push	{r7, lr}
 8008318:	b084      	sub	sp, #16
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
        UBaseType_t uxReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800831e:	f000 fd7b 	bl	8008e18 <xPortRaisePrivilege>
 8008322:	60f8      	str	r0, [r7, #12]

        uxReturn = uxTaskGetStackHighWaterMark( xTask );
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7fb ff29 	bl	800417c <uxTaskGetStackHighWaterMark>
 800832a:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 800832c:	68f8      	ldr	r0, [r7, #12]
 800832e:	f001 fd61 	bl	8009df4 <vPortResetPrivilege>
        return uxReturn;
 8008332:	68bb      	ldr	r3, [r7, #8]
    }
 8008334:	4618      	mov	r0, r3
 8008336:	3710      	adds	r7, #16
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <MPU_uxTaskGetSystemState>:
    {
 800833c:	b580      	push	{r7, lr}
 800833e:	b086      	sub	sp, #24
 8008340:	af00      	add	r7, sp, #0
 8008342:	60f8      	str	r0, [r7, #12]
 8008344:	60b9      	str	r1, [r7, #8]
 8008346:	607a      	str	r2, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008348:	f000 fd66 	bl	8008e18 <xPortRaisePrivilege>
 800834c:	6178      	str	r0, [r7, #20]
        uxReturn = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, pulTotalRunTime );
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	68b9      	ldr	r1, [r7, #8]
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f7fb ff2e 	bl	80041b4 <uxTaskGetSystemState>
 8008358:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 800835a:	6978      	ldr	r0, [r7, #20]
 800835c:	f001 fd4a 	bl	8009df4 <vPortResetPrivilege>
        return uxReturn;
 8008360:	693b      	ldr	r3, [r7, #16]
    }
 8008362:	4618      	mov	r0, r3
 8008364:	3718      	adds	r7, #24
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <MPU_xTaskGenericNotify>:
    BaseType_t MPU_xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                       UBaseType_t uxIndexToNotify,
                                       uint32_t ulValue,
                                       eNotifyAction eAction,
                                       uint32_t * pulPreviousNotificationValue ) /* FREERTOS_SYSTEM_CALL */
    {
 800836a:	b580      	push	{r7, lr}
 800836c:	b088      	sub	sp, #32
 800836e:	af02      	add	r7, sp, #8
 8008370:	60f8      	str	r0, [r7, #12]
 8008372:	60b9      	str	r1, [r7, #8]
 8008374:	607a      	str	r2, [r7, #4]
 8008376:	70fb      	strb	r3, [r7, #3]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008378:	f000 fd4e 	bl	8008e18 <xPortRaisePrivilege>
 800837c:	6178      	str	r0, [r7, #20]

        xReturn = xTaskGenericNotify( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue );
 800837e:	78fa      	ldrb	r2, [r7, #3]
 8008380:	6a3b      	ldr	r3, [r7, #32]
 8008382:	9300      	str	r3, [sp, #0]
 8008384:	4613      	mov	r3, r2
 8008386:	687a      	ldr	r2, [r7, #4]
 8008388:	68b9      	ldr	r1, [r7, #8]
 800838a:	68f8      	ldr	r0, [r7, #12]
 800838c:	f7fb ffa0 	bl	80042d0 <xTaskGenericNotify>
 8008390:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008392:	6978      	ldr	r0, [r7, #20]
 8008394:	f001 fd2e 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 8008398:	693b      	ldr	r3, [r7, #16]
    }
 800839a:	4618      	mov	r0, r3
 800839c:	3718      	adds	r7, #24
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}

080083a2 <MPU_xTaskGenericNotifyWait>:
    BaseType_t MPU_xTaskGenericNotifyWait( UBaseType_t uxIndexToWaitOn,
                                           uint32_t ulBitsToClearOnEntry,
                                           uint32_t ulBitsToClearOnExit,
                                           uint32_t * pulNotificationValue,
                                           TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
    {
 80083a2:	b580      	push	{r7, lr}
 80083a4:	b088      	sub	sp, #32
 80083a6:	af02      	add	r7, sp, #8
 80083a8:	60f8      	str	r0, [r7, #12]
 80083aa:	60b9      	str	r1, [r7, #8]
 80083ac:	607a      	str	r2, [r7, #4]
 80083ae:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80083b0:	f000 fd32 	bl	8008e18 <xPortRaisePrivilege>
 80083b4:	6178      	str	r0, [r7, #20]

        xReturn = xTaskGenericNotifyWait( uxIndexToWaitOn, ulBitsToClearOnEntry, ulBitsToClearOnExit, pulNotificationValue, xTicksToWait );
 80083b6:	6a3b      	ldr	r3, [r7, #32]
 80083b8:	9300      	str	r3, [sp, #0]
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	68b9      	ldr	r1, [r7, #8]
 80083c0:	68f8      	ldr	r0, [r7, #12]
 80083c2:	f7fc fa41 	bl	8004848 <xTaskGenericNotifyWait>
 80083c6:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80083c8:	6978      	ldr	r0, [r7, #20]
 80083ca:	f001 fd13 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 80083ce:	693b      	ldr	r3, [r7, #16]
    }
 80083d0:	4618      	mov	r0, r3
 80083d2:	3718      	adds	r7, #24
 80083d4:	46bd      	mov	sp, r7
 80083d6:	bd80      	pop	{r7, pc}

080083d8 <MPU_ulTaskGenericNotifyTake>:

#if ( configUSE_TASK_NOTIFICATIONS == 1 )
    uint32_t MPU_ulTaskGenericNotifyTake( UBaseType_t uxIndexToWaitOn,
                                          BaseType_t xClearCountOnExit,
                                          TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
    {
 80083d8:	b580      	push	{r7, lr}
 80083da:	b086      	sub	sp, #24
 80083dc:	af00      	add	r7, sp, #0
 80083de:	60f8      	str	r0, [r7, #12]
 80083e0:	60b9      	str	r1, [r7, #8]
 80083e2:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80083e4:	f000 fd18 	bl	8008e18 <xPortRaisePrivilege>
 80083e8:	6178      	str	r0, [r7, #20]

        ulReturn = ulTaskGenericNotifyTake( uxIndexToWaitOn, xClearCountOnExit, xTicksToWait );
 80083ea:	687a      	ldr	r2, [r7, #4]
 80083ec:	68b9      	ldr	r1, [r7, #8]
 80083ee:	68f8      	ldr	r0, [r7, #12]
 80083f0:	f7fc fbd2 	bl	8004b98 <ulTaskGenericNotifyTake>
 80083f4:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80083f6:	6978      	ldr	r0, [r7, #20]
 80083f8:	f001 fcfc 	bl	8009df4 <vPortResetPrivilege>
        return ulReturn;
 80083fc:	693b      	ldr	r3, [r7, #16]
    }
 80083fe:	4618      	mov	r0, r3
 8008400:	3718      	adds	r7, #24
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <MPU_xTaskGenericNotifyStateClear>:
/*-----------------------------------------------------------*/

#if ( configUSE_TASK_NOTIFICATIONS == 1 )
    BaseType_t MPU_xTaskGenericNotifyStateClear( TaskHandle_t xTask,
                                                 UBaseType_t uxIndexToClear ) /* FREERTOS_SYSTEM_CALL */
    {
 8008406:	b580      	push	{r7, lr}
 8008408:	b084      	sub	sp, #16
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
 800840e:	6039      	str	r1, [r7, #0]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008410:	f000 fd02 	bl	8008e18 <xPortRaisePrivilege>
 8008414:	60f8      	str	r0, [r7, #12]

        xReturn = xTaskGenericNotifyStateClear( xTask, uxIndexToClear );
 8008416:	6839      	ldr	r1, [r7, #0]
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f7fc fc2b 	bl	8004c74 <xTaskGenericNotifyStateClear>
 800841e:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008420:	68f8      	ldr	r0, [r7, #12]
 8008422:	f001 fce7 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 8008426:	68bb      	ldr	r3, [r7, #8]
    }
 8008428:	4618      	mov	r0, r3
 800842a:	3710      	adds	r7, #16
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <MPU_ulTaskGenericNotifyValueClear>:

#if ( configUSE_TASK_NOTIFICATIONS == 1 )
    uint32_t MPU_ulTaskGenericNotifyValueClear( TaskHandle_t xTask,
                                                UBaseType_t uxIndexToClear,
                                                uint32_t ulBitsToClear ) /* FREERTOS_SYSTEM_CALL */
    {
 8008430:	b580      	push	{r7, lr}
 8008432:	b086      	sub	sp, #24
 8008434:	af00      	add	r7, sp, #0
 8008436:	60f8      	str	r0, [r7, #12]
 8008438:	60b9      	str	r1, [r7, #8]
 800843a:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800843c:	f000 fcec 	bl	8008e18 <xPortRaisePrivilege>
 8008440:	6178      	str	r0, [r7, #20]

        ulReturn = ulTaskGenericNotifyValueClear( xTask, uxIndexToClear, ulBitsToClear );
 8008442:	687a      	ldr	r2, [r7, #4]
 8008444:	68b9      	ldr	r1, [r7, #8]
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f7fc fc50 	bl	8004cec <ulTaskGenericNotifyValueClear>
 800844c:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 800844e:	6978      	ldr	r0, [r7, #20]
 8008450:	f001 fcd0 	bl	8009df4 <vPortResetPrivilege>
        return ulReturn;
 8008454:	693b      	ldr	r3, [r7, #16]
    }
 8008456:	4618      	mov	r0, r3
 8008458:	3718      	adds	r7, #24
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}

0800845e <MPU_xTaskGetCurrentTaskHandle>:
    {
 800845e:	b580      	push	{r7, lr}
 8008460:	b082      	sub	sp, #8
 8008462:	af00      	add	r7, sp, #0
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008464:	f000 fcd8 	bl	8008e18 <xPortRaisePrivilege>
 8008468:	6078      	str	r0, [r7, #4]
        xReturn = xTaskGetCurrentTaskHandle();
 800846a:	f7fd f98b 	bl	8005784 <xTaskGetCurrentTaskHandle>
 800846e:	6038      	str	r0, [r7, #0]
        vPortResetPrivilege( xRunningPrivileged );
 8008470:	6878      	ldr	r0, [r7, #4]
 8008472:	f001 fcbf 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 8008476:	683b      	ldr	r3, [r7, #0]
    }
 8008478:	4618      	mov	r0, r3
 800847a:	3708      	adds	r7, #8
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <MPU_vTaskSetTimeOutState>:
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008488:	f000 fcc6 	bl	8008e18 <xPortRaisePrivilege>
 800848c:	60f8      	str	r0, [r7, #12]
    vTaskSetTimeOutState( pxTimeOut );
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7fc fc5c 	bl	8004d4c <vTaskSetTimeOutState>
    vPortResetPrivilege( xRunningPrivileged );
 8008494:	68f8      	ldr	r0, [r7, #12]
 8008496:	f001 fcad 	bl	8009df4 <vPortResetPrivilege>
}
 800849a:	bf00      	nop
 800849c:	3710      	adds	r7, #16
 800849e:	46bd      	mov	sp, r7
 80084a0:	bd80      	pop	{r7, pc}

080084a2 <MPU_xTaskCheckForTimeOut>:
{
 80084a2:	b580      	push	{r7, lr}
 80084a4:	b084      	sub	sp, #16
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	6039      	str	r1, [r7, #0]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80084ac:	f000 fcb4 	bl	8008e18 <xPortRaisePrivilege>
 80084b0:	60f8      	str	r0, [r7, #12]
    xReturn = xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );
 80084b2:	6839      	ldr	r1, [r7, #0]
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f7fc fc6f 	bl	8004d98 <xTaskCheckForTimeOut>
 80084ba:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 80084bc:	68f8      	ldr	r0, [r7, #12]
 80084be:	f001 fc99 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 80084c2:	68bb      	ldr	r3, [r7, #8]
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3710      	adds	r7, #16
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}

080084cc <MPU_xTaskGetSchedulerState>:
    {
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80084d2:	f000 fca1 	bl	8008e18 <xPortRaisePrivilege>
 80084d6:	6078      	str	r0, [r7, #4]
        xReturn = xTaskGetSchedulerState();
 80084d8:	f7fd f970 	bl	80057bc <xTaskGetSchedulerState>
 80084dc:	6038      	str	r0, [r7, #0]
        vPortResetPrivilege( xRunningPrivileged );
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f001 fc88 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 80084e4:	683b      	ldr	r3, [r7, #0]
    }
 80084e6:	4618      	mov	r0, r3
 80084e8:	3708      	adds	r7, #8
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd80      	pop	{r7, pc}

080084ee <MPU_xTaskCatchUpTicks>:
{
 80084ee:	b580      	push	{r7, lr}
 80084f0:	b084      	sub	sp, #16
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80084f6:	f000 fc8f 	bl	8008e18 <xPortRaisePrivilege>
 80084fa:	60f8      	str	r0, [r7, #12]
    xReturn = xTaskCatchUpTicks( xTicksToCatchUp );
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f7fc fcb1 	bl	8004e64 <xTaskCatchUpTicks>
 8008502:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f001 fc75 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 800850a:	68bb      	ldr	r3, [r7, #8]
}
 800850c:	4618      	mov	r0, r3
 800850e:	3710      	adds	r7, #16
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <MPU_xQueueGenericSend>:

BaseType_t MPU_xQueueGenericSend( QueueHandle_t xQueue,
                                  const void * const pvItemToQueue,
                                  TickType_t xTicksToWait,
                                  BaseType_t xCopyPosition ) /* FREERTOS_SYSTEM_CALL */
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b086      	sub	sp, #24
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
 8008520:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008522:	f000 fc79 	bl	8008e18 <xPortRaisePrivilege>
 8008526:	6178      	str	r0, [r7, #20]

    xReturn = xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	68b9      	ldr	r1, [r7, #8]
 800852e:	68f8      	ldr	r0, [r7, #12]
 8008530:	f7f8 fae8 	bl	8000b04 <xQueueGenericSend>
 8008534:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008536:	6978      	ldr	r0, [r7, #20]
 8008538:	f001 fc5c 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 800853c:	693b      	ldr	r3, [r7, #16]
}
 800853e:	4618      	mov	r0, r3
 8008540:	3718      	adds	r7, #24
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}

08008546 <MPU_xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xQueueReceive( QueueHandle_t pxQueue,
                              void * const pvBuffer,
                              TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b086      	sub	sp, #24
 800854a:	af00      	add	r7, sp, #0
 800854c:	60f8      	str	r0, [r7, #12]
 800854e:	60b9      	str	r1, [r7, #8]
 8008550:	607a      	str	r2, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008552:	f000 fc61 	bl	8008e18 <xPortRaisePrivilege>
 8008556:	6178      	str	r0, [r7, #20]
    BaseType_t xReturn;

    xReturn = xQueueReceive( pxQueue, pvBuffer, xTicksToWait );
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	68b9      	ldr	r1, [r7, #8]
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f7f8 fd1a 	bl	8000f96 <xQueueReceive>
 8008562:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008564:	6978      	ldr	r0, [r7, #20]
 8008566:	f001 fc45 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 800856a:	693b      	ldr	r3, [r7, #16]
}
 800856c:	4618      	mov	r0, r3
 800856e:	3718      	adds	r7, #24
 8008570:	46bd      	mov	sp, r7
 8008572:	bd80      	pop	{r7, pc}

08008574 <MPU_xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xQueuePeek( QueueHandle_t xQueue,
                           void * const pvBuffer,
                           TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b086      	sub	sp, #24
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	607a      	str	r2, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008580:	f000 fc4a 	bl	8008e18 <xPortRaisePrivilege>
 8008584:	6178      	str	r0, [r7, #20]
    BaseType_t xReturn;

    xReturn = xQueuePeek( xQueue, pvBuffer, xTicksToWait );
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	68b9      	ldr	r1, [r7, #8]
 800858a:	68f8      	ldr	r0, [r7, #12]
 800858c:	f7f8 fbb8 	bl	8000d00 <xQueuePeek>
 8008590:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008592:	6978      	ldr	r0, [r7, #20]
 8008594:	f001 fc2e 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 8008598:	693b      	ldr	r3, [r7, #16]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3718      	adds	r7, #24
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <MPU_xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xQueueSemaphoreTake( QueueHandle_t xQueue,
                                    TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b084      	sub	sp, #16
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
 80085aa:	6039      	str	r1, [r7, #0]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80085ac:	f000 fc34 	bl	8008e18 <xPortRaisePrivilege>
 80085b0:	60f8      	str	r0, [r7, #12]
    BaseType_t xReturn;

    xReturn = xQueueSemaphoreTake( xQueue, xTicksToWait );
 80085b2:	6839      	ldr	r1, [r7, #0]
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f7f9 f901 	bl	80017bc <xQueueSemaphoreTake>
 80085ba:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 80085bc:	68f8      	ldr	r0, [r7, #12]
 80085be:	f001 fc19 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 80085c2:	68bb      	ldr	r3, [r7, #8]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <MPU_uxQueueMessagesWaiting>:
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80085d4:	f000 fc20 	bl	8008e18 <xPortRaisePrivilege>
 80085d8:	60f8      	str	r0, [r7, #12]
    uxReturn = uxQueueMessagesWaiting( pxQueue );
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f7f8 fdba 	bl	8001154 <uxQueueMessagesWaiting>
 80085e0:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f001 fc06 	bl	8009df4 <vPortResetPrivilege>
    return uxReturn;
 80085e8:	68bb      	ldr	r3, [r7, #8]
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3710      	adds	r7, #16
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <MPU_uxQueueSpacesAvailable>:
{
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b084      	sub	sp, #16
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80085fa:	f000 fc0d 	bl	8008e18 <xPortRaisePrivilege>
 80085fe:	60f8      	str	r0, [r7, #12]
    uxReturn = uxQueueSpacesAvailable( xQueue );
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f7f8 fdc5 	bl	8001190 <uxQueueSpacesAvailable>
 8008606:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008608:	68f8      	ldr	r0, [r7, #12]
 800860a:	f001 fbf3 	bl	8009df4 <vPortResetPrivilege>
    return uxReturn;
 800860e:	68bb      	ldr	r3, [r7, #8]
}
 8008610:	4618      	mov	r0, r3
 8008612:	3710      	adds	r7, #16
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}

08008618 <MPU_vQueueDelete>:
    }
#endif /* if configQUEUE_REGISTRY_SIZE > 0 */
/*-----------------------------------------------------------*/

void MPU_vQueueDelete( QueueHandle_t xQueue ) /* FREERTOS_SYSTEM_CALL */
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008620:	f000 fbfa 	bl	8008e18 <xPortRaisePrivilege>
 8008624:	60f8      	str	r0, [r7, #12]

    vQueueDelete( xQueue );
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f7f8 fdd5 	bl	80011d6 <vQueueDelete>

    vPortResetPrivilege( xRunningPrivileged );
 800862c:	68f8      	ldr	r0, [r7, #12]
 800862e:	f001 fbe1 	bl	8009df4 <vPortResetPrivilege>
}
 8008632:	bf00      	nop
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <MPU_xQueueCreateMutex>:
    {
 800863a:	b580      	push	{r7, lr}
 800863c:	b084      	sub	sp, #16
 800863e:	af00      	add	r7, sp, #0
 8008640:	4603      	mov	r3, r0
 8008642:	71fb      	strb	r3, [r7, #7]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008644:	f000 fbe8 	bl	8008e18 <xPortRaisePrivilege>
 8008648:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueCreateMutex( ucQueueType );
 800864a:	79fb      	ldrb	r3, [r7, #7]
 800864c:	4618      	mov	r0, r3
 800864e:	f7f9 f822 	bl	8001696 <xQueueCreateMutex>
 8008652:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008654:	68f8      	ldr	r0, [r7, #12]
 8008656:	f001 fbcd 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 800865a:	68bb      	ldr	r3, [r7, #8]
    }
 800865c:	4618      	mov	r0, r3
 800865e:	3710      	adds	r7, #16
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <MPU_xQueueCreateMutexStatic>:
    {
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	6039      	str	r1, [r7, #0]
 800866e:	71fb      	strb	r3, [r7, #7]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008670:	f000 fbd2 	bl	8008e18 <xPortRaisePrivilege>
 8008674:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueCreateMutexStatic( ucQueueType, pxStaticQueue );
 8008676:	79fb      	ldrb	r3, [r7, #7]
 8008678:	6839      	ldr	r1, [r7, #0]
 800867a:	4618      	mov	r0, r3
 800867c:	f7f9 f823 	bl	80016c6 <xQueueCreateMutexStatic>
 8008680:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008682:	68f8      	ldr	r0, [r7, #12]
 8008684:	f001 fbb6 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 8008688:	68bb      	ldr	r3, [r7, #8]
    }
 800868a:	4618      	mov	r0, r3
 800868c:	3710      	adds	r7, #16
 800868e:	46bd      	mov	sp, r7
 8008690:	bd80      	pop	{r7, pc}

08008692 <MPU_xQueueCreateCountingSemaphore>:
    {
 8008692:	b580      	push	{r7, lr}
 8008694:	b084      	sub	sp, #16
 8008696:	af00      	add	r7, sp, #0
 8008698:	6078      	str	r0, [r7, #4]
 800869a:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800869c:	f000 fbbc 	bl	8008e18 <xPortRaisePrivilege>
 80086a0:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueCreateCountingSemaphore( uxCountValue, uxInitialCount );
 80086a2:	6839      	ldr	r1, [r7, #0]
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7f9 f829 	bl	80016fc <xQueueCreateCountingSemaphore>
 80086aa:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f001 fba1 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 80086b2:	68bb      	ldr	r3, [r7, #8]
    }
 80086b4:	4618      	mov	r0, r3
 80086b6:	3710      	adds	r7, #16
 80086b8:	46bd      	mov	sp, r7
 80086ba:	bd80      	pop	{r7, pc}

080086bc <MPU_xQueueCreateCountingSemaphoreStatic>:
    {
 80086bc:	b580      	push	{r7, lr}
 80086be:	b086      	sub	sp, #24
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	60f8      	str	r0, [r7, #12]
 80086c4:	60b9      	str	r1, [r7, #8]
 80086c6:	607a      	str	r2, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80086c8:	f000 fba6 	bl	8008e18 <xPortRaisePrivilege>
 80086cc:	6178      	str	r0, [r7, #20]
        xReturn = xQueueCreateCountingSemaphoreStatic( uxMaxCount, uxInitialCount, pxStaticQueue );
 80086ce:	687a      	ldr	r2, [r7, #4]
 80086d0:	68b9      	ldr	r1, [r7, #8]
 80086d2:	68f8      	ldr	r0, [r7, #12]
 80086d4:	f7f9 f840 	bl	8001758 <xQueueCreateCountingSemaphoreStatic>
 80086d8:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80086da:	6978      	ldr	r0, [r7, #20]
 80086dc:	f001 fb8a 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 80086e0:	693b      	ldr	r3, [r7, #16]
    }
 80086e2:	4618      	mov	r0, r3
 80086e4:	3718      	adds	r7, #24
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}

080086ea <MPU_xQueueGetMutexHolder>:
    {
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b084      	sub	sp, #16
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80086f2:	f000 fb91 	bl	8008e18 <xPortRaisePrivilege>
 80086f6:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueGetMutexHolder( xSemaphore );
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f7f9 f96b 	bl	80019d4 <xQueueGetMutexHolder>
 80086fe:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f001 fb77 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 8008706:	68bb      	ldr	r3, [r7, #8]
    }
 8008708:	4618      	mov	r0, r3
 800870a:	3710      	adds	r7, #16
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <MPU_xQueueTakeMutexRecursive>:
    {
 8008710:	b580      	push	{r7, lr}
 8008712:	b084      	sub	sp, #16
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
 8008718:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800871a:	f000 fb7d 	bl	8008e18 <xPortRaisePrivilege>
 800871e:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueTakeMutexRecursive( xMutex, xBlockTime );
 8008720:	6839      	ldr	r1, [r7, #0]
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f7f9 f9a0 	bl	8001a68 <xQueueTakeMutexRecursive>
 8008728:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 800872a:	68f8      	ldr	r0, [r7, #12]
 800872c:	f001 fb62 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 8008730:	68bb      	ldr	r3, [r7, #8]
    }
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <MPU_xQueueGiveMutexRecursive>:
    {
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008742:	f000 fb69 	bl	8008e18 <xPortRaisePrivilege>
 8008746:	60f8      	str	r0, [r7, #12]
        xReturn = xQueueGiveMutexRecursive( xMutex );
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f7f9 f9c3 	bl	8001ad4 <xQueueGiveMutexRecursive>
 800874e:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008750:	68f8      	ldr	r0, [r7, #12]
 8008752:	f001 fb4f 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 8008756:	68bb      	ldr	r3, [r7, #8]
    }
 8008758:	4618      	mov	r0, r3
 800875a:	3710      	adds	r7, #16
 800875c:	46bd      	mov	sp, r7
 800875e:	bd80      	pop	{r7, pc}

08008760 <MPU_vQueueAddToRegistry>:
    {
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800876a:	f000 fb55 	bl	8008e18 <xPortRaisePrivilege>
 800876e:	60f8      	str	r0, [r7, #12]
        vQueueAddToRegistry( xQueue, pcName );
 8008770:	6839      	ldr	r1, [r7, #0]
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7f9 f9e2 	bl	8001b3c <vQueueAddToRegistry>
        vPortResetPrivilege( xRunningPrivileged );
 8008778:	68f8      	ldr	r0, [r7, #12]
 800877a:	f001 fb3b 	bl	8009df4 <vPortResetPrivilege>
    }
 800877e:	bf00      	nop
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}

08008786 <MPU_vQueueUnregisterQueue>:
    {
 8008786:	b580      	push	{r7, lr}
 8008788:	b084      	sub	sp, #16
 800878a:	af00      	add	r7, sp, #0
 800878c:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800878e:	f000 fb43 	bl	8008e18 <xPortRaisePrivilege>
 8008792:	60f8      	str	r0, [r7, #12]
        vQueueUnregisterQueue( xQueue );
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f7f9 fa1f 	bl	8001bd8 <vQueueUnregisterQueue>
        vPortResetPrivilege( xRunningPrivileged );
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	f001 fb2a 	bl	8009df4 <vPortResetPrivilege>
    }
 80087a0:	bf00      	nop
 80087a2:	3710      	adds	r7, #16
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}

080087a8 <MPU_pcQueueGetName>:
    {
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80087b0:	f000 fb32 	bl	8008e18 <xPortRaisePrivilege>
 80087b4:	60f8      	str	r0, [r7, #12]
        pcReturn = pcQueueGetName( xQueue );
 80087b6:	6878      	ldr	r0, [r7, #4]
 80087b8:	f7f9 fa46 	bl	8001c48 <pcQueueGetName>
 80087bc:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80087be:	68f8      	ldr	r0, [r7, #12]
 80087c0:	f001 fb18 	bl	8009df4 <vPortResetPrivilege>
        return pcReturn;
 80087c4:	68bb      	ldr	r3, [r7, #8]
    }
 80087c6:	4618      	mov	r0, r3
 80087c8:	3710      	adds	r7, #16
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}

080087ce <MPU_xQueueGenericCreate>:
    {
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b086      	sub	sp, #24
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	60f8      	str	r0, [r7, #12]
 80087d6:	60b9      	str	r1, [r7, #8]
 80087d8:	4613      	mov	r3, r2
 80087da:	71fb      	strb	r3, [r7, #7]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80087dc:	f000 fb1c 	bl	8008e18 <xPortRaisePrivilege>
 80087e0:	6178      	str	r0, [r7, #20]
        xReturn = xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );
 80087e2:	79fb      	ldrb	r3, [r7, #7]
 80087e4:	461a      	mov	r2, r3
 80087e6:	68b9      	ldr	r1, [r7, #8]
 80087e8:	68f8      	ldr	r0, [r7, #12]
 80087ea:	f7f9 fa61 	bl	8001cb0 <xQueueGenericCreate>
 80087ee:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80087f0:	6978      	ldr	r0, [r7, #20]
 80087f2:	f001 faff 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 80087f6:	693b      	ldr	r3, [r7, #16]
    }
 80087f8:	4618      	mov	r0, r3
 80087fa:	3718      	adds	r7, #24
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}

08008800 <MPU_xQueueGenericCreateStatic>:
    {
 8008800:	b580      	push	{r7, lr}
 8008802:	b088      	sub	sp, #32
 8008804:	af02      	add	r7, sp, #8
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
 800880c:	603b      	str	r3, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800880e:	f000 fb03 	bl	8008e18 <xPortRaisePrivilege>
 8008812:	6178      	str	r0, [r7, #20]
        xReturn = xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );
 8008814:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008818:	9300      	str	r3, [sp, #0]
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	68b9      	ldr	r1, [r7, #8]
 8008820:	68f8      	ldr	r0, [r7, #12]
 8008822:	f7f9 fa97 	bl	8001d54 <xQueueGenericCreateStatic>
 8008826:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008828:	6978      	ldr	r0, [r7, #20]
 800882a:	f001 fae3 	bl	8009df4 <vPortResetPrivilege>
        return xReturn;
 800882e:	693b      	ldr	r3, [r7, #16]
    }
 8008830:	4618      	mov	r0, r3
 8008832:	3718      	adds	r7, #24
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <MPU_xQueueGenericReset>:
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	6039      	str	r1, [r7, #0]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008842:	f000 fae9 	bl	8008e18 <xPortRaisePrivilege>
 8008846:	60f8      	str	r0, [r7, #12]
    xReturn = xQueueGenericReset( pxQueue, xNewQueue );
 8008848:	6839      	ldr	r1, [r7, #0]
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f7f9 fb14 	bl	8001e78 <xQueueGenericReset>
 8008850:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008852:	68f8      	ldr	r0, [r7, #12]
 8008854:	f001 face 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 8008858:	68bb      	ldr	r3, [r7, #8]
}
 800885a:	4618      	mov	r0, r3
 800885c:	3710      	adds	r7, #16
 800885e:	46bd      	mov	sp, r7
 8008860:	bd80      	pop	{r7, pc}

08008862 <MPU_xTimerCreate>:
    TimerHandle_t MPU_xTimerCreate( const char * const pcTimerName,
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction ) /* FREERTOS_SYSTEM_CALL */
    {
 8008862:	b580      	push	{r7, lr}
 8008864:	b088      	sub	sp, #32
 8008866:	af02      	add	r7, sp, #8
 8008868:	60f8      	str	r0, [r7, #12]
 800886a:	60b9      	str	r1, [r7, #8]
 800886c:	607a      	str	r2, [r7, #4]
 800886e:	603b      	str	r3, [r7, #0]
        TimerHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008870:	f000 fad2 	bl	8008e18 <xPortRaisePrivilege>
 8008874:	6178      	str	r0, [r7, #20]

        xReturn = xTimerCreate( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction );
 8008876:	6a3b      	ldr	r3, [r7, #32]
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	68b9      	ldr	r1, [r7, #8]
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f7fd fd87 	bl	8006394 <xTimerCreate>
 8008886:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008888:	6978      	ldr	r0, [r7, #20]
 800888a:	f001 fab3 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 800888e:	693b      	ldr	r3, [r7, #16]
    }
 8008890:	4618      	mov	r0, r3
 8008892:	3718      	adds	r7, #24
 8008894:	46bd      	mov	sp, r7
 8008896:	bd80      	pop	{r7, pc}

08008898 <MPU_xTimerCreateStatic>:
                                          const TickType_t xTimerPeriodInTicks,
                                          const UBaseType_t uxAutoReload,
                                          void * const pvTimerID,
                                          TimerCallbackFunction_t pxCallbackFunction,
                                          StaticTimer_t * pxTimerBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008898:	b580      	push	{r7, lr}
 800889a:	b088      	sub	sp, #32
 800889c:	af02      	add	r7, sp, #8
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	607a      	str	r2, [r7, #4]
 80088a4:	603b      	str	r3, [r7, #0]
        TimerHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80088a6:	f000 fab7 	bl	8008e18 <xPortRaisePrivilege>
 80088aa:	6178      	str	r0, [r7, #20]

        xReturn = xTimerCreateStatic( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxTimerBuffer );
 80088ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ae:	9301      	str	r3, [sp, #4]
 80088b0:	6a3b      	ldr	r3, [r7, #32]
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	68b9      	ldr	r1, [r7, #8]
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f7fd fd8b 	bl	80063d6 <xTimerCreateStatic>
 80088c0:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 80088c2:	6978      	ldr	r0, [r7, #20]
 80088c4:	f001 fa96 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 80088c8:	693b      	ldr	r3, [r7, #16]
    }
 80088ca:	4618      	mov	r0, r3
 80088cc:	3718      	adds	r7, #24
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <MPU_pvTimerGetTimerID>:
#endif /* if ( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configUSE_TIMERS == 1 ) ) */
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    void * MPU_pvTimerGetTimerID( const TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b084      	sub	sp, #16
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
        void * pvReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80088da:	f000 fa9d 	bl	8008e18 <xPortRaisePrivilege>
 80088de:	60f8      	str	r0, [r7, #12]

        pvReturn = pvTimerGetTimerID( xTimer );
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f7fd fdb6 	bl	8006452 <pvTimerGetTimerID>
 80088e6:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80088e8:	68f8      	ldr	r0, [r7, #12]
 80088ea:	f001 fa83 	bl	8009df4 <vPortResetPrivilege>

        return pvReturn;
 80088ee:	68bb      	ldr	r3, [r7, #8]
    }
 80088f0:	4618      	mov	r0, r3
 80088f2:	3710      	adds	r7, #16
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <MPU_vTimerSetTimerID>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    void MPU_vTimerSetTimerID( TimerHandle_t xTimer,
                               void * pvNewID ) /* FREERTOS_SYSTEM_CALL */
    {
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b084      	sub	sp, #16
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008902:	f000 fa89 	bl	8008e18 <xPortRaisePrivilege>
 8008906:	60f8      	str	r0, [r7, #12]

        vTimerSetTimerID( xTimer, pvNewID );
 8008908:	6839      	ldr	r1, [r7, #0]
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f7fd fdc1 	bl	8006492 <vTimerSetTimerID>
        vPortResetPrivilege( xRunningPrivileged );
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	f001 fa6f 	bl	8009df4 <vPortResetPrivilege>
    }
 8008916:	bf00      	nop
 8008918:	3710      	adds	r7, #16
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}

0800891e <MPU_xTimerIsTimerActive>:
#endif
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    BaseType_t MPU_xTimerIsTimerActive( TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 800891e:	b580      	push	{r7, lr}
 8008920:	b084      	sub	sp, #16
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008926:	f000 fa77 	bl	8008e18 <xPortRaisePrivilege>
 800892a:	60f8      	str	r0, [r7, #12]

        xReturn = xTimerIsTimerActive( xTimer );
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f7fd fdd0 	bl	80064d2 <xTimerIsTimerActive>
 8008932:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008934:	68f8      	ldr	r0, [r7, #12]
 8008936:	f001 fa5d 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 800893a:	68bb      	ldr	r3, [r7, #8]
    }
 800893c:	4618      	mov	r0, r3
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}

08008944 <MPU_xTimerGetTimerDaemonTaskHandle>:
#endif /* if ( configUSE_TIMERS == 1 ) */
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    TaskHandle_t MPU_xTimerGetTimerDaemonTaskHandle( void ) /* FREERTOS_SYSTEM_CALL */
    {
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
        TaskHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 800894a:	f000 fa65 	bl	8008e18 <xPortRaisePrivilege>
 800894e:	6078      	str	r0, [r7, #4]

        xReturn = xTimerGetTimerDaemonTaskHandle();
 8008950:	f7fd fde8 	bl	8006524 <xTimerGetTimerDaemonTaskHandle>
 8008954:	6038      	str	r0, [r7, #0]
        vPortResetPrivilege( xRunningPrivileged );
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f001 fa4c 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 800895c:	683b      	ldr	r3, [r7, #0]
    }
 800895e:	4618      	mov	r0, r3
 8008960:	3708      	adds	r7, #8
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <MPU_xTimerPendFunctionCall>:
#if ( ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )
    BaseType_t MPU_xTimerPendFunctionCall( PendedFunction_t xFunctionToPend,
                                           void * pvParameter1,
                                           uint32_t ulParameter2,
                                           TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
    {
 8008966:	b580      	push	{r7, lr}
 8008968:	b086      	sub	sp, #24
 800896a:	af00      	add	r7, sp, #0
 800896c:	60f8      	str	r0, [r7, #12]
 800896e:	60b9      	str	r1, [r7, #8]
 8008970:	607a      	str	r2, [r7, #4]
 8008972:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008974:	f000 fa50 	bl	8008e18 <xPortRaisePrivilege>
 8008978:	6178      	str	r0, [r7, #20]

        xReturn = xTimerPendFunctionCall( xFunctionToPend, pvParameter1, ulParameter2, xTicksToWait );
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	68b9      	ldr	r1, [r7, #8]
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f7fd fe0b 	bl	800659c <xTimerPendFunctionCall>
 8008986:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008988:	6978      	ldr	r0, [r7, #20]
 800898a:	f001 fa33 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 800898e:	693b      	ldr	r3, [r7, #16]
    }
 8008990:	4618      	mov	r0, r3
 8008992:	3718      	adds	r7, #24
 8008994:	46bd      	mov	sp, r7
 8008996:	bd80      	pop	{r7, pc}

08008998 <MPU_pcTimerGetName>:
#endif
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    const char * MPU_pcTimerGetName( TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
        const char * pcReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80089a0:	f000 fa3a 	bl	8008e18 <xPortRaisePrivilege>
 80089a4:	60f8      	str	r0, [r7, #12]

        pcReturn = pcTimerGetName( xTimer );
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f7fd fe28 	bl	80065fc <pcTimerGetName>
 80089ac:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80089ae:	68f8      	ldr	r0, [r7, #12]
 80089b0:	f001 fa20 	bl	8009df4 <vPortResetPrivilege>

        return pcReturn;
 80089b4:	68bb      	ldr	r3, [r7, #8]
    }
 80089b6:	4618      	mov	r0, r3
 80089b8:	3710      	adds	r7, #16
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}

080089be <MPU_vTimerSetReloadMode>:
    {
 80089be:	b580      	push	{r7, lr}
 80089c0:	b084      	sub	sp, #16
 80089c2:	af00      	add	r7, sp, #0
 80089c4:	6078      	str	r0, [r7, #4]
 80089c6:	6039      	str	r1, [r7, #0]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80089c8:	f000 fa26 	bl	8008e18 <xPortRaisePrivilege>
 80089cc:	60f8      	str	r0, [r7, #12]
        vTimerSetReloadMode( xTimer, uxAutoReload );
 80089ce:	6839      	ldr	r1, [r7, #0]
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f7fd fe2f 	bl	8006634 <vTimerSetReloadMode>
        vPortResetPrivilege( xRunningPrivileged );
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f001 fa0c 	bl	8009df4 <vPortResetPrivilege>
    }
 80089dc:	bf00      	nop
 80089de:	3710      	adds	r7, #16
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bd80      	pop	{r7, pc}

080089e4 <MPU_uxTimerGetReloadMode>:
    {
 80089e4:	b580      	push	{r7, lr}
 80089e6:	b084      	sub	sp, #16
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 80089ec:	f000 fa14 	bl	8008e18 <xPortRaisePrivilege>
 80089f0:	60f8      	str	r0, [r7, #12]
        uxReturn = uxTimerGetReloadMode( xTimer );
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f7fd fe51 	bl	800669a <uxTimerGetReloadMode>
 80089f8:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	f001 f9fa 	bl	8009df4 <vPortResetPrivilege>
        return uxReturn;
 8008a00:	68bb      	ldr	r3, [r7, #8]
    }
 8008a02:	4618      	mov	r0, r3
 8008a04:	3710      	adds	r7, #16
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}

08008a0a <MPU_xTimerGetPeriod>:
#endif /* if ( configUSE_TIMERS == 1 ) */
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    TickType_t MPU_xTimerGetPeriod( TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008a0a:	b580      	push	{r7, lr}
 8008a0c:	b084      	sub	sp, #16
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
        TickType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008a12:	f000 fa01 	bl	8008e18 <xPortRaisePrivilege>
 8008a16:	60f8      	str	r0, [r7, #12]

        xReturn = xTimerGetPeriod( xTimer );
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f7fd fe67 	bl	80066ec <xTimerGetPeriod>
 8008a1e:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008a20:	68f8      	ldr	r0, [r7, #12]
 8008a22:	f001 f9e7 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 8008a26:	68bb      	ldr	r3, [r7, #8]
    }
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}

08008a30 <MPU_xTimerGetExpiryTime>:
#endif /* if ( configUSE_TIMERS == 1 ) */
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )
    TickType_t MPU_xTimerGetExpiryTime( TimerHandle_t xTimer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b084      	sub	sp, #16
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
        TickType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008a38:	f000 f9ee 	bl	8008e18 <xPortRaisePrivilege>
 8008a3c:	60f8      	str	r0, [r7, #12]

        xReturn = xTimerGetExpiryTime( xTimer );
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f7fd fe70 	bl	8006724 <xTimerGetExpiryTime>
 8008a44:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008a46:	68f8      	ldr	r0, [r7, #12]
 8008a48:	f001 f9d4 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 8008a4c:	68bb      	ldr	r3, [r7, #8]
    }
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}

08008a56 <MPU_xTimerGenericCommand>:
    BaseType_t MPU_xTimerGenericCommand( TimerHandle_t xTimer,
                                         const BaseType_t xCommandID,
                                         const TickType_t xOptionalValue,
                                         BaseType_t * const pxHigherPriorityTaskWoken,
                                         const TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
    {
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b088      	sub	sp, #32
 8008a5a:	af02      	add	r7, sp, #8
 8008a5c:	60f8      	str	r0, [r7, #12]
 8008a5e:	60b9      	str	r1, [r7, #8]
 8008a60:	607a      	str	r2, [r7, #4]
 8008a62:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008a64:	f000 f9d8 	bl	8008e18 <xPortRaisePrivilege>
 8008a68:	6178      	str	r0, [r7, #20]

        xReturn = xTimerGenericCommand( xTimer, xCommandID, xOptionalValue, pxHigherPriorityTaskWoken, xTicksToWait );
 8008a6a:	6a3b      	ldr	r3, [r7, #32]
 8008a6c:	9300      	str	r3, [sp, #0]
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	687a      	ldr	r2, [r7, #4]
 8008a72:	68b9      	ldr	r1, [r7, #8]
 8008a74:	68f8      	ldr	r0, [r7, #12]
 8008a76:	f7fd febd 	bl	80067f4 <xTimerGenericCommand>
 8008a7a:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008a7c:	6978      	ldr	r0, [r7, #20]
 8008a7e:	f001 f9b9 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 8008a82:	693b      	ldr	r3, [r7, #16]
    }
 8008a84:	4618      	mov	r0, r3
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <MPU_xEventGroupCreate>:
#endif /* if ( configUSE_TIMERS == 1 ) */
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
    EventGroupHandle_t MPU_xEventGroupCreate( void ) /* FREERTOS_SYSTEM_CALL */
    {
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
        EventGroupHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008a92:	f000 f9c1 	bl	8008e18 <xPortRaisePrivilege>
 8008a96:	6078      	str	r0, [r7, #4]

        xReturn = xEventGroupCreate();
 8008a98:	f7f7 fbfe 	bl	8000298 <xEventGroupCreate>
 8008a9c:	6038      	str	r0, [r7, #0]
        vPortResetPrivilege( xRunningPrivileged );
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f001 f9a8 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 8008aa4:	683b      	ldr	r3, [r7, #0]
    }
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	3708      	adds	r7, #8
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}

08008aae <MPU_xEventGroupCreateStatic>:
#endif /* if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) */
/*-----------------------------------------------------------*/

#if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    EventGroupHandle_t MPU_xEventGroupCreateStatic( StaticEventGroup_t * pxEventGroupBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b084      	sub	sp, #16
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
        EventGroupHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008ab6:	f000 f9af 	bl	8008e18 <xPortRaisePrivilege>
 8008aba:	60f8      	str	r0, [r7, #12]

        xReturn = xEventGroupCreateStatic( pxEventGroupBuffer );
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f7f7 fc05 	bl	80002cc <xEventGroupCreateStatic>
 8008ac2:	60b8      	str	r0, [r7, #8]
        vPortResetPrivilege( xRunningPrivileged );
 8008ac4:	68f8      	ldr	r0, [r7, #12]
 8008ac6:	f001 f995 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 8008aca:	68bb      	ldr	r3, [r7, #8]
    }
 8008acc:	4618      	mov	r0, r3
 8008ace:	3710      	adds	r7, #16
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <MPU_xEventGroupWaitBits>:
EventBits_t MPU_xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                     const EventBits_t uxBitsToWaitFor,
                                     const BaseType_t xClearOnExit,
                                     const BaseType_t xWaitForAllBits,
                                     TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b088      	sub	sp, #32
 8008ad8:	af02      	add	r7, sp, #8
 8008ada:	60f8      	str	r0, [r7, #12]
 8008adc:	60b9      	str	r1, [r7, #8]
 8008ade:	607a      	str	r2, [r7, #4]
 8008ae0:	603b      	str	r3, [r7, #0]
    EventBits_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008ae2:	f000 f999 	bl	8008e18 <xPortRaisePrivilege>
 8008ae6:	6178      	str	r0, [r7, #20]

    xReturn = xEventGroupWaitBits( xEventGroup, uxBitsToWaitFor, xClearOnExit, xWaitForAllBits, xTicksToWait );
 8008ae8:	6a3b      	ldr	r3, [r7, #32]
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	687a      	ldr	r2, [r7, #4]
 8008af0:	68b9      	ldr	r1, [r7, #8]
 8008af2:	68f8      	ldr	r0, [r7, #12]
 8008af4:	f7f7 fc21 	bl	800033a <xEventGroupWaitBits>
 8008af8:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008afa:	6978      	ldr	r0, [r7, #20]
 8008afc:	f001 f97a 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008b00:	693b      	ldr	r3, [r7, #16]
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3718      	adds	r7, #24
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <MPU_xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t MPU_xEventGroupClearBits( EventGroupHandle_t xEventGroup,
                                      const EventBits_t uxBitsToClear ) /* FREERTOS_SYSTEM_CALL */
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b084      	sub	sp, #16
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
 8008b12:	6039      	str	r1, [r7, #0]
    EventBits_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008b14:	f000 f980 	bl	8008e18 <xPortRaisePrivilege>
 8008b18:	60f8      	str	r0, [r7, #12]

    xReturn = xEventGroupClearBits( xEventGroup, uxBitsToClear );
 8008b1a:	6839      	ldr	r1, [r7, #0]
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f7f7 fcdb 	bl	80004d8 <xEventGroupClearBits>
 8008b22:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008b24:	68f8      	ldr	r0, [r7, #12]
 8008b26:	f001 f965 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008b2a:	68bb      	ldr	r3, [r7, #8]
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3710      	adds	r7, #16
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <MPU_xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t MPU_xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                    const EventBits_t uxBitsToSet ) /* FREERTOS_SYSTEM_CALL */
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
    EventBits_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008b3e:	f000 f96b 	bl	8008e18 <xPortRaisePrivilege>
 8008b42:	60f8      	str	r0, [r7, #12]

    xReturn = xEventGroupSetBits( xEventGroup, uxBitsToSet );
 8008b44:	6839      	ldr	r1, [r7, #0]
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7f7 fd12 	bl	8000570 <xEventGroupSetBits>
 8008b4c:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008b4e:	68f8      	ldr	r0, [r7, #12]
 8008b50:	f001 f950 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008b54:	68bb      	ldr	r3, [r7, #8]
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3710      	adds	r7, #16
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}

08008b5e <MPU_xEventGroupSync>:

EventBits_t MPU_xEventGroupSync( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToSet,
                                 const EventBits_t uxBitsToWaitFor,
                                 TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008b5e:	b580      	push	{r7, lr}
 8008b60:	b086      	sub	sp, #24
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	60f8      	str	r0, [r7, #12]
 8008b66:	60b9      	str	r1, [r7, #8]
 8008b68:	607a      	str	r2, [r7, #4]
 8008b6a:	603b      	str	r3, [r7, #0]
    EventBits_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008b6c:	f000 f954 	bl	8008e18 <xPortRaisePrivilege>
 8008b70:	6178      	str	r0, [r7, #20]

    xReturn = xEventGroupSync( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTicksToWait );
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	68b9      	ldr	r1, [r7, #8]
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f7f7 fd99 	bl	80006b0 <xEventGroupSync>
 8008b7e:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008b80:	6978      	ldr	r0, [r7, #20]
 8008b82:	f001 f937 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008b86:	693b      	ldr	r3, [r7, #16]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3718      	adds	r7, #24
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <MPU_vEventGroupDelete>:
/*-----------------------------------------------------------*/

void MPU_vEventGroupDelete( EventGroupHandle_t xEventGroup ) /* FREERTOS_SYSTEM_CALL */
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b084      	sub	sp, #16
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008b98:	f000 f93e 	bl	8008e18 <xPortRaisePrivilege>
 8008b9c:	60f8      	str	r0, [r7, #12]

    vEventGroupDelete( xEventGroup );
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f7f7 fe58 	bl	8000854 <vEventGroupDelete>
    vPortResetPrivilege( xRunningPrivileged );
 8008ba4:	68f8      	ldr	r0, [r7, #12]
 8008ba6:	f001 f925 	bl	8009df4 <vPortResetPrivilege>
}
 8008baa:	bf00      	nop
 8008bac:	3710      	adds	r7, #16
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	bd80      	pop	{r7, pc}

08008bb2 <MPU_xStreamBufferSend>:

size_t MPU_xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
                              const void * pvTxData,
                              size_t xDataLengthBytes,
                              TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008bb2:	b580      	push	{r7, lr}
 8008bb4:	b086      	sub	sp, #24
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	60f8      	str	r0, [r7, #12]
 8008bba:	60b9      	str	r1, [r7, #8]
 8008bbc:	607a      	str	r2, [r7, #4]
 8008bbe:	603b      	str	r3, [r7, #0]
    size_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008bc0:	f000 f92a 	bl	8008e18 <xPortRaisePrivilege>
 8008bc4:	6178      	str	r0, [r7, #20]

    xReturn = xStreamBufferSend( xStreamBuffer, pvTxData, xDataLengthBytes, xTicksToWait );
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	68b9      	ldr	r1, [r7, #8]
 8008bcc:	68f8      	ldr	r0, [r7, #12]
 8008bce:	f7f9 fb6f 	bl	80022b0 <xStreamBufferSend>
 8008bd2:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008bd4:	6978      	ldr	r0, [r7, #20]
 8008bd6:	f001 f90d 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008bda:	693b      	ldr	r3, [r7, #16]
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3718      	adds	r7, #24
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <MPU_xStreamBufferReceive>:

size_t MPU_xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
                                 void * pvRxData,
                                 size_t xBufferLengthBytes,
                                 TickType_t xTicksToWait ) /* FREERTOS_SYSTEM_CALL */
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b086      	sub	sp, #24
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]
 8008bf0:	603b      	str	r3, [r7, #0]
    size_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008bf2:	f000 f911 	bl	8008e18 <xPortRaisePrivilege>
 8008bf6:	6178      	str	r0, [r7, #20]

    xReturn = xStreamBufferReceive( xStreamBuffer, pvRxData, xBufferLengthBytes, xTicksToWait );
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	68b9      	ldr	r1, [r7, #8]
 8008bfe:	68f8      	ldr	r0, [r7, #12]
 8008c00:	f7f9 fc96 	bl	8002530 <xStreamBufferReceive>
 8008c04:	6138      	str	r0, [r7, #16]
    vPortResetPrivilege( xRunningPrivileged );
 8008c06:	6978      	ldr	r0, [r7, #20]
 8008c08:	f001 f8f4 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008c0c:	693b      	ldr	r3, [r7, #16]
}
 8008c0e:	4618      	mov	r0, r3
 8008c10:	3718      	adds	r7, #24
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bd80      	pop	{r7, pc}

08008c16 <MPU_xStreamBufferNextMessageLengthBytes>:
{
 8008c16:	b580      	push	{r7, lr}
 8008c18:	b084      	sub	sp, #16
 8008c1a:	af00      	add	r7, sp, #0
 8008c1c:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008c1e:	f000 f8fb 	bl	8008e18 <xPortRaisePrivilege>
 8008c22:	60f8      	str	r0, [r7, #12]
    xReturn = xStreamBufferNextMessageLengthBytes( xStreamBuffer );
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f7fa f838 	bl	8002c9a <xStreamBufferNextMessageLengthBytes>
 8008c2a:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f001 f8e1 	bl	8009df4 <vPortResetPrivilege>
    return xReturn;
 8008c32:	68bb      	ldr	r3, [r7, #8]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <MPU_vStreamBufferDelete>:
/*-----------------------------------------------------------*/

void MPU_vStreamBufferDelete( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b084      	sub	sp, #16
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008c44:	f000 f8e8 	bl	8008e18 <xPortRaisePrivilege>
 8008c48:	60f8      	str	r0, [r7, #12]

    vStreamBufferDelete( xStreamBuffer );
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f7f9 fd77 	bl	800273e <vStreamBufferDelete>
    vPortResetPrivilege( xRunningPrivileged );
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f001 f8cf 	bl	8009df4 <vPortResetPrivilege>
}
 8008c56:	bf00      	nop
 8008c58:	3710      	adds	r7, #16
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}

08008c5e <MPU_xStreamBufferIsFull>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008c5e:	b580      	push	{r7, lr}
 8008c60:	b084      	sub	sp, #16
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008c66:	f000 f8d7 	bl	8008e18 <xPortRaisePrivilege>
 8008c6a:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferIsFull( xStreamBuffer );
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f7f9 fd8d 	bl	800278c <xStreamBufferIsFull>
 8008c72:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008c74:	68f8      	ldr	r0, [r7, #12]
 8008c76:	f001 f8bd 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008c7a:	68bb      	ldr	r3, [r7, #8]
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3710      	adds	r7, #16
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <MPU_xStreamBufferIsEmpty>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xStreamBufferIsEmpty( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008c8c:	f000 f8c4 	bl	8008e18 <xPortRaisePrivilege>
 8008c90:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferIsEmpty( xStreamBuffer );
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7f9 fdaa 	bl	80027ec <xStreamBufferIsEmpty>
 8008c98:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f001 f8aa 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008ca0:	68bb      	ldr	r3, [r7, #8]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <MPU_xStreamBufferReset>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xStreamBufferReset( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b084      	sub	sp, #16
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008cb2:	f000 f8b1 	bl	8008e18 <xPortRaisePrivilege>
 8008cb6:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferReset( xStreamBuffer );
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f7f9 fdbf 	bl	800283c <xStreamBufferReset>
 8008cbe:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008cc0:	68f8      	ldr	r0, [r7, #12]
 8008cc2:	f001 f897 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008cc6:	68bb      	ldr	r3, [r7, #8]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <MPU_xStreamBufferSpacesAvailable>:
/*-----------------------------------------------------------*/

size_t MPU_xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
    size_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008cd8:	f000 f89e 	bl	8008e18 <xPortRaisePrivilege>
 8008cdc:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferSpacesAvailable( xStreamBuffer );
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7f9 fde8 	bl	80028b4 <xStreamBufferSpacesAvailable>
 8008ce4:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f001 f884 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008cec:	68bb      	ldr	r3, [r7, #8]
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	3710      	adds	r7, #16
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	bd80      	pop	{r7, pc}

08008cf6 <MPU_xStreamBufferBytesAvailable>:
/*-----------------------------------------------------------*/

size_t MPU_xStreamBufferBytesAvailable( StreamBufferHandle_t xStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
{
 8008cf6:	b580      	push	{r7, lr}
 8008cf8:	b084      	sub	sp, #16
 8008cfa:	af00      	add	r7, sp, #0
 8008cfc:	6078      	str	r0, [r7, #4]
    size_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008cfe:	f000 f88b 	bl	8008e18 <xPortRaisePrivilege>
 8008d02:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferBytesAvailable( xStreamBuffer );
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f7f9 fe10 	bl	800292a <xStreamBufferBytesAvailable>
 8008d0a:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008d0c:	68f8      	ldr	r0, [r7, #12]
 8008d0e:	f001 f871 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008d12:	68bb      	ldr	r3, [r7, #8]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3710      	adds	r7, #16
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <MPU_xStreamBufferSetTriggerLevel>:
/*-----------------------------------------------------------*/

BaseType_t MPU_xStreamBufferSetTriggerLevel( StreamBufferHandle_t xStreamBuffer,
                                             size_t xTriggerLevel ) /* FREERTOS_SYSTEM_CALL */
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008d26:	f000 f877 	bl	8008e18 <xPortRaisePrivilege>
 8008d2a:	60f8      	str	r0, [r7, #12]

    xReturn = xStreamBufferSetTriggerLevel( xStreamBuffer, xTriggerLevel );
 8008d2c:	6839      	ldr	r1, [r7, #0]
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f7f9 fe18 	bl	8002964 <xStreamBufferSetTriggerLevel>
 8008d34:	60b8      	str	r0, [r7, #8]
    vPortResetPrivilege( xRunningPrivileged );
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f001 f85c 	bl	8009df4 <vPortResetPrivilege>

    return xReturn;
 8008d3c:	68bb      	ldr	r3, [r7, #8]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3710      	adds	r7, #16
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}

08008d46 <MPU_xStreamBufferGenericCreate>:

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
    StreamBufferHandle_t MPU_xStreamBufferGenericCreate( size_t xBufferSizeBytes,
                                                         size_t xTriggerLevelBytes,
                                                         BaseType_t xIsMessageBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b086      	sub	sp, #24
 8008d4a:	af00      	add	r7, sp, #0
 8008d4c:	60f8      	str	r0, [r7, #12]
 8008d4e:	60b9      	str	r1, [r7, #8]
 8008d50:	607a      	str	r2, [r7, #4]
        StreamBufferHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008d52:	f000 f861 	bl	8008e18 <xPortRaisePrivilege>
 8008d56:	6178      	str	r0, [r7, #20]

        xReturn = xStreamBufferGenericCreate( xBufferSizeBytes, xTriggerLevelBytes, xIsMessageBuffer );
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	68b9      	ldr	r1, [r7, #8]
 8008d5c:	68f8      	ldr	r0, [r7, #12]
 8008d5e:	f7f9 feb9 	bl	8002ad4 <xStreamBufferGenericCreate>
 8008d62:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008d64:	6978      	ldr	r0, [r7, #20]
 8008d66:	f001 f845 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 8008d6a:	693b      	ldr	r3, [r7, #16]
    }
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3718      	adds	r7, #24
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}

08008d74 <MPU_xStreamBufferGenericCreateStatic>:
    StreamBufferHandle_t MPU_xStreamBufferGenericCreateStatic( size_t xBufferSizeBytes,
                                                               size_t xTriggerLevelBytes,
                                                               BaseType_t xIsMessageBuffer,
                                                               uint8_t * const pucStreamBufferStorageArea,
                                                               StaticStreamBuffer_t * const pxStaticStreamBuffer ) /* FREERTOS_SYSTEM_CALL */
    {
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b088      	sub	sp, #32
 8008d78:	af02      	add	r7, sp, #8
 8008d7a:	60f8      	str	r0, [r7, #12]
 8008d7c:	60b9      	str	r1, [r7, #8]
 8008d7e:	607a      	str	r2, [r7, #4]
 8008d80:	603b      	str	r3, [r7, #0]
        StreamBufferHandle_t xReturn;
        BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008d82:	f000 f849 	bl	8008e18 <xPortRaisePrivilege>
 8008d86:	6178      	str	r0, [r7, #20]

        xReturn = xStreamBufferGenericCreateStatic( xBufferSizeBytes, xTriggerLevelBytes, xIsMessageBuffer, pucStreamBufferStorageArea, pxStaticStreamBuffer );
 8008d88:	6a3b      	ldr	r3, [r7, #32]
 8008d8a:	9300      	str	r3, [sp, #0]
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	687a      	ldr	r2, [r7, #4]
 8008d90:	68b9      	ldr	r1, [r7, #8]
 8008d92:	68f8      	ldr	r0, [r7, #12]
 8008d94:	f7f9 ff00 	bl	8002b98 <xStreamBufferGenericCreateStatic>
 8008d98:	6138      	str	r0, [r7, #16]
        vPortResetPrivilege( xRunningPrivileged );
 8008d9a:	6978      	ldr	r0, [r7, #20]
 8008d9c:	f001 f82a 	bl	8009df4 <vPortResetPrivilege>

        return xReturn;
 8008da0:	693b      	ldr	r3, [r7, #16]
    }
 8008da2:	4618      	mov	r0, r3
 8008da4:	3718      	adds	r7, #24
 8008da6:	46bd      	mov	sp, r7
 8008da8:	bd80      	pop	{r7, pc}

08008daa <MPU_ASAN_malloc>:
{
 8008daa:	b580      	push	{r7, lr}
 8008dac:	b084      	sub	sp, #16
 8008dae:	af00      	add	r7, sp, #0
 8008db0:	6078      	str	r0, [r7, #4]
	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008db2:	f000 f831 	bl	8008e18 <xPortRaisePrivilege>
 8008db6:	60f8      	str	r0, [r7, #12]
	void *ptr = Allocate(size, 8, FROM_MALLOC, true);
 8008db8:	2301      	movs	r3, #1
 8008dba:	2201      	movs	r2, #1
 8008dbc:	2108      	movs	r1, #8
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 fd92 	bl	80098e8 <Allocate>
 8008dc4:	60b8      	str	r0, [r7, #8]
	vPortResetPrivilege( xRunningPrivileged );
 8008dc6:	68f8      	ldr	r0, [r7, #12]
 8008dc8:	f001 f814 	bl	8009df4 <vPortResetPrivilege>
	return  (void *	)ptr;
 8008dcc:	68bb      	ldr	r3, [r7, #8]
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <MPU_ASAN_free>:
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b084      	sub	sp, #16
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	6078      	str	r0, [r7, #4]
	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008dde:	f000 f81b 	bl	8008e18 <xPortRaisePrivilege>
 8008de2:	60f8      	str	r0, [r7, #12]
	Deallocate(ptr, 0, 0, FROM_MALLOC);
 8008de4:	2301      	movs	r3, #1
 8008de6:	2200      	movs	r2, #0
 8008de8:	2100      	movs	r1, #0
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f000 ff96 	bl	8009d1c <Deallocate>
	vPortResetPrivilege( xRunningPrivileged );
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f000 ffff 	bl	8009df4 <vPortResetPrivilege>
}
 8008df6:	bf00      	nop
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <MPU_ASAN_flush_alloc>:
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b082      	sub	sp, #8
 8008e02:	af00      	add	r7, sp, #0
	BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8008e04:	f000 f808 	bl	8008e18 <xPortRaisePrivilege>
 8008e08:	6078      	str	r0, [r7, #4]
	vPortResetPrivilege( xRunningPrivileged );
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f000 fff2 	bl	8009df4 <vPortResetPrivilege>
}
 8008e10:	bf00      	nop
 8008e12:	3708      	adds	r7, #8
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <xPortRaisePrivilege>:
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
    xRunningPrivileged = portIS_PRIVILEGED();
 8008e1e:	f001 f877 	bl	8009f10 <xIsPrivileged>
 8008e22:	6078      	str	r0, [r7, #4]
    if( xRunningPrivileged == pdFALSE )
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d100      	bne.n	8008e2c <xPortRaisePrivilege+0x14>
        portRAISE_PRIVILEGE();
 8008e2a:	df02      	svc	2
    return xRunningPrivileged;
 8008e2c:	687b      	ldr	r3, [r7, #4]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}

08008e36 <__syscalls_flash_end__>:
	...

08008e38 <__do_global_dtors_aux>:
 8008e38:	b510      	push	{r4, lr}
 8008e3a:	4c05      	ldr	r4, [pc, #20]	; (8008e50 <__do_global_dtors_aux+0x18>)
 8008e3c:	7823      	ldrb	r3, [r4, #0]
 8008e3e:	b933      	cbnz	r3, 8008e4e <__do_global_dtors_aux+0x16>
 8008e40:	4b04      	ldr	r3, [pc, #16]	; (8008e54 <__do_global_dtors_aux+0x1c>)
 8008e42:	b113      	cbz	r3, 8008e4a <__do_global_dtors_aux+0x12>
 8008e44:	4804      	ldr	r0, [pc, #16]	; (8008e58 <__do_global_dtors_aux+0x20>)
 8008e46:	f3af 8000 	nop.w
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	7023      	strb	r3, [r4, #0]
 8008e4e:	bd10      	pop	{r4, pc}
 8008e50:	24010000 	.word	0x24010000
 8008e54:	00000000 	.word	0x00000000
 8008e58:	0801c58c 	.word	0x0801c58c

08008e5c <frame_dummy>:
 8008e5c:	b508      	push	{r3, lr}
 8008e5e:	4b03      	ldr	r3, [pc, #12]	; (8008e6c <frame_dummy+0x10>)
 8008e60:	b11b      	cbz	r3, 8008e6a <frame_dummy+0xe>
 8008e62:	4903      	ldr	r1, [pc, #12]	; (8008e70 <frame_dummy+0x14>)
 8008e64:	4803      	ldr	r0, [pc, #12]	; (8008e74 <frame_dummy+0x18>)
 8008e66:	f3af 8000 	nop.w
 8008e6a:	bd08      	pop	{r3, pc}
 8008e6c:	00000000 	.word	0x00000000
 8008e70:	24010004 	.word	0x24010004
 8008e74:	0801c58c 	.word	0x0801c58c
	...

08008e80 <memchr>:
 8008e80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008e84:	2a10      	cmp	r2, #16
 8008e86:	db2b      	blt.n	8008ee0 <memchr+0x60>
 8008e88:	f010 0f07 	tst.w	r0, #7
 8008e8c:	d008      	beq.n	8008ea0 <memchr+0x20>
 8008e8e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008e92:	3a01      	subs	r2, #1
 8008e94:	428b      	cmp	r3, r1
 8008e96:	d02d      	beq.n	8008ef4 <memchr+0x74>
 8008e98:	f010 0f07 	tst.w	r0, #7
 8008e9c:	b342      	cbz	r2, 8008ef0 <memchr+0x70>
 8008e9e:	d1f6      	bne.n	8008e8e <memchr+0xe>
 8008ea0:	b4f0      	push	{r4, r5, r6, r7}
 8008ea2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008ea6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8008eaa:	f022 0407 	bic.w	r4, r2, #7
 8008eae:	f07f 0700 	mvns.w	r7, #0
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008eb8:	3c08      	subs	r4, #8
 8008eba:	ea85 0501 	eor.w	r5, r5, r1
 8008ebe:	ea86 0601 	eor.w	r6, r6, r1
 8008ec2:	fa85 f547 	uadd8	r5, r5, r7
 8008ec6:	faa3 f587 	sel	r5, r3, r7
 8008eca:	fa86 f647 	uadd8	r6, r6, r7
 8008ece:	faa5 f687 	sel	r6, r5, r7
 8008ed2:	b98e      	cbnz	r6, 8008ef8 <memchr+0x78>
 8008ed4:	d1ee      	bne.n	8008eb4 <memchr+0x34>
 8008ed6:	bcf0      	pop	{r4, r5, r6, r7}
 8008ed8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008edc:	f002 0207 	and.w	r2, r2, #7
 8008ee0:	b132      	cbz	r2, 8008ef0 <memchr+0x70>
 8008ee2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008ee6:	3a01      	subs	r2, #1
 8008ee8:	ea83 0301 	eor.w	r3, r3, r1
 8008eec:	b113      	cbz	r3, 8008ef4 <memchr+0x74>
 8008eee:	d1f8      	bne.n	8008ee2 <memchr+0x62>
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	4770      	bx	lr
 8008ef4:	3801      	subs	r0, #1
 8008ef6:	4770      	bx	lr
 8008ef8:	2d00      	cmp	r5, #0
 8008efa:	bf06      	itte	eq
 8008efc:	4635      	moveq	r5, r6
 8008efe:	3803      	subeq	r0, #3
 8008f00:	3807      	subne	r0, #7
 8008f02:	f015 0f01 	tst.w	r5, #1
 8008f06:	d107      	bne.n	8008f18 <memchr+0x98>
 8008f08:	3001      	adds	r0, #1
 8008f0a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8008f0e:	bf02      	ittt	eq
 8008f10:	3001      	addeq	r0, #1
 8008f12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8008f16:	3001      	addeq	r0, #1
 8008f18:	bcf0      	pop	{r4, r5, r6, r7}
 8008f1a:	3801      	subs	r0, #1
 8008f1c:	4770      	bx	lr
 8008f1e:	bf00      	nop

08008f20 <__aeabi_uldivmod>:
 8008f20:	b953      	cbnz	r3, 8008f38 <__aeabi_uldivmod+0x18>
 8008f22:	b94a      	cbnz	r2, 8008f38 <__aeabi_uldivmod+0x18>
 8008f24:	2900      	cmp	r1, #0
 8008f26:	bf08      	it	eq
 8008f28:	2800      	cmpeq	r0, #0
 8008f2a:	bf1c      	itt	ne
 8008f2c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8008f30:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8008f34:	f000 b974 	b.w	8009220 <__aeabi_idiv0>
 8008f38:	f1ad 0c08 	sub.w	ip, sp, #8
 8008f3c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008f40:	f000 f806 	bl	8008f50 <__udivmoddi4>
 8008f44:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008f48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008f4c:	b004      	add	sp, #16
 8008f4e:	4770      	bx	lr

08008f50 <__udivmoddi4>:
 8008f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f54:	9d08      	ldr	r5, [sp, #32]
 8008f56:	4604      	mov	r4, r0
 8008f58:	468e      	mov	lr, r1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d14d      	bne.n	8008ffa <__udivmoddi4+0xaa>
 8008f5e:	428a      	cmp	r2, r1
 8008f60:	4694      	mov	ip, r2
 8008f62:	d969      	bls.n	8009038 <__udivmoddi4+0xe8>
 8008f64:	fab2 f282 	clz	r2, r2
 8008f68:	b152      	cbz	r2, 8008f80 <__udivmoddi4+0x30>
 8008f6a:	fa01 f302 	lsl.w	r3, r1, r2
 8008f6e:	f1c2 0120 	rsb	r1, r2, #32
 8008f72:	fa20 f101 	lsr.w	r1, r0, r1
 8008f76:	fa0c fc02 	lsl.w	ip, ip, r2
 8008f7a:	ea41 0e03 	orr.w	lr, r1, r3
 8008f7e:	4094      	lsls	r4, r2
 8008f80:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8008f84:	0c21      	lsrs	r1, r4, #16
 8008f86:	fbbe f6f8 	udiv	r6, lr, r8
 8008f8a:	fa1f f78c 	uxth.w	r7, ip
 8008f8e:	fb08 e316 	mls	r3, r8, r6, lr
 8008f92:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008f96:	fb06 f107 	mul.w	r1, r6, r7
 8008f9a:	4299      	cmp	r1, r3
 8008f9c:	d90a      	bls.n	8008fb4 <__udivmoddi4+0x64>
 8008f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8008fa2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8008fa6:	f080 811f 	bcs.w	80091e8 <__udivmoddi4+0x298>
 8008faa:	4299      	cmp	r1, r3
 8008fac:	f240 811c 	bls.w	80091e8 <__udivmoddi4+0x298>
 8008fb0:	3e02      	subs	r6, #2
 8008fb2:	4463      	add	r3, ip
 8008fb4:	1a5b      	subs	r3, r3, r1
 8008fb6:	b2a4      	uxth	r4, r4
 8008fb8:	fbb3 f0f8 	udiv	r0, r3, r8
 8008fbc:	fb08 3310 	mls	r3, r8, r0, r3
 8008fc0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008fc4:	fb00 f707 	mul.w	r7, r0, r7
 8008fc8:	42a7      	cmp	r7, r4
 8008fca:	d90a      	bls.n	8008fe2 <__udivmoddi4+0x92>
 8008fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8008fd0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008fd4:	f080 810a 	bcs.w	80091ec <__udivmoddi4+0x29c>
 8008fd8:	42a7      	cmp	r7, r4
 8008fda:	f240 8107 	bls.w	80091ec <__udivmoddi4+0x29c>
 8008fde:	4464      	add	r4, ip
 8008fe0:	3802      	subs	r0, #2
 8008fe2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8008fe6:	1be4      	subs	r4, r4, r7
 8008fe8:	2600      	movs	r6, #0
 8008fea:	b11d      	cbz	r5, 8008ff4 <__udivmoddi4+0xa4>
 8008fec:	40d4      	lsrs	r4, r2
 8008fee:	2300      	movs	r3, #0
 8008ff0:	e9c5 4300 	strd	r4, r3, [r5]
 8008ff4:	4631      	mov	r1, r6
 8008ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ffa:	428b      	cmp	r3, r1
 8008ffc:	d909      	bls.n	8009012 <__udivmoddi4+0xc2>
 8008ffe:	2d00      	cmp	r5, #0
 8009000:	f000 80ef 	beq.w	80091e2 <__udivmoddi4+0x292>
 8009004:	2600      	movs	r6, #0
 8009006:	e9c5 0100 	strd	r0, r1, [r5]
 800900a:	4630      	mov	r0, r6
 800900c:	4631      	mov	r1, r6
 800900e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009012:	fab3 f683 	clz	r6, r3
 8009016:	2e00      	cmp	r6, #0
 8009018:	d14a      	bne.n	80090b0 <__udivmoddi4+0x160>
 800901a:	428b      	cmp	r3, r1
 800901c:	d302      	bcc.n	8009024 <__udivmoddi4+0xd4>
 800901e:	4282      	cmp	r2, r0
 8009020:	f200 80f9 	bhi.w	8009216 <__udivmoddi4+0x2c6>
 8009024:	1a84      	subs	r4, r0, r2
 8009026:	eb61 0303 	sbc.w	r3, r1, r3
 800902a:	2001      	movs	r0, #1
 800902c:	469e      	mov	lr, r3
 800902e:	2d00      	cmp	r5, #0
 8009030:	d0e0      	beq.n	8008ff4 <__udivmoddi4+0xa4>
 8009032:	e9c5 4e00 	strd	r4, lr, [r5]
 8009036:	e7dd      	b.n	8008ff4 <__udivmoddi4+0xa4>
 8009038:	b902      	cbnz	r2, 800903c <__udivmoddi4+0xec>
 800903a:	deff      	udf	#255	; 0xff
 800903c:	fab2 f282 	clz	r2, r2
 8009040:	2a00      	cmp	r2, #0
 8009042:	f040 8092 	bne.w	800916a <__udivmoddi4+0x21a>
 8009046:	eba1 010c 	sub.w	r1, r1, ip
 800904a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800904e:	fa1f fe8c 	uxth.w	lr, ip
 8009052:	2601      	movs	r6, #1
 8009054:	0c20      	lsrs	r0, r4, #16
 8009056:	fbb1 f3f7 	udiv	r3, r1, r7
 800905a:	fb07 1113 	mls	r1, r7, r3, r1
 800905e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8009062:	fb0e f003 	mul.w	r0, lr, r3
 8009066:	4288      	cmp	r0, r1
 8009068:	d908      	bls.n	800907c <__udivmoddi4+0x12c>
 800906a:	eb1c 0101 	adds.w	r1, ip, r1
 800906e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8009072:	d202      	bcs.n	800907a <__udivmoddi4+0x12a>
 8009074:	4288      	cmp	r0, r1
 8009076:	f200 80cb 	bhi.w	8009210 <__udivmoddi4+0x2c0>
 800907a:	4643      	mov	r3, r8
 800907c:	1a09      	subs	r1, r1, r0
 800907e:	b2a4      	uxth	r4, r4
 8009080:	fbb1 f0f7 	udiv	r0, r1, r7
 8009084:	fb07 1110 	mls	r1, r7, r0, r1
 8009088:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800908c:	fb0e fe00 	mul.w	lr, lr, r0
 8009090:	45a6      	cmp	lr, r4
 8009092:	d908      	bls.n	80090a6 <__udivmoddi4+0x156>
 8009094:	eb1c 0404 	adds.w	r4, ip, r4
 8009098:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800909c:	d202      	bcs.n	80090a4 <__udivmoddi4+0x154>
 800909e:	45a6      	cmp	lr, r4
 80090a0:	f200 80bb 	bhi.w	800921a <__udivmoddi4+0x2ca>
 80090a4:	4608      	mov	r0, r1
 80090a6:	eba4 040e 	sub.w	r4, r4, lr
 80090aa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80090ae:	e79c      	b.n	8008fea <__udivmoddi4+0x9a>
 80090b0:	f1c6 0720 	rsb	r7, r6, #32
 80090b4:	40b3      	lsls	r3, r6
 80090b6:	fa22 fc07 	lsr.w	ip, r2, r7
 80090ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80090be:	fa20 f407 	lsr.w	r4, r0, r7
 80090c2:	fa01 f306 	lsl.w	r3, r1, r6
 80090c6:	431c      	orrs	r4, r3
 80090c8:	40f9      	lsrs	r1, r7
 80090ca:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80090ce:	fa00 f306 	lsl.w	r3, r0, r6
 80090d2:	fbb1 f8f9 	udiv	r8, r1, r9
 80090d6:	0c20      	lsrs	r0, r4, #16
 80090d8:	fa1f fe8c 	uxth.w	lr, ip
 80090dc:	fb09 1118 	mls	r1, r9, r8, r1
 80090e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80090e4:	fb08 f00e 	mul.w	r0, r8, lr
 80090e8:	4288      	cmp	r0, r1
 80090ea:	fa02 f206 	lsl.w	r2, r2, r6
 80090ee:	d90b      	bls.n	8009108 <__udivmoddi4+0x1b8>
 80090f0:	eb1c 0101 	adds.w	r1, ip, r1
 80090f4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80090f8:	f080 8088 	bcs.w	800920c <__udivmoddi4+0x2bc>
 80090fc:	4288      	cmp	r0, r1
 80090fe:	f240 8085 	bls.w	800920c <__udivmoddi4+0x2bc>
 8009102:	f1a8 0802 	sub.w	r8, r8, #2
 8009106:	4461      	add	r1, ip
 8009108:	1a09      	subs	r1, r1, r0
 800910a:	b2a4      	uxth	r4, r4
 800910c:	fbb1 f0f9 	udiv	r0, r1, r9
 8009110:	fb09 1110 	mls	r1, r9, r0, r1
 8009114:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8009118:	fb00 fe0e 	mul.w	lr, r0, lr
 800911c:	458e      	cmp	lr, r1
 800911e:	d908      	bls.n	8009132 <__udivmoddi4+0x1e2>
 8009120:	eb1c 0101 	adds.w	r1, ip, r1
 8009124:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8009128:	d26c      	bcs.n	8009204 <__udivmoddi4+0x2b4>
 800912a:	458e      	cmp	lr, r1
 800912c:	d96a      	bls.n	8009204 <__udivmoddi4+0x2b4>
 800912e:	3802      	subs	r0, #2
 8009130:	4461      	add	r1, ip
 8009132:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8009136:	fba0 9402 	umull	r9, r4, r0, r2
 800913a:	eba1 010e 	sub.w	r1, r1, lr
 800913e:	42a1      	cmp	r1, r4
 8009140:	46c8      	mov	r8, r9
 8009142:	46a6      	mov	lr, r4
 8009144:	d356      	bcc.n	80091f4 <__udivmoddi4+0x2a4>
 8009146:	d053      	beq.n	80091f0 <__udivmoddi4+0x2a0>
 8009148:	b15d      	cbz	r5, 8009162 <__udivmoddi4+0x212>
 800914a:	ebb3 0208 	subs.w	r2, r3, r8
 800914e:	eb61 010e 	sbc.w	r1, r1, lr
 8009152:	fa01 f707 	lsl.w	r7, r1, r7
 8009156:	fa22 f306 	lsr.w	r3, r2, r6
 800915a:	40f1      	lsrs	r1, r6
 800915c:	431f      	orrs	r7, r3
 800915e:	e9c5 7100 	strd	r7, r1, [r5]
 8009162:	2600      	movs	r6, #0
 8009164:	4631      	mov	r1, r6
 8009166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800916a:	f1c2 0320 	rsb	r3, r2, #32
 800916e:	40d8      	lsrs	r0, r3
 8009170:	fa0c fc02 	lsl.w	ip, ip, r2
 8009174:	fa21 f303 	lsr.w	r3, r1, r3
 8009178:	4091      	lsls	r1, r2
 800917a:	4301      	orrs	r1, r0
 800917c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8009180:	fa1f fe8c 	uxth.w	lr, ip
 8009184:	fbb3 f0f7 	udiv	r0, r3, r7
 8009188:	fb07 3610 	mls	r6, r7, r0, r3
 800918c:	0c0b      	lsrs	r3, r1, #16
 800918e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009192:	fb00 f60e 	mul.w	r6, r0, lr
 8009196:	429e      	cmp	r6, r3
 8009198:	fa04 f402 	lsl.w	r4, r4, r2
 800919c:	d908      	bls.n	80091b0 <__udivmoddi4+0x260>
 800919e:	eb1c 0303 	adds.w	r3, ip, r3
 80091a2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80091a6:	d22f      	bcs.n	8009208 <__udivmoddi4+0x2b8>
 80091a8:	429e      	cmp	r6, r3
 80091aa:	d92d      	bls.n	8009208 <__udivmoddi4+0x2b8>
 80091ac:	3802      	subs	r0, #2
 80091ae:	4463      	add	r3, ip
 80091b0:	1b9b      	subs	r3, r3, r6
 80091b2:	b289      	uxth	r1, r1
 80091b4:	fbb3 f6f7 	udiv	r6, r3, r7
 80091b8:	fb07 3316 	mls	r3, r7, r6, r3
 80091bc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80091c0:	fb06 f30e 	mul.w	r3, r6, lr
 80091c4:	428b      	cmp	r3, r1
 80091c6:	d908      	bls.n	80091da <__udivmoddi4+0x28a>
 80091c8:	eb1c 0101 	adds.w	r1, ip, r1
 80091cc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80091d0:	d216      	bcs.n	8009200 <__udivmoddi4+0x2b0>
 80091d2:	428b      	cmp	r3, r1
 80091d4:	d914      	bls.n	8009200 <__udivmoddi4+0x2b0>
 80091d6:	3e02      	subs	r6, #2
 80091d8:	4461      	add	r1, ip
 80091da:	1ac9      	subs	r1, r1, r3
 80091dc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80091e0:	e738      	b.n	8009054 <__udivmoddi4+0x104>
 80091e2:	462e      	mov	r6, r5
 80091e4:	4628      	mov	r0, r5
 80091e6:	e705      	b.n	8008ff4 <__udivmoddi4+0xa4>
 80091e8:	4606      	mov	r6, r0
 80091ea:	e6e3      	b.n	8008fb4 <__udivmoddi4+0x64>
 80091ec:	4618      	mov	r0, r3
 80091ee:	e6f8      	b.n	8008fe2 <__udivmoddi4+0x92>
 80091f0:	454b      	cmp	r3, r9
 80091f2:	d2a9      	bcs.n	8009148 <__udivmoddi4+0x1f8>
 80091f4:	ebb9 0802 	subs.w	r8, r9, r2
 80091f8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80091fc:	3801      	subs	r0, #1
 80091fe:	e7a3      	b.n	8009148 <__udivmoddi4+0x1f8>
 8009200:	4646      	mov	r6, r8
 8009202:	e7ea      	b.n	80091da <__udivmoddi4+0x28a>
 8009204:	4620      	mov	r0, r4
 8009206:	e794      	b.n	8009132 <__udivmoddi4+0x1e2>
 8009208:	4640      	mov	r0, r8
 800920a:	e7d1      	b.n	80091b0 <__udivmoddi4+0x260>
 800920c:	46d0      	mov	r8, sl
 800920e:	e77b      	b.n	8009108 <__udivmoddi4+0x1b8>
 8009210:	3b02      	subs	r3, #2
 8009212:	4461      	add	r1, ip
 8009214:	e732      	b.n	800907c <__udivmoddi4+0x12c>
 8009216:	4630      	mov	r0, r6
 8009218:	e709      	b.n	800902e <__udivmoddi4+0xde>
 800921a:	4464      	add	r4, ip
 800921c:	3802      	subs	r0, #2
 800921e:	e742      	b.n	80090a6 <__udivmoddi4+0x156>

08009220 <__aeabi_idiv0>:
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop

08009224 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8009224:	b480      	push	{r7}
 8009226:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8009228:	4b3f      	ldr	r3, [pc, #252]	; (8009328 <SystemInit+0x104>)
 800922a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800922e:	4a3e      	ldr	r2, [pc, #248]	; (8009328 <SystemInit+0x104>)
 8009230:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009234:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8009238:	4b3b      	ldr	r3, [pc, #236]	; (8009328 <SystemInit+0x104>)
 800923a:	691b      	ldr	r3, [r3, #16]
 800923c:	4a3a      	ldr	r2, [pc, #232]	; (8009328 <SystemInit+0x104>)
 800923e:	f043 0310 	orr.w	r3, r3, #16
 8009242:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8009244:	4b39      	ldr	r3, [pc, #228]	; (800932c <SystemInit+0x108>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f003 030f 	and.w	r3, r3, #15
 800924c:	2b06      	cmp	r3, #6
 800924e:	d807      	bhi.n	8009260 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8009250:	4b36      	ldr	r3, [pc, #216]	; (800932c <SystemInit+0x108>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f023 030f 	bic.w	r3, r3, #15
 8009258:	4a34      	ldr	r2, [pc, #208]	; (800932c <SystemInit+0x108>)
 800925a:	f043 0307 	orr.w	r3, r3, #7
 800925e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8009260:	4b33      	ldr	r3, [pc, #204]	; (8009330 <SystemInit+0x10c>)
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a32      	ldr	r2, [pc, #200]	; (8009330 <SystemInit+0x10c>)
 8009266:	f043 0301 	orr.w	r3, r3, #1
 800926a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800926c:	4b30      	ldr	r3, [pc, #192]	; (8009330 <SystemInit+0x10c>)
 800926e:	2200      	movs	r2, #0
 8009270:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8009272:	4b2f      	ldr	r3, [pc, #188]	; (8009330 <SystemInit+0x10c>)
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	492e      	ldr	r1, [pc, #184]	; (8009330 <SystemInit+0x10c>)
 8009278:	4b2e      	ldr	r3, [pc, #184]	; (8009334 <SystemInit+0x110>)
 800927a:	4013      	ands	r3, r2
 800927c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800927e:	4b2b      	ldr	r3, [pc, #172]	; (800932c <SystemInit+0x108>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f003 0308 	and.w	r3, r3, #8
 8009286:	2b00      	cmp	r3, #0
 8009288:	d007      	beq.n	800929a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800928a:	4b28      	ldr	r3, [pc, #160]	; (800932c <SystemInit+0x108>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f023 030f 	bic.w	r3, r3, #15
 8009292:	4a26      	ldr	r2, [pc, #152]	; (800932c <SystemInit+0x108>)
 8009294:	f043 0307 	orr.w	r3, r3, #7
 8009298:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800929a:	4b25      	ldr	r3, [pc, #148]	; (8009330 <SystemInit+0x10c>)
 800929c:	2200      	movs	r2, #0
 800929e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80092a0:	4b23      	ldr	r3, [pc, #140]	; (8009330 <SystemInit+0x10c>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80092a6:	4b22      	ldr	r3, [pc, #136]	; (8009330 <SystemInit+0x10c>)
 80092a8:	2200      	movs	r2, #0
 80092aa:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80092ac:	4b20      	ldr	r3, [pc, #128]	; (8009330 <SystemInit+0x10c>)
 80092ae:	4a22      	ldr	r2, [pc, #136]	; (8009338 <SystemInit+0x114>)
 80092b0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80092b2:	4b1f      	ldr	r3, [pc, #124]	; (8009330 <SystemInit+0x10c>)
 80092b4:	4a21      	ldr	r2, [pc, #132]	; (800933c <SystemInit+0x118>)
 80092b6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80092b8:	4b1d      	ldr	r3, [pc, #116]	; (8009330 <SystemInit+0x10c>)
 80092ba:	4a21      	ldr	r2, [pc, #132]	; (8009340 <SystemInit+0x11c>)
 80092bc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80092be:	4b1c      	ldr	r3, [pc, #112]	; (8009330 <SystemInit+0x10c>)
 80092c0:	2200      	movs	r2, #0
 80092c2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80092c4:	4b1a      	ldr	r3, [pc, #104]	; (8009330 <SystemInit+0x10c>)
 80092c6:	4a1e      	ldr	r2, [pc, #120]	; (8009340 <SystemInit+0x11c>)
 80092c8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80092ca:	4b19      	ldr	r3, [pc, #100]	; (8009330 <SystemInit+0x10c>)
 80092cc:	2200      	movs	r2, #0
 80092ce:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80092d0:	4b17      	ldr	r3, [pc, #92]	; (8009330 <SystemInit+0x10c>)
 80092d2:	4a1b      	ldr	r2, [pc, #108]	; (8009340 <SystemInit+0x11c>)
 80092d4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80092d6:	4b16      	ldr	r3, [pc, #88]	; (8009330 <SystemInit+0x10c>)
 80092d8:	2200      	movs	r2, #0
 80092da:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80092dc:	4b14      	ldr	r3, [pc, #80]	; (8009330 <SystemInit+0x10c>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a13      	ldr	r2, [pc, #76]	; (8009330 <SystemInit+0x10c>)
 80092e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80092e6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80092e8:	4b11      	ldr	r3, [pc, #68]	; (8009330 <SystemInit+0x10c>)
 80092ea:	2200      	movs	r2, #0
 80092ec:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80092ee:	4b15      	ldr	r3, [pc, #84]	; (8009344 <SystemInit+0x120>)
 80092f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092f2:	4a14      	ldr	r2, [pc, #80]	; (8009344 <SystemInit+0x120>)
 80092f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80092f8:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80092fa:	4b13      	ldr	r3, [pc, #76]	; (8009348 <SystemInit+0x124>)
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	4b13      	ldr	r3, [pc, #76]	; (800934c <SystemInit+0x128>)
 8009300:	4013      	ands	r3, r2
 8009302:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009306:	d202      	bcs.n	800930e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8009308:	4b11      	ldr	r3, [pc, #68]	; (8009350 <SystemInit+0x12c>)
 800930a:	2201      	movs	r2, #1
 800930c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800930e:	4b11      	ldr	r3, [pc, #68]	; (8009354 <SystemInit+0x130>)
 8009310:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8009314:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8009316:	4b04      	ldr	r3, [pc, #16]	; (8009328 <SystemInit+0x104>)
 8009318:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800931c:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800931e:	bf00      	nop
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr
 8009328:	e000ed00 	.word	0xe000ed00
 800932c:	52002000 	.word	0x52002000
 8009330:	58024400 	.word	0x58024400
 8009334:	eaf6ed7f 	.word	0xeaf6ed7f
 8009338:	02020200 	.word	0x02020200
 800933c:	01ff0000 	.word	0x01ff0000
 8009340:	01010280 	.word	0x01010280
 8009344:	580000c0 	.word	0x580000c0
 8009348:	5c001000 	.word	0x5c001000
 800934c:	ffff0000 	.word	0xffff0000
 8009350:	51008108 	.word	0x51008108
 8009354:	52004000 	.word	0x52004000

08009358 <SytemCall_3_code>:
{

}

__weak  void SytemCall_3_code()
{
 8009358:	b480      	push	{r7}
 800935a:	af00      	add	r7, sp, #0

}
 800935c:	bf00      	nop
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr

08009366 <SytemCall_4_code>:


__weak  void SytemCall_4_code(void *val)
{
 8009366:	b480      	push	{r7}
 8009368:	b083      	sub	sp, #12
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]

}
 800936e:	bf00      	nop
 8009370:	370c      	adds	r7, #12
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr

0800937a <SytemCall_5_code>:

__weak  void SytemCall_5_code(void *val)
{
 800937a:	b480      	push	{r7}
 800937c:	b083      	sub	sp, #12
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]

}
 8009382:	bf00      	nop
 8009384:	370c      	adds	r7, #12
 8009386:	46bd      	mov	sp, r7
 8009388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938c:	4770      	bx	lr

0800938e <RoundUpTo>:


#if McuASAN_CONFIG_ASAN


static inline uptr RoundUpTo(uptr size, uptr boundary) {
 800938e:	b480      	push	{r7}
 8009390:	b083      	sub	sp, #12
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
 8009396:	6039      	str	r1, [r7, #0]
  return (size + boundary - 1) & ~(boundary - 1);
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	4413      	add	r3, r2
 800939e:	1e5a      	subs	r2, r3, #1
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	425b      	negs	r3, r3
 80093a4:	4013      	ands	r3, r2
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	370c      	adds	r7, #12
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr

080093b2 <RoundDownTo>:


static inline uptr RoundDownTo(uptr x, uptr boundary) {
 80093b2:	b480      	push	{r7}
 80093b4:	b083      	sub	sp, #12
 80093b6:	af00      	add	r7, sp, #0
 80093b8:	6078      	str	r0, [r7, #4]
 80093ba:	6039      	str	r1, [r7, #0]
  return x & ~(boundary - 1);
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	425a      	negs	r2, r3
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4013      	ands	r3, r2
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	370c      	adds	r7, #12
 80093c8:	46bd      	mov	sp, r7
 80093ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ce:	4770      	bx	lr

080093d0 <IsAligned>:

static inline bool IsAligned(uptr a, uptr alignment) {
 80093d0:	b480      	push	{r7}
 80093d2:	b083      	sub	sp, #12
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
  return (a & (alignment - 1)) == 0;
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	1e5a      	subs	r2, r3, #1
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	4013      	ands	r3, r2
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	bf0c      	ite	eq
 80093e6:	2301      	moveq	r3, #1
 80093e8:	2300      	movne	r3, #0
 80093ea:	b2db      	uxtb	r3, r3
}
 80093ec:	4618      	mov	r0, r3
 80093ee:	370c      	adds	r7, #12
 80093f0:	46bd      	mov	sp, r7
 80093f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f6:	4770      	bx	lr

080093f8 <Log2>:

static inline bool IsPowerOfTwo(uptr x) {
  return (x & (x - 1)) == 0;
}

static inline uptr Log2(uptr x) {
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  //CHECK(IsPowerOfTwo(x));
  //return LeastSignificantSetBitIndex(x);
  return (uptr) ffs(x);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4618      	mov	r0, r3
 8009404:	f011 fffe 	bl	801b404 <ffs>
 8009408:	4603      	mov	r3, r0
}
 800940a:	4618      	mov	r0, r3
 800940c:	3708      	adds	r7, #8
 800940e:	46bd      	mov	sp, r7
 8009410:	bd80      	pop	{r7, pc}

08009412 <__asan_ReportGenericError>:

/* hooks if using -fsanitize=address */
/* -fasan-shadow-offset=number */
/* -fsanitize=kernel-address */
static void __asan_ReportGenericError(void)
{
 8009412:	b580      	push	{r7, lr}
 8009414:	af00      	add	r7, sp, #0
#if 1
  //printf("ASAN generic failure\n");

#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_RW_OVERFLOW);
 8009416:	2004      	movs	r0, #4
 8009418:	f000 fcc2 	bl	8009da0 <FreeRTOSReportFailure>

#else
  __asm volatile("bkpt #0"); /* stop application */
  for(;;){}
#endif
}
 800941c:	bf00      	nop
 800941e:	bd80      	pop	{r7, pc}

08009420 <__asan_report_store1>:

/* below are the required callbacks needed by ASAN */
void __asan_report_store1(void *address)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]

	__asm volatile("push {r0-r3}");
 8009428:	b40f      	push	{r0, r1, r2, r3}
	__asan_ReportGenericError();
 800942a:	f7ff fff2 	bl	8009412 <__asan_ReportGenericError>
	__asm volatile("pop  {r0-r3}");
 800942e:	bc0f      	pop	{r0, r1, r2, r3}

}
 8009430:	bf00      	nop
 8009432:	3708      	adds	r7, #8
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <__asan_report_store2>:
void __asan_report_store2(void *address)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
	__asm volatile("push {r0-r3}");
 8009440:	b40f      	push	{r0, r1, r2, r3}
    __asan_ReportGenericError();
 8009442:	f7ff ffe6 	bl	8009412 <__asan_ReportGenericError>
    __asm volatile("pop  {r0-r3}");
 8009446:	bc0f      	pop	{r0, r1, r2, r3}
}
 8009448:	bf00      	nop
 800944a:	3708      	adds	r7, #8
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <__asan_report_load1>:
	__asm volatile("push {r0-r3}");
	__asan_ReportGenericError();
	__asm volatile("pop  {r0-r3}");
}
void __asan_report_load1(void *address)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
		// when the original code uses registers r0 to r3 as scratchpad.
	    // ASAN callbacks are inserted without taking care of current registers values,
	    // therefore, after returning from the callback the firmware may crash
	    // since the values on r0 and r3 may be different.
	    // Adding push and pop wrappers mitigate this issue saving the scratchpad values
	    __asm volatile("push {r0-r3}");
 8009458:	b40f      	push	{r0, r1, r2, r3}
		__asan_ReportGenericError();
 800945a:	f7ff ffda 	bl	8009412 <__asan_ReportGenericError>
		__asm volatile("pop  {r0-r3}");
 800945e:	bc0f      	pop	{r0, r1, r2, r3}
}
 8009460:	bf00      	nop
 8009462:	3708      	adds	r7, #8
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}

08009468 <__asan_report_load2>:


void __asan_report_load2(void *address) {
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]

	__asm volatile("push {r0-r3}");
 8009470:	b40f      	push	{r0, r1, r2, r3}
	__asan_ReportGenericError();
 8009472:	f7ff ffce 	bl	8009412 <__asan_ReportGenericError>
	__asm volatile("pop  {r0-r3}");
 8009476:	bc0f      	pop	{r0, r1, r2, r3}

}
 8009478:	bf00      	nop
 800947a:	3708      	adds	r7, #8
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <__asan_init>:
static void NYI(void) {
  __asm volatile("bkpt #0"); /* stop application */
  for(;;){}
}

void __asan_init(void) {
 8009480:	b580      	push	{r7, lr}
 8009482:	af00      	add	r7, sp, #0

	   if(!asan_inited)
 8009484:	4b0a      	ldr	r3, [pc, #40]	; (80094b0 <__asan_init+0x30>)
 8009486:	781b      	ldrb	r3, [r3, #0]
 8009488:	f083 0301 	eor.w	r3, r3, #1
 800948c:	b2db      	uxtb	r3, r3
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00c      	beq.n	80094ac <__asan_init+0x2c>
	   {
		   __asan_option_detect_stack_use_after_return  = McuASAN_FLAG_DETECT_STACK_USE_AFTER_RETURN;
 8009492:	4b08      	ldr	r3, [pc, #32]	; (80094b4 <__asan_init+0x34>)
 8009494:	2200      	movs	r2, #0
 8009496:	601a      	str	r2, [r3, #0]
		   memset((uint8_t *)( (uint32_t)(McuASAN_CONFIG_APP_MEM_START>>3) + McuASAN_CONFIG_APP_MEM_OFFSET),
 8009498:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800949c:	2100      	movs	r1, #0
 800949e:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80094a2:	f012 f8f5 	bl	801b690 <memset>
				   0,
				   McuASAN_CONFIG_APP_MEM_SIZE>>3 );
		   asan_inited = true;
 80094a6:	4b02      	ldr	r3, [pc, #8]	; (80094b0 <__asan_init+0x30>)
 80094a8:	2201      	movs	r2, #1
 80094aa:	701a      	strb	r2, [r3, #0]

	   }

}
 80094ac:	bf00      	nop
 80094ae:	bd80      	pop	{r7, pc}
 80094b0:	2401001c 	.word	0x2401001c
 80094b4:	24037400 	.word	0x24037400

080094b8 <MEM_TO_SHADOW>:
void __asan_stack_free_4(uptr ptr, uptr size){ NYI();};
void __asan_stack_free_5(uptr ptr, uptr size){ NYI();};



uptr MEM_TO_SHADOW(uptr address) {
 80094b8:	b480      	push	{r7}
 80094ba:	b083      	sub	sp, #12
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  return   ((((uint32_t)address)>>3 ) + McuASAN_CONFIG_APP_MEM_OFFSET); /* divided by 8: every byte has a shadow bit */
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	08db      	lsrs	r3, r3, #3
 80094c4:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	370c      	adds	r7, #12
 80094cc:	46bd      	mov	sp, r7
 80094ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d2:	4770      	bx	lr

080094d4 <FastPoisonShadow>:

void FastPoisonShadow(uptr aligned_beg, uptr aligned_size, uint8_t value)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b08a      	sub	sp, #40	; 0x28
 80094d8:	af00      	add	r7, sp, #0
 80094da:	60f8      	str	r0, [r7, #12]
 80094dc:	60b9      	str	r1, [r7, #8]
 80094de:	4613      	mov	r3, r2
 80094e0:	71fb      	strb	r3, [r7, #7]

  uptr shadow_beg = MEM_TO_SHADOW(aligned_beg);
 80094e2:	68f8      	ldr	r0, [r7, #12]
 80094e4:	f7ff ffe8 	bl	80094b8 <MEM_TO_SHADOW>
 80094e8:	6278      	str	r0, [r7, #36]	; 0x24
  uptr shadow_end = MEM_TO_SHADOW(
      aligned_beg + aligned_size - SHADOW_GRANULARITY) + 1;
 80094ea:	68fa      	ldr	r2, [r7, #12]
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	4413      	add	r3, r2
  uptr shadow_end = MEM_TO_SHADOW(
 80094f0:	3b08      	subs	r3, #8
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7ff ffe0 	bl	80094b8 <MEM_TO_SHADOW>
 80094f8:	4603      	mov	r3, r0
 80094fa:	3301      	adds	r3, #1
 80094fc:	623b      	str	r3, [r7, #32]

    uptr page_size = 1024; // we don't have paging so lets set to 1024
 80094fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009502:	61fb      	str	r3, [r7, #28]
    uptr page_beg = RoundUpTo(shadow_beg, page_size);
 8009504:	69f9      	ldr	r1, [r7, #28]
 8009506:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009508:	f7ff ff41 	bl	800938e <RoundUpTo>
 800950c:	61b8      	str	r0, [r7, #24]
    uptr page_end = RoundDownTo(shadow_end, page_size);
 800950e:	69f9      	ldr	r1, [r7, #28]
 8009510:	6a38      	ldr	r0, [r7, #32]
 8009512:	f7ff ff4e 	bl	80093b2 <RoundDownTo>
 8009516:	6178      	str	r0, [r7, #20]

    if (page_beg >= page_end) {
 8009518:	69ba      	ldr	r2, [r7, #24]
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	429a      	cmp	r2, r3
 800951e:	d308      	bcc.n	8009532 <FastPoisonShadow+0x5e>
      memset((void *)shadow_beg, value, shadow_end - shadow_beg);
 8009520:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009522:	79f9      	ldrb	r1, [r7, #7]
 8009524:	6a3a      	ldr	r2, [r7, #32]
 8009526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009528:	1ad3      	subs	r3, r2, r3
 800952a:	461a      	mov	r2, r3
 800952c:	f012 f8b0 	bl	801b690 <memset>
        memset((void *)page_end, value, shadow_end - page_end);
      }
      //ReserveShadowMemoryRange(page_beg, page_end - 1, nullptr);
    }

}
 8009530:	e017      	b.n	8009562 <FastPoisonShadow+0x8e>
      if (page_beg != shadow_beg) {
 8009532:	69ba      	ldr	r2, [r7, #24]
 8009534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009536:	429a      	cmp	r2, r3
 8009538:	d007      	beq.n	800954a <FastPoisonShadow+0x76>
        memset((void *)shadow_beg, value, page_beg - shadow_beg);
 800953a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800953c:	79f9      	ldrb	r1, [r7, #7]
 800953e:	69ba      	ldr	r2, [r7, #24]
 8009540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009542:	1ad3      	subs	r3, r2, r3
 8009544:	461a      	mov	r2, r3
 8009546:	f012 f8a3 	bl	801b690 <memset>
      if (page_end != shadow_end) {
 800954a:	697a      	ldr	r2, [r7, #20]
 800954c:	6a3b      	ldr	r3, [r7, #32]
 800954e:	429a      	cmp	r2, r3
 8009550:	d007      	beq.n	8009562 <FastPoisonShadow+0x8e>
        memset((void *)page_end, value, shadow_end - page_end);
 8009552:	6978      	ldr	r0, [r7, #20]
 8009554:	79f9      	ldrb	r1, [r7, #7]
 8009556:	6a3a      	ldr	r2, [r7, #32]
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	1ad3      	subs	r3, r2, r3
 800955c:	461a      	mov	r2, r3
 800955e:	f012 f897 	bl	801b690 <memset>
}
 8009562:	bf00      	nop
 8009564:	3728      	adds	r7, #40	; 0x28
 8009566:	46bd      	mov	sp, r7
 8009568:	bd80      	pop	{r7, pc}

0800956a <FastPoisonShadowPartialRightRedzone>:


void FastPoisonShadowPartialRightRedzone(
    uptr aligned_addr, uptr size, uptr redzone_size, uint8_t value) {
 800956a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800956e:	b088      	sub	sp, #32
 8009570:	af00      	add	r7, sp, #0
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
 8009578:	70fb      	strb	r3, [r7, #3]
  //DCHECK(CanPoisonMemory());
  bool poison_partial = McuASAN_FLAG_POISON_PARTIAL;
 800957a:	2301      	movs	r3, #1
 800957c:	75fb      	strb	r3, [r7, #23]
  uint8_t *shadow = (uint8_t*)MEM_TO_SHADOW(aligned_addr);
 800957e:	68f8      	ldr	r0, [r7, #12]
 8009580:	f7ff ff9a 	bl	80094b8 <MEM_TO_SHADOW>
 8009584:	4603      	mov	r3, r0
 8009586:	61fb      	str	r3, [r7, #28]
  for (uptr i = 0; i < redzone_size; i += SHADOW_GRANULARITY, shadow++) {
 8009588:	2300      	movs	r3, #0
 800958a:	61bb      	str	r3, [r7, #24]
 800958c:	e02e      	b.n	80095ec <FastPoisonShadowPartialRightRedzone+0x82>
    if (i + SHADOW_GRANULARITY <= size) {
 800958e:	69bb      	ldr	r3, [r7, #24]
 8009590:	2200      	movs	r2, #0
 8009592:	4698      	mov	r8, r3
 8009594:	4691      	mov	r9, r2
 8009596:	f118 0408 	adds.w	r4, r8, #8
 800959a:	f149 0500 	adc.w	r5, r9, #0
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	2200      	movs	r2, #0
 80095a2:	469a      	mov	sl, r3
 80095a4:	4693      	mov	fp, r2
 80095a6:	45a2      	cmp	sl, r4
 80095a8:	eb7b 0305 	sbcs.w	r3, fp, r5
 80095ac:	d303      	bcc.n	80095b6 <FastPoisonShadowPartialRightRedzone+0x4c>
      *shadow = 0;  // fully addressable
 80095ae:	69fb      	ldr	r3, [r7, #28]
 80095b0:	2200      	movs	r2, #0
 80095b2:	701a      	strb	r2, [r3, #0]
 80095b4:	e014      	b.n	80095e0 <FastPoisonShadowPartialRightRedzone+0x76>
    } else if (i >= size) {
 80095b6:	69ba      	ldr	r2, [r7, #24]
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d303      	bcc.n	80095c6 <FastPoisonShadowPartialRightRedzone+0x5c>
      *shadow = (SHADOW_GRANULARITY == 128) ? 0xff : value;  // unaddressable
 80095be:	69fb      	ldr	r3, [r7, #28]
 80095c0:	78fa      	ldrb	r2, [r7, #3]
 80095c2:	701a      	strb	r2, [r3, #0]
 80095c4:	e00c      	b.n	80095e0 <FastPoisonShadowPartialRightRedzone+0x76>
    } else {
      // first size-i bytes are addressable
      *shadow = poison_partial ?(uint8_t)(size - i) : 0;
 80095c6:	7dfb      	ldrb	r3, [r7, #23]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d006      	beq.n	80095da <FastPoisonShadowPartialRightRedzone+0x70>
 80095cc:	68bb      	ldr	r3, [r7, #8]
 80095ce:	b2da      	uxtb	r2, r3
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	b2db      	uxtb	r3, r3
 80095d4:	1ad3      	subs	r3, r2, r3
 80095d6:	b2da      	uxtb	r2, r3
 80095d8:	e000      	b.n	80095dc <FastPoisonShadowPartialRightRedzone+0x72>
 80095da:	2200      	movs	r2, #0
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	701a      	strb	r2, [r3, #0]
  for (uptr i = 0; i < redzone_size; i += SHADOW_GRANULARITY, shadow++) {
 80095e0:	69bb      	ldr	r3, [r7, #24]
 80095e2:	3308      	adds	r3, #8
 80095e4:	61bb      	str	r3, [r7, #24]
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	3301      	adds	r3, #1
 80095ea:	61fb      	str	r3, [r7, #28]
 80095ec:	69ba      	ldr	r2, [r7, #24]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d3cc      	bcc.n	800958e <FastPoisonShadowPartialRightRedzone+0x24>
    }
  }
}
 80095f4:	bf00      	nop
 80095f6:	bf00      	nop
 80095f8:	3720      	adds	r7, #32
 80095fa:	46bd      	mov	sp, r7
 80095fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009600 <PoisonRedZones>:

void PoisonRedZones(global_t g)
{
 8009600:	b084      	sub	sp, #16
 8009602:	b590      	push	{r4, r7, lr}
 8009604:	b083      	sub	sp, #12
 8009606:	af00      	add	r7, sp, #0
 8009608:	f107 0418 	add.w	r4, r7, #24
 800960c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

uptr aligned_size = RoundUpTo(g.size, SHADOW_GRANULARITY);
 8009610:	69fb      	ldr	r3, [r7, #28]
 8009612:	2108      	movs	r1, #8
 8009614:	4618      	mov	r0, r3
 8009616:	f7ff feba 	bl	800938e <RoundUpTo>
 800961a:	6078      	str	r0, [r7, #4]


  FastPoisonShadow(g.beg + aligned_size, g.size_with_redzone - aligned_size,
 800961c:	69ba      	ldr	r2, [r7, #24]
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	18d0      	adds	r0, r2, r3
 8009622:	6a3a      	ldr	r2, [r7, #32]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	1ad3      	subs	r3, r2, r3
 8009628:	22f9      	movs	r2, #249	; 0xf9
 800962a:	b2d2      	uxtb	r2, r2
 800962c:	4619      	mov	r1, r3
 800962e:	f7ff ff51 	bl	80094d4 <FastPoisonShadow>
                   kAsanGlobalRedzoneMagic);
  if (g.size != aligned_size) {
 8009632:	69fb      	ldr	r3, [r7, #28]
 8009634:	687a      	ldr	r2, [r7, #4]
 8009636:	429a      	cmp	r2, r3
 8009638:	d00f      	beq.n	800965a <PoisonRedZones+0x5a>
    FastPoisonShadowPartialRightRedzone(
        g.beg + RoundDownTo(g.size, SHADOW_GRANULARITY),
 800963a:	69bc      	ldr	r4, [r7, #24]
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	2108      	movs	r1, #8
 8009640:	4618      	mov	r0, r3
 8009642:	f7ff feb6 	bl	80093b2 <RoundDownTo>
 8009646:	4603      	mov	r3, r0
    FastPoisonShadowPartialRightRedzone(
 8009648:	18e0      	adds	r0, r4, r3
        g.size % SHADOW_GRANULARITY,
 800964a:	69fb      	ldr	r3, [r7, #28]
    FastPoisonShadowPartialRightRedzone(
 800964c:	f003 0107 	and.w	r1, r3, #7
 8009650:	23f9      	movs	r3, #249	; 0xf9
 8009652:	b2db      	uxtb	r3, r3
 8009654:	2208      	movs	r2, #8
 8009656:	f7ff ff88 	bl	800956a <FastPoisonShadowPartialRightRedzone>
   }

*/


}
 800965a:	bf00      	nop
 800965c:	370c      	adds	r7, #12
 800965e:	46bd      	mov	sp, r7
 8009660:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8009664:	b004      	add	sp, #16
 8009666:	4770      	bx	lr

08009668 <__asan_version_mismatch_check_v8>:

void __asan_version_mismatch_check_v8(void) {  }
 8009668:	b480      	push	{r7}
 800966a:	af00      	add	r7, sp, #0
 800966c:	bf00      	nop
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr

08009676 <__asan_unregister_globals>:

void __asan_unregister_globals(void) {  }
 8009676:	b480      	push	{r7}
 8009678:	af00      	add	r7, sp, #0
 800967a:	bf00      	nop
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <__asan_register_globals>:

void __asan_register_globals( global_t *globals, uptr n)
{
 8009684:	b5b0      	push	{r4, r5, r7, lr}
 8009686:	b088      	sub	sp, #32
 8009688:	af04      	add	r7, sp, #16
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
   int i;
  // global_t *aux;

   for(i=0; i<n ; i++)
 800968e:	2300      	movs	r3, #0
 8009690:	60fb      	str	r3, [r7, #12]
 8009692:	e020      	b.n	80096d6 <__asan_register_globals+0x52>
   {

	   // Check if the global is a valid address in RAM
	   if( (globals[i].beg >= McuASAN_CONFIG_APP_MEM_START) &&
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	015b      	lsls	r3, r3, #5
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	4413      	add	r3, r2
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 80096a2:	d315      	bcc.n	80096d0 <__asan_register_globals+0x4c>
		   (globals[i].beg <  (McuASAN_CONFIG_APP_MEM_START + McuASAN_CONFIG_APP_MEM_SIZE ) ))
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	015b      	lsls	r3, r3, #5
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	4413      	add	r3, r2
 80096ac:	681b      	ldr	r3, [r3, #0]
	   if( (globals[i].beg >= McuASAN_CONFIG_APP_MEM_START) &&
 80096ae:	4a0e      	ldr	r2, [pc, #56]	; (80096e8 <__asan_register_globals+0x64>)
 80096b0:	4293      	cmp	r3, r2
 80096b2:	d80d      	bhi.n	80096d0 <__asan_register_globals+0x4c>
	   {

		   //aux=&globals[i];
		   PoisonRedZones(globals[i]);
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	015b      	lsls	r3, r3, #5
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	18d4      	adds	r4, r2, r3
 80096bc:	466d      	mov	r5, sp
 80096be:	f104 0310 	add.w	r3, r4, #16
 80096c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80096c4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80096c8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80096cc:	f7ff ff98 	bl	8009600 <PoisonRedZones>
   for(i=0; i<n ; i++)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	3301      	adds	r3, #1
 80096d4:	60fb      	str	r3, [r7, #12]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	683a      	ldr	r2, [r7, #0]
 80096da:	429a      	cmp	r2, r3
 80096dc:	d8da      	bhi.n	8009694 <__asan_register_globals+0x10>
	   }

   }

}
 80096de:	bf00      	nop
 80096e0:	bf00      	nop
 80096e2:	3710      	adds	r7, #16
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bdb0      	pop	{r4, r5, r7, pc}
 80096e8:	2407ffff 	.word	0x2407ffff

080096ec <RZSize2Log>:
}




static uint32_t RZSize2Log(uint32_t rz_size) {
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b084      	sub	sp, #16
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  uint32_t res = Log2(rz_size) - 4;
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f7ff fe7f 	bl	80093f8 <Log2>
 80096fa:	4603      	mov	r3, r0
 80096fc:	3b04      	subs	r3, #4
 80096fe:	60fb      	str	r3, [r7, #12]
  return res;
 8009700:	68fb      	ldr	r3, [r7, #12]
}
 8009702:	4618      	mov	r0, r3
 8009704:	3710      	adds	r7, #16
 8009706:	46bd      	mov	sp, r7
 8009708:	bd80      	pop	{r7, pc}

0800970a <ComputeRZLog>:

uptr ComputeRZLog(uptr user_requested_size) {
 800970a:	b580      	push	{r7, lr}
 800970c:	b08a      	sub	sp, #40	; 0x28
 800970e:	af00      	add	r7, sp, #0
 8009710:	6078      	str	r0, [r7, #4]
    uint32_t rz_log =
    user_requested_size <= 64        - 16   ? 0 :
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2b30      	cmp	r3, #48	; 0x30
 8009716:	d924      	bls.n	8009762 <ComputeRZLog+0x58>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	2b60      	cmp	r3, #96	; 0x60
 800971c:	d91f      	bls.n	800975e <ComputeRZLog+0x54>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8009724:	d919      	bls.n	800975a <ComputeRZLog+0x50>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f5b3 6f78 	cmp.w	r3, #3968	; 0xf80
 800972c:	d913      	bls.n	8009756 <ComputeRZLog+0x4c>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f5b3 5f7c 	cmp.w	r3, #16128	; 0x3f00
 8009734:	d90d      	bls.n	8009752 <ComputeRZLog+0x48>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f5b3 4ffc 	cmp.w	r3, #32256	; 0x7e00
 800973c:	d907      	bls.n	800974e <ComputeRZLog+0x44>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
 8009744:	d801      	bhi.n	800974a <ComputeRZLog+0x40>
 8009746:	2306      	movs	r3, #6
 8009748:	e00c      	b.n	8009764 <ComputeRZLog+0x5a>
 800974a:	2307      	movs	r3, #7
 800974c:	e00a      	b.n	8009764 <ComputeRZLog+0x5a>
 800974e:	2305      	movs	r3, #5
 8009750:	e008      	b.n	8009764 <ComputeRZLog+0x5a>
 8009752:	2304      	movs	r3, #4
 8009754:	e006      	b.n	8009764 <ComputeRZLog+0x5a>
 8009756:	2303      	movs	r3, #3
 8009758:	e004      	b.n	8009764 <ComputeRZLog+0x5a>
 800975a:	2302      	movs	r3, #2
 800975c:	e002      	b.n	8009764 <ComputeRZLog+0x5a>
 800975e:	2301      	movs	r3, #1
 8009760:	e000      	b.n	8009764 <ComputeRZLog+0x5a>
 8009762:	2300      	movs	r3, #0
    uint32_t rz_log =
 8009764:	627b      	str	r3, [r7, #36]	; 0x24
    user_requested_size <= 512       - 64   ? 2 :
    user_requested_size <= 4096      - 128  ? 3 :
    user_requested_size <= (1 << 14) - 256  ? 4 :
    user_requested_size <= (1 << 15) - 512  ? 5 :
    user_requested_size <= (1 << 16) - 1024 ? 6 : 7;
    uint32_t min_rz =  McuASAN_FLAG_REDZONE;  //atomic_load(&min_redzone, memory_order_acquire);
 8009766:	2310      	movs	r3, #16
 8009768:	623b      	str	r3, [r7, #32]
    uint32_t max_rz =  McuASAN_FLAG_MAX_REDZONE;  //atomic_load(&max_redzone, memory_order_acquire);
 800976a:	2340      	movs	r3, #64	; 0x40
 800976c:	61fb      	str	r3, [r7, #28]
  return Min(Max(rz_log, RZSize2Log(min_rz)), RZSize2Log(max_rz));
 800976e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009770:	61bb      	str	r3, [r7, #24]
 8009772:	6a38      	ldr	r0, [r7, #32]
 8009774:	f7ff ffba 	bl	80096ec <RZSize2Log>
 8009778:	6178      	str	r0, [r7, #20]
 800977a:	697a      	ldr	r2, [r7, #20]
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	4293      	cmp	r3, r2
 8009780:	bf38      	it	cc
 8009782:	4613      	movcc	r3, r2
 8009784:	613b      	str	r3, [r7, #16]
 8009786:	69f8      	ldr	r0, [r7, #28]
 8009788:	f7ff ffb0 	bl	80096ec <RZSize2Log>
 800978c:	60f8      	str	r0, [r7, #12]
 800978e:	693a      	ldr	r2, [r7, #16]
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	4293      	cmp	r3, r2
 8009794:	bf28      	it	cs
 8009796:	4613      	movcs	r3, r2
}
 8009798:	4618      	mov	r0, r3
 800979a:	3728      	adds	r7, #40	; 0x28
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}

080097a0 <PoisonShadow>:





void PoisonShadow(uptr addr, uptr size, uint8_t value) {
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	60f8      	str	r0, [r7, #12]
 80097a8:	60b9      	str	r1, [r7, #8]
 80097aa:	4613      	mov	r3, r2
 80097ac:	71fb      	strb	r3, [r7, #7]
  //CHECK(AddrIsAlignedByGranularity(addr));
  //CHECK(AddrIsInMem(addr));
  //CHECK(AddrIsAlignedByGranularity(addr + size));
  //CHECK(AddrIsInMem(addr + size - SHADOW_GRANULARITY));
  //CHECK(REAL(memset));
   if( (addr>= McuASAN_CONFIG_APP_MEM_START) &&
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 80097b4:	d30a      	bcc.n	80097cc <PoisonShadow+0x2c>
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	4a08      	ldr	r2, [pc, #32]	; (80097dc <PoisonShadow+0x3c>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d806      	bhi.n	80097cc <PoisonShadow+0x2c>
			   (addr <  (McuASAN_CONFIG_APP_MEM_START + McuASAN_CONFIG_APP_MEM_SIZE ) ))
   {
	   FastPoisonShadow(addr, size, value);
 80097be:	79fb      	ldrb	r3, [r7, #7]
 80097c0:	461a      	mov	r2, r3
 80097c2:	68b9      	ldr	r1, [r7, #8]
 80097c4:	68f8      	ldr	r0, [r7, #12]
 80097c6:	f7ff fe85 	bl	80094d4 <FastPoisonShadow>
 80097ca:	e003      	b.n	80097d4 <PoisonShadow+0x34>
   }
   else
   {
	   //printf("\n AddressSanitizer failed to poison memory, it is not allocated in RAM");
#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_FAIL_POISON);
 80097cc:	2007      	movs	r0, #7
 80097ce:	f000 fae7 	bl	8009da0 <FreeRTOSReportFailure>
#endif

   }

}
 80097d2:	bf00      	nop
 80097d4:	bf00      	nop
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}
 80097dc:	2407ffff 	.word	0x2407ffff

080097e0 <ComputeUserRequestedAlignmentLog>:

static uptr ComputeUserRequestedAlignmentLog(uptr user_requested_alignment) {
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b082      	sub	sp, #8
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
    if (user_requested_alignment < 8)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2b07      	cmp	r3, #7
 80097ec:	d801      	bhi.n	80097f2 <ComputeUserRequestedAlignmentLog+0x12>
      return 0;
 80097ee:	2300      	movs	r3, #0
 80097f0:	e00b      	b.n	800980a <ComputeUserRequestedAlignmentLog+0x2a>
    if (user_requested_alignment > 512)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097f8:	d902      	bls.n	8009800 <ComputeUserRequestedAlignmentLog+0x20>
      user_requested_alignment = 512;
 80097fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097fe:	607b      	str	r3, [r7, #4]
    return Log2(user_requested_alignment) - 2;
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f7ff fdf9 	bl	80093f8 <Log2>
 8009806:	4603      	mov	r3, r0
 8009808:	3b02      	subs	r3, #2
  }
 800980a:	4618      	mov	r0, r3
 800980c:	3708      	adds	r7, #8
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}

08009812 <RZLog2Size>:


static uint32_t RZLog2Size(uint32_t rz_log) {
 8009812:	b480      	push	{r7}
 8009814:	b083      	sub	sp, #12
 8009816:	af00      	add	r7, sp, #0
 8009818:	6078      	str	r0, [r7, #4]
  //CHECK_LT(rz_log, 8);
  return 16 << rz_log;
 800981a:	2210      	movs	r2, #16
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	fa02 f303 	lsl.w	r3, r2, r3
}
 8009822:	4618      	mov	r0, r3
 8009824:	370c      	adds	r7, #12
 8009826:	46bd      	mov	sp, r7
 8009828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982c:	4770      	bx	lr
	...

08009830 <addAlloc>:
#endif



 static void addAlloc(uint32_t *ptr)
 {
 8009830:	b480      	push	{r7}
 8009832:	b085      	sub	sp, #20
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
	Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009838:	4b13      	ldr	r3, [pc, #76]	; (8009888 <addAlloc+0x58>)
 800983a:	60bb      	str	r3, [r7, #8]

	int i=0;
 800983c:	2300      	movs	r3, #0
 800983e:	60fb      	str	r3, [r7, #12]
  	if(ptr)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d019      	beq.n	800987a <addAlloc+0x4a>
  	{
	   while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8009846:	e015      	b.n	8009874 <addAlloc+0x44>
  	   {
  		    if(pAFLfuzzer->allocs[i]==0)
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	68f9      	ldr	r1, [r7, #12]
 800984c:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8009850:	440b      	add	r3, r1
 8009852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009856:	2b00      	cmp	r3, #0
 8009858:	d109      	bne.n	800986e <addAlloc+0x3e>
  		    {
  		    	pAFLfuzzer->allocs[i] = ptr;
 800985a:	68ba      	ldr	r2, [r7, #8]
 800985c:	68f9      	ldr	r1, [r7, #12]
 800985e:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8009862:	440b      	add	r3, r1
 8009864:	6879      	ldr	r1, [r7, #4]
 8009866:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  			    break;
 800986a:	bf00      	nop
  		    }
  		    i++;
  	    }
  	 }
 }
 800986c:	e005      	b.n	800987a <addAlloc+0x4a>
  		    i++;
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	3301      	adds	r3, #1
 8009872:	60fb      	str	r3, [r7, #12]
	   while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2b09      	cmp	r3, #9
 8009878:	dde6      	ble.n	8009848 <addAlloc+0x18>
 }
 800987a:	bf00      	nop
 800987c:	3714      	adds	r7, #20
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr
 8009886:	bf00      	nop
 8009888:	24020000 	.word	0x24020000

0800988c <delAlloc>:

 static void delAlloc(uint32_t *ptr)
 {
 800988c:	b480      	push	{r7}
 800988e:	b085      	sub	sp, #20
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
	Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009894:	4b13      	ldr	r3, [pc, #76]	; (80098e4 <delAlloc+0x58>)
 8009896:	60bb      	str	r3, [r7, #8]
	int i=0;
 8009898:	2300      	movs	r3, #0
 800989a:	60fb      	str	r3, [r7, #12]
  	if(ptr)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d01a      	beq.n	80098d8 <delAlloc+0x4c>
  	{
  	    while(i<McuASAN_MAX_NUMBER_ALLOCS)
 80098a2:	e016      	b.n	80098d2 <delAlloc+0x46>
  	    {
  		    if(pAFLfuzzer->allocs[i]==ptr)
 80098a4:	68ba      	ldr	r2, [r7, #8]
 80098a6:	68f9      	ldr	r1, [r7, #12]
 80098a8:	f641 230c 	movw	r3, #6668	; 0x1a0c
 80098ac:	440b      	add	r3, r1
 80098ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80098b2:	687a      	ldr	r2, [r7, #4]
 80098b4:	429a      	cmp	r2, r3
 80098b6:	d109      	bne.n	80098cc <delAlloc+0x40>
  		    {
  		    	pAFLfuzzer->allocs[i]= NULL;
 80098b8:	68ba      	ldr	r2, [r7, #8]
 80098ba:	68f9      	ldr	r1, [r7, #12]
 80098bc:	f641 230c 	movw	r3, #6668	; 0x1a0c
 80098c0:	440b      	add	r3, r1
 80098c2:	2100      	movs	r1, #0
 80098c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  			    break;
 80098c8:	bf00      	nop
  		    }
  		    i++;
  	    }
  	}
 }
 80098ca:	e005      	b.n	80098d8 <delAlloc+0x4c>
  		    i++;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	3301      	adds	r3, #1
 80098d0:	60fb      	str	r3, [r7, #12]
  	    while(i<McuASAN_MAX_NUMBER_ALLOCS)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2b09      	cmp	r3, #9
 80098d6:	dde5      	ble.n	80098a4 <delAlloc+0x18>
 }
 80098d8:	bf00      	nop
 80098da:	3714      	adds	r7, #20
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr
 80098e4:	24020000 	.word	0x24020000

080098e8 <Allocate>:
  	}
  }
*/

void *Allocate(uptr size, uptr alignment,
                 AllocType alloc_type, bool can_fill) {
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b09c      	sub	sp, #112	; 0x70
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	60f8      	str	r0, [r7, #12]
 80098f0:	60b9      	str	r1, [r7, #8]
 80098f2:	4611      	mov	r1, r2
 80098f4:	461a      	mov	r2, r3
 80098f6:	460b      	mov	r3, r1
 80098f8:	71fb      	strb	r3, [r7, #7]
 80098fa:	4613      	mov	r3, r2
 80098fc:	71bb      	strb	r3, [r7, #6]
        return nullptr;
      ReportRssLimitExceeded(stack);
    }*/

    //CHECK(stack);
    const uptr min_alignment = SHADOW_GRANULARITY;
 80098fe:	2308      	movs	r3, #8
 8009900:	667b      	str	r3, [r7, #100]	; 0x64

    const uptr user_requested_alignment_log =
        ComputeUserRequestedAlignmentLog(alignment);
 8009902:	68b8      	ldr	r0, [r7, #8]
 8009904:	f7ff ff6c 	bl	80097e0 <ComputeUserRequestedAlignmentLog>
 8009908:	6638      	str	r0, [r7, #96]	; 0x60


    if (alignment < min_alignment)
 800990a:	68ba      	ldr	r2, [r7, #8]
 800990c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800990e:	429a      	cmp	r2, r3
 8009910:	d201      	bcs.n	8009916 <Allocate+0x2e>
      alignment = min_alignment;
 8009912:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009914:	60bb      	str	r3, [r7, #8]
    if (size == 0) {
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d101      	bne.n	8009920 <Allocate+0x38>
      // some programs/tests depend on this behavior and assume that malloc
      // would not return NULL even for zero-size allocations. Moreover, it
      // looks like operator new should never return NULL, and results of
      // consecutive "new" calls must be different even if the allocated size
      // is zero.
      size = 1;
 800991c:	2301      	movs	r3, #1
 800991e:	60fb      	str	r3, [r7, #12]
    }
    //CHECK(IsPowerOfTwo(alignment));
    uptr rz_log = ComputeRZLog(size);
 8009920:	68f8      	ldr	r0, [r7, #12]
 8009922:	f7ff fef2 	bl	800970a <ComputeRZLog>
 8009926:	65f8      	str	r0, [r7, #92]	; 0x5c
    uptr rz_size = RZLog2Size(rz_log);
 8009928:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800992a:	f7ff ff72 	bl	8009812 <RZLog2Size>
 800992e:	65b8      	str	r0, [r7, #88]	; 0x58
    uptr rounded_size = RoundUpTo(Max(size, kChunkHeader2Size), alignment);
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	657b      	str	r3, [r7, #84]	; 0x54
 8009934:	2304      	movs	r3, #4
 8009936:	653b      	str	r3, [r7, #80]	; 0x50
 8009938:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800993a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800993c:	4293      	cmp	r3, r2
 800993e:	bf38      	it	cc
 8009940:	4613      	movcc	r3, r2
 8009942:	68b9      	ldr	r1, [r7, #8]
 8009944:	4618      	mov	r0, r3
 8009946:	f7ff fd22 	bl	800938e <RoundUpTo>
 800994a:	64f8      	str	r0, [r7, #76]	; 0x4c
    uptr needed_size = rounded_size + rz_size;
 800994c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800994e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009950:	4413      	add	r3, r2
 8009952:	66fb      	str	r3, [r7, #108]	; 0x6c

    if (alignment > min_alignment)
 8009954:	68ba      	ldr	r2, [r7, #8]
 8009956:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009958:	429a      	cmp	r2, r3
 800995a:	d903      	bls.n	8009964 <Allocate+0x7c>
      needed_size += alignment;
 800995c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	4413      	add	r3, r2
 8009962:	66fb      	str	r3, [r7, #108]	; 0x6c
    // the primary allocator is only available with Fuchsia and in Adroid 11
    // since we don't have it, we will use standard libc allocator
    bool using_primary_allocator = false;
 8009964:	2300      	movs	r3, #0
 8009966:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    // If we are allocating from the secondary allocator, there will be no
    // automatic right redzone, so add the right redzone manually.

    //if (!PrimaryAllocator::CanAllocate(needed_size, alignment)) {
    needed_size += rz_size; // manually adding the right red zone
 800996a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800996c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800996e:	4413      	add	r3, r2
 8009970:	66fb      	str	r3, [r7, #108]	; 0x6c
    // }


    //CHECK(IsAligned(needed_size, min_alignment));

    if (size > kMaxAllowedMallocSize || needed_size > kMaxAllowedMallocSize ||
 8009972:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	4293      	cmp	r3, r2
 800997a:	d809      	bhi.n	8009990 <Allocate+0xa8>
 800997c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009980:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009982:	4293      	cmp	r3, r2
 8009984:	d804      	bhi.n	8009990 <Allocate+0xa8>
        size > max_user_defined_malloc_size) {
 8009986:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    if (size > kMaxAllowedMallocSize || needed_size > kMaxAllowedMallocSize ||
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	4293      	cmp	r3, r2
 800998e:	d901      	bls.n	8009994 <Allocate+0xac>
        //printf("AddressSanitizer failed to allocate %d bytes\n", (size_t)size);

        return NULL;
 8009990:	2300      	movs	r3, #0
 8009992:	e0ce      	b.n	8009b32 <Allocate+0x24a>
     }

    //AsanThread *t = GetCurrentThread();
    void *allocated;
    allocated = malloc(needed_size);
 8009994:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009996:	f011 fe5d 	bl	801b654 <malloc>
 800999a:	4603      	mov	r3, r0
 800999c:	647b      	str	r3, [r7, #68]	; 0x44
    addAlloc(allocated);
 800999e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80099a0:	f7ff ff46 	bl	8009830 <addAlloc>

    if(!allocated)
 80099a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d101      	bne.n	80099ae <Allocate+0xc6>
    {
    	//printf("AddressSanitizer malloc run out of memory\n");
        return NULL;
 80099aa:	2300      	movs	r3, #0
 80099ac:	e0c1      	b.n	8009b32 <Allocate+0x24a>
    }

    if (*(uint8_t *)MEM_TO_SHADOW((uptr)allocated) == 0 ) {
 80099ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099b0:	4618      	mov	r0, r3
 80099b2:	f7ff fd81 	bl	80094b8 <MEM_TO_SHADOW>
 80099b6:	4603      	mov	r3, r0
 80099b8:	781b      	ldrb	r3, [r3, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d108      	bne.n	80099d0 <Allocate+0xe8>
      // Heap poisoning is enabled, but the allocator provides an unpoisoned
      // chunk. This is possible if CanPoisonMemory() was false for some
      // time, for example, due to flags()->start_disabled.
      // Anyway, poison the block before using it for anything else.
      //uptr allocated_size = allocator.GetActuallyAllocatedSize(allocated);
      uptr allocated_size = needed_size;
 80099be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80099c0:	643b      	str	r3, [r7, #64]	; 0x40
      PoisonShadow((uptr)allocated, allocated_size, kAsanHeapLeftRedzoneMagic);
 80099c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099c4:	22fa      	movs	r2, #250	; 0xfa
 80099c6:	b2d2      	uxtb	r2, r2
 80099c8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80099ca:	4618      	mov	r0, r3
 80099cc:	f7ff fee8 	bl	80097a0 <PoisonShadow>
    }

    uptr alloc_beg = (uint32_t)(allocated);
 80099d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    //uptr alloc_end = alloc_beg + needed_size;
    uptr beg_plus_redzone = alloc_beg + rz_size;
 80099d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80099d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80099d8:	4413      	add	r3, r2
 80099da:	63bb      	str	r3, [r7, #56]	; 0x38
    uptr user_beg = beg_plus_redzone;
 80099dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099de:	66bb      	str	r3, [r7, #104]	; 0x68

    if (!IsAligned(user_beg, alignment))
 80099e0:	68b9      	ldr	r1, [r7, #8]
 80099e2:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80099e4:	f7ff fcf4 	bl	80093d0 <IsAligned>
 80099e8:	4603      	mov	r3, r0
 80099ea:	f083 0301 	eor.w	r3, r3, #1
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d004      	beq.n	80099fe <Allocate+0x116>
      user_beg = RoundUpTo(user_beg, alignment);
 80099f4:	68b9      	ldr	r1, [r7, #8]
 80099f6:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80099f8:	f7ff fcc9 	bl	800938e <RoundUpTo>
 80099fc:	66b8      	str	r0, [r7, #104]	; 0x68
    //uptr user_end = user_beg + size;
    //CHECK_LE(user_end, alloc_end);

    uptr chunk_beg = user_beg - kChunkHeaderSize;
 80099fe:	2210      	movs	r2, #16
 8009a00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009a02:	1a9b      	subs	r3, r3, r2
 8009a04:	637b      	str	r3, [r7, #52]	; 0x34
    AsanChunk *m = (AsanChunk *)(chunk_beg);
 8009a06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a08:	633b      	str	r3, [r7, #48]	; 0x30
    m->alloc_type = alloc_type;
 8009a0a:	79fb      	ldrb	r3, [r7, #7]
 8009a0c:	f003 0303 	and.w	r3, r3, #3
 8009a10:	b2d9      	uxtb	r1, r3
 8009a12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a14:	79d3      	ldrb	r3, [r2, #7]
 8009a16:	f361 0342 	bfi	r3, r1, #1, #2
 8009a1a:	71d3      	strb	r3, [r2, #7]
    m->rz_log = rz_log;
 8009a1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a1e:	f003 0307 	and.w	r3, r3, #7
 8009a22:	b2d9      	uxtb	r1, r3
 8009a24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a26:	79d3      	ldrb	r3, [r2, #7]
 8009a28:	f361 03c5 	bfi	r3, r1, #3, #3
 8009a2c:	71d3      	strb	r3, [r2, #7]
    uint32_t alloc_tid = 0; // we are not supporting threads
 8009a2e:	2300      	movs	r3, #0
 8009a30:	62fb      	str	r3, [r7, #44]	; 0x2c
    m->alloc_tid = alloc_tid;
 8009a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a34:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8009a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a3a:	6813      	ldr	r3, [r2, #0]
 8009a3c:	f361 231f 	bfi	r3, r1, #8, #24
 8009a40:	6013      	str	r3, [r2, #0]
    //CHECK_EQ(alloc_tid, m->alloc_tid);  // Does alloc_tid fit into the bitfield?
    m->free_tid = kInvalidTid;
 8009a42:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8009a46:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8009a4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a4c:	6853      	ldr	r3, [r2, #4]
 8009a4e:	f361 0317 	bfi	r3, r1, #0, #24
 8009a52:	6053      	str	r3, [r2, #4]
    m->from_memalign = user_beg != beg_plus_redzone;
 8009a54:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	bf14      	ite	ne
 8009a5c:	2301      	movne	r3, #1
 8009a5e:	2300      	moveq	r3, #0
 8009a60:	b2d9      	uxtb	r1, r3
 8009a62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a64:	79d3      	ldrb	r3, [r2, #7]
 8009a66:	f361 0300 	bfi	r3, r1, #0, #1
 8009a6a:	71d3      	strb	r3, [r2, #7]
    if (alloc_beg != chunk_beg) {
 8009a6c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009a6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d007      	beq.n	8009a84 <Allocate+0x19c>
      //CHECK_LE(alloc_beg+ 2 * sizeof(uptr), chunk_beg);
      ((uptr *)alloc_beg)[0] = kAllocBegMagic;
 8009a74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a76:	4a31      	ldr	r2, [pc, #196]	; (8009b3c <Allocate+0x254>)
 8009a78:	601a      	str	r2, [r3, #0]
      ((uptr *)alloc_beg)[1] = chunk_beg;
 8009a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a7c:	3304      	adds	r3, #4
 8009a7e:	461a      	mov	r2, r3
 8009a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a82:	6013      	str	r3, [r2, #0]
    }
    if (using_primary_allocator) {
 8009a84:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d008      	beq.n	8009a9e <Allocate+0x1b6>
      //CHECK(size);
      m->user_requested_size = size;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009a92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a94:	6893      	ldr	r3, [r2, #8]
 8009a96:	f361 031c 	bfi	r3, r1, #0, #29
 8009a9a:	6093      	str	r3, [r2, #8]
 8009a9c:	e007      	b.n	8009aae <Allocate+0x1c6>
    }
    else {

     // we assume the behavior of the secondary allocator will be the same as pthe primary allocator
     //CHECK(!allocator.FromPrimary(allocated));
      m->user_requested_size = size;   // SizeClassMap::kMaxSize;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009aa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009aa6:	6893      	ldr	r3, [r2, #8]
 8009aa8:	f361 031c 	bfi	r3, r1, #0, #29
 8009aac:	6093      	str	r3, [r2, #8]
      //uptr *meta = reinterpret_cast<uptr *>(allocator.GetMetaData(allocated));
      //meta[0] = size;
      //meta[1] = chunk_beg;
    }
    m->user_requested_alignment_log = user_requested_alignment_log;
 8009aae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ab0:	f003 0307 	and.w	r3, r3, #7
 8009ab4:	b2d9      	uxtb	r1, r3
 8009ab6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ab8:	7ad3      	ldrb	r3, [r2, #11]
 8009aba:	f361 1347 	bfi	r3, r1, #5, #3
 8009abe:	72d3      	strb	r3, [r2, #11]

    //m->alloc_context_id = StackDepotPut(*stack);

    uptr size_rounded_down_to_granularity =
        RoundDownTo(size, SHADOW_GRANULARITY);
 8009ac0:	2108      	movs	r1, #8
 8009ac2:	68f8      	ldr	r0, [r7, #12]
 8009ac4:	f7ff fc75 	bl	80093b2 <RoundDownTo>
 8009ac8:	62b8      	str	r0, [r7, #40]	; 0x28
    // Unpoison the bulk of the memory region.
    if (size_rounded_down_to_granularity)
 8009aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d004      	beq.n	8009ada <Allocate+0x1f2>
      PoisonShadow(user_beg, size_rounded_down_to_granularity, 0);
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ad4:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8009ad6:	f7ff fe63 	bl	80097a0 <PoisonShadow>
    // Deal with the end of the region if size is not aligned to granularity.
    if (size != size_rounded_down_to_granularity ) {
 8009ada:	68fa      	ldr	r2, [r7, #12]
 8009adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d00e      	beq.n	8009b00 <Allocate+0x218>
      uint8_t *shadow =
          (uint8_t *)MEM_TO_SHADOW(user_beg + size_rounded_down_to_granularity);
 8009ae2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ae6:	4413      	add	r3, r2
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7ff fce5 	bl	80094b8 <MEM_TO_SHADOW>
 8009aee:	4603      	mov	r3, r0
      uint8_t *shadow =
 8009af0:	627b      	str	r3, [r7, #36]	; 0x24
      *shadow = McuASAN_FLAG_POISON_PARTIAL ? (size & (SHADOW_GRANULARITY - 1)) : 0;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	b2db      	uxtb	r3, r3
 8009af6:	f003 0307 	and.w	r3, r3, #7
 8009afa:	b2da      	uxtb	r2, r3
 8009afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009afe:	701a      	strb	r2, [r3, #0]
    else
      thread_stats.malloced_by_size[SizeClassMap::ClassID(needed_size)]++;

    */

    void *res = (void *)(user_beg);
 8009b00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009b02:	623b      	str	r3, [r7, #32]
    if (can_fill && McuASAN_FLAG_MAX_MALLOC_FILL_SIZE) {
 8009b04:	79bb      	ldrb	r3, [r7, #6]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00f      	beq.n	8009b2a <Allocate+0x242>
      uptr fill_size = Min(size, McuASAN_FLAG_MAX_MALLOC_FILL_SIZE);
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	61fb      	str	r3, [r7, #28]
 8009b0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009b12:	61bb      	str	r3, [r7, #24]
 8009b14:	69ba      	ldr	r2, [r7, #24]
 8009b16:	69fb      	ldr	r3, [r7, #28]
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	bf28      	it	cs
 8009b1c:	4613      	movcs	r3, r2
 8009b1e:	617b      	str	r3, [r7, #20]
      memset(res, McuASAN_FLAG_MALLOC_FILL_BYTE, fill_size);
 8009b20:	697a      	ldr	r2, [r7, #20]
 8009b22:	21be      	movs	r1, #190	; 0xbe
 8009b24:	6a38      	ldr	r0, [r7, #32]
 8009b26:	f011 fdb3 	bl	801b690 <memset>
    }

    // Must be the last mutation of metadata in this function.
    //atomic_store((uint8_t *)m, CHUNK_ALLOCATED, memory_order_release);
    *(uint8_t *)m = CHUNK_ALLOCATED;
 8009b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b2c:	2202      	movs	r2, #2
 8009b2e:	701a      	strb	r2, [r3, #0]
    //ASAN_MALLOC_HOOK(res, size); //no malloc hooks
    return res;
 8009b30:	6a3b      	ldr	r3, [r7, #32]
  }
 8009b32:	4618      	mov	r0, r3
 8009b34:	3770      	adds	r7, #112	; 0x70
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	cc6e96b9 	.word	0xcc6e96b9

08009b40 <ReportDoubleFree>:



void ReportDoubleFree(uptr addr) {
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
	__asm volatile("push {r0-r3}");
 8009b48:	b40f      	push	{r0, r1, r2, r3}
 //printf("Error buffer double free address: %p \n", (uint32_t * )addr);
#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_DOUBLE_FREE);
 8009b4a:	2001      	movs	r0, #1
 8009b4c:	f000 f928 	bl	8009da0 <FreeRTOSReportFailure>
#endif
 __asm volatile("pop  {r0-r3}");
 8009b50:	bc0f      	pop	{r0, r1, r2, r3}
}
 8009b52:	bf00      	nop
 8009b54:	3708      	adds	r7, #8
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}

08009b5a <ReportFreeNotMalloced>:

void ReportFreeNotMalloced(uptr addr) {
 8009b5a:	b580      	push	{r7, lr}
 8009b5c:	b082      	sub	sp, #8
 8009b5e:	af00      	add	r7, sp, #0
 8009b60:	6078      	str	r0, [r7, #4]

	__asm volatile("push {r0-r3}");
 8009b62:	b40f      	push	{r0, r1, r2, r3}
 //printf("Error invalid free  address: %p \n", (uint32_t * )addr);
#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_INVALID_FREE);
 8009b64:	2003      	movs	r0, #3
 8009b66:	f000 f91b 	bl	8009da0 <FreeRTOSReportFailure>
#endif
	__asm volatile("pop  {r0-r3}");
 8009b6a:	bc0f      	pop	{r0, r1, r2, r3}

}
 8009b6c:	bf00      	nop
 8009b6e:	3708      	adds	r7, #8
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <ReportInvalidFree>:


void ReportInvalidFree(void *ptr, uint8_t chunk_state) {
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b082      	sub	sp, #8
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	70fb      	strb	r3, [r7, #3]
    if (chunk_state == CHUNK_QUARANTINE)
 8009b80:	78fb      	ldrb	r3, [r7, #3]
 8009b82:	2b03      	cmp	r3, #3
 8009b84:	d104      	bne.n	8009b90 <ReportInvalidFree+0x1c>
      ReportDoubleFree((uptr)ptr);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	4618      	mov	r0, r3
 8009b8a:	f7ff ffd9 	bl	8009b40 <ReportDoubleFree>
    else
      ReportFreeNotMalloced((uptr)ptr);
  }
 8009b8e:	e003      	b.n	8009b98 <ReportInvalidFree+0x24>
      ReportFreeNotMalloced((uptr)ptr);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7ff ffe1 	bl	8009b5a <ReportFreeNotMalloced>
  }
 8009b98:	bf00      	nop
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <AtomicallySetQuarantineFlagIfAllocated>:

bool AtomicallySetQuarantineFlagIfAllocated(AsanChunk *m, void *ptr) {
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
                                      memory_order_acquire)) {
    ReportInvalidFree(ptr, old_chunk_state, stack);
    // It's not safe to push a chunk in quarantine on invalid free.
    return false;
  }*/
  uint8_t *state = (uint8_t *)m;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	60fb      	str	r3, [r7, #12]
  if(*state == CHUNK_ALLOCATED)
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	781b      	ldrb	r3, [r3, #0]
 8009bb2:	2b02      	cmp	r3, #2
 8009bb4:	d104      	bne.n	8009bc0 <AtomicallySetQuarantineFlagIfAllocated+0x20>
  {
	  *state = CHUNK_QUARANTINE;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	2203      	movs	r2, #3
 8009bba:	701a      	strb	r2, [r3, #0]
	  return true;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	e006      	b.n	8009bce <AtomicallySetQuarantineFlagIfAllocated+0x2e>
  }
  else
  {
	  ReportInvalidFree(ptr, *state);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	781b      	ldrb	r3, [r3, #0]
 8009bc4:	4619      	mov	r1, r3
 8009bc6:	6838      	ldr	r0, [r7, #0]
 8009bc8:	f7ff ffd4 	bl	8009b74 <ReportInvalidFree>
	  return false;
 8009bcc:	2300      	movs	r3, #0
  }


  //CHECK_EQ(CHUNK_ALLOCATED, old_chunk_state);
  return true;
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3710      	adds	r7, #16
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}

08009bd6 <ReportAllocTypeMismatch>:


void ReportAllocTypeMismatch(uptr addr,
                             AllocType alloc_type,
                             AllocType dealloc_type) {
 8009bd6:	b580      	push	{r7, lr}
 8009bd8:	b082      	sub	sp, #8
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
 8009bde:	460b      	mov	r3, r1
 8009be0:	70fb      	strb	r3, [r7, #3]
 8009be2:	4613      	mov	r3, r2
 8009be4:	70bb      	strb	r3, [r7, #2]
/*
  const char *s[] = {
		  "Malloc",
		  "New",
		  "New BR" };*/
  __asm volatile("push {r0-r3}");
 8009be6:	b40f      	push	{r0, r1, r2, r3}
  //printf("Error type mismatch alloc:%s, dealloc:%s \n", s[alloc_type], s[dealloc_type]);
#if McuASAN_CONFIG_FreeRTOs
  FreeRTOSReportFailure(EX_ASAN_REALLOC_MISMATCH);
 8009be8:	2006      	movs	r0, #6
 8009bea:	f000 f8d9 	bl	8009da0 <FreeRTOSReportFailure>
#endif
  __asm volatile("pop  {r0-r3}");
 8009bee:	bc0f      	pop	{r0, r1, r2, r3}
}
 8009bf0:	bf00      	nop
 8009bf2:	3708      	adds	r7, #8
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <Beg>:
	__asm volatile("pop  {r0-r3}");

}

uptr Beg(AsanChunk *m)
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
	return (uptr)(m) + kChunkHeaderSize;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2210      	movs	r2, #16
 8009c04:	4413      	add	r3, r2
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	370c      	adds	r7, #12
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr

08009c12 <AllocBeg>:

uptr AllocBeg(AsanChunk *m)
{
 8009c12:	b590      	push	{r4, r7, lr}
 8009c14:	b083      	sub	sp, #12
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]

	if (m->from_memalign)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	79db      	ldrb	r3, [r3, #7]
 8009c1e:	f003 0301 	and.w	r3, r3, #1
 8009c22:	b2db      	uxtb	r3, r3
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d000      	beq.n	8009c2a <AllocBeg+0x18>
	{
	     //return get_allocator().GetBlockBegin(reinterpret_cast<void *>(this));
		while(1); // this is a special case that we do not support since we do not control the allocator, the code should not reach this point
 8009c28:	e7fe      	b.n	8009c28 <AllocBeg+0x16>
				  // unless the allocation of malloc is unnaligned TODO check what happens during testing
	}
	return (Beg(m) - RZLog2Size(m->rz_log));
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f7ff ffe4 	bl	8009bf8 <Beg>
 8009c30:	4604      	mov	r4, r0
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	79db      	ldrb	r3, [r3, #7]
 8009c36:	f3c3 03c2 	ubfx	r3, r3, #3, #3
 8009c3a:	b2db      	uxtb	r3, r3
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	f7ff fde8 	bl	8009812 <RZLog2Size>
 8009c42:	4603      	mov	r3, r0
 8009c44:	1ae3      	subs	r3, r4, r3
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	370c      	adds	r7, #12
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd90      	pop	{r4, r7, pc}

08009c4e <Recycle>:



void Recycle(AsanChunk *m) {
 8009c4e:	b590      	push	{r4, r7, lr}
 8009c50:	b085      	sub	sp, #20
 8009c52:	af00      	add	r7, sp, #0
 8009c54:	6078      	str	r0, [r7, #4]
  //CHECK_EQ(m->chunk_state, CHUNK_QUARANTINE);
  //atomic_store((atomic_uint8_t*)m, CHUNK_AVAILABLE, memory_order_relaxed);

  *(uint8_t*)m = CHUNK_AVAILABLE;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	701a      	strb	r2, [r3, #0]

  //CHECK_NE(m->alloc_tid, kInvalidTid);
  //CHECK_NE(m->free_tid, kInvalidTid);

  PoisonShadow(Beg(m),
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f7ff ffcb 	bl	8009bf8 <Beg>
 8009c62:	4604      	mov	r4, r0
               RoundUpTo(m->user_requested_size, SHADOW_GRANULARITY),
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	689b      	ldr	r3, [r3, #8]
 8009c68:	f3c3 031c 	ubfx	r3, r3, #0, #29
  PoisonShadow(Beg(m),
 8009c6c:	2108      	movs	r1, #8
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f7ff fb8d 	bl	800938e <RoundUpTo>
 8009c74:	4601      	mov	r1, r0
 8009c76:	23fa      	movs	r3, #250	; 0xfa
 8009c78:	b2db      	uxtb	r3, r3
 8009c7a:	461a      	mov	r2, r3
 8009c7c:	4620      	mov	r0, r4
 8009c7e:	f7ff fd8f 	bl	80097a0 <PoisonShadow>
               kAsanHeapLeftRedzoneMagic);

  void *p = (void *)(AllocBeg(m));
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f7ff ffc5 	bl	8009c12 <AllocBeg>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	60fb      	str	r3, [r7, #12]

  if (p != m) {
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d004      	beq.n	8009c9e <Recycle+0x50>
    uptr *alloc_magic = (uptr *)(p);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	60bb      	str	r3, [r7, #8]
    //CHECK_EQ(alloc_magic[0], kAllocBegMagic);
    // Clear the magic value, as allocator internals may overwrite the
    // contents of deallocated chunk, confusing GetAsanChunk lookup.
    alloc_magic[0] = 0;
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	601a      	str	r2, [r3, #0]
  // Statistics.
  //AsanStats &thread_stats = GetCurrentThreadStats();
  //thread_stats.real_frees++;
  //thread_stats.really_freed += m->UsedSize();

  delAlloc(p);
 8009c9e:	68f8      	ldr	r0, [r7, #12]
 8009ca0:	f7ff fdf4 	bl	800988c <delAlloc>
  free(p);
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f011 fcdd 	bl	801b664 <free>


}
 8009caa:	bf00      	nop
 8009cac:	3714      	adds	r7, #20
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	bd90      	pop	{r4, r7, pc}
	...

08009cb4 <QuarantineChunk>:



// Expects the chunk to already be marked as quarantined by using
  // AtomicallySetQuarantineFlagIfAllocated.
void QuarantineChunk(AsanChunk *m, void *ptr) {
 8009cb4:	b590      	push	{r4, r7, lr}
 8009cb6:	b087      	sub	sp, #28
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	6039      	str	r1, [r7, #0]
      //  uptr size_to_fill = m->UsedSize() - kChunkHeader2Size;
      //  size_to_fill = Min(size_to_fill, (uptr)fl.max_free_fill_size);
      //  REAL(memset)((void *)scribble_start, fl.free_fill_byte, size_to_fill);
      // }

      uptr size_to_fill = m->user_requested_size;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8009cc6:	617b      	str	r3, [r7, #20]
      size_to_fill = Min((size_to_fill), max_free_fill_size);
 8009cc8:	697b      	ldr	r3, [r7, #20]
 8009cca:	613b      	str	r3, [r7, #16]
 8009ccc:	4b12      	ldr	r3, [pc, #72]	; (8009d18 <QuarantineChunk+0x64>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	60fb      	str	r3, [r7, #12]
 8009cd2:	693a      	ldr	r2, [r7, #16]
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	bf28      	it	cs
 8009cda:	4613      	movcs	r3, r2
 8009cdc:	617b      	str	r3, [r7, #20]
      memset(ptr, McuASAN_FLAG_FREE_FILL_BYTE, size_to_fill);
 8009cde:	697a      	ldr	r2, [r7, #20]
 8009ce0:	2155      	movs	r1, #85	; 0x55
 8009ce2:	6838      	ldr	r0, [r7, #0]
 8009ce4:	f011 fcd4 	bl	801b690 <memset>
    }

    // Poison the region.
    PoisonShadow((uptr)ptr ,
 8009ce8:	683c      	ldr	r4, [r7, #0]
                 RoundUpTo(m->user_requested_size, SHADOW_GRANULARITY),
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	689b      	ldr	r3, [r3, #8]
 8009cee:	f3c3 031c 	ubfx	r3, r3, #0, #29
    PoisonShadow((uptr)ptr ,
 8009cf2:	2108      	movs	r1, #8
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f7ff fb4a 	bl	800938e <RoundUpTo>
 8009cfa:	4601      	mov	r1, r0
 8009cfc:	23fd      	movs	r3, #253	; 0xfd
 8009cfe:	b2db      	uxtb	r3, r3
 8009d00:	461a      	mov	r2, r3
 8009d02:	4620      	mov	r0, r4
 8009d04:	f7ff fd4c 	bl	80097a0 <PoisonShadow>
      quarantine.Put(&fallback_quarantine_cache, QuarantineCallback(ac, stack),
                     m, m->UsedSize());
    }
    */

    Recycle(m);
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f7ff ffa0 	bl	8009c4e <Recycle>
}
 8009d0e:	bf00      	nop
 8009d10:	371c      	adds	r7, #28
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd90      	pop	{r4, r7, pc}
 8009d16:	bf00      	nop
 8009d18:	2400800c 	.word	0x2400800c

08009d1c <Deallocate>:


void Deallocate(void *ptr, uptr delete_size, uptr delete_alignment, AllocType alloc_type)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b088      	sub	sp, #32
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	60f8      	str	r0, [r7, #12]
 8009d24:	60b9      	str	r1, [r7, #8]
 8009d26:	607a      	str	r2, [r7, #4]
 8009d28:	70fb      	strb	r3, [r7, #3]

	uptr p = (uptr)(ptr);
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	61fb      	str	r3, [r7, #28]
    if (p == 0) return;
 8009d2e:	69fb      	ldr	r3, [r7, #28]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d02c      	beq.n	8009d8e <Deallocate+0x72>

    uptr chunk_beg = p - kChunkHeaderSize;
 8009d34:	2210      	movs	r2, #16
 8009d36:	69fb      	ldr	r3, [r7, #28]
 8009d38:	1a9b      	subs	r3, r3, r2
 8009d3a:	61bb      	str	r3, [r7, #24]
    AsanChunk *m = (AsanChunk *)(chunk_beg);
 8009d3c:	69bb      	ldr	r3, [r7, #24]
 8009d3e:	617b      	str	r3, [r7, #20]

    //ASAN_FREE_HOOK(ptr); we do not support hooks

    // Must mark the chunk as quarantined before any changes to its metadata.
    // Do not quarantine given chunk if we failed to set CHUNK_QUARANTINE flag.
    if (!AtomicallySetQuarantineFlagIfAllocated(m, ptr)) return;
 8009d40:	68f9      	ldr	r1, [r7, #12]
 8009d42:	6978      	ldr	r0, [r7, #20]
 8009d44:	f7ff ff2c 	bl	8009ba0 <AtomicallySetQuarantineFlagIfAllocated>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	f083 0301 	eor.w	r3, r3, #1
 8009d4e:	b2db      	uxtb	r3, r3
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d11e      	bne.n	8009d92 <Deallocate+0x76>

    if (m->alloc_type != alloc_type) {
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	79db      	ldrb	r3, [r3, #7]
 8009d58:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8009d5c:	b2db      	uxtb	r3, r3
 8009d5e:	461a      	mov	r2, r3
 8009d60:	78fb      	ldrb	r3, [r7, #3]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d00e      	beq.n	8009d84 <Deallocate+0x68>
      if (alloc_dealloc_mismatch) {
 8009d66:	4b0d      	ldr	r3, [pc, #52]	; (8009d9c <Deallocate+0x80>)
 8009d68:	781b      	ldrb	r3, [r3, #0]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d00a      	beq.n	8009d84 <Deallocate+0x68>
        ReportAllocTypeMismatch((uptr)ptr, (AllocType)m->alloc_type,
 8009d6e:	68f8      	ldr	r0, [r7, #12]
 8009d70:	697b      	ldr	r3, [r7, #20]
 8009d72:	79db      	ldrb	r3, [r3, #7]
 8009d74:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8009d78:	b2db      	uxtb	r3, r3
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	78fb      	ldrb	r3, [r7, #3]
 8009d7e:	461a      	mov	r2, r3
 8009d80:	f7ff ff29 	bl	8009bd6 <ReportAllocTypeMismatch>
        ReportNewDeleteTypeMismatch(p, delete_size, delete_alignment);
      }
    }
    */

    QuarantineChunk(m, ptr);
 8009d84:	68f9      	ldr	r1, [r7, #12]
 8009d86:	6978      	ldr	r0, [r7, #20]
 8009d88:	f7ff ff94 	bl	8009cb4 <QuarantineChunk>
 8009d8c:	e002      	b.n	8009d94 <Deallocate+0x78>
    if (p == 0) return;
 8009d8e:	bf00      	nop
 8009d90:	e000      	b.n	8009d94 <Deallocate+0x78>
    if (!AtomicallySetQuarantineFlagIfAllocated(m, ptr)) return;
 8009d92:	bf00      	nop
 }
 8009d94:	3720      	adds	r7, #32
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}
 8009d9a:	bf00      	nop
 8009d9c:	24008008 	.word	0x24008008

08009da0 <FreeRTOSReportFailure>:
}


#endif
static void FreeRTOSReportFailure(type_exception_t  tEX)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b086      	sub	sp, #24
 8009da4:	af02      	add	r7, sp, #8
 8009da6:	4603      	mov	r3, r0
 8009da8:	71fb      	strb	r3, [r7, #7]


	  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009daa:	4b11      	ldr	r3, [pc, #68]	; (8009df0 <FreeRTOSReportFailure+0x50>)
 8009dac:	60fb      	str	r3, [r7, #12]


	  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 8009dae:	f7fe fb56 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 8009db2:	4602      	mov	r2, r0
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009dba:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8009dbe:	429a      	cmp	r2, r3
 8009dc0:	d114      	bne.n	8009dec <FreeRTOSReportFailure+0x4c>
	  {

		  //MPU_ASAN_flush_alloc(); //this must be executed as a system call
		  //xTaskNotifyGiveIndexed(AFLfuzzer.xTaskFuzzer,FAULT_ASAN,eSetValueWithOverwrite);
		  AFLfuzzer.xTypeEx = tEX;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009dc8:	461a      	mov	r2, r3
 8009dca:	79fb      	ldrb	r3, [r7, #7]
 8009dcc:	f882 3874 	strb.w	r3, [r2, #2164]	; 0x874


#if DUALCOREFUZZ == 0

		  xTaskNotifyIndexed(AFLfuzzer.xTaskFuzzer,0,FAULT_ASAN,eSetValueWithOverwrite);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009dd6:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 8009dda:	2300      	movs	r3, #0
 8009ddc:	9300      	str	r3, [sp, #0]
 8009dde:	2303      	movs	r3, #3
 8009de0:	2209      	movs	r2, #9
 8009de2:	2100      	movs	r1, #0
 8009de4:	f7fe fac1 	bl	800836a <MPU_xTaskGenericNotify>
		  taskYIELD();
 8009de8:	df01      	svc	1
		  while(1);
 8009dea:	e7fe      	b.n	8009dea <FreeRTOSReportFailure+0x4a>
		  // port yield should be called and nothing else should be executed
	  }
	  else
	  {
		  //printf("Fuzzer crashed");
		  for( ; ; )
 8009dec:	e7fe      	b.n	8009dec <FreeRTOSReportFailure+0x4c>
 8009dee:	bf00      	nop
 8009df0:	24020000 	.word	0x24020000

08009df4 <vPortResetPrivilege>:
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b082      	sub	sp, #8
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
    if( xRunningPrivileged == pdFALSE )
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d101      	bne.n	8009e06 <vPortResetPrivilege+0x12>
        portRESET_PRIVILEGE();
 8009e02:	f000 f88f 	bl	8009f24 <vResetPrivilege>
}
 8009e06:	bf00      	nop
 8009e08:	3708      	adds	r7, #8
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}
	...

08009e10 <vPortEnterCritical>:
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b082      	sub	sp, #8
 8009e14:	af00      	add	r7, sp, #0
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8009e16:	f7fe ffff 	bl	8008e18 <xPortRaisePrivilege>
 8009e1a:	6078      	str	r0, [r7, #4]
    __asm volatile
 8009e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e20:	f383 8811 	msr	BASEPRI, r3
 8009e24:	f3bf 8f6f 	isb	sy
 8009e28:	f3bf 8f4f 	dsb	sy
 8009e2c:	603b      	str	r3, [r7, #0]
}
 8009e2e:	bf00      	nop
    uxCriticalNesting++;
 8009e30:	4b05      	ldr	r3, [pc, #20]	; (8009e48 <vPortEnterCritical+0x38>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	3301      	adds	r3, #1
 8009e36:	4a04      	ldr	r2, [pc, #16]	; (8009e48 <vPortEnterCritical+0x38>)
 8009e38:	6013      	str	r3, [r2, #0]
    vPortResetPrivilege( xRunningPrivileged );
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f7ff ffda 	bl	8009df4 <vPortResetPrivilege>
}
 8009e40:	bf00      	nop
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}
 8009e48:	24008014 	.word	0x24008014

08009e4c <vPortExitCritical>:
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b084      	sub	sp, #16
 8009e50:	af00      	add	r7, sp, #0
    BaseType_t xRunningPrivileged = xPortRaisePrivilege();
 8009e52:	f7fe ffe1 	bl	8008e18 <xPortRaisePrivilege>
 8009e56:	60f8      	str	r0, [r7, #12]
    configASSERT( uxCriticalNesting );
 8009e58:	4b12      	ldr	r3, [pc, #72]	; (8009ea4 <vPortExitCritical+0x58>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d10a      	bne.n	8009e76 <vPortExitCritical+0x2a>
    __asm volatile
 8009e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e64:	f383 8811 	msr	BASEPRI, r3
 8009e68:	f3bf 8f6f 	isb	sy
 8009e6c:	f3bf 8f4f 	dsb	sy
 8009e70:	60bb      	str	r3, [r7, #8]
}
 8009e72:	bf00      	nop
 8009e74:	e7fe      	b.n	8009e74 <vPortExitCritical+0x28>
    uxCriticalNesting--;
 8009e76:	4b0b      	ldr	r3, [pc, #44]	; (8009ea4 <vPortExitCritical+0x58>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	3b01      	subs	r3, #1
 8009e7c:	4a09      	ldr	r2, [pc, #36]	; (8009ea4 <vPortExitCritical+0x58>)
 8009e7e:	6013      	str	r3, [r2, #0]
    if( uxCriticalNesting == 0 )
 8009e80:	4b08      	ldr	r3, [pc, #32]	; (8009ea4 <vPortExitCritical+0x58>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d105      	bne.n	8009e94 <vPortExitCritical+0x48>
 8009e88:	2300      	movs	r3, #0
 8009e8a:	607b      	str	r3, [r7, #4]
    __asm volatile
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	f383 8811 	msr	BASEPRI, r3
}
 8009e92:	bf00      	nop
    vPortResetPrivilege( xRunningPrivileged );
 8009e94:	68f8      	ldr	r0, [r7, #12]
 8009e96:	f7ff ffad 	bl	8009df4 <vPortResetPrivilege>
}
 8009e9a:	bf00      	nop
 8009e9c:	3710      	adds	r7, #16
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	24008014 	.word	0x24008014

08009ea8 <vPortSetupTimerInterrupt>:
{
 8009ea8:	b480      	push	{r7}
 8009eaa:	af00      	add	r7, sp, #0
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009eac:	4b0b      	ldr	r3, [pc, #44]	; (8009edc <vPortSetupTimerInterrupt+0x34>)
 8009eae:	2200      	movs	r2, #0
 8009eb0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009eb2:	4b0b      	ldr	r3, [pc, #44]	; (8009ee0 <vPortSetupTimerInterrupt+0x38>)
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009eb8:	4b0a      	ldr	r3, [pc, #40]	; (8009ee4 <vPortSetupTimerInterrupt+0x3c>)
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	4a0a      	ldr	r2, [pc, #40]	; (8009ee8 <vPortSetupTimerInterrupt+0x40>)
 8009ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8009ec2:	099b      	lsrs	r3, r3, #6
 8009ec4:	4a09      	ldr	r2, [pc, #36]	; (8009eec <vPortSetupTimerInterrupt+0x44>)
 8009ec6:	3b01      	subs	r3, #1
 8009ec8:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE );
 8009eca:	4b04      	ldr	r3, [pc, #16]	; (8009edc <vPortSetupTimerInterrupt+0x34>)
 8009ecc:	2207      	movs	r2, #7
 8009ece:	601a      	str	r2, [r3, #0]
}
 8009ed0:	bf00      	nop
 8009ed2:	46bd      	mov	sp, r7
 8009ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed8:	4770      	bx	lr
 8009eda:	bf00      	nop
 8009edc:	e000e010 	.word	0xe000e010
 8009ee0:	e000e018 	.word	0xe000e018
 8009ee4:	24008000 	.word	0x24008000
 8009ee8:	10624dd3 	.word	0x10624dd3
 8009eec:	e000e014 	.word	0xe000e014

08009ef0 <vPortEnableVFP>:
    __asm volatile
 8009ef0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009f00 <vPortEnableVFP+0x10>
 8009ef4:	6801      	ldr	r1, [r0, #0]
 8009ef6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009efa:	6001      	str	r1, [r0, #0]
 8009efc:	4770      	bx	lr
 8009efe:	0000      	.short	0x0000
 8009f00:	e000ed88 	.word	0xe000ed88
}
 8009f04:	bf00      	nop
 8009f06:	bf00      	nop
	...

08009f10 <xIsPrivileged>:
    __asm volatile
 8009f10:	f3ef 8014 	mrs	r0, CONTROL
 8009f14:	f010 0f01 	tst.w	r0, #1
 8009f18:	bf14      	ite	ne
 8009f1a:	2000      	movne	r0, #0
 8009f1c:	2001      	moveq	r0, #1
 8009f1e:	4770      	bx	lr
}
 8009f20:	bf00      	nop
 8009f22:	4618      	mov	r0, r3

08009f24 <vResetPrivilege>:
    __asm volatile
 8009f24:	f3ef 8014 	mrs	r0, CONTROL
 8009f28:	f040 0001 	orr.w	r0, r0, #1
 8009f2c:	f380 8814 	msr	CONTROL, r0
 8009f30:	4770      	bx	lr
}
 8009f32:	bf00      	nop

08009f34 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8009f34:	b480      	push	{r7}
 8009f36:	b085      	sub	sp, #20
 8009f38:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8009f3a:	f3ef 8305 	mrs	r3, IPSR
 8009f3e:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2b0f      	cmp	r3, #15
 8009f44:	d914      	bls.n	8009f70 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009f46:	4a17      	ldr	r2, [pc, #92]	; (8009fa4 <vPortValidateInterruptPriority+0x70>)
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	4413      	add	r3, r2
 8009f4c:	781b      	ldrb	r3, [r3, #0]
 8009f4e:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009f50:	4b15      	ldr	r3, [pc, #84]	; (8009fa8 <vPortValidateInterruptPriority+0x74>)
 8009f52:	781b      	ldrb	r3, [r3, #0]
 8009f54:	7afa      	ldrb	r2, [r7, #11]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d20a      	bcs.n	8009f70 <vPortValidateInterruptPriority+0x3c>
    __asm volatile
 8009f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f5e:	f383 8811 	msr	BASEPRI, r3
 8009f62:	f3bf 8f6f 	isb	sy
 8009f66:	f3bf 8f4f 	dsb	sy
 8009f6a:	607b      	str	r3, [r7, #4]
}
 8009f6c:	bf00      	nop
 8009f6e:	e7fe      	b.n	8009f6e <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredicable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009f70:	4b0e      	ldr	r3, [pc, #56]	; (8009fac <vPortValidateInterruptPriority+0x78>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009f78:	4b0d      	ldr	r3, [pc, #52]	; (8009fb0 <vPortValidateInterruptPriority+0x7c>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d90a      	bls.n	8009f96 <vPortValidateInterruptPriority+0x62>
    __asm volatile
 8009f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f84:	f383 8811 	msr	BASEPRI, r3
 8009f88:	f3bf 8f6f 	isb	sy
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	603b      	str	r3, [r7, #0]
}
 8009f92:	bf00      	nop
 8009f94:	e7fe      	b.n	8009f94 <vPortValidateInterruptPriority+0x60>
    }
 8009f96:	bf00      	nop
 8009f98:	3714      	adds	r7, #20
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop
 8009fa4:	e000e3f0 	.word	0xe000e3f0
 8009fa8:	2401001d 	.word	0x2401001d
 8009fac:	e000ed0c 	.word	0xe000ed0c
 8009fb0:	24010020 	.word	0x24010020

08009fb4 <__sanitizer_cov_trace_pc>:
#include "fuzzing.h"
#include "stdint.h"


void __sanitizer_cov_trace_pc(void)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0

#if DUALCOREFUZZ
	 Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
	 uint16_t *paflbitmap =  pAFLfuzzer->aflbmp;
#else
	 Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8009fba:	4b32      	ldr	r3, [pc, #200]	; (800a084 <__sanitizer_cov_trace_pc+0xd0>)
 8009fbc:	60fb      	str	r3, [r7, #12]
	 //uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
	 uint16_t *paflbitmap =  pAFLfuzzer->aflbmp;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	60bb      	str	r3, [r7, #8]

	register uint32_t R14 asm("r14");

	uint16_t guard;

	guard =  (uint16_t) (R14 & AFL_BITMAP_MASK);
 8009fc2:	4673      	mov	r3, lr
 8009fc4:	b29b      	uxth	r3, r3
 8009fc6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fca:	80fb      	strh	r3, [r7, #6]

	uint16_t bitmapindex = (uint16_t)( guard^AFLfuzzer.previousGuard);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009fd2:	f8b3 2858 	ldrh.w	r2, [r3, #2136]	; 0x858
 8009fd6:	88fb      	ldrh	r3, [r7, #6]
 8009fd8:	4053      	eors	r3, r2
 8009fda:	80bb      	strh	r3, [r7, #4]
	bitmapindex &=AFL_BITMAP_MASK;
 8009fdc:	88bb      	ldrh	r3, [r7, #4]
 8009fde:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fe2:	80bb      	strh	r3, [r7, #4]

	if(!paflbitmap[bitmapindex])
 8009fe4:	88bb      	ldrh	r3, [r7, #4]
 8009fe6:	005b      	lsls	r3, r3, #1
 8009fe8:	68ba      	ldr	r2, [r7, #8]
 8009fea:	4413      	add	r3, r2
 8009fec:	881b      	ldrh	r3, [r3, #0]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d121      	bne.n	800a036 <__sanitizer_cov_trace_pc+0x82>
	{
		  AFLfuzzer.indexdif++; // since we need to start the index in 1 the first tuple is empty,
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8009ff8:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	b29a      	uxth	r2, r3
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a006:	f8a3 2862 	strh.w	r2, [r3, #2146]	; 0x862
		              // we will correct the pointer
		  	  	  	  // when sending the data to the PC
		  paflbitmap[bitmapindex] =  AFLfuzzer.indexdif;
 800a00a:	88bb      	ldrh	r3, [r7, #4]
 800a00c:	005b      	lsls	r3, r3, #1
 800a00e:	68ba      	ldr	r2, [r7, #8]
 800a010:	4413      	add	r3, r2
 800a012:	68fa      	ldr	r2, [r7, #12]
 800a014:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a018:	f8b2 2862 	ldrh.w	r2, [r2, #2146]	; 0x862
 800a01c:	801a      	strh	r2, [r3, #0]
		  AFLfuzzer.afldiff[AFLfuzzer.indexdif].index = bitmapindex;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a024:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 800a028:	461a      	mov	r2, r3
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800a030:	88b9      	ldrh	r1, [r7, #4]
 800a032:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]

	 }
	 AFLfuzzer.afldiff[paflbitmap[bitmapindex]].val = (AFLfuzzer.afldiff[paflbitmap[bitmapindex]].val + 1) & 0xff;
 800a036:	88bb      	ldrh	r3, [r7, #4]
 800a038:	005b      	lsls	r3, r3, #1
 800a03a:	68ba      	ldr	r2, [r7, #8]
 800a03c:	4413      	add	r3, r2
 800a03e:	881b      	ldrh	r3, [r3, #0]
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a046:	009b      	lsls	r3, r3, #2
 800a048:	4413      	add	r3, r2
 800a04a:	885b      	ldrh	r3, [r3, #2]
 800a04c:	3301      	adds	r3, #1
 800a04e:	b299      	uxth	r1, r3
 800a050:	88bb      	ldrh	r3, [r7, #4]
 800a052:	005b      	lsls	r3, r3, #1
 800a054:	68ba      	ldr	r2, [r7, #8]
 800a056:	4413      	add	r3, r2
 800a058:	881b      	ldrh	r3, [r3, #0]
 800a05a:	b2ca      	uxtb	r2, r1
 800a05c:	b291      	uxth	r1, r2
 800a05e:	68fa      	ldr	r2, [r7, #12]
 800a060:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4413      	add	r3, r2
 800a068:	460a      	mov	r2, r1
 800a06a:	805a      	strh	r2, [r3, #2]

	 AFLfuzzer.previousGuard = guard>>1;
 800a06c:	88fb      	ldrh	r3, [r7, #6]
 800a06e:	085b      	lsrs	r3, r3, #1
 800a070:	b29a      	uxth	r2, r3
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a078:	f8a3 2858 	strh.w	r2, [r3, #2136]	; 0x858



}
 800a07c:	bf00      	nop
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}
 800a084:	24020000 	.word	0x24020000

0800a088 <app_main>:

/* Demo includes. */
#include "mpu_demo.h"

void app_main( void )
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	af00      	add	r7, sp, #0
	/* Start the MPU demo. */
	vStartMPUDemo();
 800a08c:	f00e fc3a 	bl	8018904 <vStartMPUDemo>


	/* Start the scheduler. */
	vTaskStartScheduler();
 800a090:	f7f9 fe72 	bl	8003d78 <vTaskStartScheduler>

	/* Should not get here. */
	for( ;; );
 800a094:	e7fe      	b.n	800a094 <app_main+0xc>

0800a096 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 800a096:	b480      	push	{r7}
 800a098:	b083      	sub	sp, #12
 800a09a:	af00      	add	r7, sp, #0
 800a09c:	6078      	str	r0, [r7, #4]
 800a09e:	6039      	str	r1, [r7, #0]
	/* If configCHECK_FOR_STACK_OVERFLOW is set to either 1 or 2 then this
	function will automatically get called if a task overflows its stack. */
	( void ) pxTask;
	( void ) pcTaskName;
	for( ;; );
 800a0a0:	e7fe      	b.n	800a0a0 <vApplicationStackOverflowHook+0xa>

0800a0a2 <vApplicationMallocFailedHook>:
}
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
 800a0a2:	b480      	push	{r7}
 800a0a4:	af00      	add	r7, sp, #0
	/* If configUSE_MALLOC_FAILED_HOOK is set to 1 then this function will
	be called automatically if a call to pvPortMalloc() fails.  pvPortMalloc()
	is called automatically when a task, queue or semaphore is created. */
	for( ;; );
 800a0a6:	e7fe      	b.n	800a0a6 <vApplicationMallocFailedHook+0x4>

0800a0a8 <vApplicationGetIdleTaskMemory>:

/* configUSE_STATIC_ALLOCATION is set to 1, so the application must provide an
implementation of vApplicationGetIdleTaskMemory() to provide the memory that is
used by the Idle task. */
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b085      	sub	sp, #20
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	607a      	str	r2, [r7, #4]
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

	/* Pass out a pointer to the StaticTask_t structure in which the Idle task's
	state will be stored. */
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	4a07      	ldr	r2, [pc, #28]	; (800a0d4 <vApplicationGetIdleTaskMemory+0x2c>)
 800a0b8:	601a      	str	r2, [r3, #0]

	/* Pass out the array that will be used as the Idle task's stack. */
	*ppxIdleTaskStackBuffer = uxIdleTaskStack;
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	4a06      	ldr	r2, [pc, #24]	; (800a0d8 <vApplicationGetIdleTaskMemory+0x30>)
 800a0be:	601a      	str	r2, [r3, #0]

	/* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
	Note that, as the array is necessarily of type StackType_t,
	configMINIMAL_STACK_SIZE is specified in words, not bytes. */
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a0c6:	601a      	str	r2, [r3, #0]
}
 800a0c8:	bf00      	nop
 800a0ca:	3714      	adds	r7, #20
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr
 800a0d4:	24010024 	.word	0x24010024
 800a0d8:	24010168 	.word	0x24010168

0800a0dc <vApplicationGetTimerTaskMemory>:

/* configUSE_STATIC_ALLOCATION and configUSE_TIMERS are both set to 1, so the
application must provide an implementation of vApplicationGetTimerTaskMemory()
to provide the memory that is used by the Timer service task. */
void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b085      	sub	sp, #20
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	60f8      	str	r0, [r7, #12]
 800a0e4:	60b9      	str	r1, [r7, #8]
 800a0e6:	607a      	str	r2, [r7, #4]
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

	/* Pass out a pointer to the StaticTask_t structure in which the Timer
	task's state will be stored. */
	*ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	4a07      	ldr	r2, [pc, #28]	; (800a108 <vApplicationGetTimerTaskMemory+0x2c>)
 800a0ec:	601a      	str	r2, [r3, #0]

	/* Pass out the array that will be used as the Timer task's stack. */
	*ppxTimerTaskStackBuffer = uxTimerTaskStack;
 800a0ee:	68bb      	ldr	r3, [r7, #8]
 800a0f0:	4a06      	ldr	r2, [pc, #24]	; (800a10c <vApplicationGetTimerTaskMemory+0x30>)
 800a0f2:	601a      	str	r2, [r3, #0]

	/* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
	Note that, as the array is necessarily of type StackType_t,
	configMINIMAL_STACK_SIZE is specified in words, not bytes. */
	*pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a0fa:	601a      	str	r2, [r3, #0]
}
 800a0fc:	bf00      	nop
 800a0fe:	3714      	adds	r7, #20
 800a100:	46bd      	mov	sp, r7
 800a102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a106:	4770      	bx	lr
 800a108:	24011168 	.word	0x24011168
 800a10c:	240112ac 	.word	0x240112ac

0800a110 <deleteTask>:
extern uint8_t AFLfuzzerRegion[AFLINPUTREGION_SIZE ] __attribute__( ( aligned( AFLINPUTREGION_SIZE ) ) );
#endif


void deleteTask()
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b084      	sub	sp, #16
 800a114:	af02      	add	r7, sp, #8

	Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a116:	4b11      	ldr	r3, [pc, #68]	; (800a15c <deleteTask+0x4c>)
 800a118:	607b      	str	r3, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800a11a:	2300      	movs	r3, #0
 800a11c:	603b      	str	r3, [r7, #0]
    xTaskNotifyFromISR(AFLfuzzer.xTaskFuzzer,FAULT_CRASH,eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a124:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 800a128:	463b      	mov	r3, r7
 800a12a:	9301      	str	r3, [sp, #4]
 800a12c:	2300      	movs	r3, #0
 800a12e:	9300      	str	r3, [sp, #0]
 800a130:	2303      	movs	r3, #3
 800a132:	2202      	movs	r2, #2
 800a134:	2100      	movs	r1, #0
 800a136:	f7fa fa0b 	bl	8004550 <xTaskGenericNotifyFromISR>
	HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 800a13a:	2200      	movs	r2, #0
 800a13c:	2101      	movs	r1, #1
 800a13e:	4808      	ldr	r0, [pc, #32]	; (800a160 <deleteTask+0x50>)
 800a140:	f005 f95c 	bl	800f3fc <HAL_GPIO_WritePin>
	vTaskDelete(AFLfuzzer.xTaskTarget);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a14a:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a14e:	4618      	mov	r0, r3
 800a150:	f7fd ffe2 	bl	8008118 <MPU_vTaskDelete>

}
 800a154:	bf00      	nop
 800a156:	3708      	adds	r7, #8
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}
 800a15c:	24020000 	.word	0x24020000
 800a160:	58020400 	.word	0x58020400

0800a164 <vHandleMemoryFault>:


portDONT_DISCARD void vHandleMemoryFault( uint32_t * pulFaultStackAddress )
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b084      	sub	sp, #16
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a16c:	4b0f      	ldr	r3, [pc, #60]	; (800a1ac <vHandleMemoryFault+0x48>)
 800a16e:	60fb      	str	r3, [r7, #12]


  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a170:	f7fe f975 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a174:	4602      	mov	r2, r0
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a17c:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a180:	429a      	cmp	r2, r3
 800a182:	d10f      	bne.n	800a1a4 <vHandleMemoryFault+0x40>
  {
	  //Get the PC where the crash happened
	  AFLfuzzer.PCcrash = pulFaultStackAddress[ 6 ] ;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	699b      	ldr	r3, [r3, #24]
 800a188:	68fa      	ldr	r2, [r7, #12]
 800a18a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a18e:	f8c2 3868 	str.w	r3, [r2, #2152]	; 0x868
	  AFLfuzzer.xTypeEx = EX_MPU_VIOLATION;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a198:	2208      	movs	r2, #8
 800a19a:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
	  deleteTask();
 800a19e:	f7ff ffb7 	bl	800a110 <deleteTask>
	  }

  }


}
 800a1a2:	e000      	b.n	800a1a6 <vHandleMemoryFault+0x42>
	  for( ; ; )
 800a1a4:	e7fe      	b.n	800a1a4 <vHandleMemoryFault+0x40>
}
 800a1a6:	3710      	adds	r7, #16
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}
 800a1ac:	24020000 	.word	0x24020000

0800a1b0 <vNMI_Handler>:



portDONT_DISCARD void vNMI_Handler( uint32_t * pulFaultStackAddress )
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b084      	sub	sp, #16
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a1b8:	4b0f      	ldr	r3, [pc, #60]	; (800a1f8 <vNMI_Handler+0x48>)
 800a1ba:	60fb      	str	r3, [r7, #12]


  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a1bc:	f7fe f94f 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a1c0:	4602      	mov	r2, r0
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a1c8:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d10f      	bne.n	800a1f0 <vNMI_Handler+0x40>
  {
	  //Get the PC where the crash happened
		  AFLfuzzer.PCcrash = pulFaultStackAddress[ 6 ] ;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	699b      	ldr	r3, [r3, #24]
 800a1d4:	68fa      	ldr	r2, [r7, #12]
 800a1d6:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a1da:	f8c2 3868 	str.w	r3, [r2, #2152]	; 0x868
		  AFLfuzzer.xTypeEx = EX_MPU_VIOLATION;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a1e4:	2208      	movs	r2, #8
 800a1e6:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
		  deleteTask();
 800a1ea:	f7ff ff91 	bl	800a110 <deleteTask>
	  }

  }


}
 800a1ee:	e000      	b.n	800a1f2 <vNMI_Handler+0x42>
	  for( ; ; )
 800a1f0:	e7fe      	b.n	800a1f0 <vNMI_Handler+0x40>
}
 800a1f2:	3710      	adds	r7, #16
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}
 800a1f8:	24020000 	.word	0x24020000

0800a1fc <vHardFault_Handler>:


portDONT_DISCARD void vHardFault_Handler( uint32_t * pulFaultStackAddress )
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a204:	4b08      	ldr	r3, [pc, #32]	; (800a228 <vHardFault_Handler+0x2c>)
 800a206:	60fb      	str	r3, [r7, #12]

  //this exception is not recoverable
  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a208:	f7fe f929 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a20c:	4602      	mov	r2, r0
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a214:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a218:	429a      	cmp	r2, r3
 800a21a:	d100      	bne.n	800a21e <vHardFault_Handler+0x22>
  {

 	  //printf("Fuzzer crashed at PC: %x\n", (unsigned int)pulFaultStackAddress[ 6 ]);
	  for( ; ; )
 800a21c:	e7fe      	b.n	800a21c <vHardFault_Handler+0x20>
	  }

  }


}
 800a21e:	bf00      	nop
 800a220:	3710      	adds	r7, #16
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}
 800a226:	bf00      	nop
 800a228:	24020000 	.word	0x24020000

0800a22c <vBusFault_Handler>:


portDONT_DISCARD void vBusFault_Handler( uint32_t * pulFaultStackAddress )
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a234:	4b0f      	ldr	r3, [pc, #60]	; (800a274 <vBusFault_Handler+0x48>)
 800a236:	60fb      	str	r3, [r7, #12]



  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a238:	f7fe f911 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a23c:	4602      	mov	r2, r0
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a244:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a248:	429a      	cmp	r2, r3
 800a24a:	d10f      	bne.n	800a26c <vBusFault_Handler+0x40>
  {
	  //Get the PC where the crash happened
	  AFLfuzzer.PCcrash = pulFaultStackAddress[ 6 ] ;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	699b      	ldr	r3, [r3, #24]
 800a250:	68fa      	ldr	r2, [r7, #12]
 800a252:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a256:	f8c2 3868 	str.w	r3, [r2, #2152]	; 0x868
	  AFLfuzzer.xTypeEx = EX_CORTEX_BUS_FAULT;
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a260:	220b      	movs	r2, #11
 800a262:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
	  deleteTask();
 800a266:	f7ff ff53 	bl	800a110 <deleteTask>
	  }

  }


}
 800a26a:	e000      	b.n	800a26e <vBusFault_Handler+0x42>
	  for( ; ; )
 800a26c:	e7fe      	b.n	800a26c <vBusFault_Handler+0x40>
}
 800a26e:	3710      	adds	r7, #16
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}
 800a274:	24020000 	.word	0x24020000

0800a278 <vUsageFault_Handler>:

portDONT_DISCARD void vUsageFault_Handler( uint32_t * pulFaultStackAddress )
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b084      	sub	sp, #16
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a280:	4b27      	ldr	r3, [pc, #156]	; (800a320 <vUsageFault_Handler+0xa8>)
 800a282:	60fb      	str	r3, [r7, #12]


  if(xTaskGetCurrentTaskHandle() == AFLfuzzer.xTaskTarget )
 800a284:	f7fe f8eb 	bl	800845e <MPU_xTaskGetCurrentTaskHandle>
 800a288:	4602      	mov	r2, r0
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a290:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 800a294:	429a      	cmp	r2, r3
 800a296:	d13f      	bne.n	800a318 <vUsageFault_Handler+0xa0>
  {
	  //Get the PC where the crash happened
	  AFLfuzzer.PCcrash = pulFaultStackAddress[ 6 ] ;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	699b      	ldr	r3, [r3, #24]
 800a29c:	68fa      	ldr	r2, [r7, #12]
 800a29e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a2a2:	f8c2 3868 	str.w	r3, [r2, #2152]	; 0x868
	  if(SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk)
 800a2a6:	4b1f      	ldr	r3, [pc, #124]	; (800a324 <vUsageFault_Handler+0xac>)
 800a2a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d00b      	beq.n	800a2ca <vUsageFault_Handler+0x52>
	  {
	      AFLfuzzer.xTypeEx = EX_CORTEX_DIV0;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a2b8:	2209      	movs	r2, #9
 800a2ba:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
		  SCB->CFSR |= SCB_CFSR_DIVBYZERO_Msk; //to clean the bit we need to write 1
 800a2be:	4b19      	ldr	r3, [pc, #100]	; (800a324 <vUsageFault_Handler+0xac>)
 800a2c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2c2:	4a18      	ldr	r2, [pc, #96]	; (800a324 <vUsageFault_Handler+0xac>)
 800a2c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a2c8:	6293      	str	r3, [r2, #40]	; 0x28
	  }
	  if(SCB->CFSR & SCB_CFSR_UNALIGNED_Msk)
 800a2ca:	4b16      	ldr	r3, [pc, #88]	; (800a324 <vUsageFault_Handler+0xac>)
 800a2cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00b      	beq.n	800a2ee <vUsageFault_Handler+0x76>
	  {
          AFLfuzzer.xTypeEx = EX_CORTEX_UNA_ACCESS;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a2dc:	220a      	movs	r2, #10
 800a2de:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
          SCB->CFSR |= SCB_CFSR_UNALIGNED_Msk;
 800a2e2:	4b10      	ldr	r3, [pc, #64]	; (800a324 <vUsageFault_Handler+0xac>)
 800a2e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2e6:	4a0f      	ldr	r2, [pc, #60]	; (800a324 <vUsageFault_Handler+0xac>)
 800a2e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a2ec:	6293      	str	r3, [r2, #40]	; 0x28
	  }
	  if(SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk)
 800a2ee:	4b0d      	ldr	r3, [pc, #52]	; (800a324 <vUsageFault_Handler+0xac>)
 800a2f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00b      	beq.n	800a312 <vUsageFault_Handler+0x9a>
	  {
		  AFLfuzzer.xTypeEx = EX_CORTEX_UNDEF_INST;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a300:	220c      	movs	r2, #12
 800a302:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
		  SCB->CFSR |= SCB_CFSR_UNDEFINSTR_Msk;
 800a306:	4b07      	ldr	r3, [pc, #28]	; (800a324 <vUsageFault_Handler+0xac>)
 800a308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a30a:	4a06      	ldr	r2, [pc, #24]	; (800a324 <vUsageFault_Handler+0xac>)
 800a30c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a310:	6293      	str	r3, [r2, #40]	; 0x28

	  }
	  deleteTask();
 800a312:	f7ff fefd 	bl	800a110 <deleteTask>
	  }

  }


}
 800a316:	e000      	b.n	800a31a <vUsageFault_Handler+0xa2>
	  for( ; ; )
 800a318:	e7fe      	b.n	800a318 <vUsageFault_Handler+0xa0>
}
 800a31a:	3710      	adds	r7, #16
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}
 800a320:	24020000 	.word	0x24020000
 800a324:	e000ed00 	.word	0xe000ed00

0800a328 <MemManage_Handler>:
void MemManage_Handler( void ) __attribute__ (( naked ));
/*-----------------------------------------------------------*/

void MemManage_Handler( void )
{
	__asm volatile
 800a328:	f01e 0f04 	tst.w	lr, #4
 800a32c:	bf0c      	ite	eq
 800a32e:	f3ef 8008 	mrseq	r0, MSP
 800a332:	f3ef 8009 	mrsne	r0, PSP
 800a336:	f04f 0200 	mov.w	r2, #0
 800a33a:	f382 8814 	msr	CONTROL, r2
 800a33e:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a344 <handler_address_const>
 800a342:	4708      	bx	r1

0800a344 <handler_address_const>:
 800a344:	0800a165 	.word	0x0800a165
		" ldr r1, handler_address_const						\n"
		" bx r1												\n"
		"													\n"
		" handler_address_const: .word vHandleMemoryFault	\n"
	);
}
 800a348:	bf00      	nop

0800a34a <NMI_Handler>:
  */
void NMI_Handler( void ) __attribute__ (( naked ));
void NMI_Handler(void)
{

		__asm volatile
 800a34a:	f01e 0f04 	tst.w	lr, #4
 800a34e:	bf0c      	ite	eq
 800a350:	f3ef 8008 	mrseq	r0, MSP
 800a354:	f3ef 8009 	mrsne	r0, PSP
 800a358:	f04f 0200 	mov.w	r2, #0
 800a35c:	f382 8814 	msr	CONTROL, r2
 800a360:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a368 <handler_address_const1+0x2>
 800a364:	4708      	bx	r1

0800a366 <handler_address_const1>:
 800a366:	a1b1      	.short	0xa1b1
 800a368:	0800      	.short	0x0800
			" bx r1												\n"
			"													\n"
			" handler_address_const1: .word vNMI_Handler	\n"
		);

}
 800a36a:	bf00      	nop

0800a36c <HardFault_Handler>:
  */
void HardFault_Handler( void ) __attribute__ (( naked ));
void HardFault_Handler(void)
{

		__asm volatile
 800a36c:	f01e 0f04 	tst.w	lr, #4
 800a370:	bf0c      	ite	eq
 800a372:	f3ef 8008 	mrseq	r0, MSP
 800a376:	f3ef 8009 	mrsne	r0, PSP
 800a37a:	f04f 0200 	mov.w	r2, #0
 800a37e:	f382 8814 	msr	CONTROL, r2
 800a382:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a388 <handler_address_const2>
 800a386:	4708      	bx	r1

0800a388 <handler_address_const2>:
 800a388:	0800a1fd 	.word	0x0800a1fd
			" bx r1												\n"
			"													\n"
			" handler_address_const2: .word vHardFault_Handler	\n"
		);

}
 800a38c:	bf00      	nop

0800a38e <BusFault_Handler>:
  */
void BusFault_Handler( void ) __attribute__ (( naked ));
void BusFault_Handler(void)
{

		__asm volatile
 800a38e:	f01e 0f04 	tst.w	lr, #4
 800a392:	bf0c      	ite	eq
 800a394:	f3ef 8008 	mrseq	r0, MSP
 800a398:	f3ef 8009 	mrsne	r0, PSP
 800a39c:	f04f 0200 	mov.w	r2, #0
 800a3a0:	f382 8814 	msr	CONTROL, r2
 800a3a4:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a3ac <handler_address_const3+0x2>
 800a3a8:	4708      	bx	r1

0800a3aa <handler_address_const3>:
 800a3aa:	a22d      	.short	0xa22d
 800a3ac:	0800      	.short	0x0800
			" bx r1												\n"
			"													\n"
			" handler_address_const3: .word vBusFault_Handler	\n"
		);

}
 800a3ae:	bf00      	nop

0800a3b0 <UsageFault_Handler>:
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler( void ) __attribute__ (( naked ));
void UsageFault_Handler(void)
{
		__asm volatile
 800a3b0:	f01e 0f04 	tst.w	lr, #4
 800a3b4:	bf0c      	ite	eq
 800a3b6:	f3ef 8008 	mrseq	r0, MSP
 800a3ba:	f3ef 8009 	mrsne	r0, PSP
 800a3be:	f04f 0200 	mov.w	r2, #0
 800a3c2:	f382 8814 	msr	CONTROL, r2
 800a3c6:	f8df 1004 	ldr.w	r1, [pc, #4]	; 800a3cc <handler_address_const5>
 800a3ca:	4708      	bx	r1

0800a3cc <handler_address_const5>:
 800a3cc:	0800a279 	.word	0x0800a279
			" bx r1												\n"
			"													\n"
			" handler_address_const5: .word vUsageFault_Handler	\n"
		);

}
 800a3d0:	bf00      	nop
	...

0800a3d4 <checkCRC>:
//extern UART_HandleTypeDef huart3;



bool checkCRC(RingBuffer_t *input)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b086      	sub	sp, #24
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
	uint32_t numberwords;
	uint32_t *crcreceived;

	numberwords = (input->u32available-4)/4;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a3e2:	3b04      	subs	r3, #4
 800a3e4:	089b      	lsrs	r3, r3, #2
 800a3e6:	617b      	str	r3, [r7, #20]

	uint32_t uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t *)input->uxBuffer, numberwords );
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	697a      	ldr	r2, [r7, #20]
 800a3ec:	4619      	mov	r1, r3
 800a3ee:	480c      	ldr	r0, [pc, #48]	; (800a420 <checkCRC+0x4c>)
 800a3f0:	f001 fbb2 	bl	800bb58 <HAL_CRC_Calculate>
 800a3f4:	6138      	str	r0, [r7, #16]

	uwCRCValue = ~uwCRCValue;
 800a3f6:	693b      	ldr	r3, [r7, #16]
 800a3f8:	43db      	mvns	r3, r3
 800a3fa:	613b      	str	r3, [r7, #16]
	crcreceived = (uint32_t *)(input->uxBuffer);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	60fb      	str	r3, [r7, #12]

	if (crcreceived[numberwords] == uwCRCValue)
 800a400:	697b      	ldr	r3, [r7, #20]
 800a402:	009b      	lsls	r3, r3, #2
 800a404:	68fa      	ldr	r2, [r7, #12]
 800a406:	4413      	add	r3, r2
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	693a      	ldr	r2, [r7, #16]
 800a40c:	429a      	cmp	r2, r3
 800a40e:	d101      	bne.n	800a414 <checkCRC+0x40>
	{
		return true;
 800a410:	2301      	movs	r3, #1
 800a412:	e000      	b.n	800a416 <checkCRC+0x42>
	}
	return false;
 800a414:	2300      	movs	r3, #0

}
 800a416:	4618      	mov	r0, r3
 800a418:	3718      	adds	r7, #24
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	240116b0 	.word	0x240116b0

0800a424 <SendBackFault>:

extern uint8_t  bufferDMA[550];
void SendBackFault(uint32_t faultcode)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b084      	sub	sp, #16
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]

//#if DUALCOREFUZZ == 0
	//uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
    Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a42c:	4b2c      	ldr	r3, [pc, #176]	; (800a4e0 <SendBackFault+0xbc>)
 800a42e:	60fb      	str	r3, [r7, #12]
//#endif


	RingClear(&AFLfuzzer.inputAFL);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a436:	4618      	mov	r0, r3
 800a438:	f000 f9a3 	bl	800a782 <RingClear>
	AFLfuzzer.inputLength = 0;
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a442:	461a      	mov	r2, r3
 800a444:	2300      	movs	r3, #0
 800a446:	f8c2 3824 	str.w	r3, [r2, #2084]	; 0x824
	AFLfuzzer.inputLengthpadded = 0;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a450:	461a      	mov	r2, r3
 800a452:	2300      	movs	r3, #0
 800a454:	f8c2 3828 	str.w	r3, [r2, #2088]	; 0x828


	AFLfuzzer.aflheader[0] = faultcode;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a45e:	461a      	mov	r2, r3
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
	AFLfuzzer.aflheader[1] = 4; // 4 bytes for CRC and no payload
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a46c:	461a      	mov	r2, r3
 800a46e:	2304      	movs	r3, #4
 800a470:	f8c2 3818 	str.w	r3, [r2, #2072]	; 0x818
	uint32_t uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t *)AFLfuzzer.aflheader, 2);
 800a474:	68fa      	ldr	r2, [r7, #12]
 800a476:	f646 0314 	movw	r3, #26644	; 0x6814
 800a47a:	4413      	add	r3, r2
 800a47c:	2202      	movs	r2, #2
 800a47e:	4619      	mov	r1, r3
 800a480:	4818      	ldr	r0, [pc, #96]	; (800a4e4 <SendBackFault+0xc0>)
 800a482:	f001 fb69 	bl	800bb58 <HAL_CRC_Calculate>
 800a486:	60b8      	str	r0, [r7, #8]
	AFLfuzzer.aflheader[2] = ~uwCRCValue;
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	43db      	mvns	r3, r3
 800a48c:	68fa      	ldr	r2, [r7, #12]
 800a48e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a492:	f8c2 381c 	str.w	r3, [r2, #2076]	; 0x81c


	AFLfuzzer.bRXcomplete = false;
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a49c:	2200      	movs	r2, #0
 800a49e:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
	AFLfuzzer.inputLength = 0;
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	f8c2 3824 	str.w	r3, [r2, #2084]	; 0x824
	AFLfuzzer.previousGuard = 0;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	f8a3 2858 	strh.w	r2, [r3, #2136]	; 0x858
	RingZeroes(&AFLfuzzer.inputAFL);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f000 f97b 	bl	800a7be <RingZeroes>

#if USARTHW == 0
    CDC_Transmit_FS((uint8_t *)AFLfuzzer.aflheader, 12);
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	f646 0314 	movw	r3, #26644	; 0x6814
 800a4ce:	4413      	add	r3, r2
 800a4d0:	210c      	movs	r1, #12
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f010 fad2 	bl	801aa7c <CDC_Transmit_FS>

#endif



}
 800a4d8:	bf00      	nop
 800a4da:	3710      	adds	r7, #16
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}
 800a4e0:	24020000 	.word	0x24020000
 800a4e4:	240116b0 	.word	0x240116b0

0800a4e8 <FuzzingInputHandler>:



void FuzzingInputHandler(uint8_t* Buf, uint32_t *Len)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b08a      	sub	sp, #40	; 0x28
 800a4ec:	af02      	add	r7, sp, #8
 800a4ee:	6078      	str	r0, [r7, #4]
 800a4f0:	6039      	str	r1, [r7, #0]

	  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 800a4f2:	4b79      	ldr	r3, [pc, #484]	; (800a6d8 <FuzzingInputHandler+0x1f0>)
 800a4f4:	617b      	str	r3, [r7, #20]
	  BaseType_t xHigherPriorityTaskWoken;

	  xHigherPriorityTaskWoken = pdFALSE;
 800a4f6:	2300      	movs	r3, #0
 800a4f8:	613b      	str	r3, [r7, #16]
	  union ubytes_t auxbytes;
	  uint32_t u32Tocopy;
	  uint8_t error;


	  error = 0;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	76fb      	strb	r3, [r7, #27]

	  if( (AFLfuzzer.inputLength != 0 && AFLfuzzer.inputLengthpadded == 0) ||
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a504:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d006      	beq.n	800a51a <FuzzingInputHandler+0x32>
 800a50c:	697b      	ldr	r3, [r7, #20]
 800a50e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a512:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a516:	2b00      	cmp	r3, #0
 800a518:	d00f      	beq.n	800a53a <FuzzingInputHandler+0x52>
	   	   AFLfuzzer.inputLength > MAX_BUFFER_INPUT || 	AFLfuzzer.inputLengthpadded> MAX_BUFFER_INPUT )
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a520:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
	  if( (AFLfuzzer.inputLength != 0 && AFLfuzzer.inputLengthpadded == 0) ||
 800a524:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a528:	d807      	bhi.n	800a53a <FuzzingInputHandler+0x52>
	   	   AFLfuzzer.inputLength > MAX_BUFFER_INPUT || 	AFLfuzzer.inputLengthpadded> MAX_BUFFER_INPUT )
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a530:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a534:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a538:	d904      	bls.n	800a544 <FuzzingInputHandler+0x5c>
	  {
	    	  //this is a wrong condition that should never happens,
	    	  //however fuzzing is stressing the whole system so we should clean the whole thing here
	    	  SendBackFault(FAULT_INLEGTH);
 800a53a:	2007      	movs	r0, #7
 800a53c:	f7ff ff72 	bl	800a424 <SendBackFault>
	    	  error = 1;
 800a540:	2301      	movs	r3, #1
 800a542:	76fb      	strb	r3, [r7, #27]
	  }

	  if( AFLfuzzer.inputLength == 0 && error == 0 )
 800a544:	697b      	ldr	r3, [r7, #20]
 800a546:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a54a:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d144      	bne.n	800a5dc <FuzzingInputHandler+0xf4>
 800a552:	7efb      	ldrb	r3, [r7, #27]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d141      	bne.n	800a5dc <FuzzingInputHandler+0xf4>
	  {
	      auxbytes.vbytes[0]=Buf[0];
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	733b      	strb	r3, [r7, #12]
	      auxbytes.vbytes[1]=Buf[1];
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	785b      	ldrb	r3, [r3, #1]
 800a562:	737b      	strb	r3, [r7, #13]
	      auxbytes.vbytes[2]=Buf[2];
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	789b      	ldrb	r3, [r3, #2]
 800a568:	73bb      	strb	r3, [r7, #14]
	      auxbytes.vbytes[3]=Buf[3];
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	78db      	ldrb	r3, [r3, #3]
 800a56e:	73fb      	strb	r3, [r7, #15]
	      AFLfuzzer.inputLength = auxbytes.vint32;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	461a      	mov	r2, r3
 800a574:	697b      	ldr	r3, [r7, #20]
 800a576:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a57a:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
	      //offset = 4;
	      if(AFLfuzzer.inputLength % 4)
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a584:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a588:	f003 0303 	and.w	r3, r3, #3
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d00d      	beq.n	800a5ac <FuzzingInputHandler+0xc4>
	      {
	      	  AFLfuzzer.inputLengthpadded = AFLfuzzer.inputLength + 4 - AFLfuzzer.inputLength % 4;
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a596:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a59a:	f023 0303 	bic.w	r3, r3, #3
 800a59e:	3304      	adds	r3, #4
 800a5a0:	697a      	ldr	r2, [r7, #20]
 800a5a2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a5a6:	f8c2 3828 	str.w	r3, [r2, #2088]	; 0x828
 800a5aa:	e009      	b.n	800a5c0 <FuzzingInputHandler+0xd8>
	      }
	      else
	      {
	      	  AFLfuzzer.inputLengthpadded = AFLfuzzer.inputLength;
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a5b2:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a5b6:	697a      	ldr	r2, [r7, #20]
 800a5b8:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a5bc:	f8c2 3828 	str.w	r3, [r2, #2088]	; 0x828
	      }

	      if((AFLfuzzer.inputLengthpadded + 4 )> MAX_BUFFER_INPUT)
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a5c6:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a5ca:	3304      	adds	r3, #4
 800a5cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a5d0:	d904      	bls.n	800a5dc <FuzzingInputHandler+0xf4>
	      {
        	  //u32copied = 0;
        	  SendBackFault(FAULT_INLEGTH);
 800a5d2:	2007      	movs	r0, #7
 800a5d4:	f7ff ff26 	bl	800a424 <SendBackFault>
        	  error = 1;
 800a5d8:	2301      	movs	r3, #1
 800a5da:	76fb      	strb	r3, [r7, #27]

          }

      }

      if(AFLfuzzer.inputLengthpadded && (error == 0) )
 800a5dc:	697b      	ldr	r3, [r7, #20]
 800a5de:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a5e2:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d06a      	beq.n	800a6c0 <FuzzingInputHandler+0x1d8>
 800a5ea:	7efb      	ldrb	r3, [r7, #27]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d167      	bne.n	800a6c0 <FuzzingInputHandler+0x1d8>
      {


	    	 u32Tocopy = (AFLfuzzer.inputLengthpadded + 4) - AFLfuzzer.inputAFL.u32available;
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a5f6:	f8d3 2828 	ldr.w	r2, [r3, #2088]	; 0x828
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a600:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a604:	1ad3      	subs	r3, r2, r3
 800a606:	3304      	adds	r3, #4
 800a608:	61fb      	str	r3, [r7, #28]
	    	 if (u32Tocopy > *Len)
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	69fa      	ldr	r2, [r7, #28]
 800a610:	429a      	cmp	r2, r3
 800a612:	d902      	bls.n	800a61a <FuzzingInputHandler+0x132>
	    	 {
	    		 u32Tocopy = *Len;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	61fb      	str	r3, [r7, #28]

	    	 }
	    	 RingCopy(&AFLfuzzer.inputAFL, Buf, u32Tocopy);
 800a61a:	697b      	ldr	r3, [r7, #20]
 800a61c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a620:	69fa      	ldr	r2, [r7, #28]
 800a622:	6879      	ldr	r1, [r7, #4]
 800a624:	4618      	mov	r0, r3
 800a626:	f000 f85d 	bl	800a6e4 <RingCopy>


	  	     if( (AFLfuzzer.inputLengthpadded + 4) == AFLfuzzer.inputAFL.u32available)
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a630:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
 800a634:	1d1a      	adds	r2, r3, #4
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a63c:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 800a640:	429a      	cmp	r2, r3
 800a642:	d13d      	bne.n	800a6c0 <FuzzingInputHandler+0x1d8>
	  	     {

	  	    	if( checkCRC(&AFLfuzzer.inputAFL) )
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a64a:	4618      	mov	r0, r3
 800a64c:	f7ff fec2 	bl	800a3d4 <checkCRC>
 800a650:	4603      	mov	r3, r0
 800a652:	2b00      	cmp	r3, #0
 800a654:	d031      	beq.n	800a6ba <FuzzingInputHandler+0x1d2>
	  	    	{

	  	    		AFLfuzzer.inputAFL.u32availablenopad = AFLfuzzer.inputLength;
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a65c:	f8d3 3824 	ldr.w	r3, [r3, #2084]	; 0x824
 800a660:	697a      	ldr	r2, [r7, #20]
 800a662:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 800a666:	f8c2 380c 	str.w	r3, [r2, #2060]	; 0x80c
	  	    		AFLfuzzer.bRXcomplete = 1;
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a670:	2201      	movs	r2, #1
 800a672:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
	  	    		AFLfuzzer.timespan = HAL_GetTick();
 800a676:	f001 f879 	bl	800b76c <HAL_GetTick>
 800a67a:	4602      	mov	r2, r0
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a682:	f8c3 282c 	str.w	r2, [r3, #2092]	; 0x82c
	  	    		if(AFLfuzzer.inputAFL.u32availablenopad ==0)printf("Zero USB \n");
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a68c:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 800a690:	2b00      	cmp	r3, #0
 800a692:	d102      	bne.n	800a69a <FuzzingInputHandler+0x1b2>
 800a694:	4811      	ldr	r0, [pc, #68]	; (800a6dc <FuzzingInputHandler+0x1f4>)
 800a696:	f011 f969 	bl	801b96c <puts>

	  	    		xTaskNotifyIndexedFromISR(AFLfuzzer.xTaskFuzzer,
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800a6a0:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 800a6a4:	f107 0310 	add.w	r3, r7, #16
 800a6a8:	9301      	str	r3, [sp, #4]
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	9300      	str	r3, [sp, #0]
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	2201      	movs	r2, #1
 800a6b2:	2101      	movs	r1, #1
 800a6b4:	f7f9 ff4c 	bl	8004550 <xTaskGenericNotifyFromISR>
 800a6b8:	e002      	b.n	800a6c0 <FuzzingInputHandler+0x1d8>
	  	    	}
	  	    	else
	  	    	{
	  	    		// wrong CRC
	  	    		//u32copied = 0;
	  	    		SendBackFault(FAULT_COMM);
 800a6ba:	2006      	movs	r0, #6
 800a6bc:	f7ff feb2 	bl	800a424 <SendBackFault>

	  	     }


      }
      portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800a6c0:	693b      	ldr	r3, [r7, #16]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d003      	beq.n	800a6ce <FuzzingInputHandler+0x1e6>
 800a6c6:	4b06      	ldr	r3, [pc, #24]	; (800a6e0 <FuzzingInputHandler+0x1f8>)
 800a6c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a6cc:	601a      	str	r2, [r3, #0]

}
 800a6ce:	bf00      	nop
 800a6d0:	3720      	adds	r7, #32
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	bd80      	pop	{r7, pc}
 800a6d6:	bf00      	nop
 800a6d8:	24020000 	.word	0x24020000
 800a6dc:	240081e4 	.word	0x240081e4
 800a6e0:	e000ed04 	.word	0xe000ed04

0800a6e4 <RingCopy>:


/* Ring Buffer functions */

void RingCopy(RingBuffer_t *xRingBuffer, uint8_t* u8Buff, uint32_t len)
{
 800a6e4:	b580      	push	{r7, lr}
 800a6e6:	b086      	sub	sp, #24
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	60f8      	str	r0, [r7, #12]
 800a6ec:	60b9      	str	r1, [r7, #8]
 800a6ee:	607a      	str	r2, [r7, #4]
	uint32_t u32Free=0;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	617b      	str	r3, [r7, #20]


	u32Free = MAX_BUFFER_INPUT - xRingBuffer->u32end;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a6fa:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800a6fe:	617b      	str	r3, [r7, #20]

	if(u32Free > len)
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	429a      	cmp	r2, r3
 800a706:	d91a      	bls.n	800a73e <RingCopy+0x5a>
	{
		memcpy( &xRingBuffer->uxBuffer[xRingBuffer->u32end], u8Buff, len );
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a70e:	68fa      	ldr	r2, [r7, #12]
 800a710:	4413      	add	r3, r2
 800a712:	687a      	ldr	r2, [r7, #4]
 800a714:	68b9      	ldr	r1, [r7, #8]
 800a716:	4618      	mov	r0, r3
 800a718:	f010 ffac 	bl	801b674 <memcpy>
		xRingBuffer->u32end = (xRingBuffer->u32end + len);
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	441a      	add	r2, r3
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
		xRingBuffer->u32available += len;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	441a      	add	r2, r3
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
 800a73c:	e019      	b.n	800a772 <RingCopy+0x8e>

	}
	else
	{
		memcpy( &xRingBuffer->uxBuffer[xRingBuffer->u32end], u8Buff, u32Free);
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800a744:	68fa      	ldr	r2, [r7, #12]
 800a746:	4413      	add	r3, r2
 800a748:	697a      	ldr	r2, [r7, #20]
 800a74a:	68b9      	ldr	r1, [r7, #8]
 800a74c:	4618      	mov	r0, r3
 800a74e:	f010 ff91 	bl	801b674 <memcpy>
		xRingBuffer->u32end = (xRingBuffer->u32end + u32Free);
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	441a      	add	r2, r3
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
		xRingBuffer->u32available += u32Free;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	441a      	add	r2, r3
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
	}

	xRingBuffer->overflow = false;
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2200      	movs	r2, #0
 800a776:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810

}
 800a77a:	bf00      	nop
 800a77c:	3718      	adds	r7, #24
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <RingClear>:
{
return xRingBuffer->u32available;
}

void RingClear(RingBuffer_t *xRingBuffer)
{
 800a782:	b480      	push	{r7}
 800a784:	b083      	sub	sp, #12
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
xRingBuffer->u32start = 0;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
xRingBuffer->u32end = 0;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	2200      	movs	r2, #0
 800a796:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
xRingBuffer->u32available = 0;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2200      	movs	r2, #0
 800a79e:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
xRingBuffer->u32availablenopad = 0;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
xRingBuffer->overflow = false;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	f883 2810 	strb.w	r2, [r3, #2064]	; 0x810
}
 800a7b2:	bf00      	nop
 800a7b4:	370c      	adds	r7, #12
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr

0800a7be <RingZeroes>:


void RingZeroes(RingBuffer_t *xRingBuffer)
{
 800a7be:	b580      	push	{r7, lr}
 800a7c0:	b082      	sub	sp, #8
 800a7c2:	af00      	add	r7, sp, #0
 800a7c4:	6078      	str	r0, [r7, #4]
	RingClear(xRingBuffer);
 800a7c6:	6878      	ldr	r0, [r7, #4]
 800a7c8:	f7ff ffdb 	bl	800a782 <RingClear>
	{
		xRingBuffer->uxBuffer[i]=0;
	}
*/

}
 800a7cc:	bf00      	nop
 800a7ce:	3708      	adds	r7, #8
 800a7d0:	46bd      	mov	sp, r7
 800a7d2:	bd80      	pop	{r7, pc}

0800a7d4 <__io_putchar>:
static void MX_DMA_Init(void);
static void MX_CRC_Init(void);
static void MX_UART4_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */
void __io_putchar(uint8_t ch) {
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b082      	sub	sp, #8
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	4603      	mov	r3, r0
 800a7dc:	71fb      	strb	r3, [r7, #7]
HAL_UART_Transmit(&huart3, &ch, 1, 1);
 800a7de:	1df9      	adds	r1, r7, #7
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	4803      	ldr	r0, [pc, #12]	; (800a7f4 <__io_putchar+0x20>)
 800a7e6:	f009 f93f 	bl	8013a68 <HAL_UART_Transmit>
}
 800a7ea:	bf00      	nop
 800a7ec:	3708      	adds	r7, #8
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	bd80      	pop	{r7, pc}
 800a7f2:	bf00      	nop
 800a7f4:	24011808 	.word	0x24011808

0800a7f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b082      	sub	sp, #8
 800a7fc:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800a7fe:	4b3e      	ldr	r3, [pc, #248]	; (800a8f8 <main+0x100>)
 800a800:	695b      	ldr	r3, [r3, #20]
 800a802:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a806:	2b00      	cmp	r3, #0
 800a808:	d11b      	bne.n	800a842 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800a80a:	f3bf 8f4f 	dsb	sy
}
 800a80e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a810:	f3bf 8f6f 	isb	sy
}
 800a814:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800a816:	4b38      	ldr	r3, [pc, #224]	; (800a8f8 <main+0x100>)
 800a818:	2200      	movs	r2, #0
 800a81a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800a81e:	f3bf 8f4f 	dsb	sy
}
 800a822:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a824:	f3bf 8f6f 	isb	sy
}
 800a828:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800a82a:	4b33      	ldr	r3, [pc, #204]	; (800a8f8 <main+0x100>)
 800a82c:	695b      	ldr	r3, [r3, #20]
 800a82e:	4a32      	ldr	r2, [pc, #200]	; (800a8f8 <main+0x100>)
 800a830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a834:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800a836:	f3bf 8f4f 	dsb	sy
}
 800a83a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a83c:	f3bf 8f6f 	isb	sy
}
 800a840:	e000      	b.n	800a844 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800a842:	bf00      	nop
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800a844:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a848:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800a84a:	bf00      	nop
 800a84c:	4b2b      	ldr	r3, [pc, #172]	; (800a8fc <main+0x104>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a854:	2b00      	cmp	r3, #0
 800a856:	d004      	beq.n	800a862 <main+0x6a>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	1e5a      	subs	r2, r3, #1
 800a85c:	607a      	str	r2, [r7, #4]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	dcf4      	bgt.n	800a84c <main+0x54>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a862:	f000 ff33 	bl	800b6cc <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a866:	f000 f84f 	bl	800a908 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800a86a:	4b24      	ldr	r3, [pc, #144]	; (800a8fc <main+0x104>)
 800a86c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a870:	4a22      	ldr	r2, [pc, #136]	; (800a8fc <main+0x104>)
 800a872:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a876:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a87a:	4b20      	ldr	r3, [pc, #128]	; (800a8fc <main+0x104>)
 800a87c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a884:	603b      	str	r3, [r7, #0]
 800a886:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800a888:	2000      	movs	r0, #0
 800a88a:	f004 fdd1 	bl	800f430 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800a88e:	2100      	movs	r1, #0
 800a890:	2000      	movs	r0, #0
 800a892:	f004 fde7 	bl	800f464 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800a896:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a89a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800a89c:	bf00      	nop
 800a89e:	4b17      	ldr	r3, [pc, #92]	; (800a8fc <main+0x104>)
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d104      	bne.n	800a8b4 <main+0xbc>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	1e5a      	subs	r2, r3, #1
 800a8ae:	607a      	str	r2, [r7, #4]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	dcf4      	bgt.n	800a89e <main+0xa6>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a8b4:	f000 fa00 	bl	800acb8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800a8b8:	f000 f980 	bl	800abbc <MX_USART3_UART_Init>
  MX_RNG_Init();
 800a8bc:	f000 f8cc 	bl	800aa58 <MX_RNG_Init>
  MX_DMA_Init();
 800a8c0:	f000 f9ca 	bl	800ac58 <MX_DMA_Init>
  MX_CRC_Init();
 800a8c4:	f000 f8a6 	bl	800aa14 <MX_CRC_Init>
  MX_UART4_Init();
 800a8c8:	f000 f8dc 	bl	800aa84 <MX_UART4_Init>
  MX_USART2_UART_Init();
 800a8cc:	f000 f928 	bl	800ab20 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */



  led_init();
 800a8d0:	f000 fa8a 	bl	800ade8 <led_init>

#endif



  testextern = (uint32_t)__user_heap_start__;
 800a8d4:	4a0a      	ldr	r2, [pc, #40]	; (800a900 <main+0x108>)
 800a8d6:	4b0b      	ldr	r3, [pc, #44]	; (800a904 <main+0x10c>)
 800a8d8:	601a      	str	r2, [r3, #0]

  SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk
 800a8da:	4b07      	ldr	r3, [pc, #28]	; (800a8f8 <main+0x100>)
 800a8dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8de:	4a06      	ldr	r2, [pc, #24]	; (800a8f8 <main+0x100>)
 800a8e0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a8e4:	6253      	str	r3, [r2, #36]	; 0x24
    	  | SCB_SHCSR_BUSFAULTENA_Msk
    	  | SCB_SHCSR_MEMFAULTENA_Msk; // enable Usage-/Bus-/MPU Fault

    	  SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk ; // enable div by zero trap
 800a8e6:	4b04      	ldr	r3, [pc, #16]	; (800a8f8 <main+0x100>)
 800a8e8:	695b      	ldr	r3, [r3, #20]
 800a8ea:	4a03      	ldr	r2, [pc, #12]	; (800a8f8 <main+0x100>)
 800a8ec:	f043 0310 	orr.w	r3, r3, #16
 800a8f0:	6153      	str	r3, [r2, #20]

  app_main();
 800a8f2:	f7ff fbc9 	bl	800a088 <app_main>
//uint8_t test1[] = "test1\n";
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800a8f6:	e7fe      	b.n	800a8f6 <main+0xfe>
 800a8f8:	e000ed00 	.word	0xe000ed00
 800a8fc:	58024400 	.word	0x58024400
 800a900:	24036000 	.word	0x24036000
 800a904:	240116ac 	.word	0x240116ac

0800a908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b09c      	sub	sp, #112	; 0x70
 800a90c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a90e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a912:	224c      	movs	r2, #76	; 0x4c
 800a914:	2100      	movs	r1, #0
 800a916:	4618      	mov	r0, r3
 800a918:	f010 feba 	bl	801b690 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a91c:	1d3b      	adds	r3, r7, #4
 800a91e:	2220      	movs	r2, #32
 800a920:	2100      	movs	r1, #0
 800a922:	4618      	mov	r0, r3
 800a924:	f010 feb4 	bl	801b690 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800a928:	2004      	movs	r0, #4
 800a92a:	f006 f885 	bl	8010a38 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800a92e:	2300      	movs	r3, #0
 800a930:	603b      	str	r3, [r7, #0]
 800a932:	4b35      	ldr	r3, [pc, #212]	; (800aa08 <SystemClock_Config+0x100>)
 800a934:	699b      	ldr	r3, [r3, #24]
 800a936:	4a34      	ldr	r2, [pc, #208]	; (800aa08 <SystemClock_Config+0x100>)
 800a938:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a93c:	6193      	str	r3, [r2, #24]
 800a93e:	4b32      	ldr	r3, [pc, #200]	; (800aa08 <SystemClock_Config+0x100>)
 800a940:	699b      	ldr	r3, [r3, #24]
 800a942:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a946:	603b      	str	r3, [r7, #0]
 800a948:	4b30      	ldr	r3, [pc, #192]	; (800aa0c <SystemClock_Config+0x104>)
 800a94a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a94c:	4a2f      	ldr	r2, [pc, #188]	; (800aa0c <SystemClock_Config+0x104>)
 800a94e:	f043 0301 	orr.w	r3, r3, #1
 800a952:	62d3      	str	r3, [r2, #44]	; 0x2c
 800a954:	4b2d      	ldr	r3, [pc, #180]	; (800aa0c <SystemClock_Config+0x104>)
 800a956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a958:	f003 0301 	and.w	r3, r3, #1
 800a95c:	603b      	str	r3, [r7, #0]
 800a95e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800a960:	bf00      	nop
 800a962:	4b29      	ldr	r3, [pc, #164]	; (800aa08 <SystemClock_Config+0x100>)
 800a964:	699b      	ldr	r3, [r3, #24]
 800a966:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a96a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a96e:	d1f8      	bne.n	800a962 <SystemClock_Config+0x5a>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800a970:	4b27      	ldr	r3, [pc, #156]	; (800aa10 <SystemClock_Config+0x108>)
 800a972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a974:	f023 0303 	bic.w	r3, r3, #3
 800a978:	4a25      	ldr	r2, [pc, #148]	; (800aa10 <SystemClock_Config+0x108>)
 800a97a:	f043 0302 	orr.w	r3, r3, #2
 800a97e:	6293      	str	r3, [r2, #40]	; 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800a980:	2321      	movs	r3, #33	; 0x21
 800a982:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800a984:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800a988:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800a98a:	2301      	movs	r3, #1
 800a98c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a98e:	2302      	movs	r3, #2
 800a990:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a992:	2302      	movs	r3, #2
 800a994:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800a996:	2301      	movs	r3, #1
 800a998:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 800a99a:	2378      	movs	r3, #120	; 0x78
 800a99c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800a99e:	2302      	movs	r3, #2
 800a9a0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800a9a2:	2302      	movs	r3, #2
 800a9a4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800a9a6:	2302      	movs	r3, #2
 800a9a8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800a9aa:	230c      	movs	r3, #12
 800a9ac:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a9b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f006 f8a6 	bl	8010b0c <HAL_RCC_OscConfig>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d001      	beq.n	800a9ca <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800a9c6:	f000 fa61 	bl	800ae8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a9ca:	233f      	movs	r3, #63	; 0x3f
 800a9cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a9ce:	2303      	movs	r3, #3
 800a9d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800a9d6:	2308      	movs	r3, #8
 800a9d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800a9da:	2340      	movs	r3, #64	; 0x40
 800a9dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800a9de:	2340      	movs	r3, #64	; 0x40
 800a9e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800a9e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9e6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800a9e8:	2340      	movs	r3, #64	; 0x40
 800a9ea:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800a9ec:	1d3b      	adds	r3, r7, #4
 800a9ee:	2104      	movs	r1, #4
 800a9f0:	4618      	mov	r0, r3
 800a9f2:	f006 fcb9 	bl	8011368 <HAL_RCC_ClockConfig>
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d001      	beq.n	800aa00 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 800a9fc:	f000 fa46 	bl	800ae8c <Error_Handler>
  }
}
 800aa00:	bf00      	nop
 800aa02:	3770      	adds	r7, #112	; 0x70
 800aa04:	46bd      	mov	sp, r7
 800aa06:	bd80      	pop	{r7, pc}
 800aa08:	58024800 	.word	0x58024800
 800aa0c:	58000400 	.word	0x58000400
 800aa10:	58024400 	.word	0x58024400

0800aa14 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800aa18:	4b0d      	ldr	r3, [pc, #52]	; (800aa50 <MX_CRC_Init+0x3c>)
 800aa1a:	4a0e      	ldr	r2, [pc, #56]	; (800aa54 <MX_CRC_Init+0x40>)
 800aa1c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800aa1e:	4b0c      	ldr	r3, [pc, #48]	; (800aa50 <MX_CRC_Init+0x3c>)
 800aa20:	2200      	movs	r2, #0
 800aa22:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800aa24:	4b0a      	ldr	r3, [pc, #40]	; (800aa50 <MX_CRC_Init+0x3c>)
 800aa26:	2200      	movs	r2, #0
 800aa28:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_WORD;
 800aa2a:	4b09      	ldr	r3, [pc, #36]	; (800aa50 <MX_CRC_Init+0x3c>)
 800aa2c:	2260      	movs	r2, #96	; 0x60
 800aa2e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_ENABLE;
 800aa30:	4b07      	ldr	r3, [pc, #28]	; (800aa50 <MX_CRC_Init+0x3c>)
 800aa32:	2280      	movs	r2, #128	; 0x80
 800aa34:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 800aa36:	4b06      	ldr	r3, [pc, #24]	; (800aa50 <MX_CRC_Init+0x3c>)
 800aa38:	2203      	movs	r2, #3
 800aa3a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800aa3c:	4804      	ldr	r0, [pc, #16]	; (800aa50 <MX_CRC_Init+0x3c>)
 800aa3e:	f000 ffe3 	bl	800ba08 <HAL_CRC_Init>
 800aa42:	4603      	mov	r3, r0
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d001      	beq.n	800aa4c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800aa48:	f000 fa20 	bl	800ae8c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800aa4c:	bf00      	nop
 800aa4e:	bd80      	pop	{r7, pc}
 800aa50:	240116b0 	.word	0x240116b0
 800aa54:	58024c00 	.word	0x58024c00

0800aa58 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800aa5c:	4b07      	ldr	r3, [pc, #28]	; (800aa7c <MX_RNG_Init+0x24>)
 800aa5e:	4a08      	ldr	r2, [pc, #32]	; (800aa80 <MX_RNG_Init+0x28>)
 800aa60:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800aa62:	4b06      	ldr	r3, [pc, #24]	; (800aa7c <MX_RNG_Init+0x24>)
 800aa64:	2200      	movs	r2, #0
 800aa66:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800aa68:	4804      	ldr	r0, [pc, #16]	; (800aa7c <MX_RNG_Init+0x24>)
 800aa6a:	f008 fbb3 	bl	80131d4 <HAL_RNG_Init>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d001      	beq.n	800aa78 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800aa74:	f000 fa0a 	bl	800ae8c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800aa78:	bf00      	nop
 800aa7a:	bd80      	pop	{r7, pc}
 800aa7c:	240116d4 	.word	0x240116d4
 800aa80:	48021800 	.word	0x48021800

0800aa84 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800aa88:	4b22      	ldr	r3, [pc, #136]	; (800ab14 <MX_UART4_Init+0x90>)
 800aa8a:	4a23      	ldr	r2, [pc, #140]	; (800ab18 <MX_UART4_Init+0x94>)
 800aa8c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 1000000;
 800aa8e:	4b21      	ldr	r3, [pc, #132]	; (800ab14 <MX_UART4_Init+0x90>)
 800aa90:	4a22      	ldr	r2, [pc, #136]	; (800ab1c <MX_UART4_Init+0x98>)
 800aa92:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800aa94:	4b1f      	ldr	r3, [pc, #124]	; (800ab14 <MX_UART4_Init+0x90>)
 800aa96:	2200      	movs	r2, #0
 800aa98:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800aa9a:	4b1e      	ldr	r3, [pc, #120]	; (800ab14 <MX_UART4_Init+0x90>)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800aaa0:	4b1c      	ldr	r3, [pc, #112]	; (800ab14 <MX_UART4_Init+0x90>)
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_RX;
 800aaa6:	4b1b      	ldr	r3, [pc, #108]	; (800ab14 <MX_UART4_Init+0x90>)
 800aaa8:	2204      	movs	r2, #4
 800aaaa:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aaac:	4b19      	ldr	r3, [pc, #100]	; (800ab14 <MX_UART4_Init+0x90>)
 800aaae:	2200      	movs	r2, #0
 800aab0:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800aab2:	4b18      	ldr	r3, [pc, #96]	; (800ab14 <MX_UART4_Init+0x90>)
 800aab4:	2200      	movs	r2, #0
 800aab6:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800aab8:	4b16      	ldr	r3, [pc, #88]	; (800ab14 <MX_UART4_Init+0x90>)
 800aaba:	2200      	movs	r2, #0
 800aabc:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800aabe:	4b15      	ldr	r3, [pc, #84]	; (800ab14 <MX_UART4_Init+0x90>)
 800aac0:	2200      	movs	r2, #0
 800aac2:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800aac4:	4b13      	ldr	r3, [pc, #76]	; (800ab14 <MX_UART4_Init+0x90>)
 800aac6:	2200      	movs	r2, #0
 800aac8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800aaca:	4812      	ldr	r0, [pc, #72]	; (800ab14 <MX_UART4_Init+0x90>)
 800aacc:	f008 ff40 	bl	8013950 <HAL_UART_Init>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d001      	beq.n	800aada <MX_UART4_Init+0x56>
  {
    Error_Handler();
 800aad6:	f000 f9d9 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aada:	2100      	movs	r1, #0
 800aadc:	480d      	ldr	r0, [pc, #52]	; (800ab14 <MX_UART4_Init+0x90>)
 800aade:	f00a ffd7 	bl	8015a90 <HAL_UARTEx_SetTxFifoThreshold>
 800aae2:	4603      	mov	r3, r0
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d001      	beq.n	800aaec <MX_UART4_Init+0x68>
  {
    Error_Handler();
 800aae8:	f000 f9d0 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800aaec:	2100      	movs	r1, #0
 800aaee:	4809      	ldr	r0, [pc, #36]	; (800ab14 <MX_UART4_Init+0x90>)
 800aaf0:	f00b f80c 	bl	8015b0c <HAL_UARTEx_SetRxFifoThreshold>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d001      	beq.n	800aafe <MX_UART4_Init+0x7a>
  {
    Error_Handler();
 800aafa:	f000 f9c7 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 800aafe:	4805      	ldr	r0, [pc, #20]	; (800ab14 <MX_UART4_Init+0x90>)
 800ab00:	f00a ff52 	bl	80159a8 <HAL_UARTEx_EnableFifoMode>
 800ab04:	4603      	mov	r3, r0
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d001      	beq.n	800ab0e <MX_UART4_Init+0x8a>
  {
    Error_Handler();
 800ab0a:	f000 f9bf 	bl	800ae8c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800ab0e:	bf00      	nop
 800ab10:	bd80      	pop	{r7, pc}
 800ab12:	bf00      	nop
 800ab14:	240116e8 	.word	0x240116e8
 800ab18:	40004c00 	.word	0x40004c00
 800ab1c:	000f4240 	.word	0x000f4240

0800ab20 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800ab24:	4b22      	ldr	r3, [pc, #136]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab26:	4a23      	ldr	r2, [pc, #140]	; (800abb4 <MX_USART2_UART_Init+0x94>)
 800ab28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 800ab2a:	4b21      	ldr	r3, [pc, #132]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab2c:	4a22      	ldr	r2, [pc, #136]	; (800abb8 <MX_USART2_UART_Init+0x98>)
 800ab2e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800ab30:	4b1f      	ldr	r3, [pc, #124]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab32:	2200      	movs	r2, #0
 800ab34:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800ab36:	4b1e      	ldr	r3, [pc, #120]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab38:	2200      	movs	r2, #0
 800ab3a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800ab3c:	4b1c      	ldr	r3, [pc, #112]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab3e:	2200      	movs	r2, #0
 800ab40:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800ab42:	4b1b      	ldr	r3, [pc, #108]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab44:	220c      	movs	r2, #12
 800ab46:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800ab48:	4b19      	ldr	r3, [pc, #100]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab4a:	2200      	movs	r2, #0
 800ab4c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800ab4e:	4b18      	ldr	r3, [pc, #96]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab50:	2200      	movs	r2, #0
 800ab52:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800ab54:	4b16      	ldr	r3, [pc, #88]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab56:	2200      	movs	r2, #0
 800ab58:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800ab5a:	4b15      	ldr	r3, [pc, #84]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800ab60:	4b13      	ldr	r3, [pc, #76]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab62:	2200      	movs	r2, #0
 800ab64:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800ab66:	4812      	ldr	r0, [pc, #72]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab68:	f008 fef2 	bl	8013950 <HAL_UART_Init>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d001      	beq.n	800ab76 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 800ab72:	f000 f98b 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ab76:	2100      	movs	r1, #0
 800ab78:	480d      	ldr	r0, [pc, #52]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab7a:	f00a ff89 	bl	8015a90 <HAL_UARTEx_SetTxFifoThreshold>
 800ab7e:	4603      	mov	r3, r0
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d001      	beq.n	800ab88 <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 800ab84:	f000 f982 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ab88:	2100      	movs	r1, #0
 800ab8a:	4809      	ldr	r0, [pc, #36]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab8c:	f00a ffbe 	bl	8015b0c <HAL_UARTEx_SetRxFifoThreshold>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d001      	beq.n	800ab9a <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 800ab96:	f000 f979 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800ab9a:	4805      	ldr	r0, [pc, #20]	; (800abb0 <MX_USART2_UART_Init+0x90>)
 800ab9c:	f00a ff3f 	bl	8015a1e <HAL_UARTEx_DisableFifoMode>
 800aba0:	4603      	mov	r3, r0
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d001      	beq.n	800abaa <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 800aba6:	f000 f971 	bl	800ae8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800abaa:	bf00      	nop
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	24011778 	.word	0x24011778
 800abb4:	40004400 	.word	0x40004400
 800abb8:	000f4240 	.word	0x000f4240

0800abbc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800abc0:	4b22      	ldr	r3, [pc, #136]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abc2:	4a23      	ldr	r2, [pc, #140]	; (800ac50 <MX_USART3_UART_Init+0x94>)
 800abc4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 5000000;
 800abc6:	4b21      	ldr	r3, [pc, #132]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abc8:	4a22      	ldr	r2, [pc, #136]	; (800ac54 <MX_USART3_UART_Init+0x98>)
 800abca:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800abcc:	4b1f      	ldr	r3, [pc, #124]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abce:	2200      	movs	r2, #0
 800abd0:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800abd2:	4b1e      	ldr	r3, [pc, #120]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abd4:	2200      	movs	r2, #0
 800abd6:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800abd8:	4b1c      	ldr	r3, [pc, #112]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abda:	2200      	movs	r2, #0
 800abdc:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800abde:	4b1b      	ldr	r3, [pc, #108]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abe0:	220c      	movs	r2, #12
 800abe2:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800abe4:	4b19      	ldr	r3, [pc, #100]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abe6:	2200      	movs	r2, #0
 800abe8:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_8;
 800abea:	4b18      	ldr	r3, [pc, #96]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800abf0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800abf2:	4b16      	ldr	r3, [pc, #88]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abf4:	2200      	movs	r2, #0
 800abf6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800abf8:	4b14      	ldr	r3, [pc, #80]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800abfa:	2200      	movs	r2, #0
 800abfc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800abfe:	4b13      	ldr	r3, [pc, #76]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800ac00:	2200      	movs	r2, #0
 800ac02:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800ac04:	4811      	ldr	r0, [pc, #68]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800ac06:	f008 fea3 	bl	8013950 <HAL_UART_Init>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d001      	beq.n	800ac14 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800ac10:	f000 f93c 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ac14:	2100      	movs	r1, #0
 800ac16:	480d      	ldr	r0, [pc, #52]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800ac18:	f00a ff3a 	bl	8015a90 <HAL_UARTEx_SetTxFifoThreshold>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d001      	beq.n	800ac26 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800ac22:	f000 f933 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800ac26:	2100      	movs	r1, #0
 800ac28:	4808      	ldr	r0, [pc, #32]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800ac2a:	f00a ff6f 	bl	8015b0c <HAL_UARTEx_SetRxFifoThreshold>
 800ac2e:	4603      	mov	r3, r0
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d001      	beq.n	800ac38 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800ac34:	f000 f92a 	bl	800ae8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800ac38:	4804      	ldr	r0, [pc, #16]	; (800ac4c <MX_USART3_UART_Init+0x90>)
 800ac3a:	f00a fef0 	bl	8015a1e <HAL_UARTEx_DisableFifoMode>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d001      	beq.n	800ac48 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800ac44:	f000 f922 	bl	800ae8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800ac48:	bf00      	nop
 800ac4a:	bd80      	pop	{r7, pc}
 800ac4c:	24011808 	.word	0x24011808
 800ac50:	40004800 	.word	0x40004800
 800ac54:	004c4b40 	.word	0x004c4b40

0800ac58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b082      	sub	sp, #8
 800ac5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800ac5e:	4b15      	ldr	r3, [pc, #84]	; (800acb4 <MX_DMA_Init+0x5c>)
 800ac60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ac64:	4a13      	ldr	r2, [pc, #76]	; (800acb4 <MX_DMA_Init+0x5c>)
 800ac66:	f043 0301 	orr.w	r3, r3, #1
 800ac6a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800ac6e:	4b11      	ldr	r3, [pc, #68]	; (800acb4 <MX_DMA_Init+0x5c>)
 800ac70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800ac74:	f003 0301 	and.w	r3, r3, #1
 800ac78:	607b      	str	r3, [r7, #4]
 800ac7a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 6, 0);
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	2106      	movs	r1, #6
 800ac80:	200b      	movs	r0, #11
 800ac82:	f000 fe8b 	bl	800b99c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800ac86:	200b      	movs	r0, #11
 800ac88:	f000 fea2 	bl	800b9d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 6, 0);
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	2106      	movs	r1, #6
 800ac90:	200c      	movs	r0, #12
 800ac92:	f000 fe83 	bl	800b99c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800ac96:	200c      	movs	r0, #12
 800ac98:	f000 fe9a 	bl	800b9d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 6, 0);
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	2106      	movs	r1, #6
 800aca0:	200d      	movs	r0, #13
 800aca2:	f000 fe7b 	bl	800b99c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800aca6:	200d      	movs	r0, #13
 800aca8:	f000 fe92 	bl	800b9d0 <HAL_NVIC_EnableIRQ>

}
 800acac:	bf00      	nop
 800acae:	3708      	adds	r7, #8
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	58024400 	.word	0x58024400

0800acb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800acb8:	b580      	push	{r7, lr}
 800acba:	b08c      	sub	sp, #48	; 0x30
 800acbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800acbe:	f107 031c 	add.w	r3, r7, #28
 800acc2:	2200      	movs	r2, #0
 800acc4:	601a      	str	r2, [r3, #0]
 800acc6:	605a      	str	r2, [r3, #4]
 800acc8:	609a      	str	r2, [r3, #8]
 800acca:	60da      	str	r2, [r3, #12]
 800accc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800acce:	4b43      	ldr	r3, [pc, #268]	; (800addc <MX_GPIO_Init+0x124>)
 800acd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800acd4:	4a41      	ldr	r2, [pc, #260]	; (800addc <MX_GPIO_Init+0x124>)
 800acd6:	f043 0304 	orr.w	r3, r3, #4
 800acda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800acde:	4b3f      	ldr	r3, [pc, #252]	; (800addc <MX_GPIO_Init+0x124>)
 800ace0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ace4:	f003 0304 	and.w	r3, r3, #4
 800ace8:	61bb      	str	r3, [r7, #24]
 800acea:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800acec:	4b3b      	ldr	r3, [pc, #236]	; (800addc <MX_GPIO_Init+0x124>)
 800acee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800acf2:	4a3a      	ldr	r2, [pc, #232]	; (800addc <MX_GPIO_Init+0x124>)
 800acf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acf8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800acfc:	4b37      	ldr	r3, [pc, #220]	; (800addc <MX_GPIO_Init+0x124>)
 800acfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad06:	617b      	str	r3, [r7, #20]
 800ad08:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ad0a:	4b34      	ldr	r3, [pc, #208]	; (800addc <MX_GPIO_Init+0x124>)
 800ad0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad10:	4a32      	ldr	r2, [pc, #200]	; (800addc <MX_GPIO_Init+0x124>)
 800ad12:	f043 0302 	orr.w	r3, r3, #2
 800ad16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ad1a:	4b30      	ldr	r3, [pc, #192]	; (800addc <MX_GPIO_Init+0x124>)
 800ad1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad20:	f003 0302 	and.w	r3, r3, #2
 800ad24:	613b      	str	r3, [r7, #16]
 800ad26:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ad28:	4b2c      	ldr	r3, [pc, #176]	; (800addc <MX_GPIO_Init+0x124>)
 800ad2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad2e:	4a2b      	ldr	r2, [pc, #172]	; (800addc <MX_GPIO_Init+0x124>)
 800ad30:	f043 0308 	orr.w	r3, r3, #8
 800ad34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ad38:	4b28      	ldr	r3, [pc, #160]	; (800addc <MX_GPIO_Init+0x124>)
 800ad3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad3e:	f003 0308 	and.w	r3, r3, #8
 800ad42:	60fb      	str	r3, [r7, #12]
 800ad44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ad46:	4b25      	ldr	r3, [pc, #148]	; (800addc <MX_GPIO_Init+0x124>)
 800ad48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad4c:	4a23      	ldr	r2, [pc, #140]	; (800addc <MX_GPIO_Init+0x124>)
 800ad4e:	f043 0301 	orr.w	r3, r3, #1
 800ad52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ad56:	4b21      	ldr	r3, [pc, #132]	; (800addc <MX_GPIO_Init+0x124>)
 800ad58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad5c:	f003 0301 	and.w	r3, r3, #1
 800ad60:	60bb      	str	r3, [r7, #8]
 800ad62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800ad64:	4b1d      	ldr	r3, [pc, #116]	; (800addc <MX_GPIO_Init+0x124>)
 800ad66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad6a:	4a1c      	ldr	r2, [pc, #112]	; (800addc <MX_GPIO_Init+0x124>)
 800ad6c:	f043 0310 	orr.w	r3, r3, #16
 800ad70:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ad74:	4b19      	ldr	r3, [pc, #100]	; (800addc <MX_GPIO_Init+0x124>)
 800ad76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ad7a:	f003 0310 	and.w	r3, r3, #16
 800ad7e:	607b      	str	r3, [r7, #4]
 800ad80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 800ad82:	2200      	movs	r2, #0
 800ad84:	f244 0101 	movw	r1, #16385	; 0x4001
 800ad88:	4815      	ldr	r0, [pc, #84]	; (800ade0 <MX_GPIO_Init+0x128>)
 800ad8a:	f004 fb37 	bl	800f3fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800ad8e:	2200      	movs	r2, #0
 800ad90:	2102      	movs	r1, #2
 800ad92:	4814      	ldr	r0, [pc, #80]	; (800ade4 <MX_GPIO_Init+0x12c>)
 800ad94:	f004 fb32 	bl	800f3fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 800ad98:	f244 0301 	movw	r3, #16385	; 0x4001
 800ad9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ada2:	2300      	movs	r3, #0
 800ada4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ada6:	2300      	movs	r3, #0
 800ada8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800adaa:	f107 031c 	add.w	r3, r7, #28
 800adae:	4619      	mov	r1, r3
 800adb0:	480b      	ldr	r0, [pc, #44]	; (800ade0 <MX_GPIO_Init+0x128>)
 800adb2:	f004 f869 	bl	800ee88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800adb6:	2302      	movs	r3, #2
 800adb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800adba:	2301      	movs	r3, #1
 800adbc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800adbe:	2300      	movs	r3, #0
 800adc0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800adc2:	2300      	movs	r3, #0
 800adc4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800adc6:	f107 031c 	add.w	r3, r7, #28
 800adca:	4619      	mov	r1, r3
 800adcc:	4805      	ldr	r0, [pc, #20]	; (800ade4 <MX_GPIO_Init+0x12c>)
 800adce:	f004 f85b 	bl	800ee88 <HAL_GPIO_Init>

}
 800add2:	bf00      	nop
 800add4:	3730      	adds	r7, #48	; 0x30
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop
 800addc:	58024400 	.word	0x58024400
 800ade0:	58020400 	.word	0x58020400
 800ade4:	58021000 	.word	0x58021000

0800ade8 <led_init>:

/* USER CODE BEGIN 4 */
void led_init(void) {
 800ade8:	b580      	push	{r7, lr}
 800adea:	b088      	sub	sp, #32
 800adec:	af00      	add	r7, sp, #0

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800adee:	4b1c      	ldr	r3, [pc, #112]	; (800ae60 <led_init+0x78>)
 800adf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800adf4:	4a1a      	ldr	r2, [pc, #104]	; (800ae60 <led_init+0x78>)
 800adf6:	f043 0302 	orr.w	r3, r3, #2
 800adfa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800adfe:	4b18      	ldr	r3, [pc, #96]	; (800ae60 <led_init+0x78>)
 800ae00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ae04:	f003 0302 	and.w	r3, r3, #2
 800ae08:	60bb      	str	r3, [r7, #8]
 800ae0a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae0c:	f107 030c 	add.w	r3, r7, #12
 800ae10:	2200      	movs	r2, #0
 800ae12:	601a      	str	r2, [r3, #0]
 800ae14:	605a      	str	r2, [r3, #4]
 800ae16:	609a      	str	r2, [r3, #8]
 800ae18:	60da      	str	r2, [r3, #12]
 800ae1a:	611a      	str	r2, [r3, #16]

    LD1_GPIO_CLK_EN();
 800ae1c:	4b10      	ldr	r3, [pc, #64]	; (800ae60 <led_init+0x78>)
 800ae1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ae22:	4a0f      	ldr	r2, [pc, #60]	; (800ae60 <led_init+0x78>)
 800ae24:	f043 0302 	orr.w	r3, r3, #2
 800ae28:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800ae2c:	4b0c      	ldr	r3, [pc, #48]	; (800ae60 <led_init+0x78>)
 800ae2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800ae32:	f003 0302 	and.w	r3, r3, #2
 800ae36:	607b      	str	r3, [r7, #4]
 800ae38:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = LD1_GPIO_PIN;
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae42:	2300      	movs	r3, #0
 800ae44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ae46:	2300      	movs	r3, #0
 800ae48:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LD1_GPIO_PORT, &GPIO_InitStruct);
 800ae4a:	f107 030c 	add.w	r3, r7, #12
 800ae4e:	4619      	mov	r1, r3
 800ae50:	4804      	ldr	r0, [pc, #16]	; (800ae64 <led_init+0x7c>)
 800ae52:	f004 f819 	bl	800ee88 <HAL_GPIO_Init>
}
 800ae56:	bf00      	nop
 800ae58:	3720      	adds	r7, #32
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}
 800ae5e:	bf00      	nop
 800ae60:	58024400 	.word	0x58024400
 800ae64:	58020400 	.word	0x58020400

0800ae68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a04      	ldr	r2, [pc, #16]	; (800ae88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d101      	bne.n	800ae7e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800ae7a:	f000 fc63 	bl	800b744 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800ae7e:	bf00      	nop
 800ae80:	3708      	adds	r7, #8
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
 800ae86:	bf00      	nop
 800ae88:	40014400 	.word	0x40014400

0800ae8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800ae90:	b672      	cpsid	i
}
 800ae92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800ae94:	e7fe      	b.n	800ae94 <Error_Handler+0x8>
	...

0800ae98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ae9e:	4b0a      	ldr	r3, [pc, #40]	; (800aec8 <HAL_MspInit+0x30>)
 800aea0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800aea4:	4a08      	ldr	r2, [pc, #32]	; (800aec8 <HAL_MspInit+0x30>)
 800aea6:	f043 0302 	orr.w	r3, r3, #2
 800aeaa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800aeae:	4b06      	ldr	r3, [pc, #24]	; (800aec8 <HAL_MspInit+0x30>)
 800aeb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800aeb4:	f003 0302 	and.w	r3, r3, #2
 800aeb8:	607b      	str	r3, [r7, #4]
 800aeba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800aebc:	bf00      	nop
 800aebe:	370c      	adds	r7, #12
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr
 800aec8:	58024400 	.word	0x58024400

0800aecc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 800aecc:	b480      	push	{r7}
 800aece:	b085      	sub	sp, #20
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a0b      	ldr	r2, [pc, #44]	; (800af08 <HAL_CRC_MspInit+0x3c>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d10e      	bne.n	800aefc <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800aede:	4b0b      	ldr	r3, [pc, #44]	; (800af0c <HAL_CRC_MspInit+0x40>)
 800aee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aee4:	4a09      	ldr	r2, [pc, #36]	; (800af0c <HAL_CRC_MspInit+0x40>)
 800aee6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800aeea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800aeee:	4b07      	ldr	r3, [pc, #28]	; (800af0c <HAL_CRC_MspInit+0x40>)
 800aef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800aef4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800aef8:	60fb      	str	r3, [r7, #12]
 800aefa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800aefc:	bf00      	nop
 800aefe:	3714      	adds	r7, #20
 800af00:	46bd      	mov	sp, r7
 800af02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af06:	4770      	bx	lr
 800af08:	58024c00 	.word	0x58024c00
 800af0c:	58024400 	.word	0x58024400

0800af10 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b0b2      	sub	sp, #200	; 0xc8
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800af18:	f107 030c 	add.w	r3, r7, #12
 800af1c:	22bc      	movs	r2, #188	; 0xbc
 800af1e:	2100      	movs	r1, #0
 800af20:	4618      	mov	r0, r3
 800af22:	f010 fbb5 	bl	801b690 <memset>
  if(hrng->Instance==RNG)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	4a17      	ldr	r2, [pc, #92]	; (800af88 <HAL_RNG_MspInit+0x78>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d126      	bne.n	800af7e <HAL_RNG_MspInit+0x6e>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 800af30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800af34:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 800af36:	2300      	movs	r3, #0
 800af38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800af3c:	f107 030c 	add.w	r3, r7, #12
 800af40:	4618      	mov	r0, r3
 800af42:	f006 fddf 	bl	8011b04 <HAL_RCCEx_PeriphCLKConfig>
 800af46:	4603      	mov	r3, r0
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d001      	beq.n	800af50 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 800af4c:	f7ff ff9e 	bl	800ae8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800af50:	4b0e      	ldr	r3, [pc, #56]	; (800af8c <HAL_RNG_MspInit+0x7c>)
 800af52:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800af56:	4a0d      	ldr	r2, [pc, #52]	; (800af8c <HAL_RNG_MspInit+0x7c>)
 800af58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af5c:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800af60:	4b0a      	ldr	r3, [pc, #40]	; (800af8c <HAL_RNG_MspInit+0x7c>)
 800af62:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800af66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af6a:	60bb      	str	r3, [r7, #8]
 800af6c:	68bb      	ldr	r3, [r7, #8]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(HASH_RNG_IRQn, 0, 0);
 800af6e:	2200      	movs	r2, #0
 800af70:	2100      	movs	r1, #0
 800af72:	2050      	movs	r0, #80	; 0x50
 800af74:	f000 fd12 	bl	800b99c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HASH_RNG_IRQn);
 800af78:	2050      	movs	r0, #80	; 0x50
 800af7a:	f000 fd29 	bl	800b9d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 800af7e:	bf00      	nop
 800af80:	37c8      	adds	r7, #200	; 0xc8
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
 800af86:	bf00      	nop
 800af88:	48021800 	.word	0x48021800
 800af8c:	58024400 	.word	0x58024400

0800af90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b0bc      	sub	sp, #240	; 0xf0
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800af98:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800af9c:	2200      	movs	r2, #0
 800af9e:	601a      	str	r2, [r3, #0]
 800afa0:	605a      	str	r2, [r3, #4]
 800afa2:	609a      	str	r2, [r3, #8]
 800afa4:	60da      	str	r2, [r3, #12]
 800afa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800afa8:	f107 0320 	add.w	r3, r7, #32
 800afac:	22bc      	movs	r2, #188	; 0xbc
 800afae:	2100      	movs	r1, #0
 800afb0:	4618      	mov	r0, r3
 800afb2:	f010 fb6d 	bl	801b690 <memset>
  if(huart->Instance==UART4)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	4a65      	ldr	r2, [pc, #404]	; (800b150 <HAL_UART_MspInit+0x1c0>)
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d177      	bne.n	800b0b0 <HAL_UART_MspInit+0x120>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800afc0:	2302      	movs	r3, #2
 800afc2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800afc4:	2300      	movs	r3, #0
 800afc6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800afca:	f107 0320 	add.w	r3, r7, #32
 800afce:	4618      	mov	r0, r3
 800afd0:	f006 fd98 	bl	8011b04 <HAL_RCCEx_PeriphCLKConfig>
 800afd4:	4603      	mov	r3, r0
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d001      	beq.n	800afde <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800afda:	f7ff ff57 	bl	800ae8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800afde:	4b5d      	ldr	r3, [pc, #372]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800afe0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800afe4:	4a5b      	ldr	r2, [pc, #364]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800afe6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800afea:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800afee:	4b59      	ldr	r3, [pc, #356]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800aff0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800aff4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800aff8:	61fb      	str	r3, [r7, #28]
 800affa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800affc:	4b55      	ldr	r3, [pc, #340]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800affe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b002:	4a54      	ldr	r2, [pc, #336]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800b004:	f043 0308 	orr.w	r3, r3, #8
 800b008:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b00c:	4b51      	ldr	r3, [pc, #324]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800b00e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b012:	f003 0308 	and.w	r3, r3, #8
 800b016:	61bb      	str	r3, [r7, #24]
 800b018:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800b01a:	2303      	movs	r3, #3
 800b01c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b020:	2302      	movs	r3, #2
 800b022:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b026:	2300      	movs	r3, #0
 800b028:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b02c:	2300      	movs	r3, #0
 800b02e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800b032:	2308      	movs	r3, #8
 800b034:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b038:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800b03c:	4619      	mov	r1, r3
 800b03e:	4846      	ldr	r0, [pc, #280]	; (800b158 <HAL_UART_MspInit+0x1c8>)
 800b040:	f003 ff22 	bl	800ee88 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800b044:	4b45      	ldr	r3, [pc, #276]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b046:	4a46      	ldr	r2, [pc, #280]	; (800b160 <HAL_UART_MspInit+0x1d0>)
 800b048:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 800b04a:	4b44      	ldr	r3, [pc, #272]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b04c:	223f      	movs	r2, #63	; 0x3f
 800b04e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b050:	4b42      	ldr	r3, [pc, #264]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b052:	2200      	movs	r2, #0
 800b054:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b056:	4b41      	ldr	r3, [pc, #260]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b058:	2200      	movs	r2, #0
 800b05a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b05c:	4b3f      	ldr	r3, [pc, #252]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b05e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b062:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b064:	4b3d      	ldr	r3, [pc, #244]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b066:	2200      	movs	r2, #0
 800b068:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b06a:	4b3c      	ldr	r3, [pc, #240]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b06c:	2200      	movs	r2, #0
 800b06e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800b070:	4b3a      	ldr	r3, [pc, #232]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b072:	2200      	movs	r2, #0
 800b074:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800b076:	4b39      	ldr	r3, [pc, #228]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b078:	2200      	movs	r2, #0
 800b07a:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b07c:	4b37      	ldr	r3, [pc, #220]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b07e:	2200      	movs	r2, #0
 800b080:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800b082:	4836      	ldr	r0, [pc, #216]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b084:	f000 ff02 	bl	800be8c <HAL_DMA_Init>
 800b088:	4603      	mov	r3, r0
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d001      	beq.n	800b092 <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 800b08e:	f7ff fefd 	bl	800ae8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4a31      	ldr	r2, [pc, #196]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b096:	67da      	str	r2, [r3, #124]	; 0x7c
 800b098:	4a30      	ldr	r2, [pc, #192]	; (800b15c <HAL_UART_MspInit+0x1cc>)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 6, 0);
 800b09e:	2200      	movs	r2, #0
 800b0a0:	2106      	movs	r1, #6
 800b0a2:	2034      	movs	r0, #52	; 0x34
 800b0a4:	f000 fc7a 	bl	800b99c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800b0a8:	2034      	movs	r0, #52	; 0x34
 800b0aa:	f000 fc91 	bl	800b9d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800b0ae:	e108      	b.n	800b2c2 <HAL_UART_MspInit+0x332>
  else if(huart->Instance==USART2)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	4a2b      	ldr	r2, [pc, #172]	; (800b164 <HAL_UART_MspInit+0x1d4>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d156      	bne.n	800b168 <HAL_UART_MspInit+0x1d8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800b0ba:	2302      	movs	r3, #2
 800b0bc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b0c4:	f107 0320 	add.w	r3, r7, #32
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f006 fd1b 	bl	8011b04 <HAL_RCCEx_PeriphCLKConfig>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d001      	beq.n	800b0d8 <HAL_UART_MspInit+0x148>
      Error_Handler();
 800b0d4:	f7ff feda 	bl	800ae8c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800b0d8:	4b1e      	ldr	r3, [pc, #120]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800b0da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b0de:	4a1d      	ldr	r2, [pc, #116]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800b0e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b0e4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800b0e8:	4b1a      	ldr	r3, [pc, #104]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800b0ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b0ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0f2:	617b      	str	r3, [r7, #20]
 800b0f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800b0f6:	4b17      	ldr	r3, [pc, #92]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800b0f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b0fc:	4a15      	ldr	r2, [pc, #84]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800b0fe:	f043 0308 	orr.w	r3, r3, #8
 800b102:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b106:	4b13      	ldr	r3, [pc, #76]	; (800b154 <HAL_UART_MspInit+0x1c4>)
 800b108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b10c:	f003 0308 	and.w	r3, r3, #8
 800b110:	613b      	str	r3, [r7, #16]
 800b112:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800b114:	2360      	movs	r3, #96	; 0x60
 800b116:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b11a:	2302      	movs	r3, #2
 800b11c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b120:	2300      	movs	r3, #0
 800b122:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b126:	2300      	movs	r3, #0
 800b128:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800b12c:	2307      	movs	r3, #7
 800b12e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b132:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800b136:	4619      	mov	r1, r3
 800b138:	4807      	ldr	r0, [pc, #28]	; (800b158 <HAL_UART_MspInit+0x1c8>)
 800b13a:	f003 fea5 	bl	800ee88 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 800b13e:	2200      	movs	r2, #0
 800b140:	2106      	movs	r1, #6
 800b142:	2026      	movs	r0, #38	; 0x26
 800b144:	f000 fc2a 	bl	800b99c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800b148:	2026      	movs	r0, #38	; 0x26
 800b14a:	f000 fc41 	bl	800b9d0 <HAL_NVIC_EnableIRQ>
}
 800b14e:	e0b8      	b.n	800b2c2 <HAL_UART_MspInit+0x332>
 800b150:	40004c00 	.word	0x40004c00
 800b154:	58024400 	.word	0x58024400
 800b158:	58020c00 	.word	0x58020c00
 800b15c:	24011898 	.word	0x24011898
 800b160:	40020040 	.word	0x40020040
 800b164:	40004400 	.word	0x40004400
  else if(huart->Instance==USART3)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4a57      	ldr	r2, [pc, #348]	; (800b2cc <HAL_UART_MspInit+0x33c>)
 800b16e:	4293      	cmp	r3, r2
 800b170:	f040 80a7 	bne.w	800b2c2 <HAL_UART_MspInit+0x332>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800b174:	2302      	movs	r3, #2
 800b176:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800b178:	2300      	movs	r3, #0
 800b17a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b17e:	f107 0320 	add.w	r3, r7, #32
 800b182:	4618      	mov	r0, r3
 800b184:	f006 fcbe 	bl	8011b04 <HAL_RCCEx_PeriphCLKConfig>
 800b188:	4603      	mov	r3, r0
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d001      	beq.n	800b192 <HAL_UART_MspInit+0x202>
      Error_Handler();
 800b18e:	f7ff fe7d 	bl	800ae8c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800b192:	4b4f      	ldr	r3, [pc, #316]	; (800b2d0 <HAL_UART_MspInit+0x340>)
 800b194:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b198:	4a4d      	ldr	r2, [pc, #308]	; (800b2d0 <HAL_UART_MspInit+0x340>)
 800b19a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b19e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800b1a2:	4b4b      	ldr	r3, [pc, #300]	; (800b2d0 <HAL_UART_MspInit+0x340>)
 800b1a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b1a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b1ac:	60fb      	str	r3, [r7, #12]
 800b1ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800b1b0:	4b47      	ldr	r3, [pc, #284]	; (800b2d0 <HAL_UART_MspInit+0x340>)
 800b1b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b1b6:	4a46      	ldr	r2, [pc, #280]	; (800b2d0 <HAL_UART_MspInit+0x340>)
 800b1b8:	f043 0308 	orr.w	r3, r3, #8
 800b1bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800b1c0:	4b43      	ldr	r3, [pc, #268]	; (800b2d0 <HAL_UART_MspInit+0x340>)
 800b1c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b1c6:	f003 0308 	and.w	r3, r3, #8
 800b1ca:	60bb      	str	r3, [r7, #8]
 800b1cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800b1ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 800b1d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b1d6:	2302      	movs	r3, #2
 800b1d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1dc:	2300      	movs	r3, #0
 800b1de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800b1e8:	2307      	movs	r3, #7
 800b1ea:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800b1ee:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800b1f2:	4619      	mov	r1, r3
 800b1f4:	4837      	ldr	r0, [pc, #220]	; (800b2d4 <HAL_UART_MspInit+0x344>)
 800b1f6:	f003 fe47 	bl	800ee88 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream0;
 800b1fa:	4b37      	ldr	r3, [pc, #220]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b1fc:	4a37      	ldr	r2, [pc, #220]	; (800b2dc <HAL_UART_MspInit+0x34c>)
 800b1fe:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800b200:	4b35      	ldr	r3, [pc, #212]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b202:	222e      	movs	r2, #46	; 0x2e
 800b204:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b206:	4b34      	ldr	r3, [pc, #208]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b208:	2240      	movs	r2, #64	; 0x40
 800b20a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b20c:	4b32      	ldr	r3, [pc, #200]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b20e:	2200      	movs	r2, #0
 800b210:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b212:	4b31      	ldr	r3, [pc, #196]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b214:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b218:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b21a:	4b2f      	ldr	r3, [pc, #188]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b21c:	2200      	movs	r2, #0
 800b21e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b220:	4b2d      	ldr	r3, [pc, #180]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b222:	2200      	movs	r2, #0
 800b224:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800b226:	4b2c      	ldr	r3, [pc, #176]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b228:	2200      	movs	r2, #0
 800b22a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800b22c:	4b2a      	ldr	r3, [pc, #168]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b22e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b232:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b234:	4b28      	ldr	r3, [pc, #160]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b236:	2200      	movs	r2, #0
 800b238:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800b23a:	4827      	ldr	r0, [pc, #156]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b23c:	f000 fe26 	bl	800be8c <HAL_DMA_Init>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d001      	beq.n	800b24a <HAL_UART_MspInit+0x2ba>
      Error_Handler();
 800b246:	f7ff fe21 	bl	800ae8c <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	4a22      	ldr	r2, [pc, #136]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b24e:	679a      	str	r2, [r3, #120]	; 0x78
 800b250:	4a21      	ldr	r2, [pc, #132]	; (800b2d8 <HAL_UART_MspInit+0x348>)
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800b256:	4b22      	ldr	r3, [pc, #136]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b258:	4a22      	ldr	r2, [pc, #136]	; (800b2e4 <HAL_UART_MspInit+0x354>)
 800b25a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800b25c:	4b20      	ldr	r3, [pc, #128]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b25e:	222d      	movs	r2, #45	; 0x2d
 800b260:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b262:	4b1f      	ldr	r3, [pc, #124]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b264:	2200      	movs	r2, #0
 800b266:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b268:	4b1d      	ldr	r3, [pc, #116]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b26a:	2200      	movs	r2, #0
 800b26c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b26e:	4b1c      	ldr	r3, [pc, #112]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b270:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b274:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b276:	4b1a      	ldr	r3, [pc, #104]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b278:	2200      	movs	r2, #0
 800b27a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b27c:	4b18      	ldr	r3, [pc, #96]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b27e:	2200      	movs	r2, #0
 800b280:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800b282:	4b17      	ldr	r3, [pc, #92]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b284:	2200      	movs	r2, #0
 800b286:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800b288:	4b15      	ldr	r3, [pc, #84]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b28a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b28e:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b290:	4b13      	ldr	r3, [pc, #76]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b292:	2200      	movs	r2, #0
 800b294:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800b296:	4812      	ldr	r0, [pc, #72]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b298:	f000 fdf8 	bl	800be8c <HAL_DMA_Init>
 800b29c:	4603      	mov	r3, r0
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d001      	beq.n	800b2a6 <HAL_UART_MspInit+0x316>
      Error_Handler();
 800b2a2:	f7ff fdf3 	bl	800ae8c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	4a0d      	ldr	r2, [pc, #52]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b2aa:	67da      	str	r2, [r3, #124]	; 0x7c
 800b2ac:	4a0c      	ldr	r2, [pc, #48]	; (800b2e0 <HAL_UART_MspInit+0x350>)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	2106      	movs	r1, #6
 800b2b6:	2027      	movs	r0, #39	; 0x27
 800b2b8:	f000 fb70 	bl	800b99c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800b2bc:	2027      	movs	r0, #39	; 0x27
 800b2be:	f000 fb87 	bl	800b9d0 <HAL_NVIC_EnableIRQ>
}
 800b2c2:	bf00      	nop
 800b2c4:	37f0      	adds	r7, #240	; 0xf0
 800b2c6:	46bd      	mov	sp, r7
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	40004800 	.word	0x40004800
 800b2d0:	58024400 	.word	0x58024400
 800b2d4:	58020c00 	.word	0x58020c00
 800b2d8:	24011910 	.word	0x24011910
 800b2dc:	40020010 	.word	0x40020010
 800b2e0:	24011988 	.word	0x24011988
 800b2e4:	40020028 	.word	0x40020028

0800b2e8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b082      	sub	sp, #8
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  if(huart->Instance==UART4)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4a27      	ldr	r2, [pc, #156]	; (800b394 <HAL_UART_MspDeInit+0xac>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d114      	bne.n	800b324 <HAL_UART_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN UART4_MspDeInit 0 */

  /* USER CODE END UART4_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800b2fa:	4b27      	ldr	r3, [pc, #156]	; (800b398 <HAL_UART_MspDeInit+0xb0>)
 800b2fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b300:	4a25      	ldr	r2, [pc, #148]	; (800b398 <HAL_UART_MspDeInit+0xb0>)
 800b302:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800b306:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8

    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_0|GPIO_PIN_1);
 800b30a:	2103      	movs	r1, #3
 800b30c:	4823      	ldr	r0, [pc, #140]	; (800b39c <HAL_UART_MspDeInit+0xb4>)
 800b30e:	f003 ff6b 	bl	800f1e8 <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b316:	4618      	mov	r0, r3
 800b318:	f001 f914 	bl	800c544 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800b31c:	2034      	movs	r0, #52	; 0x34
 800b31e:	f000 fb65 	bl	800b9ec <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }

}
 800b322:	e033      	b.n	800b38c <HAL_UART_MspDeInit+0xa4>
  else if(huart->Instance==USART2)
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	4a1d      	ldr	r2, [pc, #116]	; (800b3a0 <HAL_UART_MspDeInit+0xb8>)
 800b32a:	4293      	cmp	r3, r2
 800b32c:	d10f      	bne.n	800b34e <HAL_UART_MspDeInit+0x66>
    __HAL_RCC_USART2_CLK_DISABLE();
 800b32e:	4b1a      	ldr	r3, [pc, #104]	; (800b398 <HAL_UART_MspDeInit+0xb0>)
 800b330:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b334:	4a18      	ldr	r2, [pc, #96]	; (800b398 <HAL_UART_MspDeInit+0xb0>)
 800b336:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b33a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_5|GPIO_PIN_6);
 800b33e:	2160      	movs	r1, #96	; 0x60
 800b340:	4816      	ldr	r0, [pc, #88]	; (800b39c <HAL_UART_MspDeInit+0xb4>)
 800b342:	f003 ff51 	bl	800f1e8 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800b346:	2026      	movs	r0, #38	; 0x26
 800b348:	f000 fb50 	bl	800b9ec <HAL_NVIC_DisableIRQ>
}
 800b34c:	e01e      	b.n	800b38c <HAL_UART_MspDeInit+0xa4>
  else if(huart->Instance==USART3)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	4a14      	ldr	r2, [pc, #80]	; (800b3a4 <HAL_UART_MspDeInit+0xbc>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d119      	bne.n	800b38c <HAL_UART_MspDeInit+0xa4>
    __HAL_RCC_USART3_CLK_DISABLE();
 800b358:	4b0f      	ldr	r3, [pc, #60]	; (800b398 <HAL_UART_MspDeInit+0xb0>)
 800b35a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b35e:	4a0e      	ldr	r2, [pc, #56]	; (800b398 <HAL_UART_MspDeInit+0xb0>)
 800b360:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b364:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
    HAL_GPIO_DeInit(GPIOD, STLINK_RX_Pin|STLINK_TX_Pin);
 800b368:	f44f 7140 	mov.w	r1, #768	; 0x300
 800b36c:	480b      	ldr	r0, [pc, #44]	; (800b39c <HAL_UART_MspDeInit+0xb4>)
 800b36e:	f003 ff3b 	bl	800f1e8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b376:	4618      	mov	r0, r3
 800b378:	f001 f8e4 	bl	800c544 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b380:	4618      	mov	r0, r3
 800b382:	f001 f8df 	bl	800c544 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 800b386:	2027      	movs	r0, #39	; 0x27
 800b388:	f000 fb30 	bl	800b9ec <HAL_NVIC_DisableIRQ>
}
 800b38c:	bf00      	nop
 800b38e:	3708      	adds	r7, #8
 800b390:	46bd      	mov	sp, r7
 800b392:	bd80      	pop	{r7, pc}
 800b394:	40004c00 	.word	0x40004c00
 800b398:	58024400 	.word	0x58024400
 800b39c:	58020c00 	.word	0x58020c00
 800b3a0:	40004400 	.word	0x40004400
 800b3a4:	40004800 	.word	0x40004800

0800b3a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b08e      	sub	sp, #56	; 0x38
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM16 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	2b0f      	cmp	r3, #15
 800b3b4:	d844      	bhi.n	800b440 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM16_IRQn, TickPriority ,0U);
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	6879      	ldr	r1, [r7, #4]
 800b3ba:	2075      	movs	r0, #117	; 0x75
 800b3bc:	f000 faee 	bl	800b99c <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800b3c0:	2075      	movs	r0, #117	; 0x75
 800b3c2:	f000 fb05 	bl	800b9d0 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 800b3c6:	4a24      	ldr	r2, [pc, #144]	; (800b458 <HAL_InitTick+0xb0>)
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800b3cc:	4b23      	ldr	r3, [pc, #140]	; (800b45c <HAL_InitTick+0xb4>)
 800b3ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b3d2:	4a22      	ldr	r2, [pc, #136]	; (800b45c <HAL_InitTick+0xb4>)
 800b3d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b3d8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800b3dc:	4b1f      	ldr	r3, [pc, #124]	; (800b45c <HAL_InitTick+0xb4>)
 800b3de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800b3e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3e6:	60bb      	str	r3, [r7, #8]
 800b3e8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800b3ea:	f107 020c 	add.w	r2, r7, #12
 800b3ee:	f107 0310 	add.w	r3, r7, #16
 800b3f2:	4611      	mov	r1, r2
 800b3f4:	4618      	mov	r0, r3
 800b3f6:	f006 fb43 	bl	8011a80 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800b3fa:	f006 fb2b 	bl	8011a54 <HAL_RCC_GetPCLK2Freq>
 800b3fe:	4603      	mov	r3, r0
 800b400:	005b      	lsls	r3, r3, #1
 800b402:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800b404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b406:	4a16      	ldr	r2, [pc, #88]	; (800b460 <HAL_InitTick+0xb8>)
 800b408:	fba2 2303 	umull	r2, r3, r2, r3
 800b40c:	0c9b      	lsrs	r3, r3, #18
 800b40e:	3b01      	subs	r3, #1
 800b410:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 800b412:	4b14      	ldr	r3, [pc, #80]	; (800b464 <HAL_InitTick+0xbc>)
 800b414:	4a14      	ldr	r2, [pc, #80]	; (800b468 <HAL_InitTick+0xc0>)
 800b416:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 800b418:	4b12      	ldr	r3, [pc, #72]	; (800b464 <HAL_InitTick+0xbc>)
 800b41a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800b41e:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 800b420:	4a10      	ldr	r2, [pc, #64]	; (800b464 <HAL_InitTick+0xbc>)
 800b422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b424:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 800b426:	4b0f      	ldr	r3, [pc, #60]	; (800b464 <HAL_InitTick+0xbc>)
 800b428:	2200      	movs	r2, #0
 800b42a:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b42c:	4b0d      	ldr	r3, [pc, #52]	; (800b464 <HAL_InitTick+0xbc>)
 800b42e:	2200      	movs	r2, #0
 800b430:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 800b432:	480c      	ldr	r0, [pc, #48]	; (800b464 <HAL_InitTick+0xbc>)
 800b434:	f007 ffb3 	bl	801339e <HAL_TIM_Base_Init>
 800b438:	4603      	mov	r3, r0
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d107      	bne.n	800b44e <HAL_InitTick+0xa6>
 800b43e:	e001      	b.n	800b444 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 800b440:	2301      	movs	r3, #1
 800b442:	e005      	b.n	800b450 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 800b444:	4807      	ldr	r0, [pc, #28]	; (800b464 <HAL_InitTick+0xbc>)
 800b446:	f008 f80b 	bl	8013460 <HAL_TIM_Base_Start_IT>
 800b44a:	4603      	mov	r3, r0
 800b44c:	e000      	b.n	800b450 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800b44e:	2301      	movs	r3, #1
}
 800b450:	4618      	mov	r0, r3
 800b452:	3738      	adds	r7, #56	; 0x38
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}
 800b458:	24008018 	.word	0x24008018
 800b45c:	58024400 	.word	0x58024400
 800b460:	431bde83 	.word	0x431bde83
 800b464:	24011a00 	.word	0x24011a00
 800b468:	40014400 	.word	0x40014400

0800b46c <DebugMon_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b46c:	b480      	push	{r7}
 800b46e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b470:	bf00      	nop
 800b472:	46bd      	mov	sp, r7
 800b474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b478:	4770      	bx	lr
	...

0800b47c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800b480:	4802      	ldr	r0, [pc, #8]	; (800b48c <DMA1_Stream0_IRQHandler+0x10>)
 800b482:	f002 f9e3 	bl	800d84c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800b486:	bf00      	nop
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop
 800b48c:	24011910 	.word	0x24011910

0800b490 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800b494:	4802      	ldr	r0, [pc, #8]	; (800b4a0 <DMA1_Stream1_IRQHandler+0x10>)
 800b496:	f002 f9d9 	bl	800d84c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800b49a:	bf00      	nop
 800b49c:	bd80      	pop	{r7, pc}
 800b49e:	bf00      	nop
 800b4a0:	24011988 	.word	0x24011988

0800b4a4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800b4a8:	4802      	ldr	r0, [pc, #8]	; (800b4b4 <DMA1_Stream2_IRQHandler+0x10>)
 800b4aa:	f002 f9cf 	bl	800d84c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800b4ae:	bf00      	nop
 800b4b0:	bd80      	pop	{r7, pc}
 800b4b2:	bf00      	nop
 800b4b4:	24011898 	.word	0x24011898

0800b4b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800b4bc:	4802      	ldr	r0, [pc, #8]	; (800b4c8 <USART2_IRQHandler+0x10>)
 800b4be:	f008 fd07 	bl	8013ed0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800b4c2:	bf00      	nop
 800b4c4:	bd80      	pop	{r7, pc}
 800b4c6:	bf00      	nop
 800b4c8:	24011778 	.word	0x24011778

0800b4cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800b4d0:	4802      	ldr	r0, [pc, #8]	; (800b4dc <USART3_IRQHandler+0x10>)
 800b4d2:	f008 fcfd 	bl	8013ed0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800b4d6:	bf00      	nop
 800b4d8:	bd80      	pop	{r7, pc}
 800b4da:	bf00      	nop
 800b4dc:	24011808 	.word	0x24011808

0800b4e0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800b4e4:	4802      	ldr	r0, [pc, #8]	; (800b4f0 <UART4_IRQHandler+0x10>)
 800b4e6:	f008 fcf3 	bl	8013ed0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800b4ea:	bf00      	nop
 800b4ec:	bd80      	pop	{r7, pc}
 800b4ee:	bf00      	nop
 800b4f0:	240116e8 	.word	0x240116e8

0800b4f4 <RNG_IRQHandler>:

/**
  * @brief This function handles HASH and RNG global interrupts.
  */
void HASH_RNG_IRQHandler(void)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_RNG_IRQn 0 */

  /* USER CODE END HASH_RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 800b4f8:	4802      	ldr	r0, [pc, #8]	; (800b504 <RNG_IRQHandler+0x10>)
 800b4fa:	f007 fecd 	bl	8013298 <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN HASH_RNG_IRQn 1 */

  /* USER CODE END HASH_RNG_IRQn 1 */
}
 800b4fe:	bf00      	nop
 800b500:	bd80      	pop	{r7, pc}
 800b502:	bf00      	nop
 800b504:	240116d4 	.word	0x240116d4

0800b508 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800b50c:	4802      	ldr	r0, [pc, #8]	; (800b518 <OTG_FS_IRQHandler+0x10>)
 800b50e:	f004 f914 	bl	800f73a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800b512:	bf00      	nop
 800b514:	bd80      	pop	{r7, pc}
 800b516:	bf00      	nop
 800b518:	240349f8 	.word	0x240349f8

0800b51c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800b520:	4802      	ldr	r0, [pc, #8]	; (800b52c <TIM16_IRQHandler+0x10>)
 800b522:	f008 f815 	bl	8013550 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800b526:	bf00      	nop
 800b528:	bd80      	pop	{r7, pc}
 800b52a:	bf00      	nop
 800b52c:	24011a00 	.word	0x24011a00

0800b530 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b086      	sub	sp, #24
 800b534:	af00      	add	r7, sp, #0
 800b536:	60f8      	str	r0, [r7, #12]
 800b538:	60b9      	str	r1, [r7, #8]
 800b53a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b53c:	2300      	movs	r3, #0
 800b53e:	617b      	str	r3, [r7, #20]
 800b540:	e00a      	b.n	800b558 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800b542:	f3af 8000 	nop.w
 800b546:	4601      	mov	r1, r0
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	1c5a      	adds	r2, r3, #1
 800b54c:	60ba      	str	r2, [r7, #8]
 800b54e:	b2ca      	uxtb	r2, r1
 800b550:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	3301      	adds	r3, #1
 800b556:	617b      	str	r3, [r7, #20]
 800b558:	697a      	ldr	r2, [r7, #20]
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	429a      	cmp	r2, r3
 800b55e:	dbf0      	blt.n	800b542 <_read+0x12>
	}

return len;
 800b560:	687b      	ldr	r3, [r7, #4]
}
 800b562:	4618      	mov	r0, r3
 800b564:	3718      	adds	r7, #24
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}

0800b56a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b086      	sub	sp, #24
 800b56e:	af00      	add	r7, sp, #0
 800b570:	60f8      	str	r0, [r7, #12]
 800b572:	60b9      	str	r1, [r7, #8]
 800b574:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b576:	2300      	movs	r3, #0
 800b578:	617b      	str	r3, [r7, #20]
 800b57a:	e009      	b.n	800b590 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	1c5a      	adds	r2, r3, #1
 800b580:	60ba      	str	r2, [r7, #8]
 800b582:	781b      	ldrb	r3, [r3, #0]
 800b584:	4618      	mov	r0, r3
 800b586:	f7ff f925 	bl	800a7d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800b58a:	697b      	ldr	r3, [r7, #20]
 800b58c:	3301      	adds	r3, #1
 800b58e:	617b      	str	r3, [r7, #20]
 800b590:	697a      	ldr	r2, [r7, #20]
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	429a      	cmp	r2, r3
 800b596:	dbf1      	blt.n	800b57c <_write+0x12>
	}
	return len;
 800b598:	687b      	ldr	r3, [r7, #4]
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	3718      	adds	r7, #24
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}

0800b5a2 <_close>:

int _close(int file)
{
 800b5a2:	b480      	push	{r7}
 800b5a4:	b083      	sub	sp, #12
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
	return -1;
 800b5aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	370c      	adds	r7, #12
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b8:	4770      	bx	lr

0800b5ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 800b5ba:	b480      	push	{r7}
 800b5bc:	b083      	sub	sp, #12
 800b5be:	af00      	add	r7, sp, #0
 800b5c0:	6078      	str	r0, [r7, #4]
 800b5c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b5ca:	605a      	str	r2, [r3, #4]
	return 0;
 800b5cc:	2300      	movs	r3, #0
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	370c      	adds	r7, #12
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d8:	4770      	bx	lr

0800b5da <_isatty>:

int _isatty(int file)
{
 800b5da:	b480      	push	{r7}
 800b5dc:	b083      	sub	sp, #12
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	6078      	str	r0, [r7, #4]
	return 1;
 800b5e2:	2301      	movs	r3, #1
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	370c      	adds	r7, #12
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ee:	4770      	bx	lr

0800b5f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b085      	sub	sp, #20
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	607a      	str	r2, [r7, #4]
	return 0;
 800b5fc:	2300      	movs	r3, #0
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3714      	adds	r7, #20
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr
	...

0800b60c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b086      	sub	sp, #24
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800b614:	4a14      	ldr	r2, [pc, #80]	; (800b668 <_sbrk+0x5c>)
 800b616:	4b15      	ldr	r3, [pc, #84]	; (800b66c <_sbrk+0x60>)
 800b618:	1ad3      	subs	r3, r2, r3
 800b61a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800b620:	4b13      	ldr	r3, [pc, #76]	; (800b670 <_sbrk+0x64>)
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d102      	bne.n	800b62e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800b628:	4b11      	ldr	r3, [pc, #68]	; (800b670 <_sbrk+0x64>)
 800b62a:	4a12      	ldr	r2, [pc, #72]	; (800b674 <_sbrk+0x68>)
 800b62c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800b62e:	4b10      	ldr	r3, [pc, #64]	; (800b670 <_sbrk+0x64>)
 800b630:	681a      	ldr	r2, [r3, #0]
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	4413      	add	r3, r2
 800b636:	693a      	ldr	r2, [r7, #16]
 800b638:	429a      	cmp	r2, r3
 800b63a:	d207      	bcs.n	800b64c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800b63c:	f00f fedc 	bl	801b3f8 <__errno>
 800b640:	4603      	mov	r3, r0
 800b642:	220c      	movs	r2, #12
 800b644:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800b646:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b64a:	e009      	b.n	800b660 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800b64c:	4b08      	ldr	r3, [pc, #32]	; (800b670 <_sbrk+0x64>)
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800b652:	4b07      	ldr	r3, [pc, #28]	; (800b670 <_sbrk+0x64>)
 800b654:	681a      	ldr	r2, [r3, #0]
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	4413      	add	r3, r2
 800b65a:	4a05      	ldr	r2, [pc, #20]	; (800b670 <_sbrk+0x64>)
 800b65c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800b65e:	68fb      	ldr	r3, [r7, #12]
}
 800b660:	4618      	mov	r0, r3
 800b662:	3718      	adds	r7, #24
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}
 800b668:	24080000 	.word	0x24080000
 800b66c:	00000400 	.word	0x00000400
 800b670:	24011a4c 	.word	0x24011a4c
 800b674:	24036000 	.word	0x24036000

0800b678 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800b678:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b6b0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800b67c:	f7fd fdd2 	bl	8009224 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b680:	480c      	ldr	r0, [pc, #48]	; (800b6b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800b682:	490d      	ldr	r1, [pc, #52]	; (800b6b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800b684:	4a0d      	ldr	r2, [pc, #52]	; (800b6bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 800b686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b688:	e002      	b.n	800b690 <LoopCopyDataInit>

0800b68a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b68a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b68c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b68e:	3304      	adds	r3, #4

0800b690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b694:	d3f9      	bcc.n	800b68a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b696:	4a0a      	ldr	r2, [pc, #40]	; (800b6c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800b698:	4c0a      	ldr	r4, [pc, #40]	; (800b6c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800b69a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b69c:	e001      	b.n	800b6a2 <LoopFillZerobss>

0800b69e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b69e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b6a0:	3204      	adds	r2, #4

0800b6a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b6a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b6a4:	d3fb      	bcc.n	800b69e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800b6a6:	f00f ffad 	bl	801b604 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b6aa:	f7ff f8a5 	bl	800a7f8 <main>
  bx  lr
 800b6ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b6b0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800b6b4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800b6b8:	24008550 	.word	0x24008550
  ldr r2, =_sidata
 800b6bc:	0801c5bc 	.word	0x0801c5bc
  ldr r2, =_sbss
 800b6c0:	24010000 	.word	0x24010000
  ldr r4, =_ebss
 800b6c4:	24035134 	.word	0x24035134

0800b6c8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b6c8:	e7fe      	b.n	800b6c8 <ADC3_IRQHandler>
	...

0800b6cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b082      	sub	sp, #8
 800b6d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b6d2:	2003      	movs	r0, #3
 800b6d4:	f000 f957 	bl	800b986 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b6d8:	f005 fffc 	bl	80116d4 <HAL_RCC_GetSysClockFreq>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	4b15      	ldr	r3, [pc, #84]	; (800b734 <HAL_Init+0x68>)
 800b6e0:	699b      	ldr	r3, [r3, #24]
 800b6e2:	0a1b      	lsrs	r3, r3, #8
 800b6e4:	f003 030f 	and.w	r3, r3, #15
 800b6e8:	4913      	ldr	r1, [pc, #76]	; (800b738 <HAL_Init+0x6c>)
 800b6ea:	5ccb      	ldrb	r3, [r1, r3]
 800b6ec:	f003 031f 	and.w	r3, r3, #31
 800b6f0:	fa22 f303 	lsr.w	r3, r2, r3
 800b6f4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b6f6:	4b0f      	ldr	r3, [pc, #60]	; (800b734 <HAL_Init+0x68>)
 800b6f8:	699b      	ldr	r3, [r3, #24]
 800b6fa:	f003 030f 	and.w	r3, r3, #15
 800b6fe:	4a0e      	ldr	r2, [pc, #56]	; (800b738 <HAL_Init+0x6c>)
 800b700:	5cd3      	ldrb	r3, [r2, r3]
 800b702:	f003 031f 	and.w	r3, r3, #31
 800b706:	687a      	ldr	r2, [r7, #4]
 800b708:	fa22 f303 	lsr.w	r3, r2, r3
 800b70c:	4a0b      	ldr	r2, [pc, #44]	; (800b73c <HAL_Init+0x70>)
 800b70e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b710:	4a0b      	ldr	r2, [pc, #44]	; (800b740 <HAL_Init+0x74>)
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b716:	2000      	movs	r0, #0
 800b718:	f7ff fe46 	bl	800b3a8 <HAL_InitTick>
 800b71c:	4603      	mov	r3, r0
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d001      	beq.n	800b726 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800b722:	2301      	movs	r3, #1
 800b724:	e002      	b.n	800b72c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800b726:	f7ff fbb7 	bl	800ae98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b72a:	2300      	movs	r3, #0
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3708      	adds	r7, #8
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}
 800b734:	58024400 	.word	0x58024400
 800b738:	24008478 	.word	0x24008478
 800b73c:	24008004 	.word	0x24008004
 800b740:	24008000 	.word	0x24008000

0800b744 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b744:	b480      	push	{r7}
 800b746:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800b748:	4b06      	ldr	r3, [pc, #24]	; (800b764 <HAL_IncTick+0x20>)
 800b74a:	781b      	ldrb	r3, [r3, #0]
 800b74c:	461a      	mov	r2, r3
 800b74e:	4b06      	ldr	r3, [pc, #24]	; (800b768 <HAL_IncTick+0x24>)
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	4413      	add	r3, r2
 800b754:	4a04      	ldr	r2, [pc, #16]	; (800b768 <HAL_IncTick+0x24>)
 800b756:	6013      	str	r3, [r2, #0]
}
 800b758:	bf00      	nop
 800b75a:	46bd      	mov	sp, r7
 800b75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b760:	4770      	bx	lr
 800b762:	bf00      	nop
 800b764:	2400801c 	.word	0x2400801c
 800b768:	24011a50 	.word	0x24011a50

0800b76c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b76c:	b480      	push	{r7}
 800b76e:	af00      	add	r7, sp, #0
  return uwTick;
 800b770:	4b03      	ldr	r3, [pc, #12]	; (800b780 <HAL_GetTick+0x14>)
 800b772:	681b      	ldr	r3, [r3, #0]
}
 800b774:	4618      	mov	r0, r3
 800b776:	46bd      	mov	sp, r7
 800b778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77c:	4770      	bx	lr
 800b77e:	bf00      	nop
 800b780:	24011a50 	.word	0x24011a50

0800b784 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b78c:	f7ff ffee 	bl	800b76c <HAL_GetTick>
 800b790:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b79c:	d005      	beq.n	800b7aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b79e:	4b0a      	ldr	r3, [pc, #40]	; (800b7c8 <HAL_Delay+0x44>)
 800b7a0:	781b      	ldrb	r3, [r3, #0]
 800b7a2:	461a      	mov	r2, r3
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	4413      	add	r3, r2
 800b7a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b7aa:	bf00      	nop
 800b7ac:	f7ff ffde 	bl	800b76c <HAL_GetTick>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	1ad3      	subs	r3, r2, r3
 800b7b6:	68fa      	ldr	r2, [r7, #12]
 800b7b8:	429a      	cmp	r2, r3
 800b7ba:	d8f7      	bhi.n	800b7ac <HAL_Delay+0x28>
  {
  }
}
 800b7bc:	bf00      	nop
 800b7be:	bf00      	nop
 800b7c0:	3710      	adds	r7, #16
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}
 800b7c6:	bf00      	nop
 800b7c8:	2400801c 	.word	0x2400801c

0800b7cc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800b7d0:	4b03      	ldr	r3, [pc, #12]	; (800b7e0 <HAL_GetREVID+0x14>)
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	0c1b      	lsrs	r3, r3, #16
}
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7de:	4770      	bx	lr
 800b7e0:	5c001000 	.word	0x5c001000

0800b7e4 <__NVIC_SetPriorityGrouping>:
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b085      	sub	sp, #20
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f003 0307 	and.w	r3, r3, #7
 800b7f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b7f4:	4b0b      	ldr	r3, [pc, #44]	; (800b824 <__NVIC_SetPriorityGrouping+0x40>)
 800b7f6:	68db      	ldr	r3, [r3, #12]
 800b7f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b7fa:	68ba      	ldr	r2, [r7, #8]
 800b7fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b800:	4013      	ands	r3, r2
 800b802:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800b80c:	4b06      	ldr	r3, [pc, #24]	; (800b828 <__NVIC_SetPriorityGrouping+0x44>)
 800b80e:	4313      	orrs	r3, r2
 800b810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b812:	4a04      	ldr	r2, [pc, #16]	; (800b824 <__NVIC_SetPriorityGrouping+0x40>)
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	60d3      	str	r3, [r2, #12]
}
 800b818:	bf00      	nop
 800b81a:	3714      	adds	r7, #20
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr
 800b824:	e000ed00 	.word	0xe000ed00
 800b828:	05fa0000 	.word	0x05fa0000

0800b82c <__NVIC_GetPriorityGrouping>:
{
 800b82c:	b480      	push	{r7}
 800b82e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b830:	4b04      	ldr	r3, [pc, #16]	; (800b844 <__NVIC_GetPriorityGrouping+0x18>)
 800b832:	68db      	ldr	r3, [r3, #12]
 800b834:	0a1b      	lsrs	r3, r3, #8
 800b836:	f003 0307 	and.w	r3, r3, #7
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	46bd      	mov	sp, r7
 800b83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b842:	4770      	bx	lr
 800b844:	e000ed00 	.word	0xe000ed00

0800b848 <__NVIC_EnableIRQ>:
{
 800b848:	b480      	push	{r7}
 800b84a:	b083      	sub	sp, #12
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	4603      	mov	r3, r0
 800b850:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b852:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b856:	2b00      	cmp	r3, #0
 800b858:	db0b      	blt.n	800b872 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b85a:	88fb      	ldrh	r3, [r7, #6]
 800b85c:	f003 021f 	and.w	r2, r3, #31
 800b860:	4907      	ldr	r1, [pc, #28]	; (800b880 <__NVIC_EnableIRQ+0x38>)
 800b862:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b866:	095b      	lsrs	r3, r3, #5
 800b868:	2001      	movs	r0, #1
 800b86a:	fa00 f202 	lsl.w	r2, r0, r2
 800b86e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b872:	bf00      	nop
 800b874:	370c      	adds	r7, #12
 800b876:	46bd      	mov	sp, r7
 800b878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87c:	4770      	bx	lr
 800b87e:	bf00      	nop
 800b880:	e000e100 	.word	0xe000e100

0800b884 <__NVIC_DisableIRQ>:
{
 800b884:	b480      	push	{r7}
 800b886:	b083      	sub	sp, #12
 800b888:	af00      	add	r7, sp, #0
 800b88a:	4603      	mov	r3, r0
 800b88c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b88e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b892:	2b00      	cmp	r3, #0
 800b894:	db12      	blt.n	800b8bc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b896:	88fb      	ldrh	r3, [r7, #6]
 800b898:	f003 021f 	and.w	r2, r3, #31
 800b89c:	490a      	ldr	r1, [pc, #40]	; (800b8c8 <__NVIC_DisableIRQ+0x44>)
 800b89e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b8a2:	095b      	lsrs	r3, r3, #5
 800b8a4:	2001      	movs	r0, #1
 800b8a6:	fa00 f202 	lsl.w	r2, r0, r2
 800b8aa:	3320      	adds	r3, #32
 800b8ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800b8b0:	f3bf 8f4f 	dsb	sy
}
 800b8b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b8b6:	f3bf 8f6f 	isb	sy
}
 800b8ba:	bf00      	nop
}
 800b8bc:	bf00      	nop
 800b8be:	370c      	adds	r7, #12
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr
 800b8c8:	e000e100 	.word	0xe000e100

0800b8cc <__NVIC_SetPriority>:
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b083      	sub	sp, #12
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	6039      	str	r1, [r7, #0]
 800b8d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b8d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	db0a      	blt.n	800b8f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	b2da      	uxtb	r2, r3
 800b8e4:	490c      	ldr	r1, [pc, #48]	; (800b918 <__NVIC_SetPriority+0x4c>)
 800b8e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b8ea:	0112      	lsls	r2, r2, #4
 800b8ec:	b2d2      	uxtb	r2, r2
 800b8ee:	440b      	add	r3, r1
 800b8f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800b8f4:	e00a      	b.n	800b90c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	b2da      	uxtb	r2, r3
 800b8fa:	4908      	ldr	r1, [pc, #32]	; (800b91c <__NVIC_SetPriority+0x50>)
 800b8fc:	88fb      	ldrh	r3, [r7, #6]
 800b8fe:	f003 030f 	and.w	r3, r3, #15
 800b902:	3b04      	subs	r3, #4
 800b904:	0112      	lsls	r2, r2, #4
 800b906:	b2d2      	uxtb	r2, r2
 800b908:	440b      	add	r3, r1
 800b90a:	761a      	strb	r2, [r3, #24]
}
 800b90c:	bf00      	nop
 800b90e:	370c      	adds	r7, #12
 800b910:	46bd      	mov	sp, r7
 800b912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b916:	4770      	bx	lr
 800b918:	e000e100 	.word	0xe000e100
 800b91c:	e000ed00 	.word	0xe000ed00

0800b920 <NVIC_EncodePriority>:
{
 800b920:	b480      	push	{r7}
 800b922:	b089      	sub	sp, #36	; 0x24
 800b924:	af00      	add	r7, sp, #0
 800b926:	60f8      	str	r0, [r7, #12]
 800b928:	60b9      	str	r1, [r7, #8]
 800b92a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	f003 0307 	and.w	r3, r3, #7
 800b932:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b934:	69fb      	ldr	r3, [r7, #28]
 800b936:	f1c3 0307 	rsb	r3, r3, #7
 800b93a:	2b04      	cmp	r3, #4
 800b93c:	bf28      	it	cs
 800b93e:	2304      	movcs	r3, #4
 800b940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b942:	69fb      	ldr	r3, [r7, #28]
 800b944:	3304      	adds	r3, #4
 800b946:	2b06      	cmp	r3, #6
 800b948:	d902      	bls.n	800b950 <NVIC_EncodePriority+0x30>
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	3b03      	subs	r3, #3
 800b94e:	e000      	b.n	800b952 <NVIC_EncodePriority+0x32>
 800b950:	2300      	movs	r3, #0
 800b952:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b954:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b958:	69bb      	ldr	r3, [r7, #24]
 800b95a:	fa02 f303 	lsl.w	r3, r2, r3
 800b95e:	43da      	mvns	r2, r3
 800b960:	68bb      	ldr	r3, [r7, #8]
 800b962:	401a      	ands	r2, r3
 800b964:	697b      	ldr	r3, [r7, #20]
 800b966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b968:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	fa01 f303 	lsl.w	r3, r1, r3
 800b972:	43d9      	mvns	r1, r3
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b978:	4313      	orrs	r3, r2
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3724      	adds	r7, #36	; 0x24
 800b97e:	46bd      	mov	sp, r7
 800b980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b984:	4770      	bx	lr

0800b986 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b986:	b580      	push	{r7, lr}
 800b988:	b082      	sub	sp, #8
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f7ff ff28 	bl	800b7e4 <__NVIC_SetPriorityGrouping>
}
 800b994:	bf00      	nop
 800b996:	3708      	adds	r7, #8
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}

0800b99c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b086      	sub	sp, #24
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	60b9      	str	r1, [r7, #8]
 800b9a6:	607a      	str	r2, [r7, #4]
 800b9a8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b9aa:	f7ff ff3f 	bl	800b82c <__NVIC_GetPriorityGrouping>
 800b9ae:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b9b0:	687a      	ldr	r2, [r7, #4]
 800b9b2:	68b9      	ldr	r1, [r7, #8]
 800b9b4:	6978      	ldr	r0, [r7, #20]
 800b9b6:	f7ff ffb3 	bl	800b920 <NVIC_EncodePriority>
 800b9ba:	4602      	mov	r2, r0
 800b9bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b9c0:	4611      	mov	r1, r2
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	f7ff ff82 	bl	800b8cc <__NVIC_SetPriority>
}
 800b9c8:	bf00      	nop
 800b9ca:	3718      	adds	r7, #24
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	bd80      	pop	{r7, pc}

0800b9d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b9da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f7ff ff32 	bl	800b848 <__NVIC_EnableIRQ>
}
 800b9e4:	bf00      	nop
 800b9e6:	3708      	adds	r7, #8
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	bd80      	pop	{r7, pc}

0800b9ec <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800b9f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f7ff ff42 	bl	800b884 <__NVIC_DisableIRQ>
}
 800ba00:	bf00      	nop
 800ba02:	3708      	adds	r7, #8
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}

0800ba08 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b082      	sub	sp, #8
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d101      	bne.n	800ba1a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800ba16:	2301      	movs	r3, #1
 800ba18:	e054      	b.n	800bac4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	7f5b      	ldrb	r3, [r3, #29]
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d105      	bne.n	800ba30 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2200      	movs	r2, #0
 800ba28:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f7ff fa4e 	bl	800aecc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2202      	movs	r2, #2
 800ba34:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	791b      	ldrb	r3, [r3, #4]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d10c      	bne.n	800ba58 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	4a22      	ldr	r2, [pc, #136]	; (800bacc <HAL_CRC_Init+0xc4>)
 800ba44:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	689a      	ldr	r2, [r3, #8]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f022 0218 	bic.w	r2, r2, #24
 800ba54:	609a      	str	r2, [r3, #8]
 800ba56:	e00c      	b.n	800ba72 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	6899      	ldr	r1, [r3, #8]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	68db      	ldr	r3, [r3, #12]
 800ba60:	461a      	mov	r2, r3
 800ba62:	6878      	ldr	r0, [r7, #4]
 800ba64:	f000 f98c 	bl	800bd80 <HAL_CRCEx_Polynomial_Set>
 800ba68:	4603      	mov	r3, r0
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d001      	beq.n	800ba72 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800ba6e:	2301      	movs	r3, #1
 800ba70:	e028      	b.n	800bac4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	795b      	ldrb	r3, [r3, #5]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d105      	bne.n	800ba86 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba82:	611a      	str	r2, [r3, #16]
 800ba84:	e004      	b.n	800ba90 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	687a      	ldr	r2, [r7, #4]
 800ba8c:	6912      	ldr	r2, [r2, #16]
 800ba8e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	689b      	ldr	r3, [r3, #8]
 800ba96:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	695a      	ldr	r2, [r3, #20]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	430a      	orrs	r2, r1
 800baa4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	689b      	ldr	r3, [r3, #8]
 800baac:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	699a      	ldr	r2, [r3, #24]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	430a      	orrs	r2, r1
 800baba:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2201      	movs	r2, #1
 800bac0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800bac2:	2300      	movs	r3, #0
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3708      	adds	r7, #8
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}
 800bacc:	04c11db7 	.word	0x04c11db7

0800bad0 <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800bad0:	b580      	push	{r7, lr}
 800bad2:	b086      	sub	sp, #24
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	60f8      	str	r0, [r7, #12]
 800bad8:	60b9      	str	r1, [r7, #8]
 800bada:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800badc:	2300      	movs	r3, #0
 800bade:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	2202      	movs	r2, #2
 800bae4:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	6a1b      	ldr	r3, [r3, #32]
 800baea:	2b03      	cmp	r3, #3
 800baec:	d006      	beq.n	800bafc <HAL_CRC_Accumulate+0x2c>
 800baee:	2b03      	cmp	r3, #3
 800baf0:	d829      	bhi.n	800bb46 <HAL_CRC_Accumulate+0x76>
 800baf2:	2b01      	cmp	r3, #1
 800baf4:	d019      	beq.n	800bb2a <HAL_CRC_Accumulate+0x5a>
 800baf6:	2b02      	cmp	r3, #2
 800baf8:	d01e      	beq.n	800bb38 <HAL_CRC_Accumulate+0x68>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 800bafa:	e024      	b.n	800bb46 <HAL_CRC_Accumulate+0x76>
      for (index = 0U; index < BufferLength; index++)
 800bafc:	2300      	movs	r3, #0
 800bafe:	617b      	str	r3, [r7, #20]
 800bb00:	e00a      	b.n	800bb18 <HAL_CRC_Accumulate+0x48>
        hcrc->Instance->DR = pBuffer[index];
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	009b      	lsls	r3, r3, #2
 800bb06:	68ba      	ldr	r2, [r7, #8]
 800bb08:	441a      	add	r2, r3
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	6812      	ldr	r2, [r2, #0]
 800bb10:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	3301      	adds	r3, #1
 800bb16:	617b      	str	r3, [r7, #20]
 800bb18:	697a      	ldr	r2, [r7, #20]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	429a      	cmp	r2, r3
 800bb1e:	d3f0      	bcc.n	800bb02 <HAL_CRC_Accumulate+0x32>
      temp = hcrc->Instance->DR;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	613b      	str	r3, [r7, #16]
      break;
 800bb28:	e00e      	b.n	800bb48 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800bb2a:	687a      	ldr	r2, [r7, #4]
 800bb2c:	68b9      	ldr	r1, [r7, #8]
 800bb2e:	68f8      	ldr	r0, [r7, #12]
 800bb30:	f000 f85e 	bl	800bbf0 <CRC_Handle_8>
 800bb34:	6138      	str	r0, [r7, #16]
      break;
 800bb36:	e007      	b.n	800bb48 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800bb38:	687a      	ldr	r2, [r7, #4]
 800bb3a:	68b9      	ldr	r1, [r7, #8]
 800bb3c:	68f8      	ldr	r0, [r7, #12]
 800bb3e:	f000 f8e5 	bl	800bd0c <CRC_Handle_16>
 800bb42:	6138      	str	r0, [r7, #16]
      break;
 800bb44:	e000      	b.n	800bb48 <HAL_CRC_Accumulate+0x78>
      break;
 800bb46:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800bb4e:	693b      	ldr	r3, [r7, #16]
}
 800bb50:	4618      	mov	r0, r3
 800bb52:	3718      	adds	r7, #24
 800bb54:	46bd      	mov	sp, r7
 800bb56:	bd80      	pop	{r7, pc}

0800bb58 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b086      	sub	sp, #24
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	60f8      	str	r0, [r7, #12]
 800bb60:	60b9      	str	r1, [r7, #8]
 800bb62:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800bb64:	2300      	movs	r3, #0
 800bb66:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	2202      	movs	r2, #2
 800bb6c:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	689a      	ldr	r2, [r3, #8]
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f042 0201 	orr.w	r2, r2, #1
 800bb7c:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	6a1b      	ldr	r3, [r3, #32]
 800bb82:	2b03      	cmp	r3, #3
 800bb84:	d006      	beq.n	800bb94 <HAL_CRC_Calculate+0x3c>
 800bb86:	2b03      	cmp	r3, #3
 800bb88:	d829      	bhi.n	800bbde <HAL_CRC_Calculate+0x86>
 800bb8a:	2b01      	cmp	r3, #1
 800bb8c:	d019      	beq.n	800bbc2 <HAL_CRC_Calculate+0x6a>
 800bb8e:	2b02      	cmp	r3, #2
 800bb90:	d01e      	beq.n	800bbd0 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800bb92:	e024      	b.n	800bbde <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800bb94:	2300      	movs	r3, #0
 800bb96:	617b      	str	r3, [r7, #20]
 800bb98:	e00a      	b.n	800bbb0 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	68ba      	ldr	r2, [r7, #8]
 800bba0:	441a      	add	r2, r3
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	6812      	ldr	r2, [r2, #0]
 800bba8:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	3301      	adds	r3, #1
 800bbae:	617b      	str	r3, [r7, #20]
 800bbb0:	697a      	ldr	r2, [r7, #20]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	d3f0      	bcc.n	800bb9a <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	613b      	str	r3, [r7, #16]
      break;
 800bbc0:	e00e      	b.n	800bbe0 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800bbc2:	687a      	ldr	r2, [r7, #4]
 800bbc4:	68b9      	ldr	r1, [r7, #8]
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f000 f812 	bl	800bbf0 <CRC_Handle_8>
 800bbcc:	6138      	str	r0, [r7, #16]
      break;
 800bbce:	e007      	b.n	800bbe0 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	68b9      	ldr	r1, [r7, #8]
 800bbd4:	68f8      	ldr	r0, [r7, #12]
 800bbd6:	f000 f899 	bl	800bd0c <CRC_Handle_16>
 800bbda:	6138      	str	r0, [r7, #16]
      break;
 800bbdc:	e000      	b.n	800bbe0 <HAL_CRC_Calculate+0x88>
      break;
 800bbde:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800bbe6:	693b      	ldr	r3, [r7, #16]
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3718      	adds	r7, #24
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b089      	sub	sp, #36	; 0x24
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	60f8      	str	r0, [r7, #12]
 800bbf8:	60b9      	str	r1, [r7, #8]
 800bbfa:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	61fb      	str	r3, [r7, #28]
 800bc00:	e023      	b.n	800bc4a <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800bc02:	69fb      	ldr	r3, [r7, #28]
 800bc04:	009b      	lsls	r3, r3, #2
 800bc06:	68ba      	ldr	r2, [r7, #8]
 800bc08:	4413      	add	r3, r2
 800bc0a:	781b      	ldrb	r3, [r3, #0]
 800bc0c:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800bc0e:	69fb      	ldr	r3, [r7, #28]
 800bc10:	009b      	lsls	r3, r3, #2
 800bc12:	3301      	adds	r3, #1
 800bc14:	68b9      	ldr	r1, [r7, #8]
 800bc16:	440b      	add	r3, r1
 800bc18:	781b      	ldrb	r3, [r3, #0]
 800bc1a:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800bc1c:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800bc1e:	69fb      	ldr	r3, [r7, #28]
 800bc20:	009b      	lsls	r3, r3, #2
 800bc22:	3302      	adds	r3, #2
 800bc24:	68b9      	ldr	r1, [r7, #8]
 800bc26:	440b      	add	r3, r1
 800bc28:	781b      	ldrb	r3, [r3, #0]
 800bc2a:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800bc2c:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800bc2e:	69fb      	ldr	r3, [r7, #28]
 800bc30:	009b      	lsls	r3, r3, #2
 800bc32:	3303      	adds	r3, #3
 800bc34:	68b9      	ldr	r1, [r7, #8]
 800bc36:	440b      	add	r3, r1
 800bc38:	781b      	ldrb	r3, [r3, #0]
 800bc3a:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800bc40:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800bc42:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800bc44:	69fb      	ldr	r3, [r7, #28]
 800bc46:	3301      	adds	r3, #1
 800bc48:	61fb      	str	r3, [r7, #28]
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	089b      	lsrs	r3, r3, #2
 800bc4e:	69fa      	ldr	r2, [r7, #28]
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d3d6      	bcc.n	800bc02 <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f003 0303 	and.w	r3, r3, #3
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d04d      	beq.n	800bcfa <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f003 0303 	and.w	r3, r3, #3
 800bc64:	2b01      	cmp	r3, #1
 800bc66:	d107      	bne.n	800bc78 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800bc68:	69fb      	ldr	r3, [r7, #28]
 800bc6a:	009b      	lsls	r3, r3, #2
 800bc6c:	68ba      	ldr	r2, [r7, #8]
 800bc6e:	4413      	add	r3, r2
 800bc70:	68fa      	ldr	r2, [r7, #12]
 800bc72:	6812      	ldr	r2, [r2, #0]
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f003 0303 	and.w	r3, r3, #3
 800bc7e:	2b02      	cmp	r3, #2
 800bc80:	d116      	bne.n	800bcb0 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800bc82:	69fb      	ldr	r3, [r7, #28]
 800bc84:	009b      	lsls	r3, r3, #2
 800bc86:	68ba      	ldr	r2, [r7, #8]
 800bc88:	4413      	add	r3, r2
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	021b      	lsls	r3, r3, #8
 800bc8e:	b21a      	sxth	r2, r3
 800bc90:	69fb      	ldr	r3, [r7, #28]
 800bc92:	009b      	lsls	r3, r3, #2
 800bc94:	3301      	adds	r3, #1
 800bc96:	68b9      	ldr	r1, [r7, #8]
 800bc98:	440b      	add	r3, r1
 800bc9a:	781b      	ldrb	r3, [r3, #0]
 800bc9c:	b21b      	sxth	r3, r3
 800bc9e:	4313      	orrs	r3, r2
 800bca0:	b21b      	sxth	r3, r3
 800bca2:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	8b7a      	ldrh	r2, [r7, #26]
 800bcae:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	f003 0303 	and.w	r3, r3, #3
 800bcb6:	2b03      	cmp	r3, #3
 800bcb8:	d11f      	bne.n	800bcfa <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800bcba:	69fb      	ldr	r3, [r7, #28]
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	68ba      	ldr	r2, [r7, #8]
 800bcc0:	4413      	add	r3, r2
 800bcc2:	781b      	ldrb	r3, [r3, #0]
 800bcc4:	021b      	lsls	r3, r3, #8
 800bcc6:	b21a      	sxth	r2, r3
 800bcc8:	69fb      	ldr	r3, [r7, #28]
 800bcca:	009b      	lsls	r3, r3, #2
 800bccc:	3301      	adds	r3, #1
 800bcce:	68b9      	ldr	r1, [r7, #8]
 800bcd0:	440b      	add	r3, r1
 800bcd2:	781b      	ldrb	r3, [r3, #0]
 800bcd4:	b21b      	sxth	r3, r3
 800bcd6:	4313      	orrs	r3, r2
 800bcd8:	b21b      	sxth	r3, r3
 800bcda:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800bce2:	697b      	ldr	r3, [r7, #20]
 800bce4:	8b7a      	ldrh	r2, [r7, #26]
 800bce6:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800bce8:	69fb      	ldr	r3, [r7, #28]
 800bcea:	009b      	lsls	r3, r3, #2
 800bcec:	3302      	adds	r3, #2
 800bcee:	68ba      	ldr	r2, [r7, #8]
 800bcf0:	4413      	add	r3, r2
 800bcf2:	68fa      	ldr	r2, [r7, #12]
 800bcf4:	6812      	ldr	r2, [r2, #0]
 800bcf6:	781b      	ldrb	r3, [r3, #0]
 800bcf8:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	681b      	ldr	r3, [r3, #0]
}
 800bd00:	4618      	mov	r0, r3
 800bd02:	3724      	adds	r7, #36	; 0x24
 800bd04:	46bd      	mov	sp, r7
 800bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0a:	4770      	bx	lr

0800bd0c <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b087      	sub	sp, #28
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	60f8      	str	r0, [r7, #12]
 800bd14:	60b9      	str	r1, [r7, #8]
 800bd16:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 800bd18:	2300      	movs	r3, #0
 800bd1a:	617b      	str	r3, [r7, #20]
 800bd1c:	e013      	b.n	800bd46 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	009b      	lsls	r3, r3, #2
 800bd22:	68ba      	ldr	r2, [r7, #8]
 800bd24:	4413      	add	r3, r2
 800bd26:	881b      	ldrh	r3, [r3, #0]
 800bd28:	041a      	lsls	r2, r3, #16
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	009b      	lsls	r3, r3, #2
 800bd2e:	3302      	adds	r3, #2
 800bd30:	68b9      	ldr	r1, [r7, #8]
 800bd32:	440b      	add	r3, r1
 800bd34:	881b      	ldrh	r3, [r3, #0]
 800bd36:	4619      	mov	r1, r3
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	430a      	orrs	r2, r1
 800bd3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800bd40:	697b      	ldr	r3, [r7, #20]
 800bd42:	3301      	adds	r3, #1
 800bd44:	617b      	str	r3, [r7, #20]
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	085b      	lsrs	r3, r3, #1
 800bd4a:	697a      	ldr	r2, [r7, #20]
 800bd4c:	429a      	cmp	r2, r3
 800bd4e:	d3e6      	bcc.n	800bd1e <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f003 0301 	and.w	r3, r3, #1
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d009      	beq.n	800bd6e <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800bd60:	697b      	ldr	r3, [r7, #20]
 800bd62:	009b      	lsls	r3, r3, #2
 800bd64:	68ba      	ldr	r2, [r7, #8]
 800bd66:	4413      	add	r3, r2
 800bd68:	881a      	ldrh	r2, [r3, #0]
 800bd6a:	693b      	ldr	r3, [r7, #16]
 800bd6c:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	681b      	ldr	r3, [r3, #0]
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	371c      	adds	r7, #28
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd7e:	4770      	bx	lr

0800bd80 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800bd80:	b480      	push	{r7}
 800bd82:	b087      	sub	sp, #28
 800bd84:	af00      	add	r7, sp, #0
 800bd86:	60f8      	str	r0, [r7, #12]
 800bd88:	60b9      	str	r1, [r7, #8]
 800bd8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800bd90:	231f      	movs	r3, #31
 800bd92:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800bd94:	bf00      	nop
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	1e5a      	subs	r2, r3, #1
 800bd9a:	613a      	str	r2, [r7, #16]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d009      	beq.n	800bdb4 <HAL_CRCEx_Polynomial_Set+0x34>
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	f003 031f 	and.w	r3, r3, #31
 800bda6:	68ba      	ldr	r2, [r7, #8]
 800bda8:	fa22 f303 	lsr.w	r3, r2, r3
 800bdac:	f003 0301 	and.w	r3, r3, #1
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d0f0      	beq.n	800bd96 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	2b18      	cmp	r3, #24
 800bdb8:	d846      	bhi.n	800be48 <HAL_CRCEx_Polynomial_Set+0xc8>
 800bdba:	a201      	add	r2, pc, #4	; (adr r2, 800bdc0 <HAL_CRCEx_Polynomial_Set+0x40>)
 800bdbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc0:	0800be4f 	.word	0x0800be4f
 800bdc4:	0800be49 	.word	0x0800be49
 800bdc8:	0800be49 	.word	0x0800be49
 800bdcc:	0800be49 	.word	0x0800be49
 800bdd0:	0800be49 	.word	0x0800be49
 800bdd4:	0800be49 	.word	0x0800be49
 800bdd8:	0800be49 	.word	0x0800be49
 800bddc:	0800be49 	.word	0x0800be49
 800bde0:	0800be3d 	.word	0x0800be3d
 800bde4:	0800be49 	.word	0x0800be49
 800bde8:	0800be49 	.word	0x0800be49
 800bdec:	0800be49 	.word	0x0800be49
 800bdf0:	0800be49 	.word	0x0800be49
 800bdf4:	0800be49 	.word	0x0800be49
 800bdf8:	0800be49 	.word	0x0800be49
 800bdfc:	0800be49 	.word	0x0800be49
 800be00:	0800be31 	.word	0x0800be31
 800be04:	0800be49 	.word	0x0800be49
 800be08:	0800be49 	.word	0x0800be49
 800be0c:	0800be49 	.word	0x0800be49
 800be10:	0800be49 	.word	0x0800be49
 800be14:	0800be49 	.word	0x0800be49
 800be18:	0800be49 	.word	0x0800be49
 800be1c:	0800be49 	.word	0x0800be49
 800be20:	0800be25 	.word	0x0800be25
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	2b06      	cmp	r3, #6
 800be28:	d913      	bls.n	800be52 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800be2a:	2301      	movs	r3, #1
 800be2c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800be2e:	e010      	b.n	800be52 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	2b07      	cmp	r3, #7
 800be34:	d90f      	bls.n	800be56 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800be36:	2301      	movs	r3, #1
 800be38:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800be3a:	e00c      	b.n	800be56 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	2b0f      	cmp	r3, #15
 800be40:	d90b      	bls.n	800be5a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800be42:	2301      	movs	r3, #1
 800be44:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800be46:	e008      	b.n	800be5a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800be48:	2301      	movs	r3, #1
 800be4a:	75fb      	strb	r3, [r7, #23]
      break;
 800be4c:	e006      	b.n	800be5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800be4e:	bf00      	nop
 800be50:	e004      	b.n	800be5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800be52:	bf00      	nop
 800be54:	e002      	b.n	800be5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800be56:	bf00      	nop
 800be58:	e000      	b.n	800be5c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800be5a:	bf00      	nop
  }
  if (status == HAL_OK)
 800be5c:	7dfb      	ldrb	r3, [r7, #23]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d10d      	bne.n	800be7e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	68ba      	ldr	r2, [r7, #8]
 800be68:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	689b      	ldr	r3, [r3, #8]
 800be70:	f023 0118 	bic.w	r1, r3, #24
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	687a      	ldr	r2, [r7, #4]
 800be7a:	430a      	orrs	r2, r1
 800be7c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800be7e:	7dfb      	ldrb	r3, [r7, #23]
}
 800be80:	4618      	mov	r0, r3
 800be82:	371c      	adds	r7, #28
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr

0800be8c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b086      	sub	sp, #24
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800be94:	f7ff fc6a 	bl	800b76c <HAL_GetTick>
 800be98:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d101      	bne.n	800bea4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800bea0:	2301      	movs	r3, #1
 800bea2:	e316      	b.n	800c4d2 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	4a66      	ldr	r2, [pc, #408]	; (800c044 <HAL_DMA_Init+0x1b8>)
 800beaa:	4293      	cmp	r3, r2
 800beac:	d04a      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	4a65      	ldr	r2, [pc, #404]	; (800c048 <HAL_DMA_Init+0x1bc>)
 800beb4:	4293      	cmp	r3, r2
 800beb6:	d045      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	4a63      	ldr	r2, [pc, #396]	; (800c04c <HAL_DMA_Init+0x1c0>)
 800bebe:	4293      	cmp	r3, r2
 800bec0:	d040      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	4a62      	ldr	r2, [pc, #392]	; (800c050 <HAL_DMA_Init+0x1c4>)
 800bec8:	4293      	cmp	r3, r2
 800beca:	d03b      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	4a60      	ldr	r2, [pc, #384]	; (800c054 <HAL_DMA_Init+0x1c8>)
 800bed2:	4293      	cmp	r3, r2
 800bed4:	d036      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	4a5f      	ldr	r2, [pc, #380]	; (800c058 <HAL_DMA_Init+0x1cc>)
 800bedc:	4293      	cmp	r3, r2
 800bede:	d031      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	4a5d      	ldr	r2, [pc, #372]	; (800c05c <HAL_DMA_Init+0x1d0>)
 800bee6:	4293      	cmp	r3, r2
 800bee8:	d02c      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4a5c      	ldr	r2, [pc, #368]	; (800c060 <HAL_DMA_Init+0x1d4>)
 800bef0:	4293      	cmp	r3, r2
 800bef2:	d027      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	4a5a      	ldr	r2, [pc, #360]	; (800c064 <HAL_DMA_Init+0x1d8>)
 800befa:	4293      	cmp	r3, r2
 800befc:	d022      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	4a59      	ldr	r2, [pc, #356]	; (800c068 <HAL_DMA_Init+0x1dc>)
 800bf04:	4293      	cmp	r3, r2
 800bf06:	d01d      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	4a57      	ldr	r2, [pc, #348]	; (800c06c <HAL_DMA_Init+0x1e0>)
 800bf0e:	4293      	cmp	r3, r2
 800bf10:	d018      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	4a56      	ldr	r2, [pc, #344]	; (800c070 <HAL_DMA_Init+0x1e4>)
 800bf18:	4293      	cmp	r3, r2
 800bf1a:	d013      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	4a54      	ldr	r2, [pc, #336]	; (800c074 <HAL_DMA_Init+0x1e8>)
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d00e      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	4a53      	ldr	r2, [pc, #332]	; (800c078 <HAL_DMA_Init+0x1ec>)
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d009      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4a51      	ldr	r2, [pc, #324]	; (800c07c <HAL_DMA_Init+0x1f0>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d004      	beq.n	800bf44 <HAL_DMA_Init+0xb8>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	4a50      	ldr	r2, [pc, #320]	; (800c080 <HAL_DMA_Init+0x1f4>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d101      	bne.n	800bf48 <HAL_DMA_Init+0xbc>
 800bf44:	2301      	movs	r3, #1
 800bf46:	e000      	b.n	800bf4a <HAL_DMA_Init+0xbe>
 800bf48:	2300      	movs	r3, #0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	f000 813b 	beq.w	800c1c6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	2202      	movs	r2, #2
 800bf54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	4a37      	ldr	r2, [pc, #220]	; (800c044 <HAL_DMA_Init+0x1b8>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d04a      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	4a36      	ldr	r2, [pc, #216]	; (800c048 <HAL_DMA_Init+0x1bc>)
 800bf70:	4293      	cmp	r3, r2
 800bf72:	d045      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	4a34      	ldr	r2, [pc, #208]	; (800c04c <HAL_DMA_Init+0x1c0>)
 800bf7a:	4293      	cmp	r3, r2
 800bf7c:	d040      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	4a33      	ldr	r2, [pc, #204]	; (800c050 <HAL_DMA_Init+0x1c4>)
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d03b      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	4a31      	ldr	r2, [pc, #196]	; (800c054 <HAL_DMA_Init+0x1c8>)
 800bf8e:	4293      	cmp	r3, r2
 800bf90:	d036      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4a30      	ldr	r2, [pc, #192]	; (800c058 <HAL_DMA_Init+0x1cc>)
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d031      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	4a2e      	ldr	r2, [pc, #184]	; (800c05c <HAL_DMA_Init+0x1d0>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d02c      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	4a2d      	ldr	r2, [pc, #180]	; (800c060 <HAL_DMA_Init+0x1d4>)
 800bfac:	4293      	cmp	r3, r2
 800bfae:	d027      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	4a2b      	ldr	r2, [pc, #172]	; (800c064 <HAL_DMA_Init+0x1d8>)
 800bfb6:	4293      	cmp	r3, r2
 800bfb8:	d022      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	4a2a      	ldr	r2, [pc, #168]	; (800c068 <HAL_DMA_Init+0x1dc>)
 800bfc0:	4293      	cmp	r3, r2
 800bfc2:	d01d      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	4a28      	ldr	r2, [pc, #160]	; (800c06c <HAL_DMA_Init+0x1e0>)
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d018      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	4a27      	ldr	r2, [pc, #156]	; (800c070 <HAL_DMA_Init+0x1e4>)
 800bfd4:	4293      	cmp	r3, r2
 800bfd6:	d013      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	4a25      	ldr	r2, [pc, #148]	; (800c074 <HAL_DMA_Init+0x1e8>)
 800bfde:	4293      	cmp	r3, r2
 800bfe0:	d00e      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	4a24      	ldr	r2, [pc, #144]	; (800c078 <HAL_DMA_Init+0x1ec>)
 800bfe8:	4293      	cmp	r3, r2
 800bfea:	d009      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	4a22      	ldr	r2, [pc, #136]	; (800c07c <HAL_DMA_Init+0x1f0>)
 800bff2:	4293      	cmp	r3, r2
 800bff4:	d004      	beq.n	800c000 <HAL_DMA_Init+0x174>
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	4a21      	ldr	r2, [pc, #132]	; (800c080 <HAL_DMA_Init+0x1f4>)
 800bffc:	4293      	cmp	r3, r2
 800bffe:	d108      	bne.n	800c012 <HAL_DMA_Init+0x186>
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	681a      	ldr	r2, [r3, #0]
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	f022 0201 	bic.w	r2, r2, #1
 800c00e:	601a      	str	r2, [r3, #0]
 800c010:	e007      	b.n	800c022 <HAL_DMA_Init+0x196>
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	f022 0201 	bic.w	r2, r2, #1
 800c020:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800c022:	e02f      	b.n	800c084 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800c024:	f7ff fba2 	bl	800b76c <HAL_GetTick>
 800c028:	4602      	mov	r2, r0
 800c02a:	693b      	ldr	r3, [r7, #16]
 800c02c:	1ad3      	subs	r3, r2, r3
 800c02e:	2b05      	cmp	r3, #5
 800c030:	d928      	bls.n	800c084 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	2220      	movs	r2, #32
 800c036:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	2203      	movs	r2, #3
 800c03c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 800c040:	2301      	movs	r3, #1
 800c042:	e246      	b.n	800c4d2 <HAL_DMA_Init+0x646>
 800c044:	40020010 	.word	0x40020010
 800c048:	40020028 	.word	0x40020028
 800c04c:	40020040 	.word	0x40020040
 800c050:	40020058 	.word	0x40020058
 800c054:	40020070 	.word	0x40020070
 800c058:	40020088 	.word	0x40020088
 800c05c:	400200a0 	.word	0x400200a0
 800c060:	400200b8 	.word	0x400200b8
 800c064:	40020410 	.word	0x40020410
 800c068:	40020428 	.word	0x40020428
 800c06c:	40020440 	.word	0x40020440
 800c070:	40020458 	.word	0x40020458
 800c074:	40020470 	.word	0x40020470
 800c078:	40020488 	.word	0x40020488
 800c07c:	400204a0 	.word	0x400204a0
 800c080:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	f003 0301 	and.w	r3, r3, #1
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d1c8      	bne.n	800c024 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800c09a:	697a      	ldr	r2, [r7, #20]
 800c09c:	4b83      	ldr	r3, [pc, #524]	; (800c2ac <HAL_DMA_Init+0x420>)
 800c09e:	4013      	ands	r3, r2
 800c0a0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800c0aa:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	691b      	ldr	r3, [r3, #16]
 800c0b0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c0b6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	699b      	ldr	r3, [r3, #24]
 800c0bc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c0c2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	6a1b      	ldr	r3, [r3, #32]
 800c0c8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800c0ca:	697a      	ldr	r2, [r7, #20]
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0d4:	2b04      	cmp	r3, #4
 800c0d6:	d107      	bne.n	800c0e8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	697a      	ldr	r2, [r7, #20]
 800c0e4:	4313      	orrs	r3, r2
 800c0e6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800c0e8:	4b71      	ldr	r3, [pc, #452]	; (800c2b0 <HAL_DMA_Init+0x424>)
 800c0ea:	681a      	ldr	r2, [r3, #0]
 800c0ec:	4b71      	ldr	r3, [pc, #452]	; (800c2b4 <HAL_DMA_Init+0x428>)
 800c0ee:	4013      	ands	r3, r2
 800c0f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0f4:	d328      	bcc.n	800c148 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	685b      	ldr	r3, [r3, #4]
 800c0fa:	2b28      	cmp	r3, #40	; 0x28
 800c0fc:	d903      	bls.n	800c106 <HAL_DMA_Init+0x27a>
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	685b      	ldr	r3, [r3, #4]
 800c102:	2b2e      	cmp	r3, #46	; 0x2e
 800c104:	d917      	bls.n	800c136 <HAL_DMA_Init+0x2aa>
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	685b      	ldr	r3, [r3, #4]
 800c10a:	2b3e      	cmp	r3, #62	; 0x3e
 800c10c:	d903      	bls.n	800c116 <HAL_DMA_Init+0x28a>
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	685b      	ldr	r3, [r3, #4]
 800c112:	2b42      	cmp	r3, #66	; 0x42
 800c114:	d90f      	bls.n	800c136 <HAL_DMA_Init+0x2aa>
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	685b      	ldr	r3, [r3, #4]
 800c11a:	2b46      	cmp	r3, #70	; 0x46
 800c11c:	d903      	bls.n	800c126 <HAL_DMA_Init+0x29a>
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	2b48      	cmp	r3, #72	; 0x48
 800c124:	d907      	bls.n	800c136 <HAL_DMA_Init+0x2aa>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	685b      	ldr	r3, [r3, #4]
 800c12a:	2b4e      	cmp	r3, #78	; 0x4e
 800c12c:	d905      	bls.n	800c13a <HAL_DMA_Init+0x2ae>
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	685b      	ldr	r3, [r3, #4]
 800c132:	2b52      	cmp	r3, #82	; 0x52
 800c134:	d801      	bhi.n	800c13a <HAL_DMA_Init+0x2ae>
 800c136:	2301      	movs	r3, #1
 800c138:	e000      	b.n	800c13c <HAL_DMA_Init+0x2b0>
 800c13a:	2300      	movs	r3, #0
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d003      	beq.n	800c148 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c146:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	697a      	ldr	r2, [r7, #20]
 800c14e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	695b      	ldr	r3, [r3, #20]
 800c156:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800c158:	697b      	ldr	r3, [r7, #20]
 800c15a:	f023 0307 	bic.w	r3, r3, #7
 800c15e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c164:	697a      	ldr	r2, [r7, #20]
 800c166:	4313      	orrs	r3, r2
 800c168:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c16e:	2b04      	cmp	r3, #4
 800c170:	d117      	bne.n	800c1a2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c176:	697a      	ldr	r2, [r7, #20]
 800c178:	4313      	orrs	r3, r2
 800c17a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c180:	2b00      	cmp	r3, #0
 800c182:	d00e      	beq.n	800c1a2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800c184:	6878      	ldr	r0, [r7, #4]
 800c186:	f002 fcf5 	bl	800eb74 <DMA_CheckFifoParam>
 800c18a:	4603      	mov	r3, r0
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d008      	beq.n	800c1a2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	2240      	movs	r2, #64	; 0x40
 800c194:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2201      	movs	r2, #1
 800c19a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e197      	b.n	800c4d2 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	697a      	ldr	r2, [r7, #20]
 800c1a8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c1aa:	6878      	ldr	r0, [r7, #4]
 800c1ac:	f002 fc30 	bl	800ea10 <DMA_CalcBaseAndBitshift>
 800c1b0:	4603      	mov	r3, r0
 800c1b2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1b8:	f003 031f 	and.w	r3, r3, #31
 800c1bc:	223f      	movs	r2, #63	; 0x3f
 800c1be:	409a      	lsls	r2, r3
 800c1c0:	68bb      	ldr	r3, [r7, #8]
 800c1c2:	609a      	str	r2, [r3, #8]
 800c1c4:	e0cd      	b.n	800c362 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	4a3b      	ldr	r2, [pc, #236]	; (800c2b8 <HAL_DMA_Init+0x42c>)
 800c1cc:	4293      	cmp	r3, r2
 800c1ce:	d022      	beq.n	800c216 <HAL_DMA_Init+0x38a>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	4a39      	ldr	r2, [pc, #228]	; (800c2bc <HAL_DMA_Init+0x430>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	d01d      	beq.n	800c216 <HAL_DMA_Init+0x38a>
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	4a38      	ldr	r2, [pc, #224]	; (800c2c0 <HAL_DMA_Init+0x434>)
 800c1e0:	4293      	cmp	r3, r2
 800c1e2:	d018      	beq.n	800c216 <HAL_DMA_Init+0x38a>
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	4a36      	ldr	r2, [pc, #216]	; (800c2c4 <HAL_DMA_Init+0x438>)
 800c1ea:	4293      	cmp	r3, r2
 800c1ec:	d013      	beq.n	800c216 <HAL_DMA_Init+0x38a>
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	4a35      	ldr	r2, [pc, #212]	; (800c2c8 <HAL_DMA_Init+0x43c>)
 800c1f4:	4293      	cmp	r3, r2
 800c1f6:	d00e      	beq.n	800c216 <HAL_DMA_Init+0x38a>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	4a33      	ldr	r2, [pc, #204]	; (800c2cc <HAL_DMA_Init+0x440>)
 800c1fe:	4293      	cmp	r3, r2
 800c200:	d009      	beq.n	800c216 <HAL_DMA_Init+0x38a>
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	4a32      	ldr	r2, [pc, #200]	; (800c2d0 <HAL_DMA_Init+0x444>)
 800c208:	4293      	cmp	r3, r2
 800c20a:	d004      	beq.n	800c216 <HAL_DMA_Init+0x38a>
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4a30      	ldr	r2, [pc, #192]	; (800c2d4 <HAL_DMA_Init+0x448>)
 800c212:	4293      	cmp	r3, r2
 800c214:	d101      	bne.n	800c21a <HAL_DMA_Init+0x38e>
 800c216:	2301      	movs	r3, #1
 800c218:	e000      	b.n	800c21c <HAL_DMA_Init+0x390>
 800c21a:	2300      	movs	r3, #0
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	f000 8097 	beq.w	800c350 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	4a24      	ldr	r2, [pc, #144]	; (800c2b8 <HAL_DMA_Init+0x42c>)
 800c228:	4293      	cmp	r3, r2
 800c22a:	d021      	beq.n	800c270 <HAL_DMA_Init+0x3e4>
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a22      	ldr	r2, [pc, #136]	; (800c2bc <HAL_DMA_Init+0x430>)
 800c232:	4293      	cmp	r3, r2
 800c234:	d01c      	beq.n	800c270 <HAL_DMA_Init+0x3e4>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	4a21      	ldr	r2, [pc, #132]	; (800c2c0 <HAL_DMA_Init+0x434>)
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d017      	beq.n	800c270 <HAL_DMA_Init+0x3e4>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4a1f      	ldr	r2, [pc, #124]	; (800c2c4 <HAL_DMA_Init+0x438>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d012      	beq.n	800c270 <HAL_DMA_Init+0x3e4>
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	4a1e      	ldr	r2, [pc, #120]	; (800c2c8 <HAL_DMA_Init+0x43c>)
 800c250:	4293      	cmp	r3, r2
 800c252:	d00d      	beq.n	800c270 <HAL_DMA_Init+0x3e4>
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	4a1c      	ldr	r2, [pc, #112]	; (800c2cc <HAL_DMA_Init+0x440>)
 800c25a:	4293      	cmp	r3, r2
 800c25c:	d008      	beq.n	800c270 <HAL_DMA_Init+0x3e4>
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	4a1b      	ldr	r2, [pc, #108]	; (800c2d0 <HAL_DMA_Init+0x444>)
 800c264:	4293      	cmp	r3, r2
 800c266:	d003      	beq.n	800c270 <HAL_DMA_Init+0x3e4>
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	4a19      	ldr	r2, [pc, #100]	; (800c2d4 <HAL_DMA_Init+0x448>)
 800c26e:	4293      	cmp	r3, r2
 800c270:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2202      	movs	r2, #2
 800c276:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2200      	movs	r2, #0
 800c27e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	681b      	ldr	r3, [r3, #0]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800c28a:	697a      	ldr	r2, [r7, #20]
 800c28c:	4b12      	ldr	r3, [pc, #72]	; (800c2d8 <HAL_DMA_Init+0x44c>)
 800c28e:	4013      	ands	r3, r2
 800c290:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	689b      	ldr	r3, [r3, #8]
 800c296:	2b40      	cmp	r3, #64	; 0x40
 800c298:	d020      	beq.n	800c2dc <HAL_DMA_Init+0x450>
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	689b      	ldr	r3, [r3, #8]
 800c29e:	2b80      	cmp	r3, #128	; 0x80
 800c2a0:	d102      	bne.n	800c2a8 <HAL_DMA_Init+0x41c>
 800c2a2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800c2a6:	e01a      	b.n	800c2de <HAL_DMA_Init+0x452>
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	e018      	b.n	800c2de <HAL_DMA_Init+0x452>
 800c2ac:	fe10803f 	.word	0xfe10803f
 800c2b0:	5c001000 	.word	0x5c001000
 800c2b4:	ffff0000 	.word	0xffff0000
 800c2b8:	58025408 	.word	0x58025408
 800c2bc:	5802541c 	.word	0x5802541c
 800c2c0:	58025430 	.word	0x58025430
 800c2c4:	58025444 	.word	0x58025444
 800c2c8:	58025458 	.word	0x58025458
 800c2cc:	5802546c 	.word	0x5802546c
 800c2d0:	58025480 	.word	0x58025480
 800c2d4:	58025494 	.word	0x58025494
 800c2d8:	fffe000f 	.word	0xfffe000f
 800c2dc:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800c2de:	687a      	ldr	r2, [r7, #4]
 800c2e0:	68d2      	ldr	r2, [r2, #12]
 800c2e2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c2e4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	691b      	ldr	r3, [r3, #16]
 800c2ea:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800c2ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	695b      	ldr	r3, [r3, #20]
 800c2f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800c2f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	699b      	ldr	r3, [r3, #24]
 800c2fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800c2fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	69db      	ldr	r3, [r3, #28]
 800c302:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800c304:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	6a1b      	ldr	r3, [r3, #32]
 800c30a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800c30c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800c30e:	697a      	ldr	r2, [r7, #20]
 800c310:	4313      	orrs	r3, r2
 800c312:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	697a      	ldr	r2, [r7, #20]
 800c31a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	461a      	mov	r2, r3
 800c322:	4b6e      	ldr	r3, [pc, #440]	; (800c4dc <HAL_DMA_Init+0x650>)
 800c324:	4413      	add	r3, r2
 800c326:	4a6e      	ldr	r2, [pc, #440]	; (800c4e0 <HAL_DMA_Init+0x654>)
 800c328:	fba2 2303 	umull	r2, r3, r2, r3
 800c32c:	091b      	lsrs	r3, r3, #4
 800c32e:	009a      	lsls	r2, r3, #2
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c334:	6878      	ldr	r0, [r7, #4]
 800c336:	f002 fb6b 	bl	800ea10 <DMA_CalcBaseAndBitshift>
 800c33a:	4603      	mov	r3, r0
 800c33c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c342:	f003 031f 	and.w	r3, r3, #31
 800c346:	2201      	movs	r2, #1
 800c348:	409a      	lsls	r2, r3
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	605a      	str	r2, [r3, #4]
 800c34e:	e008      	b.n	800c362 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	2240      	movs	r2, #64	; 0x40
 800c354:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2203      	movs	r2, #3
 800c35a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 800c35e:	2301      	movs	r3, #1
 800c360:	e0b7      	b.n	800c4d2 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	4a5f      	ldr	r2, [pc, #380]	; (800c4e4 <HAL_DMA_Init+0x658>)
 800c368:	4293      	cmp	r3, r2
 800c36a:	d072      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	4a5d      	ldr	r2, [pc, #372]	; (800c4e8 <HAL_DMA_Init+0x65c>)
 800c372:	4293      	cmp	r3, r2
 800c374:	d06d      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	4a5c      	ldr	r2, [pc, #368]	; (800c4ec <HAL_DMA_Init+0x660>)
 800c37c:	4293      	cmp	r3, r2
 800c37e:	d068      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	4a5a      	ldr	r2, [pc, #360]	; (800c4f0 <HAL_DMA_Init+0x664>)
 800c386:	4293      	cmp	r3, r2
 800c388:	d063      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	4a59      	ldr	r2, [pc, #356]	; (800c4f4 <HAL_DMA_Init+0x668>)
 800c390:	4293      	cmp	r3, r2
 800c392:	d05e      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4a57      	ldr	r2, [pc, #348]	; (800c4f8 <HAL_DMA_Init+0x66c>)
 800c39a:	4293      	cmp	r3, r2
 800c39c:	d059      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	4a56      	ldr	r2, [pc, #344]	; (800c4fc <HAL_DMA_Init+0x670>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d054      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	4a54      	ldr	r2, [pc, #336]	; (800c500 <HAL_DMA_Init+0x674>)
 800c3ae:	4293      	cmp	r3, r2
 800c3b0:	d04f      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	4a53      	ldr	r2, [pc, #332]	; (800c504 <HAL_DMA_Init+0x678>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d04a      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	4a51      	ldr	r2, [pc, #324]	; (800c508 <HAL_DMA_Init+0x67c>)
 800c3c2:	4293      	cmp	r3, r2
 800c3c4:	d045      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	4a50      	ldr	r2, [pc, #320]	; (800c50c <HAL_DMA_Init+0x680>)
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d040      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	4a4e      	ldr	r2, [pc, #312]	; (800c510 <HAL_DMA_Init+0x684>)
 800c3d6:	4293      	cmp	r3, r2
 800c3d8:	d03b      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	4a4d      	ldr	r2, [pc, #308]	; (800c514 <HAL_DMA_Init+0x688>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d036      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	4a4b      	ldr	r2, [pc, #300]	; (800c518 <HAL_DMA_Init+0x68c>)
 800c3ea:	4293      	cmp	r3, r2
 800c3ec:	d031      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	4a4a      	ldr	r2, [pc, #296]	; (800c51c <HAL_DMA_Init+0x690>)
 800c3f4:	4293      	cmp	r3, r2
 800c3f6:	d02c      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	4a48      	ldr	r2, [pc, #288]	; (800c520 <HAL_DMA_Init+0x694>)
 800c3fe:	4293      	cmp	r3, r2
 800c400:	d027      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4a47      	ldr	r2, [pc, #284]	; (800c524 <HAL_DMA_Init+0x698>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d022      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	4a45      	ldr	r2, [pc, #276]	; (800c528 <HAL_DMA_Init+0x69c>)
 800c412:	4293      	cmp	r3, r2
 800c414:	d01d      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	4a44      	ldr	r2, [pc, #272]	; (800c52c <HAL_DMA_Init+0x6a0>)
 800c41c:	4293      	cmp	r3, r2
 800c41e:	d018      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	4a42      	ldr	r2, [pc, #264]	; (800c530 <HAL_DMA_Init+0x6a4>)
 800c426:	4293      	cmp	r3, r2
 800c428:	d013      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	4a41      	ldr	r2, [pc, #260]	; (800c534 <HAL_DMA_Init+0x6a8>)
 800c430:	4293      	cmp	r3, r2
 800c432:	d00e      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	4a3f      	ldr	r2, [pc, #252]	; (800c538 <HAL_DMA_Init+0x6ac>)
 800c43a:	4293      	cmp	r3, r2
 800c43c:	d009      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	4a3e      	ldr	r2, [pc, #248]	; (800c53c <HAL_DMA_Init+0x6b0>)
 800c444:	4293      	cmp	r3, r2
 800c446:	d004      	beq.n	800c452 <HAL_DMA_Init+0x5c6>
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4a3c      	ldr	r2, [pc, #240]	; (800c540 <HAL_DMA_Init+0x6b4>)
 800c44e:	4293      	cmp	r3, r2
 800c450:	d101      	bne.n	800c456 <HAL_DMA_Init+0x5ca>
 800c452:	2301      	movs	r3, #1
 800c454:	e000      	b.n	800c458 <HAL_DMA_Init+0x5cc>
 800c456:	2300      	movs	r3, #0
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d032      	beq.n	800c4c2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f002 fc05 	bl	800ec6c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	689b      	ldr	r3, [r3, #8]
 800c466:	2b80      	cmp	r3, #128	; 0x80
 800c468:	d102      	bne.n	800c470 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	2200      	movs	r2, #0
 800c46e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	685a      	ldr	r2, [r3, #4]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c478:	b2d2      	uxtb	r2, r2
 800c47a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c480:	687a      	ldr	r2, [r7, #4]
 800c482:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800c484:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	685b      	ldr	r3, [r3, #4]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d010      	beq.n	800c4b0 <HAL_DMA_Init+0x624>
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	685b      	ldr	r3, [r3, #4]
 800c492:	2b08      	cmp	r3, #8
 800c494:	d80c      	bhi.n	800c4b0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c496:	6878      	ldr	r0, [r7, #4]
 800c498:	f002 fc82 	bl	800eda0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c4a0:	2200      	movs	r2, #0
 800c4a2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800c4ac:	605a      	str	r2, [r3, #4]
 800c4ae:	e008      	b.n	800c4c2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	2200      	movs	r2, #0
 800c4ba:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	2200      	movs	r2, #0
 800c4c0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800c4d0:	2300      	movs	r3, #0
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	3718      	adds	r7, #24
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	bd80      	pop	{r7, pc}
 800c4da:	bf00      	nop
 800c4dc:	a7fdabf8 	.word	0xa7fdabf8
 800c4e0:	cccccccd 	.word	0xcccccccd
 800c4e4:	40020010 	.word	0x40020010
 800c4e8:	40020028 	.word	0x40020028
 800c4ec:	40020040 	.word	0x40020040
 800c4f0:	40020058 	.word	0x40020058
 800c4f4:	40020070 	.word	0x40020070
 800c4f8:	40020088 	.word	0x40020088
 800c4fc:	400200a0 	.word	0x400200a0
 800c500:	400200b8 	.word	0x400200b8
 800c504:	40020410 	.word	0x40020410
 800c508:	40020428 	.word	0x40020428
 800c50c:	40020440 	.word	0x40020440
 800c510:	40020458 	.word	0x40020458
 800c514:	40020470 	.word	0x40020470
 800c518:	40020488 	.word	0x40020488
 800c51c:	400204a0 	.word	0x400204a0
 800c520:	400204b8 	.word	0x400204b8
 800c524:	58025408 	.word	0x58025408
 800c528:	5802541c 	.word	0x5802541c
 800c52c:	58025430 	.word	0x58025430
 800c530:	58025444 	.word	0x58025444
 800c534:	58025458 	.word	0x58025458
 800c538:	5802546c 	.word	0x5802546c
 800c53c:	58025480 	.word	0x58025480
 800c540:	58025494 	.word	0x58025494

0800c544 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b084      	sub	sp, #16
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d101      	bne.n	800c556 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800c552:	2301      	movs	r3, #1
 800c554:	e1a8      	b.n	800c8a8 <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	4a82      	ldr	r2, [pc, #520]	; (800c764 <HAL_DMA_DeInit+0x220>)
 800c55c:	4293      	cmp	r3, r2
 800c55e:	d04a      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	4a80      	ldr	r2, [pc, #512]	; (800c768 <HAL_DMA_DeInit+0x224>)
 800c566:	4293      	cmp	r3, r2
 800c568:	d045      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	4a7f      	ldr	r2, [pc, #508]	; (800c76c <HAL_DMA_DeInit+0x228>)
 800c570:	4293      	cmp	r3, r2
 800c572:	d040      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	4a7d      	ldr	r2, [pc, #500]	; (800c770 <HAL_DMA_DeInit+0x22c>)
 800c57a:	4293      	cmp	r3, r2
 800c57c:	d03b      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	4a7c      	ldr	r2, [pc, #496]	; (800c774 <HAL_DMA_DeInit+0x230>)
 800c584:	4293      	cmp	r3, r2
 800c586:	d036      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	4a7a      	ldr	r2, [pc, #488]	; (800c778 <HAL_DMA_DeInit+0x234>)
 800c58e:	4293      	cmp	r3, r2
 800c590:	d031      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	4a79      	ldr	r2, [pc, #484]	; (800c77c <HAL_DMA_DeInit+0x238>)
 800c598:	4293      	cmp	r3, r2
 800c59a:	d02c      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	4a77      	ldr	r2, [pc, #476]	; (800c780 <HAL_DMA_DeInit+0x23c>)
 800c5a2:	4293      	cmp	r3, r2
 800c5a4:	d027      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	4a76      	ldr	r2, [pc, #472]	; (800c784 <HAL_DMA_DeInit+0x240>)
 800c5ac:	4293      	cmp	r3, r2
 800c5ae:	d022      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	4a74      	ldr	r2, [pc, #464]	; (800c788 <HAL_DMA_DeInit+0x244>)
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d01d      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	4a73      	ldr	r2, [pc, #460]	; (800c78c <HAL_DMA_DeInit+0x248>)
 800c5c0:	4293      	cmp	r3, r2
 800c5c2:	d018      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	4a71      	ldr	r2, [pc, #452]	; (800c790 <HAL_DMA_DeInit+0x24c>)
 800c5ca:	4293      	cmp	r3, r2
 800c5cc:	d013      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	4a70      	ldr	r2, [pc, #448]	; (800c794 <HAL_DMA_DeInit+0x250>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d00e      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	4a6e      	ldr	r2, [pc, #440]	; (800c798 <HAL_DMA_DeInit+0x254>)
 800c5de:	4293      	cmp	r3, r2
 800c5e0:	d009      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	4a6d      	ldr	r2, [pc, #436]	; (800c79c <HAL_DMA_DeInit+0x258>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d004      	beq.n	800c5f6 <HAL_DMA_DeInit+0xb2>
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	4a6b      	ldr	r2, [pc, #428]	; (800c7a0 <HAL_DMA_DeInit+0x25c>)
 800c5f2:	4293      	cmp	r3, r2
 800c5f4:	d108      	bne.n	800c608 <HAL_DMA_DeInit+0xc4>
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	681a      	ldr	r2, [r3, #0]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f022 0201 	bic.w	r2, r2, #1
 800c604:	601a      	str	r2, [r3, #0]
 800c606:	e007      	b.n	800c618 <HAL_DMA_DeInit+0xd4>
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	681a      	ldr	r2, [r3, #0]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	f022 0201 	bic.w	r2, r2, #1
 800c616:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	4a51      	ldr	r2, [pc, #324]	; (800c764 <HAL_DMA_DeInit+0x220>)
 800c61e:	4293      	cmp	r3, r2
 800c620:	d04a      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	4a50      	ldr	r2, [pc, #320]	; (800c768 <HAL_DMA_DeInit+0x224>)
 800c628:	4293      	cmp	r3, r2
 800c62a:	d045      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	4a4e      	ldr	r2, [pc, #312]	; (800c76c <HAL_DMA_DeInit+0x228>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d040      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	4a4d      	ldr	r2, [pc, #308]	; (800c770 <HAL_DMA_DeInit+0x22c>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d03b      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	4a4b      	ldr	r2, [pc, #300]	; (800c774 <HAL_DMA_DeInit+0x230>)
 800c646:	4293      	cmp	r3, r2
 800c648:	d036      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	4a4a      	ldr	r2, [pc, #296]	; (800c778 <HAL_DMA_DeInit+0x234>)
 800c650:	4293      	cmp	r3, r2
 800c652:	d031      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	4a48      	ldr	r2, [pc, #288]	; (800c77c <HAL_DMA_DeInit+0x238>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d02c      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	4a47      	ldr	r2, [pc, #284]	; (800c780 <HAL_DMA_DeInit+0x23c>)
 800c664:	4293      	cmp	r3, r2
 800c666:	d027      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	4a45      	ldr	r2, [pc, #276]	; (800c784 <HAL_DMA_DeInit+0x240>)
 800c66e:	4293      	cmp	r3, r2
 800c670:	d022      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	4a44      	ldr	r2, [pc, #272]	; (800c788 <HAL_DMA_DeInit+0x244>)
 800c678:	4293      	cmp	r3, r2
 800c67a:	d01d      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	4a42      	ldr	r2, [pc, #264]	; (800c78c <HAL_DMA_DeInit+0x248>)
 800c682:	4293      	cmp	r3, r2
 800c684:	d018      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	4a41      	ldr	r2, [pc, #260]	; (800c790 <HAL_DMA_DeInit+0x24c>)
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d013      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	4a3f      	ldr	r2, [pc, #252]	; (800c794 <HAL_DMA_DeInit+0x250>)
 800c696:	4293      	cmp	r3, r2
 800c698:	d00e      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	4a3e      	ldr	r2, [pc, #248]	; (800c798 <HAL_DMA_DeInit+0x254>)
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d009      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	4a3c      	ldr	r2, [pc, #240]	; (800c79c <HAL_DMA_DeInit+0x258>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d004      	beq.n	800c6b8 <HAL_DMA_DeInit+0x174>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	4a3b      	ldr	r2, [pc, #236]	; (800c7a0 <HAL_DMA_DeInit+0x25c>)
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	d101      	bne.n	800c6bc <HAL_DMA_DeInit+0x178>
 800c6b8:	2301      	movs	r3, #1
 800c6ba:	e000      	b.n	800c6be <HAL_DMA_DeInit+0x17a>
 800c6bc:	2300      	movs	r3, #0
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d025      	beq.n	800c70e <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	2200      	movs	r2, #0
 800c6e0:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	2221      	movs	r2, #33	; 0x21
 800c6f0:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c6f2:	6878      	ldr	r0, [r7, #4]
 800c6f4:	f002 f98c 	bl	800ea10 <DMA_CalcBaseAndBitshift>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c700:	f003 031f 	and.w	r3, r3, #31
 800c704:	223f      	movs	r2, #63	; 0x3f
 800c706:	409a      	lsls	r2, r3
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	609a      	str	r2, [r3, #8]
 800c70c:	e081      	b.n	800c812 <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	4a24      	ldr	r2, [pc, #144]	; (800c7a4 <HAL_DMA_DeInit+0x260>)
 800c714:	4293      	cmp	r3, r2
 800c716:	d022      	beq.n	800c75e <HAL_DMA_DeInit+0x21a>
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	4a22      	ldr	r2, [pc, #136]	; (800c7a8 <HAL_DMA_DeInit+0x264>)
 800c71e:	4293      	cmp	r3, r2
 800c720:	d01d      	beq.n	800c75e <HAL_DMA_DeInit+0x21a>
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	4a21      	ldr	r2, [pc, #132]	; (800c7ac <HAL_DMA_DeInit+0x268>)
 800c728:	4293      	cmp	r3, r2
 800c72a:	d018      	beq.n	800c75e <HAL_DMA_DeInit+0x21a>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	4a1f      	ldr	r2, [pc, #124]	; (800c7b0 <HAL_DMA_DeInit+0x26c>)
 800c732:	4293      	cmp	r3, r2
 800c734:	d013      	beq.n	800c75e <HAL_DMA_DeInit+0x21a>
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	4a1e      	ldr	r2, [pc, #120]	; (800c7b4 <HAL_DMA_DeInit+0x270>)
 800c73c:	4293      	cmp	r3, r2
 800c73e:	d00e      	beq.n	800c75e <HAL_DMA_DeInit+0x21a>
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	4a1c      	ldr	r2, [pc, #112]	; (800c7b8 <HAL_DMA_DeInit+0x274>)
 800c746:	4293      	cmp	r3, r2
 800c748:	d009      	beq.n	800c75e <HAL_DMA_DeInit+0x21a>
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	4a1b      	ldr	r2, [pc, #108]	; (800c7bc <HAL_DMA_DeInit+0x278>)
 800c750:	4293      	cmp	r3, r2
 800c752:	d004      	beq.n	800c75e <HAL_DMA_DeInit+0x21a>
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	4a19      	ldr	r2, [pc, #100]	; (800c7c0 <HAL_DMA_DeInit+0x27c>)
 800c75a:	4293      	cmp	r3, r2
 800c75c:	d132      	bne.n	800c7c4 <HAL_DMA_DeInit+0x280>
 800c75e:	2301      	movs	r3, #1
 800c760:	e031      	b.n	800c7c6 <HAL_DMA_DeInit+0x282>
 800c762:	bf00      	nop
 800c764:	40020010 	.word	0x40020010
 800c768:	40020028 	.word	0x40020028
 800c76c:	40020040 	.word	0x40020040
 800c770:	40020058 	.word	0x40020058
 800c774:	40020070 	.word	0x40020070
 800c778:	40020088 	.word	0x40020088
 800c77c:	400200a0 	.word	0x400200a0
 800c780:	400200b8 	.word	0x400200b8
 800c784:	40020410 	.word	0x40020410
 800c788:	40020428 	.word	0x40020428
 800c78c:	40020440 	.word	0x40020440
 800c790:	40020458 	.word	0x40020458
 800c794:	40020470 	.word	0x40020470
 800c798:	40020488 	.word	0x40020488
 800c79c:	400204a0 	.word	0x400204a0
 800c7a0:	400204b8 	.word	0x400204b8
 800c7a4:	58025408 	.word	0x58025408
 800c7a8:	5802541c 	.word	0x5802541c
 800c7ac:	58025430 	.word	0x58025430
 800c7b0:	58025444 	.word	0x58025444
 800c7b4:	58025458 	.word	0x58025458
 800c7b8:	5802546c 	.word	0x5802546c
 800c7bc:	58025480 	.word	0x58025480
 800c7c0:	58025494 	.word	0x58025494
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d021      	beq.n	800c80e <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	2200      	movs	r2, #0
 800c7e0:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f002 f90c 	bl	800ea10 <DMA_CalcBaseAndBitshift>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c800:	f003 031f 	and.w	r3, r3, #31
 800c804:	2201      	movs	r2, #1
 800c806:	409a      	lsls	r2, r3
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	605a      	str	r2, [r3, #4]
 800c80c:	e001      	b.n	800c812 <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 800c80e:	2301      	movs	r3, #1
 800c810:	e04a      	b.n	800c8a8 <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800c812:	6878      	ldr	r0, [r7, #4]
 800c814:	f002 fa2a 	bl	800ec6c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d008      	beq.n	800c832 <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c824:	2200      	movs	r2, #0
 800c826:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c82c:	687a      	ldr	r2, [r7, #4]
 800c82e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800c830:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	685b      	ldr	r3, [r3, #4]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d00f      	beq.n	800c85a <HAL_DMA_DeInit+0x316>
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	2b08      	cmp	r3, #8
 800c840:	d80b      	bhi.n	800c85a <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	f002 faac 	bl	800eda0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c84c:	2200      	movs	r2, #0
 800c84e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c854:	687a      	ldr	r2, [r7, #4]
 800c856:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800c858:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	2200      	movs	r2, #0
 800c85e:	66da      	str	r2, [r3, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	2200      	movs	r2, #0
 800c864:	671a      	str	r2, [r3, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2200      	movs	r2, #0
 800c86a:	675a      	str	r2, [r3, #116]	; 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	2200      	movs	r2, #0
 800c870:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	2200      	movs	r2, #0
 800c876:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback     = NULL;
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2200      	movs	r2, #0
 800c87c:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	2200      	movs	r2, #0
 800c882:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback      = NULL;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	2200      	movs	r2, #0
 800c888:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback      = NULL;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	2200      	movs	r2, #0
 800c88e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2200      	movs	r2, #0
 800c894:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	2200      	movs	r2, #0
 800c89a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	2200      	movs	r2, #0
 800c8a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800c8a6:	2300      	movs	r3, #0
}
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	3710      	adds	r7, #16
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	bd80      	pop	{r7, pc}

0800c8b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c8b0:	b580      	push	{r7, lr}
 800c8b2:	b086      	sub	sp, #24
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	60f8      	str	r0, [r7, #12]
 800c8b8:	60b9      	str	r1, [r7, #8]
 800c8ba:	607a      	str	r2, [r7, #4]
 800c8bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d101      	bne.n	800c8cc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	e226      	b.n	800cd1a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c8d2:	2b01      	cmp	r3, #1
 800c8d4:	d101      	bne.n	800c8da <HAL_DMA_Start_IT+0x2a>
 800c8d6:	2302      	movs	r3, #2
 800c8d8:	e21f      	b.n	800cd1a <HAL_DMA_Start_IT+0x46a>
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	2201      	movs	r2, #1
 800c8de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	2b01      	cmp	r3, #1
 800c8ec:	f040 820a 	bne.w	800cd04 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	2202      	movs	r2, #2
 800c8f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2200      	movs	r2, #0
 800c8fc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	4a68      	ldr	r2, [pc, #416]	; (800caa4 <HAL_DMA_Start_IT+0x1f4>)
 800c904:	4293      	cmp	r3, r2
 800c906:	d04a      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	4a66      	ldr	r2, [pc, #408]	; (800caa8 <HAL_DMA_Start_IT+0x1f8>)
 800c90e:	4293      	cmp	r3, r2
 800c910:	d045      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	4a65      	ldr	r2, [pc, #404]	; (800caac <HAL_DMA_Start_IT+0x1fc>)
 800c918:	4293      	cmp	r3, r2
 800c91a:	d040      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	4a63      	ldr	r2, [pc, #396]	; (800cab0 <HAL_DMA_Start_IT+0x200>)
 800c922:	4293      	cmp	r3, r2
 800c924:	d03b      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	4a62      	ldr	r2, [pc, #392]	; (800cab4 <HAL_DMA_Start_IT+0x204>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d036      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	4a60      	ldr	r2, [pc, #384]	; (800cab8 <HAL_DMA_Start_IT+0x208>)
 800c936:	4293      	cmp	r3, r2
 800c938:	d031      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	4a5f      	ldr	r2, [pc, #380]	; (800cabc <HAL_DMA_Start_IT+0x20c>)
 800c940:	4293      	cmp	r3, r2
 800c942:	d02c      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	4a5d      	ldr	r2, [pc, #372]	; (800cac0 <HAL_DMA_Start_IT+0x210>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d027      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	4a5c      	ldr	r2, [pc, #368]	; (800cac4 <HAL_DMA_Start_IT+0x214>)
 800c954:	4293      	cmp	r3, r2
 800c956:	d022      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	4a5a      	ldr	r2, [pc, #360]	; (800cac8 <HAL_DMA_Start_IT+0x218>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d01d      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	4a59      	ldr	r2, [pc, #356]	; (800cacc <HAL_DMA_Start_IT+0x21c>)
 800c968:	4293      	cmp	r3, r2
 800c96a:	d018      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	4a57      	ldr	r2, [pc, #348]	; (800cad0 <HAL_DMA_Start_IT+0x220>)
 800c972:	4293      	cmp	r3, r2
 800c974:	d013      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	4a56      	ldr	r2, [pc, #344]	; (800cad4 <HAL_DMA_Start_IT+0x224>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d00e      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	4a54      	ldr	r2, [pc, #336]	; (800cad8 <HAL_DMA_Start_IT+0x228>)
 800c986:	4293      	cmp	r3, r2
 800c988:	d009      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	4a53      	ldr	r2, [pc, #332]	; (800cadc <HAL_DMA_Start_IT+0x22c>)
 800c990:	4293      	cmp	r3, r2
 800c992:	d004      	beq.n	800c99e <HAL_DMA_Start_IT+0xee>
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	4a51      	ldr	r2, [pc, #324]	; (800cae0 <HAL_DMA_Start_IT+0x230>)
 800c99a:	4293      	cmp	r3, r2
 800c99c:	d108      	bne.n	800c9b0 <HAL_DMA_Start_IT+0x100>
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	681a      	ldr	r2, [r3, #0]
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f022 0201 	bic.w	r2, r2, #1
 800c9ac:	601a      	str	r2, [r3, #0]
 800c9ae:	e007      	b.n	800c9c0 <HAL_DMA_Start_IT+0x110>
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	681a      	ldr	r2, [r3, #0]
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	f022 0201 	bic.w	r2, r2, #1
 800c9be:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	687a      	ldr	r2, [r7, #4]
 800c9c4:	68b9      	ldr	r1, [r7, #8]
 800c9c6:	68f8      	ldr	r0, [r7, #12]
 800c9c8:	f001 fe76 	bl	800e6b8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	4a34      	ldr	r2, [pc, #208]	; (800caa4 <HAL_DMA_Start_IT+0x1f4>)
 800c9d2:	4293      	cmp	r3, r2
 800c9d4:	d04a      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	4a33      	ldr	r2, [pc, #204]	; (800caa8 <HAL_DMA_Start_IT+0x1f8>)
 800c9dc:	4293      	cmp	r3, r2
 800c9de:	d045      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	4a31      	ldr	r2, [pc, #196]	; (800caac <HAL_DMA_Start_IT+0x1fc>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d040      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	4a30      	ldr	r2, [pc, #192]	; (800cab0 <HAL_DMA_Start_IT+0x200>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d03b      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	4a2e      	ldr	r2, [pc, #184]	; (800cab4 <HAL_DMA_Start_IT+0x204>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d036      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	4a2d      	ldr	r2, [pc, #180]	; (800cab8 <HAL_DMA_Start_IT+0x208>)
 800ca04:	4293      	cmp	r3, r2
 800ca06:	d031      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	4a2b      	ldr	r2, [pc, #172]	; (800cabc <HAL_DMA_Start_IT+0x20c>)
 800ca0e:	4293      	cmp	r3, r2
 800ca10:	d02c      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	4a2a      	ldr	r2, [pc, #168]	; (800cac0 <HAL_DMA_Start_IT+0x210>)
 800ca18:	4293      	cmp	r3, r2
 800ca1a:	d027      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	4a28      	ldr	r2, [pc, #160]	; (800cac4 <HAL_DMA_Start_IT+0x214>)
 800ca22:	4293      	cmp	r3, r2
 800ca24:	d022      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	4a27      	ldr	r2, [pc, #156]	; (800cac8 <HAL_DMA_Start_IT+0x218>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d01d      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	4a25      	ldr	r2, [pc, #148]	; (800cacc <HAL_DMA_Start_IT+0x21c>)
 800ca36:	4293      	cmp	r3, r2
 800ca38:	d018      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	4a24      	ldr	r2, [pc, #144]	; (800cad0 <HAL_DMA_Start_IT+0x220>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d013      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	4a22      	ldr	r2, [pc, #136]	; (800cad4 <HAL_DMA_Start_IT+0x224>)
 800ca4a:	4293      	cmp	r3, r2
 800ca4c:	d00e      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	4a21      	ldr	r2, [pc, #132]	; (800cad8 <HAL_DMA_Start_IT+0x228>)
 800ca54:	4293      	cmp	r3, r2
 800ca56:	d009      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	4a1f      	ldr	r2, [pc, #124]	; (800cadc <HAL_DMA_Start_IT+0x22c>)
 800ca5e:	4293      	cmp	r3, r2
 800ca60:	d004      	beq.n	800ca6c <HAL_DMA_Start_IT+0x1bc>
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	4a1e      	ldr	r2, [pc, #120]	; (800cae0 <HAL_DMA_Start_IT+0x230>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d101      	bne.n	800ca70 <HAL_DMA_Start_IT+0x1c0>
 800ca6c:	2301      	movs	r3, #1
 800ca6e:	e000      	b.n	800ca72 <HAL_DMA_Start_IT+0x1c2>
 800ca70:	2300      	movs	r3, #0
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d036      	beq.n	800cae4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	f023 021e 	bic.w	r2, r3, #30
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	f042 0216 	orr.w	r2, r2, #22
 800ca88:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d03e      	beq.n	800cb10 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	681a      	ldr	r2, [r3, #0]
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f042 0208 	orr.w	r2, r2, #8
 800caa0:	601a      	str	r2, [r3, #0]
 800caa2:	e035      	b.n	800cb10 <HAL_DMA_Start_IT+0x260>
 800caa4:	40020010 	.word	0x40020010
 800caa8:	40020028 	.word	0x40020028
 800caac:	40020040 	.word	0x40020040
 800cab0:	40020058 	.word	0x40020058
 800cab4:	40020070 	.word	0x40020070
 800cab8:	40020088 	.word	0x40020088
 800cabc:	400200a0 	.word	0x400200a0
 800cac0:	400200b8 	.word	0x400200b8
 800cac4:	40020410 	.word	0x40020410
 800cac8:	40020428 	.word	0x40020428
 800cacc:	40020440 	.word	0x40020440
 800cad0:	40020458 	.word	0x40020458
 800cad4:	40020470 	.word	0x40020470
 800cad8:	40020488 	.word	0x40020488
 800cadc:	400204a0 	.word	0x400204a0
 800cae0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	f023 020e 	bic.w	r2, r3, #14
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f042 020a 	orr.w	r2, r2, #10
 800caf6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d007      	beq.n	800cb10 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	681a      	ldr	r2, [r3, #0]
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f042 0204 	orr.w	r2, r2, #4
 800cb0e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	4a83      	ldr	r2, [pc, #524]	; (800cd24 <HAL_DMA_Start_IT+0x474>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d072      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	4a82      	ldr	r2, [pc, #520]	; (800cd28 <HAL_DMA_Start_IT+0x478>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d06d      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	4a80      	ldr	r2, [pc, #512]	; (800cd2c <HAL_DMA_Start_IT+0x47c>)
 800cb2a:	4293      	cmp	r3, r2
 800cb2c:	d068      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	4a7f      	ldr	r2, [pc, #508]	; (800cd30 <HAL_DMA_Start_IT+0x480>)
 800cb34:	4293      	cmp	r3, r2
 800cb36:	d063      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	4a7d      	ldr	r2, [pc, #500]	; (800cd34 <HAL_DMA_Start_IT+0x484>)
 800cb3e:	4293      	cmp	r3, r2
 800cb40:	d05e      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	4a7c      	ldr	r2, [pc, #496]	; (800cd38 <HAL_DMA_Start_IT+0x488>)
 800cb48:	4293      	cmp	r3, r2
 800cb4a:	d059      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	4a7a      	ldr	r2, [pc, #488]	; (800cd3c <HAL_DMA_Start_IT+0x48c>)
 800cb52:	4293      	cmp	r3, r2
 800cb54:	d054      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	4a79      	ldr	r2, [pc, #484]	; (800cd40 <HAL_DMA_Start_IT+0x490>)
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	d04f      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	4a77      	ldr	r2, [pc, #476]	; (800cd44 <HAL_DMA_Start_IT+0x494>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	d04a      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	4a76      	ldr	r2, [pc, #472]	; (800cd48 <HAL_DMA_Start_IT+0x498>)
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d045      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	4a74      	ldr	r2, [pc, #464]	; (800cd4c <HAL_DMA_Start_IT+0x49c>)
 800cb7a:	4293      	cmp	r3, r2
 800cb7c:	d040      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	4a73      	ldr	r2, [pc, #460]	; (800cd50 <HAL_DMA_Start_IT+0x4a0>)
 800cb84:	4293      	cmp	r3, r2
 800cb86:	d03b      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	4a71      	ldr	r2, [pc, #452]	; (800cd54 <HAL_DMA_Start_IT+0x4a4>)
 800cb8e:	4293      	cmp	r3, r2
 800cb90:	d036      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	4a70      	ldr	r2, [pc, #448]	; (800cd58 <HAL_DMA_Start_IT+0x4a8>)
 800cb98:	4293      	cmp	r3, r2
 800cb9a:	d031      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	4a6e      	ldr	r2, [pc, #440]	; (800cd5c <HAL_DMA_Start_IT+0x4ac>)
 800cba2:	4293      	cmp	r3, r2
 800cba4:	d02c      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	4a6d      	ldr	r2, [pc, #436]	; (800cd60 <HAL_DMA_Start_IT+0x4b0>)
 800cbac:	4293      	cmp	r3, r2
 800cbae:	d027      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	4a6b      	ldr	r2, [pc, #428]	; (800cd64 <HAL_DMA_Start_IT+0x4b4>)
 800cbb6:	4293      	cmp	r3, r2
 800cbb8:	d022      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	4a6a      	ldr	r2, [pc, #424]	; (800cd68 <HAL_DMA_Start_IT+0x4b8>)
 800cbc0:	4293      	cmp	r3, r2
 800cbc2:	d01d      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	4a68      	ldr	r2, [pc, #416]	; (800cd6c <HAL_DMA_Start_IT+0x4bc>)
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d018      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	4a67      	ldr	r2, [pc, #412]	; (800cd70 <HAL_DMA_Start_IT+0x4c0>)
 800cbd4:	4293      	cmp	r3, r2
 800cbd6:	d013      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	4a65      	ldr	r2, [pc, #404]	; (800cd74 <HAL_DMA_Start_IT+0x4c4>)
 800cbde:	4293      	cmp	r3, r2
 800cbe0:	d00e      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	4a64      	ldr	r2, [pc, #400]	; (800cd78 <HAL_DMA_Start_IT+0x4c8>)
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d009      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	4a62      	ldr	r2, [pc, #392]	; (800cd7c <HAL_DMA_Start_IT+0x4cc>)
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d004      	beq.n	800cc00 <HAL_DMA_Start_IT+0x350>
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	4a61      	ldr	r2, [pc, #388]	; (800cd80 <HAL_DMA_Start_IT+0x4d0>)
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d101      	bne.n	800cc04 <HAL_DMA_Start_IT+0x354>
 800cc00:	2301      	movs	r3, #1
 800cc02:	e000      	b.n	800cc06 <HAL_DMA_Start_IT+0x356>
 800cc04:	2300      	movs	r3, #0
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d01a      	beq.n	800cc40 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d007      	beq.n	800cc28 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc1c:	681a      	ldr	r2, [r3, #0]
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800cc22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cc26:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d007      	beq.n	800cc40 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cc34:	681a      	ldr	r2, [r3, #0]
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cc3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cc3e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	4a37      	ldr	r2, [pc, #220]	; (800cd24 <HAL_DMA_Start_IT+0x474>)
 800cc46:	4293      	cmp	r3, r2
 800cc48:	d04a      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	4a36      	ldr	r2, [pc, #216]	; (800cd28 <HAL_DMA_Start_IT+0x478>)
 800cc50:	4293      	cmp	r3, r2
 800cc52:	d045      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	4a34      	ldr	r2, [pc, #208]	; (800cd2c <HAL_DMA_Start_IT+0x47c>)
 800cc5a:	4293      	cmp	r3, r2
 800cc5c:	d040      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	4a33      	ldr	r2, [pc, #204]	; (800cd30 <HAL_DMA_Start_IT+0x480>)
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d03b      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4a31      	ldr	r2, [pc, #196]	; (800cd34 <HAL_DMA_Start_IT+0x484>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d036      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	4a30      	ldr	r2, [pc, #192]	; (800cd38 <HAL_DMA_Start_IT+0x488>)
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d031      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	4a2e      	ldr	r2, [pc, #184]	; (800cd3c <HAL_DMA_Start_IT+0x48c>)
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d02c      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	4a2d      	ldr	r2, [pc, #180]	; (800cd40 <HAL_DMA_Start_IT+0x490>)
 800cc8c:	4293      	cmp	r3, r2
 800cc8e:	d027      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	4a2b      	ldr	r2, [pc, #172]	; (800cd44 <HAL_DMA_Start_IT+0x494>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d022      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	4a2a      	ldr	r2, [pc, #168]	; (800cd48 <HAL_DMA_Start_IT+0x498>)
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d01d      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	4a28      	ldr	r2, [pc, #160]	; (800cd4c <HAL_DMA_Start_IT+0x49c>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d018      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	4a27      	ldr	r2, [pc, #156]	; (800cd50 <HAL_DMA_Start_IT+0x4a0>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d013      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	4a25      	ldr	r2, [pc, #148]	; (800cd54 <HAL_DMA_Start_IT+0x4a4>)
 800ccbe:	4293      	cmp	r3, r2
 800ccc0:	d00e      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	4a24      	ldr	r2, [pc, #144]	; (800cd58 <HAL_DMA_Start_IT+0x4a8>)
 800ccc8:	4293      	cmp	r3, r2
 800ccca:	d009      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	4a22      	ldr	r2, [pc, #136]	; (800cd5c <HAL_DMA_Start_IT+0x4ac>)
 800ccd2:	4293      	cmp	r3, r2
 800ccd4:	d004      	beq.n	800cce0 <HAL_DMA_Start_IT+0x430>
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	4a21      	ldr	r2, [pc, #132]	; (800cd60 <HAL_DMA_Start_IT+0x4b0>)
 800ccdc:	4293      	cmp	r3, r2
 800ccde:	d108      	bne.n	800ccf2 <HAL_DMA_Start_IT+0x442>
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	681a      	ldr	r2, [r3, #0]
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f042 0201 	orr.w	r2, r2, #1
 800ccee:	601a      	str	r2, [r3, #0]
 800ccf0:	e012      	b.n	800cd18 <HAL_DMA_Start_IT+0x468>
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	681a      	ldr	r2, [r3, #0]
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	f042 0201 	orr.w	r2, r2, #1
 800cd00:	601a      	str	r2, [r3, #0]
 800cd02:	e009      	b.n	800cd18 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cd0a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 800cd14:	2301      	movs	r3, #1
 800cd16:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800cd18:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3718      	adds	r7, #24
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}
 800cd22:	bf00      	nop
 800cd24:	40020010 	.word	0x40020010
 800cd28:	40020028 	.word	0x40020028
 800cd2c:	40020040 	.word	0x40020040
 800cd30:	40020058 	.word	0x40020058
 800cd34:	40020070 	.word	0x40020070
 800cd38:	40020088 	.word	0x40020088
 800cd3c:	400200a0 	.word	0x400200a0
 800cd40:	400200b8 	.word	0x400200b8
 800cd44:	40020410 	.word	0x40020410
 800cd48:	40020428 	.word	0x40020428
 800cd4c:	40020440 	.word	0x40020440
 800cd50:	40020458 	.word	0x40020458
 800cd54:	40020470 	.word	0x40020470
 800cd58:	40020488 	.word	0x40020488
 800cd5c:	400204a0 	.word	0x400204a0
 800cd60:	400204b8 	.word	0x400204b8
 800cd64:	58025408 	.word	0x58025408
 800cd68:	5802541c 	.word	0x5802541c
 800cd6c:	58025430 	.word	0x58025430
 800cd70:	58025444 	.word	0x58025444
 800cd74:	58025458 	.word	0x58025458
 800cd78:	5802546c 	.word	0x5802546c
 800cd7c:	58025480 	.word	0x58025480
 800cd80:	58025494 	.word	0x58025494

0800cd84 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b086      	sub	sp, #24
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800cd8c:	f7fe fcee 	bl	800b76c <HAL_GetTick>
 800cd90:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d101      	bne.n	800cd9c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800cd98:	2301      	movs	r3, #1
 800cd9a:	e2dc      	b.n	800d356 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800cda2:	b2db      	uxtb	r3, r3
 800cda4:	2b02      	cmp	r3, #2
 800cda6:	d008      	beq.n	800cdba <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2280      	movs	r2, #128	; 0x80
 800cdac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	e2cd      	b.n	800d356 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	4a76      	ldr	r2, [pc, #472]	; (800cf98 <HAL_DMA_Abort+0x214>)
 800cdc0:	4293      	cmp	r3, r2
 800cdc2:	d04a      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	4a74      	ldr	r2, [pc, #464]	; (800cf9c <HAL_DMA_Abort+0x218>)
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	d045      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	4a73      	ldr	r2, [pc, #460]	; (800cfa0 <HAL_DMA_Abort+0x21c>)
 800cdd4:	4293      	cmp	r3, r2
 800cdd6:	d040      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	4a71      	ldr	r2, [pc, #452]	; (800cfa4 <HAL_DMA_Abort+0x220>)
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d03b      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	4a70      	ldr	r2, [pc, #448]	; (800cfa8 <HAL_DMA_Abort+0x224>)
 800cde8:	4293      	cmp	r3, r2
 800cdea:	d036      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	4a6e      	ldr	r2, [pc, #440]	; (800cfac <HAL_DMA_Abort+0x228>)
 800cdf2:	4293      	cmp	r3, r2
 800cdf4:	d031      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	4a6d      	ldr	r2, [pc, #436]	; (800cfb0 <HAL_DMA_Abort+0x22c>)
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d02c      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	4a6b      	ldr	r2, [pc, #428]	; (800cfb4 <HAL_DMA_Abort+0x230>)
 800ce06:	4293      	cmp	r3, r2
 800ce08:	d027      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	4a6a      	ldr	r2, [pc, #424]	; (800cfb8 <HAL_DMA_Abort+0x234>)
 800ce10:	4293      	cmp	r3, r2
 800ce12:	d022      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	4a68      	ldr	r2, [pc, #416]	; (800cfbc <HAL_DMA_Abort+0x238>)
 800ce1a:	4293      	cmp	r3, r2
 800ce1c:	d01d      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	4a67      	ldr	r2, [pc, #412]	; (800cfc0 <HAL_DMA_Abort+0x23c>)
 800ce24:	4293      	cmp	r3, r2
 800ce26:	d018      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	4a65      	ldr	r2, [pc, #404]	; (800cfc4 <HAL_DMA_Abort+0x240>)
 800ce2e:	4293      	cmp	r3, r2
 800ce30:	d013      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	4a64      	ldr	r2, [pc, #400]	; (800cfc8 <HAL_DMA_Abort+0x244>)
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d00e      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	4a62      	ldr	r2, [pc, #392]	; (800cfcc <HAL_DMA_Abort+0x248>)
 800ce42:	4293      	cmp	r3, r2
 800ce44:	d009      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	4a61      	ldr	r2, [pc, #388]	; (800cfd0 <HAL_DMA_Abort+0x24c>)
 800ce4c:	4293      	cmp	r3, r2
 800ce4e:	d004      	beq.n	800ce5a <HAL_DMA_Abort+0xd6>
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	4a5f      	ldr	r2, [pc, #380]	; (800cfd4 <HAL_DMA_Abort+0x250>)
 800ce56:	4293      	cmp	r3, r2
 800ce58:	d101      	bne.n	800ce5e <HAL_DMA_Abort+0xda>
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	e000      	b.n	800ce60 <HAL_DMA_Abort+0xdc>
 800ce5e:	2300      	movs	r3, #0
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d013      	beq.n	800ce8c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	681a      	ldr	r2, [r3, #0]
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	f022 021e 	bic.w	r2, r2, #30
 800ce72:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	695a      	ldr	r2, [r3, #20]
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ce82:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	617b      	str	r3, [r7, #20]
 800ce8a:	e00a      	b.n	800cea2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	681a      	ldr	r2, [r3, #0]
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	f022 020e 	bic.w	r2, r2, #14
 800ce9a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	4a3c      	ldr	r2, [pc, #240]	; (800cf98 <HAL_DMA_Abort+0x214>)
 800cea8:	4293      	cmp	r3, r2
 800ceaa:	d072      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	4a3a      	ldr	r2, [pc, #232]	; (800cf9c <HAL_DMA_Abort+0x218>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d06d      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	4a39      	ldr	r2, [pc, #228]	; (800cfa0 <HAL_DMA_Abort+0x21c>)
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d068      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a37      	ldr	r2, [pc, #220]	; (800cfa4 <HAL_DMA_Abort+0x220>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d063      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	4a36      	ldr	r2, [pc, #216]	; (800cfa8 <HAL_DMA_Abort+0x224>)
 800ced0:	4293      	cmp	r3, r2
 800ced2:	d05e      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	4a34      	ldr	r2, [pc, #208]	; (800cfac <HAL_DMA_Abort+0x228>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d059      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	4a33      	ldr	r2, [pc, #204]	; (800cfb0 <HAL_DMA_Abort+0x22c>)
 800cee4:	4293      	cmp	r3, r2
 800cee6:	d054      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	4a31      	ldr	r2, [pc, #196]	; (800cfb4 <HAL_DMA_Abort+0x230>)
 800ceee:	4293      	cmp	r3, r2
 800cef0:	d04f      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	4a30      	ldr	r2, [pc, #192]	; (800cfb8 <HAL_DMA_Abort+0x234>)
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d04a      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	4a2e      	ldr	r2, [pc, #184]	; (800cfbc <HAL_DMA_Abort+0x238>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d045      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	4a2d      	ldr	r2, [pc, #180]	; (800cfc0 <HAL_DMA_Abort+0x23c>)
 800cf0c:	4293      	cmp	r3, r2
 800cf0e:	d040      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	4a2b      	ldr	r2, [pc, #172]	; (800cfc4 <HAL_DMA_Abort+0x240>)
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d03b      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	4a2a      	ldr	r2, [pc, #168]	; (800cfc8 <HAL_DMA_Abort+0x244>)
 800cf20:	4293      	cmp	r3, r2
 800cf22:	d036      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	4a28      	ldr	r2, [pc, #160]	; (800cfcc <HAL_DMA_Abort+0x248>)
 800cf2a:	4293      	cmp	r3, r2
 800cf2c:	d031      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	4a27      	ldr	r2, [pc, #156]	; (800cfd0 <HAL_DMA_Abort+0x24c>)
 800cf34:	4293      	cmp	r3, r2
 800cf36:	d02c      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	4a25      	ldr	r2, [pc, #148]	; (800cfd4 <HAL_DMA_Abort+0x250>)
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	d027      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	4a24      	ldr	r2, [pc, #144]	; (800cfd8 <HAL_DMA_Abort+0x254>)
 800cf48:	4293      	cmp	r3, r2
 800cf4a:	d022      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	4a22      	ldr	r2, [pc, #136]	; (800cfdc <HAL_DMA_Abort+0x258>)
 800cf52:	4293      	cmp	r3, r2
 800cf54:	d01d      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	4a21      	ldr	r2, [pc, #132]	; (800cfe0 <HAL_DMA_Abort+0x25c>)
 800cf5c:	4293      	cmp	r3, r2
 800cf5e:	d018      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	4a1f      	ldr	r2, [pc, #124]	; (800cfe4 <HAL_DMA_Abort+0x260>)
 800cf66:	4293      	cmp	r3, r2
 800cf68:	d013      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	4a1e      	ldr	r2, [pc, #120]	; (800cfe8 <HAL_DMA_Abort+0x264>)
 800cf70:	4293      	cmp	r3, r2
 800cf72:	d00e      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	4a1c      	ldr	r2, [pc, #112]	; (800cfec <HAL_DMA_Abort+0x268>)
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	d009      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	4a1b      	ldr	r2, [pc, #108]	; (800cff0 <HAL_DMA_Abort+0x26c>)
 800cf84:	4293      	cmp	r3, r2
 800cf86:	d004      	beq.n	800cf92 <HAL_DMA_Abort+0x20e>
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	4a19      	ldr	r2, [pc, #100]	; (800cff4 <HAL_DMA_Abort+0x270>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d132      	bne.n	800cff8 <HAL_DMA_Abort+0x274>
 800cf92:	2301      	movs	r3, #1
 800cf94:	e031      	b.n	800cffa <HAL_DMA_Abort+0x276>
 800cf96:	bf00      	nop
 800cf98:	40020010 	.word	0x40020010
 800cf9c:	40020028 	.word	0x40020028
 800cfa0:	40020040 	.word	0x40020040
 800cfa4:	40020058 	.word	0x40020058
 800cfa8:	40020070 	.word	0x40020070
 800cfac:	40020088 	.word	0x40020088
 800cfb0:	400200a0 	.word	0x400200a0
 800cfb4:	400200b8 	.word	0x400200b8
 800cfb8:	40020410 	.word	0x40020410
 800cfbc:	40020428 	.word	0x40020428
 800cfc0:	40020440 	.word	0x40020440
 800cfc4:	40020458 	.word	0x40020458
 800cfc8:	40020470 	.word	0x40020470
 800cfcc:	40020488 	.word	0x40020488
 800cfd0:	400204a0 	.word	0x400204a0
 800cfd4:	400204b8 	.word	0x400204b8
 800cfd8:	58025408 	.word	0x58025408
 800cfdc:	5802541c 	.word	0x5802541c
 800cfe0:	58025430 	.word	0x58025430
 800cfe4:	58025444 	.word	0x58025444
 800cfe8:	58025458 	.word	0x58025458
 800cfec:	5802546c 	.word	0x5802546c
 800cff0:	58025480 	.word	0x58025480
 800cff4:	58025494 	.word	0x58025494
 800cff8:	2300      	movs	r3, #0
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d007      	beq.n	800d00e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d002:	681a      	ldr	r2, [r3, #0]
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d008:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d00c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	4a6d      	ldr	r2, [pc, #436]	; (800d1c8 <HAL_DMA_Abort+0x444>)
 800d014:	4293      	cmp	r3, r2
 800d016:	d04a      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	681b      	ldr	r3, [r3, #0]
 800d01c:	4a6b      	ldr	r2, [pc, #428]	; (800d1cc <HAL_DMA_Abort+0x448>)
 800d01e:	4293      	cmp	r3, r2
 800d020:	d045      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	4a6a      	ldr	r2, [pc, #424]	; (800d1d0 <HAL_DMA_Abort+0x44c>)
 800d028:	4293      	cmp	r3, r2
 800d02a:	d040      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	4a68      	ldr	r2, [pc, #416]	; (800d1d4 <HAL_DMA_Abort+0x450>)
 800d032:	4293      	cmp	r3, r2
 800d034:	d03b      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	4a67      	ldr	r2, [pc, #412]	; (800d1d8 <HAL_DMA_Abort+0x454>)
 800d03c:	4293      	cmp	r3, r2
 800d03e:	d036      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	4a65      	ldr	r2, [pc, #404]	; (800d1dc <HAL_DMA_Abort+0x458>)
 800d046:	4293      	cmp	r3, r2
 800d048:	d031      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	4a64      	ldr	r2, [pc, #400]	; (800d1e0 <HAL_DMA_Abort+0x45c>)
 800d050:	4293      	cmp	r3, r2
 800d052:	d02c      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	4a62      	ldr	r2, [pc, #392]	; (800d1e4 <HAL_DMA_Abort+0x460>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d027      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	4a61      	ldr	r2, [pc, #388]	; (800d1e8 <HAL_DMA_Abort+0x464>)
 800d064:	4293      	cmp	r3, r2
 800d066:	d022      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	4a5f      	ldr	r2, [pc, #380]	; (800d1ec <HAL_DMA_Abort+0x468>)
 800d06e:	4293      	cmp	r3, r2
 800d070:	d01d      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	4a5e      	ldr	r2, [pc, #376]	; (800d1f0 <HAL_DMA_Abort+0x46c>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d018      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	4a5c      	ldr	r2, [pc, #368]	; (800d1f4 <HAL_DMA_Abort+0x470>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d013      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	4a5b      	ldr	r2, [pc, #364]	; (800d1f8 <HAL_DMA_Abort+0x474>)
 800d08c:	4293      	cmp	r3, r2
 800d08e:	d00e      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	4a59      	ldr	r2, [pc, #356]	; (800d1fc <HAL_DMA_Abort+0x478>)
 800d096:	4293      	cmp	r3, r2
 800d098:	d009      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	4a58      	ldr	r2, [pc, #352]	; (800d200 <HAL_DMA_Abort+0x47c>)
 800d0a0:	4293      	cmp	r3, r2
 800d0a2:	d004      	beq.n	800d0ae <HAL_DMA_Abort+0x32a>
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	4a56      	ldr	r2, [pc, #344]	; (800d204 <HAL_DMA_Abort+0x480>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d108      	bne.n	800d0c0 <HAL_DMA_Abort+0x33c>
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	681a      	ldr	r2, [r3, #0]
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f022 0201 	bic.w	r2, r2, #1
 800d0bc:	601a      	str	r2, [r3, #0]
 800d0be:	e007      	b.n	800d0d0 <HAL_DMA_Abort+0x34c>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	681a      	ldr	r2, [r3, #0]
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	f022 0201 	bic.w	r2, r2, #1
 800d0ce:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800d0d0:	e013      	b.n	800d0fa <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800d0d2:	f7fe fb4b 	bl	800b76c <HAL_GetTick>
 800d0d6:	4602      	mov	r2, r0
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	1ad3      	subs	r3, r2, r3
 800d0dc:	2b05      	cmp	r3, #5
 800d0de:	d90c      	bls.n	800d0fa <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2220      	movs	r2, #32
 800d0e4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2203      	movs	r2, #3
 800d0ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	2200      	movs	r2, #0
 800d0f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	e12d      	b.n	800d356 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800d0fa:	697b      	ldr	r3, [r7, #20]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f003 0301 	and.w	r3, r3, #1
 800d102:	2b00      	cmp	r3, #0
 800d104:	d1e5      	bne.n	800d0d2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	4a2f      	ldr	r2, [pc, #188]	; (800d1c8 <HAL_DMA_Abort+0x444>)
 800d10c:	4293      	cmp	r3, r2
 800d10e:	d04a      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	4a2d      	ldr	r2, [pc, #180]	; (800d1cc <HAL_DMA_Abort+0x448>)
 800d116:	4293      	cmp	r3, r2
 800d118:	d045      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	4a2c      	ldr	r2, [pc, #176]	; (800d1d0 <HAL_DMA_Abort+0x44c>)
 800d120:	4293      	cmp	r3, r2
 800d122:	d040      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	4a2a      	ldr	r2, [pc, #168]	; (800d1d4 <HAL_DMA_Abort+0x450>)
 800d12a:	4293      	cmp	r3, r2
 800d12c:	d03b      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	4a29      	ldr	r2, [pc, #164]	; (800d1d8 <HAL_DMA_Abort+0x454>)
 800d134:	4293      	cmp	r3, r2
 800d136:	d036      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	4a27      	ldr	r2, [pc, #156]	; (800d1dc <HAL_DMA_Abort+0x458>)
 800d13e:	4293      	cmp	r3, r2
 800d140:	d031      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	4a26      	ldr	r2, [pc, #152]	; (800d1e0 <HAL_DMA_Abort+0x45c>)
 800d148:	4293      	cmp	r3, r2
 800d14a:	d02c      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	4a24      	ldr	r2, [pc, #144]	; (800d1e4 <HAL_DMA_Abort+0x460>)
 800d152:	4293      	cmp	r3, r2
 800d154:	d027      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	4a23      	ldr	r2, [pc, #140]	; (800d1e8 <HAL_DMA_Abort+0x464>)
 800d15c:	4293      	cmp	r3, r2
 800d15e:	d022      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	4a21      	ldr	r2, [pc, #132]	; (800d1ec <HAL_DMA_Abort+0x468>)
 800d166:	4293      	cmp	r3, r2
 800d168:	d01d      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	4a20      	ldr	r2, [pc, #128]	; (800d1f0 <HAL_DMA_Abort+0x46c>)
 800d170:	4293      	cmp	r3, r2
 800d172:	d018      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	4a1e      	ldr	r2, [pc, #120]	; (800d1f4 <HAL_DMA_Abort+0x470>)
 800d17a:	4293      	cmp	r3, r2
 800d17c:	d013      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	4a1d      	ldr	r2, [pc, #116]	; (800d1f8 <HAL_DMA_Abort+0x474>)
 800d184:	4293      	cmp	r3, r2
 800d186:	d00e      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	4a1b      	ldr	r2, [pc, #108]	; (800d1fc <HAL_DMA_Abort+0x478>)
 800d18e:	4293      	cmp	r3, r2
 800d190:	d009      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	4a1a      	ldr	r2, [pc, #104]	; (800d200 <HAL_DMA_Abort+0x47c>)
 800d198:	4293      	cmp	r3, r2
 800d19a:	d004      	beq.n	800d1a6 <HAL_DMA_Abort+0x422>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	4a18      	ldr	r2, [pc, #96]	; (800d204 <HAL_DMA_Abort+0x480>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	d101      	bne.n	800d1aa <HAL_DMA_Abort+0x426>
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	e000      	b.n	800d1ac <HAL_DMA_Abort+0x428>
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d02b      	beq.n	800d208 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d1b4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d1ba:	f003 031f 	and.w	r3, r3, #31
 800d1be:	223f      	movs	r2, #63	; 0x3f
 800d1c0:	409a      	lsls	r2, r3
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	609a      	str	r2, [r3, #8]
 800d1c6:	e02a      	b.n	800d21e <HAL_DMA_Abort+0x49a>
 800d1c8:	40020010 	.word	0x40020010
 800d1cc:	40020028 	.word	0x40020028
 800d1d0:	40020040 	.word	0x40020040
 800d1d4:	40020058 	.word	0x40020058
 800d1d8:	40020070 	.word	0x40020070
 800d1dc:	40020088 	.word	0x40020088
 800d1e0:	400200a0 	.word	0x400200a0
 800d1e4:	400200b8 	.word	0x400200b8
 800d1e8:	40020410 	.word	0x40020410
 800d1ec:	40020428 	.word	0x40020428
 800d1f0:	40020440 	.word	0x40020440
 800d1f4:	40020458 	.word	0x40020458
 800d1f8:	40020470 	.word	0x40020470
 800d1fc:	40020488 	.word	0x40020488
 800d200:	400204a0 	.word	0x400204a0
 800d204:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d20c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d212:	f003 031f 	and.w	r3, r3, #31
 800d216:	2201      	movs	r2, #1
 800d218:	409a      	lsls	r2, r3
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	4a4f      	ldr	r2, [pc, #316]	; (800d360 <HAL_DMA_Abort+0x5dc>)
 800d224:	4293      	cmp	r3, r2
 800d226:	d072      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	4a4d      	ldr	r2, [pc, #308]	; (800d364 <HAL_DMA_Abort+0x5e0>)
 800d22e:	4293      	cmp	r3, r2
 800d230:	d06d      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	4a4c      	ldr	r2, [pc, #304]	; (800d368 <HAL_DMA_Abort+0x5e4>)
 800d238:	4293      	cmp	r3, r2
 800d23a:	d068      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	4a4a      	ldr	r2, [pc, #296]	; (800d36c <HAL_DMA_Abort+0x5e8>)
 800d242:	4293      	cmp	r3, r2
 800d244:	d063      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	4a49      	ldr	r2, [pc, #292]	; (800d370 <HAL_DMA_Abort+0x5ec>)
 800d24c:	4293      	cmp	r3, r2
 800d24e:	d05e      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	4a47      	ldr	r2, [pc, #284]	; (800d374 <HAL_DMA_Abort+0x5f0>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d059      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	4a46      	ldr	r2, [pc, #280]	; (800d378 <HAL_DMA_Abort+0x5f4>)
 800d260:	4293      	cmp	r3, r2
 800d262:	d054      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	4a44      	ldr	r2, [pc, #272]	; (800d37c <HAL_DMA_Abort+0x5f8>)
 800d26a:	4293      	cmp	r3, r2
 800d26c:	d04f      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	4a43      	ldr	r2, [pc, #268]	; (800d380 <HAL_DMA_Abort+0x5fc>)
 800d274:	4293      	cmp	r3, r2
 800d276:	d04a      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	4a41      	ldr	r2, [pc, #260]	; (800d384 <HAL_DMA_Abort+0x600>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d045      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	4a40      	ldr	r2, [pc, #256]	; (800d388 <HAL_DMA_Abort+0x604>)
 800d288:	4293      	cmp	r3, r2
 800d28a:	d040      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	4a3e      	ldr	r2, [pc, #248]	; (800d38c <HAL_DMA_Abort+0x608>)
 800d292:	4293      	cmp	r3, r2
 800d294:	d03b      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	4a3d      	ldr	r2, [pc, #244]	; (800d390 <HAL_DMA_Abort+0x60c>)
 800d29c:	4293      	cmp	r3, r2
 800d29e:	d036      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	4a3b      	ldr	r2, [pc, #236]	; (800d394 <HAL_DMA_Abort+0x610>)
 800d2a6:	4293      	cmp	r3, r2
 800d2a8:	d031      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	4a3a      	ldr	r2, [pc, #232]	; (800d398 <HAL_DMA_Abort+0x614>)
 800d2b0:	4293      	cmp	r3, r2
 800d2b2:	d02c      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	4a38      	ldr	r2, [pc, #224]	; (800d39c <HAL_DMA_Abort+0x618>)
 800d2ba:	4293      	cmp	r3, r2
 800d2bc:	d027      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	4a37      	ldr	r2, [pc, #220]	; (800d3a0 <HAL_DMA_Abort+0x61c>)
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	d022      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	4a35      	ldr	r2, [pc, #212]	; (800d3a4 <HAL_DMA_Abort+0x620>)
 800d2ce:	4293      	cmp	r3, r2
 800d2d0:	d01d      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	4a34      	ldr	r2, [pc, #208]	; (800d3a8 <HAL_DMA_Abort+0x624>)
 800d2d8:	4293      	cmp	r3, r2
 800d2da:	d018      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	4a32      	ldr	r2, [pc, #200]	; (800d3ac <HAL_DMA_Abort+0x628>)
 800d2e2:	4293      	cmp	r3, r2
 800d2e4:	d013      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	4a31      	ldr	r2, [pc, #196]	; (800d3b0 <HAL_DMA_Abort+0x62c>)
 800d2ec:	4293      	cmp	r3, r2
 800d2ee:	d00e      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	4a2f      	ldr	r2, [pc, #188]	; (800d3b4 <HAL_DMA_Abort+0x630>)
 800d2f6:	4293      	cmp	r3, r2
 800d2f8:	d009      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	4a2e      	ldr	r2, [pc, #184]	; (800d3b8 <HAL_DMA_Abort+0x634>)
 800d300:	4293      	cmp	r3, r2
 800d302:	d004      	beq.n	800d30e <HAL_DMA_Abort+0x58a>
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	681b      	ldr	r3, [r3, #0]
 800d308:	4a2c      	ldr	r2, [pc, #176]	; (800d3bc <HAL_DMA_Abort+0x638>)
 800d30a:	4293      	cmp	r3, r2
 800d30c:	d101      	bne.n	800d312 <HAL_DMA_Abort+0x58e>
 800d30e:	2301      	movs	r3, #1
 800d310:	e000      	b.n	800d314 <HAL_DMA_Abort+0x590>
 800d312:	2300      	movs	r3, #0
 800d314:	2b00      	cmp	r3, #0
 800d316:	d015      	beq.n	800d344 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d31c:	687a      	ldr	r2, [r7, #4]
 800d31e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800d320:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d326:	2b00      	cmp	r3, #0
 800d328:	d00c      	beq.n	800d344 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d32e:	681a      	ldr	r2, [r3, #0]
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d334:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d338:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d33e:	687a      	ldr	r2, [r7, #4]
 800d340:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800d342:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	2201      	movs	r2, #1
 800d348:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2200      	movs	r2, #0
 800d350:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 800d354:	2300      	movs	r3, #0
}
 800d356:	4618      	mov	r0, r3
 800d358:	3718      	adds	r7, #24
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}
 800d35e:	bf00      	nop
 800d360:	40020010 	.word	0x40020010
 800d364:	40020028 	.word	0x40020028
 800d368:	40020040 	.word	0x40020040
 800d36c:	40020058 	.word	0x40020058
 800d370:	40020070 	.word	0x40020070
 800d374:	40020088 	.word	0x40020088
 800d378:	400200a0 	.word	0x400200a0
 800d37c:	400200b8 	.word	0x400200b8
 800d380:	40020410 	.word	0x40020410
 800d384:	40020428 	.word	0x40020428
 800d388:	40020440 	.word	0x40020440
 800d38c:	40020458 	.word	0x40020458
 800d390:	40020470 	.word	0x40020470
 800d394:	40020488 	.word	0x40020488
 800d398:	400204a0 	.word	0x400204a0
 800d39c:	400204b8 	.word	0x400204b8
 800d3a0:	58025408 	.word	0x58025408
 800d3a4:	5802541c 	.word	0x5802541c
 800d3a8:	58025430 	.word	0x58025430
 800d3ac:	58025444 	.word	0x58025444
 800d3b0:	58025458 	.word	0x58025458
 800d3b4:	5802546c 	.word	0x5802546c
 800d3b8:	58025480 	.word	0x58025480
 800d3bc:	58025494 	.word	0x58025494

0800d3c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b084      	sub	sp, #16
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d101      	bne.n	800d3d2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	e237      	b.n	800d842 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800d3d8:	b2db      	uxtb	r3, r3
 800d3da:	2b02      	cmp	r3, #2
 800d3dc:	d004      	beq.n	800d3e8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	2280      	movs	r2, #128	; 0x80
 800d3e2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800d3e4:	2301      	movs	r3, #1
 800d3e6:	e22c      	b.n	800d842 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	4a5c      	ldr	r2, [pc, #368]	; (800d560 <HAL_DMA_Abort_IT+0x1a0>)
 800d3ee:	4293      	cmp	r3, r2
 800d3f0:	d04a      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	4a5b      	ldr	r2, [pc, #364]	; (800d564 <HAL_DMA_Abort_IT+0x1a4>)
 800d3f8:	4293      	cmp	r3, r2
 800d3fa:	d045      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	4a59      	ldr	r2, [pc, #356]	; (800d568 <HAL_DMA_Abort_IT+0x1a8>)
 800d402:	4293      	cmp	r3, r2
 800d404:	d040      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	4a58      	ldr	r2, [pc, #352]	; (800d56c <HAL_DMA_Abort_IT+0x1ac>)
 800d40c:	4293      	cmp	r3, r2
 800d40e:	d03b      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	4a56      	ldr	r2, [pc, #344]	; (800d570 <HAL_DMA_Abort_IT+0x1b0>)
 800d416:	4293      	cmp	r3, r2
 800d418:	d036      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	4a55      	ldr	r2, [pc, #340]	; (800d574 <HAL_DMA_Abort_IT+0x1b4>)
 800d420:	4293      	cmp	r3, r2
 800d422:	d031      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	4a53      	ldr	r2, [pc, #332]	; (800d578 <HAL_DMA_Abort_IT+0x1b8>)
 800d42a:	4293      	cmp	r3, r2
 800d42c:	d02c      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	4a52      	ldr	r2, [pc, #328]	; (800d57c <HAL_DMA_Abort_IT+0x1bc>)
 800d434:	4293      	cmp	r3, r2
 800d436:	d027      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	4a50      	ldr	r2, [pc, #320]	; (800d580 <HAL_DMA_Abort_IT+0x1c0>)
 800d43e:	4293      	cmp	r3, r2
 800d440:	d022      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	4a4f      	ldr	r2, [pc, #316]	; (800d584 <HAL_DMA_Abort_IT+0x1c4>)
 800d448:	4293      	cmp	r3, r2
 800d44a:	d01d      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	4a4d      	ldr	r2, [pc, #308]	; (800d588 <HAL_DMA_Abort_IT+0x1c8>)
 800d452:	4293      	cmp	r3, r2
 800d454:	d018      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	4a4c      	ldr	r2, [pc, #304]	; (800d58c <HAL_DMA_Abort_IT+0x1cc>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d013      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	4a4a      	ldr	r2, [pc, #296]	; (800d590 <HAL_DMA_Abort_IT+0x1d0>)
 800d466:	4293      	cmp	r3, r2
 800d468:	d00e      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	4a49      	ldr	r2, [pc, #292]	; (800d594 <HAL_DMA_Abort_IT+0x1d4>)
 800d470:	4293      	cmp	r3, r2
 800d472:	d009      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	4a47      	ldr	r2, [pc, #284]	; (800d598 <HAL_DMA_Abort_IT+0x1d8>)
 800d47a:	4293      	cmp	r3, r2
 800d47c:	d004      	beq.n	800d488 <HAL_DMA_Abort_IT+0xc8>
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	4a46      	ldr	r2, [pc, #280]	; (800d59c <HAL_DMA_Abort_IT+0x1dc>)
 800d484:	4293      	cmp	r3, r2
 800d486:	d101      	bne.n	800d48c <HAL_DMA_Abort_IT+0xcc>
 800d488:	2301      	movs	r3, #1
 800d48a:	e000      	b.n	800d48e <HAL_DMA_Abort_IT+0xce>
 800d48c:	2300      	movs	r3, #0
 800d48e:	2b00      	cmp	r3, #0
 800d490:	f000 8086 	beq.w	800d5a0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	2204      	movs	r2, #4
 800d498:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	4a2f      	ldr	r2, [pc, #188]	; (800d560 <HAL_DMA_Abort_IT+0x1a0>)
 800d4a2:	4293      	cmp	r3, r2
 800d4a4:	d04a      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	4a2e      	ldr	r2, [pc, #184]	; (800d564 <HAL_DMA_Abort_IT+0x1a4>)
 800d4ac:	4293      	cmp	r3, r2
 800d4ae:	d045      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	4a2c      	ldr	r2, [pc, #176]	; (800d568 <HAL_DMA_Abort_IT+0x1a8>)
 800d4b6:	4293      	cmp	r3, r2
 800d4b8:	d040      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	4a2b      	ldr	r2, [pc, #172]	; (800d56c <HAL_DMA_Abort_IT+0x1ac>)
 800d4c0:	4293      	cmp	r3, r2
 800d4c2:	d03b      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	4a29      	ldr	r2, [pc, #164]	; (800d570 <HAL_DMA_Abort_IT+0x1b0>)
 800d4ca:	4293      	cmp	r3, r2
 800d4cc:	d036      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	4a28      	ldr	r2, [pc, #160]	; (800d574 <HAL_DMA_Abort_IT+0x1b4>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d031      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	4a26      	ldr	r2, [pc, #152]	; (800d578 <HAL_DMA_Abort_IT+0x1b8>)
 800d4de:	4293      	cmp	r3, r2
 800d4e0:	d02c      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	4a25      	ldr	r2, [pc, #148]	; (800d57c <HAL_DMA_Abort_IT+0x1bc>)
 800d4e8:	4293      	cmp	r3, r2
 800d4ea:	d027      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4a23      	ldr	r2, [pc, #140]	; (800d580 <HAL_DMA_Abort_IT+0x1c0>)
 800d4f2:	4293      	cmp	r3, r2
 800d4f4:	d022      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	4a22      	ldr	r2, [pc, #136]	; (800d584 <HAL_DMA_Abort_IT+0x1c4>)
 800d4fc:	4293      	cmp	r3, r2
 800d4fe:	d01d      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	4a20      	ldr	r2, [pc, #128]	; (800d588 <HAL_DMA_Abort_IT+0x1c8>)
 800d506:	4293      	cmp	r3, r2
 800d508:	d018      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	4a1f      	ldr	r2, [pc, #124]	; (800d58c <HAL_DMA_Abort_IT+0x1cc>)
 800d510:	4293      	cmp	r3, r2
 800d512:	d013      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4a1d      	ldr	r2, [pc, #116]	; (800d590 <HAL_DMA_Abort_IT+0x1d0>)
 800d51a:	4293      	cmp	r3, r2
 800d51c:	d00e      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	4a1c      	ldr	r2, [pc, #112]	; (800d594 <HAL_DMA_Abort_IT+0x1d4>)
 800d524:	4293      	cmp	r3, r2
 800d526:	d009      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	4a1a      	ldr	r2, [pc, #104]	; (800d598 <HAL_DMA_Abort_IT+0x1d8>)
 800d52e:	4293      	cmp	r3, r2
 800d530:	d004      	beq.n	800d53c <HAL_DMA_Abort_IT+0x17c>
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	4a19      	ldr	r2, [pc, #100]	; (800d59c <HAL_DMA_Abort_IT+0x1dc>)
 800d538:	4293      	cmp	r3, r2
 800d53a:	d108      	bne.n	800d54e <HAL_DMA_Abort_IT+0x18e>
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	681a      	ldr	r2, [r3, #0]
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	f022 0201 	bic.w	r2, r2, #1
 800d54a:	601a      	str	r2, [r3, #0]
 800d54c:	e178      	b.n	800d840 <HAL_DMA_Abort_IT+0x480>
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	681a      	ldr	r2, [r3, #0]
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	f022 0201 	bic.w	r2, r2, #1
 800d55c:	601a      	str	r2, [r3, #0]
 800d55e:	e16f      	b.n	800d840 <HAL_DMA_Abort_IT+0x480>
 800d560:	40020010 	.word	0x40020010
 800d564:	40020028 	.word	0x40020028
 800d568:	40020040 	.word	0x40020040
 800d56c:	40020058 	.word	0x40020058
 800d570:	40020070 	.word	0x40020070
 800d574:	40020088 	.word	0x40020088
 800d578:	400200a0 	.word	0x400200a0
 800d57c:	400200b8 	.word	0x400200b8
 800d580:	40020410 	.word	0x40020410
 800d584:	40020428 	.word	0x40020428
 800d588:	40020440 	.word	0x40020440
 800d58c:	40020458 	.word	0x40020458
 800d590:	40020470 	.word	0x40020470
 800d594:	40020488 	.word	0x40020488
 800d598:	400204a0 	.word	0x400204a0
 800d59c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	681a      	ldr	r2, [r3, #0]
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	f022 020e 	bic.w	r2, r2, #14
 800d5ae:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	4a6c      	ldr	r2, [pc, #432]	; (800d768 <HAL_DMA_Abort_IT+0x3a8>)
 800d5b6:	4293      	cmp	r3, r2
 800d5b8:	d04a      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	4a6b      	ldr	r2, [pc, #428]	; (800d76c <HAL_DMA_Abort_IT+0x3ac>)
 800d5c0:	4293      	cmp	r3, r2
 800d5c2:	d045      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	4a69      	ldr	r2, [pc, #420]	; (800d770 <HAL_DMA_Abort_IT+0x3b0>)
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	d040      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	4a68      	ldr	r2, [pc, #416]	; (800d774 <HAL_DMA_Abort_IT+0x3b4>)
 800d5d4:	4293      	cmp	r3, r2
 800d5d6:	d03b      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	4a66      	ldr	r2, [pc, #408]	; (800d778 <HAL_DMA_Abort_IT+0x3b8>)
 800d5de:	4293      	cmp	r3, r2
 800d5e0:	d036      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	4a65      	ldr	r2, [pc, #404]	; (800d77c <HAL_DMA_Abort_IT+0x3bc>)
 800d5e8:	4293      	cmp	r3, r2
 800d5ea:	d031      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	4a63      	ldr	r2, [pc, #396]	; (800d780 <HAL_DMA_Abort_IT+0x3c0>)
 800d5f2:	4293      	cmp	r3, r2
 800d5f4:	d02c      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4a62      	ldr	r2, [pc, #392]	; (800d784 <HAL_DMA_Abort_IT+0x3c4>)
 800d5fc:	4293      	cmp	r3, r2
 800d5fe:	d027      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	4a60      	ldr	r2, [pc, #384]	; (800d788 <HAL_DMA_Abort_IT+0x3c8>)
 800d606:	4293      	cmp	r3, r2
 800d608:	d022      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	4a5f      	ldr	r2, [pc, #380]	; (800d78c <HAL_DMA_Abort_IT+0x3cc>)
 800d610:	4293      	cmp	r3, r2
 800d612:	d01d      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	4a5d      	ldr	r2, [pc, #372]	; (800d790 <HAL_DMA_Abort_IT+0x3d0>)
 800d61a:	4293      	cmp	r3, r2
 800d61c:	d018      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	4a5c      	ldr	r2, [pc, #368]	; (800d794 <HAL_DMA_Abort_IT+0x3d4>)
 800d624:	4293      	cmp	r3, r2
 800d626:	d013      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	4a5a      	ldr	r2, [pc, #360]	; (800d798 <HAL_DMA_Abort_IT+0x3d8>)
 800d62e:	4293      	cmp	r3, r2
 800d630:	d00e      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	4a59      	ldr	r2, [pc, #356]	; (800d79c <HAL_DMA_Abort_IT+0x3dc>)
 800d638:	4293      	cmp	r3, r2
 800d63a:	d009      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	4a57      	ldr	r2, [pc, #348]	; (800d7a0 <HAL_DMA_Abort_IT+0x3e0>)
 800d642:	4293      	cmp	r3, r2
 800d644:	d004      	beq.n	800d650 <HAL_DMA_Abort_IT+0x290>
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	4a56      	ldr	r2, [pc, #344]	; (800d7a4 <HAL_DMA_Abort_IT+0x3e4>)
 800d64c:	4293      	cmp	r3, r2
 800d64e:	d108      	bne.n	800d662 <HAL_DMA_Abort_IT+0x2a2>
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	681a      	ldr	r2, [r3, #0]
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	f022 0201 	bic.w	r2, r2, #1
 800d65e:	601a      	str	r2, [r3, #0]
 800d660:	e007      	b.n	800d672 <HAL_DMA_Abort_IT+0x2b2>
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	681a      	ldr	r2, [r3, #0]
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f022 0201 	bic.w	r2, r2, #1
 800d670:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	4a3c      	ldr	r2, [pc, #240]	; (800d768 <HAL_DMA_Abort_IT+0x3a8>)
 800d678:	4293      	cmp	r3, r2
 800d67a:	d072      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	4a3a      	ldr	r2, [pc, #232]	; (800d76c <HAL_DMA_Abort_IT+0x3ac>)
 800d682:	4293      	cmp	r3, r2
 800d684:	d06d      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	4a39      	ldr	r2, [pc, #228]	; (800d770 <HAL_DMA_Abort_IT+0x3b0>)
 800d68c:	4293      	cmp	r3, r2
 800d68e:	d068      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	681b      	ldr	r3, [r3, #0]
 800d694:	4a37      	ldr	r2, [pc, #220]	; (800d774 <HAL_DMA_Abort_IT+0x3b4>)
 800d696:	4293      	cmp	r3, r2
 800d698:	d063      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	4a36      	ldr	r2, [pc, #216]	; (800d778 <HAL_DMA_Abort_IT+0x3b8>)
 800d6a0:	4293      	cmp	r3, r2
 800d6a2:	d05e      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	4a34      	ldr	r2, [pc, #208]	; (800d77c <HAL_DMA_Abort_IT+0x3bc>)
 800d6aa:	4293      	cmp	r3, r2
 800d6ac:	d059      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	4a33      	ldr	r2, [pc, #204]	; (800d780 <HAL_DMA_Abort_IT+0x3c0>)
 800d6b4:	4293      	cmp	r3, r2
 800d6b6:	d054      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	4a31      	ldr	r2, [pc, #196]	; (800d784 <HAL_DMA_Abort_IT+0x3c4>)
 800d6be:	4293      	cmp	r3, r2
 800d6c0:	d04f      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	4a30      	ldr	r2, [pc, #192]	; (800d788 <HAL_DMA_Abort_IT+0x3c8>)
 800d6c8:	4293      	cmp	r3, r2
 800d6ca:	d04a      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	4a2e      	ldr	r2, [pc, #184]	; (800d78c <HAL_DMA_Abort_IT+0x3cc>)
 800d6d2:	4293      	cmp	r3, r2
 800d6d4:	d045      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	4a2d      	ldr	r2, [pc, #180]	; (800d790 <HAL_DMA_Abort_IT+0x3d0>)
 800d6dc:	4293      	cmp	r3, r2
 800d6de:	d040      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	4a2b      	ldr	r2, [pc, #172]	; (800d794 <HAL_DMA_Abort_IT+0x3d4>)
 800d6e6:	4293      	cmp	r3, r2
 800d6e8:	d03b      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	4a2a      	ldr	r2, [pc, #168]	; (800d798 <HAL_DMA_Abort_IT+0x3d8>)
 800d6f0:	4293      	cmp	r3, r2
 800d6f2:	d036      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	4a28      	ldr	r2, [pc, #160]	; (800d79c <HAL_DMA_Abort_IT+0x3dc>)
 800d6fa:	4293      	cmp	r3, r2
 800d6fc:	d031      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	4a27      	ldr	r2, [pc, #156]	; (800d7a0 <HAL_DMA_Abort_IT+0x3e0>)
 800d704:	4293      	cmp	r3, r2
 800d706:	d02c      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	4a25      	ldr	r2, [pc, #148]	; (800d7a4 <HAL_DMA_Abort_IT+0x3e4>)
 800d70e:	4293      	cmp	r3, r2
 800d710:	d027      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	4a24      	ldr	r2, [pc, #144]	; (800d7a8 <HAL_DMA_Abort_IT+0x3e8>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	d022      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	4a22      	ldr	r2, [pc, #136]	; (800d7ac <HAL_DMA_Abort_IT+0x3ec>)
 800d722:	4293      	cmp	r3, r2
 800d724:	d01d      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4a21      	ldr	r2, [pc, #132]	; (800d7b0 <HAL_DMA_Abort_IT+0x3f0>)
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d018      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	4a1f      	ldr	r2, [pc, #124]	; (800d7b4 <HAL_DMA_Abort_IT+0x3f4>)
 800d736:	4293      	cmp	r3, r2
 800d738:	d013      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	4a1e      	ldr	r2, [pc, #120]	; (800d7b8 <HAL_DMA_Abort_IT+0x3f8>)
 800d740:	4293      	cmp	r3, r2
 800d742:	d00e      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4a1c      	ldr	r2, [pc, #112]	; (800d7bc <HAL_DMA_Abort_IT+0x3fc>)
 800d74a:	4293      	cmp	r3, r2
 800d74c:	d009      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	4a1b      	ldr	r2, [pc, #108]	; (800d7c0 <HAL_DMA_Abort_IT+0x400>)
 800d754:	4293      	cmp	r3, r2
 800d756:	d004      	beq.n	800d762 <HAL_DMA_Abort_IT+0x3a2>
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4a19      	ldr	r2, [pc, #100]	; (800d7c4 <HAL_DMA_Abort_IT+0x404>)
 800d75e:	4293      	cmp	r3, r2
 800d760:	d132      	bne.n	800d7c8 <HAL_DMA_Abort_IT+0x408>
 800d762:	2301      	movs	r3, #1
 800d764:	e031      	b.n	800d7ca <HAL_DMA_Abort_IT+0x40a>
 800d766:	bf00      	nop
 800d768:	40020010 	.word	0x40020010
 800d76c:	40020028 	.word	0x40020028
 800d770:	40020040 	.word	0x40020040
 800d774:	40020058 	.word	0x40020058
 800d778:	40020070 	.word	0x40020070
 800d77c:	40020088 	.word	0x40020088
 800d780:	400200a0 	.word	0x400200a0
 800d784:	400200b8 	.word	0x400200b8
 800d788:	40020410 	.word	0x40020410
 800d78c:	40020428 	.word	0x40020428
 800d790:	40020440 	.word	0x40020440
 800d794:	40020458 	.word	0x40020458
 800d798:	40020470 	.word	0x40020470
 800d79c:	40020488 	.word	0x40020488
 800d7a0:	400204a0 	.word	0x400204a0
 800d7a4:	400204b8 	.word	0x400204b8
 800d7a8:	58025408 	.word	0x58025408
 800d7ac:	5802541c 	.word	0x5802541c
 800d7b0:	58025430 	.word	0x58025430
 800d7b4:	58025444 	.word	0x58025444
 800d7b8:	58025458 	.word	0x58025458
 800d7bc:	5802546c 	.word	0x5802546c
 800d7c0:	58025480 	.word	0x58025480
 800d7c4:	58025494 	.word	0x58025494
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d028      	beq.n	800d820 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d7d2:	681a      	ldr	r2, [r3, #0]
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d7d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d7dc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d7e2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d7e8:	f003 031f 	and.w	r3, r3, #31
 800d7ec:	2201      	movs	r2, #1
 800d7ee:	409a      	lsls	r2, r3
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d7f8:	687a      	ldr	r2, [r7, #4]
 800d7fa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800d7fc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d802:	2b00      	cmp	r3, #0
 800d804:	d00c      	beq.n	800d820 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d80a:	681a      	ldr	r2, [r3, #0]
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d810:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d814:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d81a:	687a      	ldr	r2, [r7, #4]
 800d81c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800d81e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	2201      	movs	r2, #1
 800d824:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2200      	movs	r2, #0
 800d82c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d834:	2b00      	cmp	r3, #0
 800d836:	d003      	beq.n	800d840 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d83c:	6878      	ldr	r0, [r7, #4]
 800d83e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800d840:	2300      	movs	r3, #0
}
 800d842:	4618      	mov	r0, r3
 800d844:	3710      	adds	r7, #16
 800d846:	46bd      	mov	sp, r7
 800d848:	bd80      	pop	{r7, pc}
 800d84a:	bf00      	nop

0800d84c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800d84c:	b580      	push	{r7, lr}
 800d84e:	b08a      	sub	sp, #40	; 0x28
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800d854:	2300      	movs	r3, #0
 800d856:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800d858:	4b67      	ldr	r3, [pc, #412]	; (800d9f8 <HAL_DMA_IRQHandler+0x1ac>)
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	4a67      	ldr	r2, [pc, #412]	; (800d9fc <HAL_DMA_IRQHandler+0x1b0>)
 800d85e:	fba2 2303 	umull	r2, r3, r2, r3
 800d862:	0a9b      	lsrs	r3, r3, #10
 800d864:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d86a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d870:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800d872:	6a3b      	ldr	r3, [r7, #32]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800d878:	69fb      	ldr	r3, [r7, #28]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	4a5f      	ldr	r2, [pc, #380]	; (800da00 <HAL_DMA_IRQHandler+0x1b4>)
 800d884:	4293      	cmp	r3, r2
 800d886:	d04a      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	4a5d      	ldr	r2, [pc, #372]	; (800da04 <HAL_DMA_IRQHandler+0x1b8>)
 800d88e:	4293      	cmp	r3, r2
 800d890:	d045      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	4a5c      	ldr	r2, [pc, #368]	; (800da08 <HAL_DMA_IRQHandler+0x1bc>)
 800d898:	4293      	cmp	r3, r2
 800d89a:	d040      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	4a5a      	ldr	r2, [pc, #360]	; (800da0c <HAL_DMA_IRQHandler+0x1c0>)
 800d8a2:	4293      	cmp	r3, r2
 800d8a4:	d03b      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	4a59      	ldr	r2, [pc, #356]	; (800da10 <HAL_DMA_IRQHandler+0x1c4>)
 800d8ac:	4293      	cmp	r3, r2
 800d8ae:	d036      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	4a57      	ldr	r2, [pc, #348]	; (800da14 <HAL_DMA_IRQHandler+0x1c8>)
 800d8b6:	4293      	cmp	r3, r2
 800d8b8:	d031      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	4a56      	ldr	r2, [pc, #344]	; (800da18 <HAL_DMA_IRQHandler+0x1cc>)
 800d8c0:	4293      	cmp	r3, r2
 800d8c2:	d02c      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	4a54      	ldr	r2, [pc, #336]	; (800da1c <HAL_DMA_IRQHandler+0x1d0>)
 800d8ca:	4293      	cmp	r3, r2
 800d8cc:	d027      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	4a53      	ldr	r2, [pc, #332]	; (800da20 <HAL_DMA_IRQHandler+0x1d4>)
 800d8d4:	4293      	cmp	r3, r2
 800d8d6:	d022      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	4a51      	ldr	r2, [pc, #324]	; (800da24 <HAL_DMA_IRQHandler+0x1d8>)
 800d8de:	4293      	cmp	r3, r2
 800d8e0:	d01d      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	4a50      	ldr	r2, [pc, #320]	; (800da28 <HAL_DMA_IRQHandler+0x1dc>)
 800d8e8:	4293      	cmp	r3, r2
 800d8ea:	d018      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	4a4e      	ldr	r2, [pc, #312]	; (800da2c <HAL_DMA_IRQHandler+0x1e0>)
 800d8f2:	4293      	cmp	r3, r2
 800d8f4:	d013      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	4a4d      	ldr	r2, [pc, #308]	; (800da30 <HAL_DMA_IRQHandler+0x1e4>)
 800d8fc:	4293      	cmp	r3, r2
 800d8fe:	d00e      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	4a4b      	ldr	r2, [pc, #300]	; (800da34 <HAL_DMA_IRQHandler+0x1e8>)
 800d906:	4293      	cmp	r3, r2
 800d908:	d009      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	4a4a      	ldr	r2, [pc, #296]	; (800da38 <HAL_DMA_IRQHandler+0x1ec>)
 800d910:	4293      	cmp	r3, r2
 800d912:	d004      	beq.n	800d91e <HAL_DMA_IRQHandler+0xd2>
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	4a48      	ldr	r2, [pc, #288]	; (800da3c <HAL_DMA_IRQHandler+0x1f0>)
 800d91a:	4293      	cmp	r3, r2
 800d91c:	d101      	bne.n	800d922 <HAL_DMA_IRQHandler+0xd6>
 800d91e:	2301      	movs	r3, #1
 800d920:	e000      	b.n	800d924 <HAL_DMA_IRQHandler+0xd8>
 800d922:	2300      	movs	r3, #0
 800d924:	2b00      	cmp	r3, #0
 800d926:	f000 842b 	beq.w	800e180 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d92e:	f003 031f 	and.w	r3, r3, #31
 800d932:	2208      	movs	r2, #8
 800d934:	409a      	lsls	r2, r3
 800d936:	69bb      	ldr	r3, [r7, #24]
 800d938:	4013      	ands	r3, r2
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	f000 80a2 	beq.w	800da84 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	4a2e      	ldr	r2, [pc, #184]	; (800da00 <HAL_DMA_IRQHandler+0x1b4>)
 800d946:	4293      	cmp	r3, r2
 800d948:	d04a      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d94a:	687b      	ldr	r3, [r7, #4]
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	4a2d      	ldr	r2, [pc, #180]	; (800da04 <HAL_DMA_IRQHandler+0x1b8>)
 800d950:	4293      	cmp	r3, r2
 800d952:	d045      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	4a2b      	ldr	r2, [pc, #172]	; (800da08 <HAL_DMA_IRQHandler+0x1bc>)
 800d95a:	4293      	cmp	r3, r2
 800d95c:	d040      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	4a2a      	ldr	r2, [pc, #168]	; (800da0c <HAL_DMA_IRQHandler+0x1c0>)
 800d964:	4293      	cmp	r3, r2
 800d966:	d03b      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	4a28      	ldr	r2, [pc, #160]	; (800da10 <HAL_DMA_IRQHandler+0x1c4>)
 800d96e:	4293      	cmp	r3, r2
 800d970:	d036      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	4a27      	ldr	r2, [pc, #156]	; (800da14 <HAL_DMA_IRQHandler+0x1c8>)
 800d978:	4293      	cmp	r3, r2
 800d97a:	d031      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	4a25      	ldr	r2, [pc, #148]	; (800da18 <HAL_DMA_IRQHandler+0x1cc>)
 800d982:	4293      	cmp	r3, r2
 800d984:	d02c      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	4a24      	ldr	r2, [pc, #144]	; (800da1c <HAL_DMA_IRQHandler+0x1d0>)
 800d98c:	4293      	cmp	r3, r2
 800d98e:	d027      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	4a22      	ldr	r2, [pc, #136]	; (800da20 <HAL_DMA_IRQHandler+0x1d4>)
 800d996:	4293      	cmp	r3, r2
 800d998:	d022      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a21      	ldr	r2, [pc, #132]	; (800da24 <HAL_DMA_IRQHandler+0x1d8>)
 800d9a0:	4293      	cmp	r3, r2
 800d9a2:	d01d      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	4a1f      	ldr	r2, [pc, #124]	; (800da28 <HAL_DMA_IRQHandler+0x1dc>)
 800d9aa:	4293      	cmp	r3, r2
 800d9ac:	d018      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	681b      	ldr	r3, [r3, #0]
 800d9b2:	4a1e      	ldr	r2, [pc, #120]	; (800da2c <HAL_DMA_IRQHandler+0x1e0>)
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	d013      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	4a1c      	ldr	r2, [pc, #112]	; (800da30 <HAL_DMA_IRQHandler+0x1e4>)
 800d9be:	4293      	cmp	r3, r2
 800d9c0:	d00e      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	4a1b      	ldr	r2, [pc, #108]	; (800da34 <HAL_DMA_IRQHandler+0x1e8>)
 800d9c8:	4293      	cmp	r3, r2
 800d9ca:	d009      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	4a19      	ldr	r2, [pc, #100]	; (800da38 <HAL_DMA_IRQHandler+0x1ec>)
 800d9d2:	4293      	cmp	r3, r2
 800d9d4:	d004      	beq.n	800d9e0 <HAL_DMA_IRQHandler+0x194>
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	4a18      	ldr	r2, [pc, #96]	; (800da3c <HAL_DMA_IRQHandler+0x1f0>)
 800d9dc:	4293      	cmp	r3, r2
 800d9de:	d12f      	bne.n	800da40 <HAL_DMA_IRQHandler+0x1f4>
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	f003 0304 	and.w	r3, r3, #4
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	bf14      	ite	ne
 800d9ee:	2301      	movne	r3, #1
 800d9f0:	2300      	moveq	r3, #0
 800d9f2:	b2db      	uxtb	r3, r3
 800d9f4:	e02e      	b.n	800da54 <HAL_DMA_IRQHandler+0x208>
 800d9f6:	bf00      	nop
 800d9f8:	24008000 	.word	0x24008000
 800d9fc:	1b4e81b5 	.word	0x1b4e81b5
 800da00:	40020010 	.word	0x40020010
 800da04:	40020028 	.word	0x40020028
 800da08:	40020040 	.word	0x40020040
 800da0c:	40020058 	.word	0x40020058
 800da10:	40020070 	.word	0x40020070
 800da14:	40020088 	.word	0x40020088
 800da18:	400200a0 	.word	0x400200a0
 800da1c:	400200b8 	.word	0x400200b8
 800da20:	40020410 	.word	0x40020410
 800da24:	40020428 	.word	0x40020428
 800da28:	40020440 	.word	0x40020440
 800da2c:	40020458 	.word	0x40020458
 800da30:	40020470 	.word	0x40020470
 800da34:	40020488 	.word	0x40020488
 800da38:	400204a0 	.word	0x400204a0
 800da3c:	400204b8 	.word	0x400204b8
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	f003 0308 	and.w	r3, r3, #8
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	bf14      	ite	ne
 800da4e:	2301      	movne	r3, #1
 800da50:	2300      	moveq	r3, #0
 800da52:	b2db      	uxtb	r3, r3
 800da54:	2b00      	cmp	r3, #0
 800da56:	d015      	beq.n	800da84 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	681a      	ldr	r2, [r3, #0]
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	f022 0204 	bic.w	r2, r2, #4
 800da66:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800da6c:	f003 031f 	and.w	r3, r3, #31
 800da70:	2208      	movs	r2, #8
 800da72:	409a      	lsls	r2, r3
 800da74:	6a3b      	ldr	r3, [r7, #32]
 800da76:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da7c:	f043 0201 	orr.w	r2, r3, #1
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800da88:	f003 031f 	and.w	r3, r3, #31
 800da8c:	69ba      	ldr	r2, [r7, #24]
 800da8e:	fa22 f303 	lsr.w	r3, r2, r3
 800da92:	f003 0301 	and.w	r3, r3, #1
 800da96:	2b00      	cmp	r3, #0
 800da98:	d06e      	beq.n	800db78 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	4a69      	ldr	r2, [pc, #420]	; (800dc44 <HAL_DMA_IRQHandler+0x3f8>)
 800daa0:	4293      	cmp	r3, r2
 800daa2:	d04a      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	4a67      	ldr	r2, [pc, #412]	; (800dc48 <HAL_DMA_IRQHandler+0x3fc>)
 800daaa:	4293      	cmp	r3, r2
 800daac:	d045      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	4a66      	ldr	r2, [pc, #408]	; (800dc4c <HAL_DMA_IRQHandler+0x400>)
 800dab4:	4293      	cmp	r3, r2
 800dab6:	d040      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	4a64      	ldr	r2, [pc, #400]	; (800dc50 <HAL_DMA_IRQHandler+0x404>)
 800dabe:	4293      	cmp	r3, r2
 800dac0:	d03b      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	4a63      	ldr	r2, [pc, #396]	; (800dc54 <HAL_DMA_IRQHandler+0x408>)
 800dac8:	4293      	cmp	r3, r2
 800daca:	d036      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	4a61      	ldr	r2, [pc, #388]	; (800dc58 <HAL_DMA_IRQHandler+0x40c>)
 800dad2:	4293      	cmp	r3, r2
 800dad4:	d031      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	4a60      	ldr	r2, [pc, #384]	; (800dc5c <HAL_DMA_IRQHandler+0x410>)
 800dadc:	4293      	cmp	r3, r2
 800dade:	d02c      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	4a5e      	ldr	r2, [pc, #376]	; (800dc60 <HAL_DMA_IRQHandler+0x414>)
 800dae6:	4293      	cmp	r3, r2
 800dae8:	d027      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	4a5d      	ldr	r2, [pc, #372]	; (800dc64 <HAL_DMA_IRQHandler+0x418>)
 800daf0:	4293      	cmp	r3, r2
 800daf2:	d022      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	4a5b      	ldr	r2, [pc, #364]	; (800dc68 <HAL_DMA_IRQHandler+0x41c>)
 800dafa:	4293      	cmp	r3, r2
 800dafc:	d01d      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	4a5a      	ldr	r2, [pc, #360]	; (800dc6c <HAL_DMA_IRQHandler+0x420>)
 800db04:	4293      	cmp	r3, r2
 800db06:	d018      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	681b      	ldr	r3, [r3, #0]
 800db0c:	4a58      	ldr	r2, [pc, #352]	; (800dc70 <HAL_DMA_IRQHandler+0x424>)
 800db0e:	4293      	cmp	r3, r2
 800db10:	d013      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	4a57      	ldr	r2, [pc, #348]	; (800dc74 <HAL_DMA_IRQHandler+0x428>)
 800db18:	4293      	cmp	r3, r2
 800db1a:	d00e      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4a55      	ldr	r2, [pc, #340]	; (800dc78 <HAL_DMA_IRQHandler+0x42c>)
 800db22:	4293      	cmp	r3, r2
 800db24:	d009      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	4a54      	ldr	r2, [pc, #336]	; (800dc7c <HAL_DMA_IRQHandler+0x430>)
 800db2c:	4293      	cmp	r3, r2
 800db2e:	d004      	beq.n	800db3a <HAL_DMA_IRQHandler+0x2ee>
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	4a52      	ldr	r2, [pc, #328]	; (800dc80 <HAL_DMA_IRQHandler+0x434>)
 800db36:	4293      	cmp	r3, r2
 800db38:	d10a      	bne.n	800db50 <HAL_DMA_IRQHandler+0x304>
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	695b      	ldr	r3, [r3, #20]
 800db40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800db44:	2b00      	cmp	r3, #0
 800db46:	bf14      	ite	ne
 800db48:	2301      	movne	r3, #1
 800db4a:	2300      	moveq	r3, #0
 800db4c:	b2db      	uxtb	r3, r3
 800db4e:	e003      	b.n	800db58 <HAL_DMA_IRQHandler+0x30c>
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	2300      	movs	r3, #0
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d00d      	beq.n	800db78 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800db60:	f003 031f 	and.w	r3, r3, #31
 800db64:	2201      	movs	r2, #1
 800db66:	409a      	lsls	r2, r3
 800db68:	6a3b      	ldr	r3, [r7, #32]
 800db6a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db70:	f043 0202 	orr.w	r2, r3, #2
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800db78:	687b      	ldr	r3, [r7, #4]
 800db7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800db7c:	f003 031f 	and.w	r3, r3, #31
 800db80:	2204      	movs	r2, #4
 800db82:	409a      	lsls	r2, r3
 800db84:	69bb      	ldr	r3, [r7, #24]
 800db86:	4013      	ands	r3, r2
 800db88:	2b00      	cmp	r3, #0
 800db8a:	f000 808f 	beq.w	800dcac <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	4a2c      	ldr	r2, [pc, #176]	; (800dc44 <HAL_DMA_IRQHandler+0x3f8>)
 800db94:	4293      	cmp	r3, r2
 800db96:	d04a      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	4a2a      	ldr	r2, [pc, #168]	; (800dc48 <HAL_DMA_IRQHandler+0x3fc>)
 800db9e:	4293      	cmp	r3, r2
 800dba0:	d045      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	4a29      	ldr	r2, [pc, #164]	; (800dc4c <HAL_DMA_IRQHandler+0x400>)
 800dba8:	4293      	cmp	r3, r2
 800dbaa:	d040      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	4a27      	ldr	r2, [pc, #156]	; (800dc50 <HAL_DMA_IRQHandler+0x404>)
 800dbb2:	4293      	cmp	r3, r2
 800dbb4:	d03b      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	4a26      	ldr	r2, [pc, #152]	; (800dc54 <HAL_DMA_IRQHandler+0x408>)
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d036      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	4a24      	ldr	r2, [pc, #144]	; (800dc58 <HAL_DMA_IRQHandler+0x40c>)
 800dbc6:	4293      	cmp	r3, r2
 800dbc8:	d031      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	4a23      	ldr	r2, [pc, #140]	; (800dc5c <HAL_DMA_IRQHandler+0x410>)
 800dbd0:	4293      	cmp	r3, r2
 800dbd2:	d02c      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	4a21      	ldr	r2, [pc, #132]	; (800dc60 <HAL_DMA_IRQHandler+0x414>)
 800dbda:	4293      	cmp	r3, r2
 800dbdc:	d027      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	4a20      	ldr	r2, [pc, #128]	; (800dc64 <HAL_DMA_IRQHandler+0x418>)
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	d022      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	4a1e      	ldr	r2, [pc, #120]	; (800dc68 <HAL_DMA_IRQHandler+0x41c>)
 800dbee:	4293      	cmp	r3, r2
 800dbf0:	d01d      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	4a1d      	ldr	r2, [pc, #116]	; (800dc6c <HAL_DMA_IRQHandler+0x420>)
 800dbf8:	4293      	cmp	r3, r2
 800dbfa:	d018      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	4a1b      	ldr	r2, [pc, #108]	; (800dc70 <HAL_DMA_IRQHandler+0x424>)
 800dc02:	4293      	cmp	r3, r2
 800dc04:	d013      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	4a1a      	ldr	r2, [pc, #104]	; (800dc74 <HAL_DMA_IRQHandler+0x428>)
 800dc0c:	4293      	cmp	r3, r2
 800dc0e:	d00e      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	4a18      	ldr	r2, [pc, #96]	; (800dc78 <HAL_DMA_IRQHandler+0x42c>)
 800dc16:	4293      	cmp	r3, r2
 800dc18:	d009      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	4a17      	ldr	r2, [pc, #92]	; (800dc7c <HAL_DMA_IRQHandler+0x430>)
 800dc20:	4293      	cmp	r3, r2
 800dc22:	d004      	beq.n	800dc2e <HAL_DMA_IRQHandler+0x3e2>
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	4a15      	ldr	r2, [pc, #84]	; (800dc80 <HAL_DMA_IRQHandler+0x434>)
 800dc2a:	4293      	cmp	r3, r2
 800dc2c:	d12a      	bne.n	800dc84 <HAL_DMA_IRQHandler+0x438>
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f003 0302 	and.w	r3, r3, #2
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	bf14      	ite	ne
 800dc3c:	2301      	movne	r3, #1
 800dc3e:	2300      	moveq	r3, #0
 800dc40:	b2db      	uxtb	r3, r3
 800dc42:	e023      	b.n	800dc8c <HAL_DMA_IRQHandler+0x440>
 800dc44:	40020010 	.word	0x40020010
 800dc48:	40020028 	.word	0x40020028
 800dc4c:	40020040 	.word	0x40020040
 800dc50:	40020058 	.word	0x40020058
 800dc54:	40020070 	.word	0x40020070
 800dc58:	40020088 	.word	0x40020088
 800dc5c:	400200a0 	.word	0x400200a0
 800dc60:	400200b8 	.word	0x400200b8
 800dc64:	40020410 	.word	0x40020410
 800dc68:	40020428 	.word	0x40020428
 800dc6c:	40020440 	.word	0x40020440
 800dc70:	40020458 	.word	0x40020458
 800dc74:	40020470 	.word	0x40020470
 800dc78:	40020488 	.word	0x40020488
 800dc7c:	400204a0 	.word	0x400204a0
 800dc80:	400204b8 	.word	0x400204b8
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d00d      	beq.n	800dcac <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dc94:	f003 031f 	and.w	r3, r3, #31
 800dc98:	2204      	movs	r2, #4
 800dc9a:	409a      	lsls	r2, r3
 800dc9c:	6a3b      	ldr	r3, [r7, #32]
 800dc9e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dca4:	f043 0204 	orr.w	r2, r3, #4
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dcb0:	f003 031f 	and.w	r3, r3, #31
 800dcb4:	2210      	movs	r2, #16
 800dcb6:	409a      	lsls	r2, r3
 800dcb8:	69bb      	ldr	r3, [r7, #24]
 800dcba:	4013      	ands	r3, r2
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	f000 80a6 	beq.w	800de0e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	4a85      	ldr	r2, [pc, #532]	; (800dedc <HAL_DMA_IRQHandler+0x690>)
 800dcc8:	4293      	cmp	r3, r2
 800dcca:	d04a      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	681b      	ldr	r3, [r3, #0]
 800dcd0:	4a83      	ldr	r2, [pc, #524]	; (800dee0 <HAL_DMA_IRQHandler+0x694>)
 800dcd2:	4293      	cmp	r3, r2
 800dcd4:	d045      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4a82      	ldr	r2, [pc, #520]	; (800dee4 <HAL_DMA_IRQHandler+0x698>)
 800dcdc:	4293      	cmp	r3, r2
 800dcde:	d040      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	4a80      	ldr	r2, [pc, #512]	; (800dee8 <HAL_DMA_IRQHandler+0x69c>)
 800dce6:	4293      	cmp	r3, r2
 800dce8:	d03b      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	4a7f      	ldr	r2, [pc, #508]	; (800deec <HAL_DMA_IRQHandler+0x6a0>)
 800dcf0:	4293      	cmp	r3, r2
 800dcf2:	d036      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	4a7d      	ldr	r2, [pc, #500]	; (800def0 <HAL_DMA_IRQHandler+0x6a4>)
 800dcfa:	4293      	cmp	r3, r2
 800dcfc:	d031      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	4a7c      	ldr	r2, [pc, #496]	; (800def4 <HAL_DMA_IRQHandler+0x6a8>)
 800dd04:	4293      	cmp	r3, r2
 800dd06:	d02c      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	4a7a      	ldr	r2, [pc, #488]	; (800def8 <HAL_DMA_IRQHandler+0x6ac>)
 800dd0e:	4293      	cmp	r3, r2
 800dd10:	d027      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	4a79      	ldr	r2, [pc, #484]	; (800defc <HAL_DMA_IRQHandler+0x6b0>)
 800dd18:	4293      	cmp	r3, r2
 800dd1a:	d022      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	4a77      	ldr	r2, [pc, #476]	; (800df00 <HAL_DMA_IRQHandler+0x6b4>)
 800dd22:	4293      	cmp	r3, r2
 800dd24:	d01d      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	4a76      	ldr	r2, [pc, #472]	; (800df04 <HAL_DMA_IRQHandler+0x6b8>)
 800dd2c:	4293      	cmp	r3, r2
 800dd2e:	d018      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	4a74      	ldr	r2, [pc, #464]	; (800df08 <HAL_DMA_IRQHandler+0x6bc>)
 800dd36:	4293      	cmp	r3, r2
 800dd38:	d013      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	4a73      	ldr	r2, [pc, #460]	; (800df0c <HAL_DMA_IRQHandler+0x6c0>)
 800dd40:	4293      	cmp	r3, r2
 800dd42:	d00e      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	4a71      	ldr	r2, [pc, #452]	; (800df10 <HAL_DMA_IRQHandler+0x6c4>)
 800dd4a:	4293      	cmp	r3, r2
 800dd4c:	d009      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	4a70      	ldr	r2, [pc, #448]	; (800df14 <HAL_DMA_IRQHandler+0x6c8>)
 800dd54:	4293      	cmp	r3, r2
 800dd56:	d004      	beq.n	800dd62 <HAL_DMA_IRQHandler+0x516>
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	4a6e      	ldr	r2, [pc, #440]	; (800df18 <HAL_DMA_IRQHandler+0x6cc>)
 800dd5e:	4293      	cmp	r3, r2
 800dd60:	d10a      	bne.n	800dd78 <HAL_DMA_IRQHandler+0x52c>
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	f003 0308 	and.w	r3, r3, #8
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	bf14      	ite	ne
 800dd70:	2301      	movne	r3, #1
 800dd72:	2300      	moveq	r3, #0
 800dd74:	b2db      	uxtb	r3, r3
 800dd76:	e009      	b.n	800dd8c <HAL_DMA_IRQHandler+0x540>
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	f003 0304 	and.w	r3, r3, #4
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	bf14      	ite	ne
 800dd86:	2301      	movne	r3, #1
 800dd88:	2300      	moveq	r3, #0
 800dd8a:	b2db      	uxtb	r3, r3
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	d03e      	beq.n	800de0e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dd94:	f003 031f 	and.w	r3, r3, #31
 800dd98:	2210      	movs	r2, #16
 800dd9a:	409a      	lsls	r2, r3
 800dd9c:	6a3b      	ldr	r3, [r7, #32]
 800dd9e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d018      	beq.n	800dde0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	681b      	ldr	r3, [r3, #0]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d108      	bne.n	800ddce <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d024      	beq.n	800de0e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddc8:	6878      	ldr	r0, [r7, #4]
 800ddca:	4798      	blx	r3
 800ddcc:	e01f      	b.n	800de0e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d01b      	beq.n	800de0e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ddda:	6878      	ldr	r0, [r7, #4]
 800dddc:	4798      	blx	r3
 800ddde:	e016      	b.n	800de0e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d107      	bne.n	800ddfe <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	681a      	ldr	r2, [r3, #0]
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f022 0208 	bic.w	r2, r2, #8
 800ddfc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de02:	2b00      	cmp	r3, #0
 800de04:	d003      	beq.n	800de0e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de0a:	6878      	ldr	r0, [r7, #4]
 800de0c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800de12:	f003 031f 	and.w	r3, r3, #31
 800de16:	2220      	movs	r2, #32
 800de18:	409a      	lsls	r2, r3
 800de1a:	69bb      	ldr	r3, [r7, #24]
 800de1c:	4013      	ands	r3, r2
 800de1e:	2b00      	cmp	r3, #0
 800de20:	f000 8110 	beq.w	800e044 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	4a2c      	ldr	r2, [pc, #176]	; (800dedc <HAL_DMA_IRQHandler+0x690>)
 800de2a:	4293      	cmp	r3, r2
 800de2c:	d04a      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	4a2b      	ldr	r2, [pc, #172]	; (800dee0 <HAL_DMA_IRQHandler+0x694>)
 800de34:	4293      	cmp	r3, r2
 800de36:	d045      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	4a29      	ldr	r2, [pc, #164]	; (800dee4 <HAL_DMA_IRQHandler+0x698>)
 800de3e:	4293      	cmp	r3, r2
 800de40:	d040      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	4a28      	ldr	r2, [pc, #160]	; (800dee8 <HAL_DMA_IRQHandler+0x69c>)
 800de48:	4293      	cmp	r3, r2
 800de4a:	d03b      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	4a26      	ldr	r2, [pc, #152]	; (800deec <HAL_DMA_IRQHandler+0x6a0>)
 800de52:	4293      	cmp	r3, r2
 800de54:	d036      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	4a25      	ldr	r2, [pc, #148]	; (800def0 <HAL_DMA_IRQHandler+0x6a4>)
 800de5c:	4293      	cmp	r3, r2
 800de5e:	d031      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	4a23      	ldr	r2, [pc, #140]	; (800def4 <HAL_DMA_IRQHandler+0x6a8>)
 800de66:	4293      	cmp	r3, r2
 800de68:	d02c      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	4a22      	ldr	r2, [pc, #136]	; (800def8 <HAL_DMA_IRQHandler+0x6ac>)
 800de70:	4293      	cmp	r3, r2
 800de72:	d027      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	4a20      	ldr	r2, [pc, #128]	; (800defc <HAL_DMA_IRQHandler+0x6b0>)
 800de7a:	4293      	cmp	r3, r2
 800de7c:	d022      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	4a1f      	ldr	r2, [pc, #124]	; (800df00 <HAL_DMA_IRQHandler+0x6b4>)
 800de84:	4293      	cmp	r3, r2
 800de86:	d01d      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	4a1d      	ldr	r2, [pc, #116]	; (800df04 <HAL_DMA_IRQHandler+0x6b8>)
 800de8e:	4293      	cmp	r3, r2
 800de90:	d018      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	4a1c      	ldr	r2, [pc, #112]	; (800df08 <HAL_DMA_IRQHandler+0x6bc>)
 800de98:	4293      	cmp	r3, r2
 800de9a:	d013      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	4a1a      	ldr	r2, [pc, #104]	; (800df0c <HAL_DMA_IRQHandler+0x6c0>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d00e      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	4a19      	ldr	r2, [pc, #100]	; (800df10 <HAL_DMA_IRQHandler+0x6c4>)
 800deac:	4293      	cmp	r3, r2
 800deae:	d009      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	4a17      	ldr	r2, [pc, #92]	; (800df14 <HAL_DMA_IRQHandler+0x6c8>)
 800deb6:	4293      	cmp	r3, r2
 800deb8:	d004      	beq.n	800dec4 <HAL_DMA_IRQHandler+0x678>
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	4a16      	ldr	r2, [pc, #88]	; (800df18 <HAL_DMA_IRQHandler+0x6cc>)
 800dec0:	4293      	cmp	r3, r2
 800dec2:	d12b      	bne.n	800df1c <HAL_DMA_IRQHandler+0x6d0>
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	f003 0310 	and.w	r3, r3, #16
 800dece:	2b00      	cmp	r3, #0
 800ded0:	bf14      	ite	ne
 800ded2:	2301      	movne	r3, #1
 800ded4:	2300      	moveq	r3, #0
 800ded6:	b2db      	uxtb	r3, r3
 800ded8:	e02a      	b.n	800df30 <HAL_DMA_IRQHandler+0x6e4>
 800deda:	bf00      	nop
 800dedc:	40020010 	.word	0x40020010
 800dee0:	40020028 	.word	0x40020028
 800dee4:	40020040 	.word	0x40020040
 800dee8:	40020058 	.word	0x40020058
 800deec:	40020070 	.word	0x40020070
 800def0:	40020088 	.word	0x40020088
 800def4:	400200a0 	.word	0x400200a0
 800def8:	400200b8 	.word	0x400200b8
 800defc:	40020410 	.word	0x40020410
 800df00:	40020428 	.word	0x40020428
 800df04:	40020440 	.word	0x40020440
 800df08:	40020458 	.word	0x40020458
 800df0c:	40020470 	.word	0x40020470
 800df10:	40020488 	.word	0x40020488
 800df14:	400204a0 	.word	0x400204a0
 800df18:	400204b8 	.word	0x400204b8
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	681b      	ldr	r3, [r3, #0]
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	f003 0302 	and.w	r3, r3, #2
 800df26:	2b00      	cmp	r3, #0
 800df28:	bf14      	ite	ne
 800df2a:	2301      	movne	r3, #1
 800df2c:	2300      	moveq	r3, #0
 800df2e:	b2db      	uxtb	r3, r3
 800df30:	2b00      	cmp	r3, #0
 800df32:	f000 8087 	beq.w	800e044 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800df3a:	f003 031f 	and.w	r3, r3, #31
 800df3e:	2220      	movs	r2, #32
 800df40:	409a      	lsls	r2, r3
 800df42:	6a3b      	ldr	r3, [r7, #32]
 800df44:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800df4c:	b2db      	uxtb	r3, r3
 800df4e:	2b04      	cmp	r3, #4
 800df50:	d139      	bne.n	800dfc6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	681a      	ldr	r2, [r3, #0]
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	f022 0216 	bic.w	r2, r2, #22
 800df60:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	695a      	ldr	r2, [r3, #20]
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800df70:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df76:	2b00      	cmp	r3, #0
 800df78:	d103      	bne.n	800df82 <HAL_DMA_IRQHandler+0x736>
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d007      	beq.n	800df92 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	681a      	ldr	r2, [r3, #0]
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	f022 0208 	bic.w	r2, r2, #8
 800df90:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800df96:	f003 031f 	and.w	r3, r3, #31
 800df9a:	223f      	movs	r2, #63	; 0x3f
 800df9c:	409a      	lsls	r2, r3
 800df9e:	6a3b      	ldr	r3, [r7, #32]
 800dfa0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	2201      	movs	r2, #1
 800dfa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2200      	movs	r2, #0
 800dfae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	f000 834a 	beq.w	800e650 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	4798      	blx	r3
          }
          return;
 800dfc4:	e344      	b.n	800e650 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800dfc6:	687b      	ldr	r3, [r7, #4]
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d018      	beq.n	800e006 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d108      	bne.n	800dff4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d02c      	beq.n	800e044 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dfee:	6878      	ldr	r0, [r7, #4]
 800dff0:	4798      	blx	r3
 800dff2:	e027      	b.n	800e044 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d023      	beq.n	800e044 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	4798      	blx	r3
 800e004:	e01e      	b.n	800e044 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	681b      	ldr	r3, [r3, #0]
 800e00c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e010:	2b00      	cmp	r3, #0
 800e012:	d10f      	bne.n	800e034 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	681a      	ldr	r2, [r3, #0]
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f022 0210 	bic.w	r2, r2, #16
 800e022:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2201      	movs	r2, #1
 800e028:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	2200      	movs	r2, #0
 800e030:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d003      	beq.n	800e044 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e048:	2b00      	cmp	r3, #0
 800e04a:	f000 8306 	beq.w	800e65a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e052:	f003 0301 	and.w	r3, r3, #1
 800e056:	2b00      	cmp	r3, #0
 800e058:	f000 8088 	beq.w	800e16c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2204      	movs	r2, #4
 800e060:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	4a7a      	ldr	r2, [pc, #488]	; (800e254 <HAL_DMA_IRQHandler+0xa08>)
 800e06a:	4293      	cmp	r3, r2
 800e06c:	d04a      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	4a79      	ldr	r2, [pc, #484]	; (800e258 <HAL_DMA_IRQHandler+0xa0c>)
 800e074:	4293      	cmp	r3, r2
 800e076:	d045      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	4a77      	ldr	r2, [pc, #476]	; (800e25c <HAL_DMA_IRQHandler+0xa10>)
 800e07e:	4293      	cmp	r3, r2
 800e080:	d040      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	4a76      	ldr	r2, [pc, #472]	; (800e260 <HAL_DMA_IRQHandler+0xa14>)
 800e088:	4293      	cmp	r3, r2
 800e08a:	d03b      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	4a74      	ldr	r2, [pc, #464]	; (800e264 <HAL_DMA_IRQHandler+0xa18>)
 800e092:	4293      	cmp	r3, r2
 800e094:	d036      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	4a73      	ldr	r2, [pc, #460]	; (800e268 <HAL_DMA_IRQHandler+0xa1c>)
 800e09c:	4293      	cmp	r3, r2
 800e09e:	d031      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	4a71      	ldr	r2, [pc, #452]	; (800e26c <HAL_DMA_IRQHandler+0xa20>)
 800e0a6:	4293      	cmp	r3, r2
 800e0a8:	d02c      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	4a70      	ldr	r2, [pc, #448]	; (800e270 <HAL_DMA_IRQHandler+0xa24>)
 800e0b0:	4293      	cmp	r3, r2
 800e0b2:	d027      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	4a6e      	ldr	r2, [pc, #440]	; (800e274 <HAL_DMA_IRQHandler+0xa28>)
 800e0ba:	4293      	cmp	r3, r2
 800e0bc:	d022      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	4a6d      	ldr	r2, [pc, #436]	; (800e278 <HAL_DMA_IRQHandler+0xa2c>)
 800e0c4:	4293      	cmp	r3, r2
 800e0c6:	d01d      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	4a6b      	ldr	r2, [pc, #428]	; (800e27c <HAL_DMA_IRQHandler+0xa30>)
 800e0ce:	4293      	cmp	r3, r2
 800e0d0:	d018      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	4a6a      	ldr	r2, [pc, #424]	; (800e280 <HAL_DMA_IRQHandler+0xa34>)
 800e0d8:	4293      	cmp	r3, r2
 800e0da:	d013      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	4a68      	ldr	r2, [pc, #416]	; (800e284 <HAL_DMA_IRQHandler+0xa38>)
 800e0e2:	4293      	cmp	r3, r2
 800e0e4:	d00e      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	4a67      	ldr	r2, [pc, #412]	; (800e288 <HAL_DMA_IRQHandler+0xa3c>)
 800e0ec:	4293      	cmp	r3, r2
 800e0ee:	d009      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0f0:	687b      	ldr	r3, [r7, #4]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	4a65      	ldr	r2, [pc, #404]	; (800e28c <HAL_DMA_IRQHandler+0xa40>)
 800e0f6:	4293      	cmp	r3, r2
 800e0f8:	d004      	beq.n	800e104 <HAL_DMA_IRQHandler+0x8b8>
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	4a64      	ldr	r2, [pc, #400]	; (800e290 <HAL_DMA_IRQHandler+0xa44>)
 800e100:	4293      	cmp	r3, r2
 800e102:	d108      	bne.n	800e116 <HAL_DMA_IRQHandler+0x8ca>
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	681a      	ldr	r2, [r3, #0]
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f022 0201 	bic.w	r2, r2, #1
 800e112:	601a      	str	r2, [r3, #0]
 800e114:	e007      	b.n	800e126 <HAL_DMA_IRQHandler+0x8da>
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	681a      	ldr	r2, [r3, #0]
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	f022 0201 	bic.w	r2, r2, #1
 800e124:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	3301      	adds	r3, #1
 800e12a:	60fb      	str	r3, [r7, #12]
 800e12c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e12e:	429a      	cmp	r2, r3
 800e130:	d307      	bcc.n	800e142 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	f003 0301 	and.w	r3, r3, #1
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d1f2      	bne.n	800e126 <HAL_DMA_IRQHandler+0x8da>
 800e140:	e000      	b.n	800e144 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800e142:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	f003 0301 	and.w	r3, r3, #1
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d004      	beq.n	800e15c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	2203      	movs	r2, #3
 800e156:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800e15a:	e003      	b.n	800e164 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	2201      	movs	r2, #1
 800e160:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2200      	movs	r2, #0
 800e168:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e170:	2b00      	cmp	r3, #0
 800e172:	f000 8272 	beq.w	800e65a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	4798      	blx	r3
 800e17e:	e26c      	b.n	800e65a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	4a43      	ldr	r2, [pc, #268]	; (800e294 <HAL_DMA_IRQHandler+0xa48>)
 800e186:	4293      	cmp	r3, r2
 800e188:	d022      	beq.n	800e1d0 <HAL_DMA_IRQHandler+0x984>
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	4a42      	ldr	r2, [pc, #264]	; (800e298 <HAL_DMA_IRQHandler+0xa4c>)
 800e190:	4293      	cmp	r3, r2
 800e192:	d01d      	beq.n	800e1d0 <HAL_DMA_IRQHandler+0x984>
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	4a40      	ldr	r2, [pc, #256]	; (800e29c <HAL_DMA_IRQHandler+0xa50>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	d018      	beq.n	800e1d0 <HAL_DMA_IRQHandler+0x984>
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	4a3f      	ldr	r2, [pc, #252]	; (800e2a0 <HAL_DMA_IRQHandler+0xa54>)
 800e1a4:	4293      	cmp	r3, r2
 800e1a6:	d013      	beq.n	800e1d0 <HAL_DMA_IRQHandler+0x984>
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	4a3d      	ldr	r2, [pc, #244]	; (800e2a4 <HAL_DMA_IRQHandler+0xa58>)
 800e1ae:	4293      	cmp	r3, r2
 800e1b0:	d00e      	beq.n	800e1d0 <HAL_DMA_IRQHandler+0x984>
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	4a3c      	ldr	r2, [pc, #240]	; (800e2a8 <HAL_DMA_IRQHandler+0xa5c>)
 800e1b8:	4293      	cmp	r3, r2
 800e1ba:	d009      	beq.n	800e1d0 <HAL_DMA_IRQHandler+0x984>
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	4a3a      	ldr	r2, [pc, #232]	; (800e2ac <HAL_DMA_IRQHandler+0xa60>)
 800e1c2:	4293      	cmp	r3, r2
 800e1c4:	d004      	beq.n	800e1d0 <HAL_DMA_IRQHandler+0x984>
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	4a39      	ldr	r2, [pc, #228]	; (800e2b0 <HAL_DMA_IRQHandler+0xa64>)
 800e1cc:	4293      	cmp	r3, r2
 800e1ce:	d101      	bne.n	800e1d4 <HAL_DMA_IRQHandler+0x988>
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	e000      	b.n	800e1d6 <HAL_DMA_IRQHandler+0x98a>
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	f000 823f 	beq.w	800e65a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e1e8:	f003 031f 	and.w	r3, r3, #31
 800e1ec:	2204      	movs	r2, #4
 800e1ee:	409a      	lsls	r2, r3
 800e1f0:	697b      	ldr	r3, [r7, #20]
 800e1f2:	4013      	ands	r3, r2
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	f000 80cd 	beq.w	800e394 <HAL_DMA_IRQHandler+0xb48>
 800e1fa:	693b      	ldr	r3, [r7, #16]
 800e1fc:	f003 0304 	and.w	r3, r3, #4
 800e200:	2b00      	cmp	r3, #0
 800e202:	f000 80c7 	beq.w	800e394 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e20a:	f003 031f 	and.w	r3, r3, #31
 800e20e:	2204      	movs	r2, #4
 800e210:	409a      	lsls	r2, r3
 800e212:	69fb      	ldr	r3, [r7, #28]
 800e214:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d049      	beq.n	800e2b4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e226:	2b00      	cmp	r3, #0
 800e228:	d109      	bne.n	800e23e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e22e:	2b00      	cmp	r3, #0
 800e230:	f000 8210 	beq.w	800e654 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e238:	6878      	ldr	r0, [r7, #4]
 800e23a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e23c:	e20a      	b.n	800e654 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e242:	2b00      	cmp	r3, #0
 800e244:	f000 8206 	beq.w	800e654 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e24c:	6878      	ldr	r0, [r7, #4]
 800e24e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e250:	e200      	b.n	800e654 <HAL_DMA_IRQHandler+0xe08>
 800e252:	bf00      	nop
 800e254:	40020010 	.word	0x40020010
 800e258:	40020028 	.word	0x40020028
 800e25c:	40020040 	.word	0x40020040
 800e260:	40020058 	.word	0x40020058
 800e264:	40020070 	.word	0x40020070
 800e268:	40020088 	.word	0x40020088
 800e26c:	400200a0 	.word	0x400200a0
 800e270:	400200b8 	.word	0x400200b8
 800e274:	40020410 	.word	0x40020410
 800e278:	40020428 	.word	0x40020428
 800e27c:	40020440 	.word	0x40020440
 800e280:	40020458 	.word	0x40020458
 800e284:	40020470 	.word	0x40020470
 800e288:	40020488 	.word	0x40020488
 800e28c:	400204a0 	.word	0x400204a0
 800e290:	400204b8 	.word	0x400204b8
 800e294:	58025408 	.word	0x58025408
 800e298:	5802541c 	.word	0x5802541c
 800e29c:	58025430 	.word	0x58025430
 800e2a0:	58025444 	.word	0x58025444
 800e2a4:	58025458 	.word	0x58025458
 800e2a8:	5802546c 	.word	0x5802546c
 800e2ac:	58025480 	.word	0x58025480
 800e2b0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	f003 0320 	and.w	r3, r3, #32
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d160      	bne.n	800e380 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	4a7f      	ldr	r2, [pc, #508]	; (800e4c0 <HAL_DMA_IRQHandler+0xc74>)
 800e2c4:	4293      	cmp	r3, r2
 800e2c6:	d04a      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681b      	ldr	r3, [r3, #0]
 800e2cc:	4a7d      	ldr	r2, [pc, #500]	; (800e4c4 <HAL_DMA_IRQHandler+0xc78>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	d045      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	4a7c      	ldr	r2, [pc, #496]	; (800e4c8 <HAL_DMA_IRQHandler+0xc7c>)
 800e2d8:	4293      	cmp	r3, r2
 800e2da:	d040      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	4a7a      	ldr	r2, [pc, #488]	; (800e4cc <HAL_DMA_IRQHandler+0xc80>)
 800e2e2:	4293      	cmp	r3, r2
 800e2e4:	d03b      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e2e6:	687b      	ldr	r3, [r7, #4]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	4a79      	ldr	r2, [pc, #484]	; (800e4d0 <HAL_DMA_IRQHandler+0xc84>)
 800e2ec:	4293      	cmp	r3, r2
 800e2ee:	d036      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	4a77      	ldr	r2, [pc, #476]	; (800e4d4 <HAL_DMA_IRQHandler+0xc88>)
 800e2f6:	4293      	cmp	r3, r2
 800e2f8:	d031      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	4a76      	ldr	r2, [pc, #472]	; (800e4d8 <HAL_DMA_IRQHandler+0xc8c>)
 800e300:	4293      	cmp	r3, r2
 800e302:	d02c      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	4a74      	ldr	r2, [pc, #464]	; (800e4dc <HAL_DMA_IRQHandler+0xc90>)
 800e30a:	4293      	cmp	r3, r2
 800e30c:	d027      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	4a73      	ldr	r2, [pc, #460]	; (800e4e0 <HAL_DMA_IRQHandler+0xc94>)
 800e314:	4293      	cmp	r3, r2
 800e316:	d022      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	681b      	ldr	r3, [r3, #0]
 800e31c:	4a71      	ldr	r2, [pc, #452]	; (800e4e4 <HAL_DMA_IRQHandler+0xc98>)
 800e31e:	4293      	cmp	r3, r2
 800e320:	d01d      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	4a70      	ldr	r2, [pc, #448]	; (800e4e8 <HAL_DMA_IRQHandler+0xc9c>)
 800e328:	4293      	cmp	r3, r2
 800e32a:	d018      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	4a6e      	ldr	r2, [pc, #440]	; (800e4ec <HAL_DMA_IRQHandler+0xca0>)
 800e332:	4293      	cmp	r3, r2
 800e334:	d013      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	4a6d      	ldr	r2, [pc, #436]	; (800e4f0 <HAL_DMA_IRQHandler+0xca4>)
 800e33c:	4293      	cmp	r3, r2
 800e33e:	d00e      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	4a6b      	ldr	r2, [pc, #428]	; (800e4f4 <HAL_DMA_IRQHandler+0xca8>)
 800e346:	4293      	cmp	r3, r2
 800e348:	d009      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	4a6a      	ldr	r2, [pc, #424]	; (800e4f8 <HAL_DMA_IRQHandler+0xcac>)
 800e350:	4293      	cmp	r3, r2
 800e352:	d004      	beq.n	800e35e <HAL_DMA_IRQHandler+0xb12>
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	4a68      	ldr	r2, [pc, #416]	; (800e4fc <HAL_DMA_IRQHandler+0xcb0>)
 800e35a:	4293      	cmp	r3, r2
 800e35c:	d108      	bne.n	800e370 <HAL_DMA_IRQHandler+0xb24>
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	681a      	ldr	r2, [r3, #0]
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	681b      	ldr	r3, [r3, #0]
 800e368:	f022 0208 	bic.w	r2, r2, #8
 800e36c:	601a      	str	r2, [r3, #0]
 800e36e:	e007      	b.n	800e380 <HAL_DMA_IRQHandler+0xb34>
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	681a      	ldr	r2, [r3, #0]
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	f022 0204 	bic.w	r2, r2, #4
 800e37e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e384:	2b00      	cmp	r3, #0
 800e386:	f000 8165 	beq.w	800e654 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e38e:	6878      	ldr	r0, [r7, #4]
 800e390:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e392:	e15f      	b.n	800e654 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e398:	f003 031f 	and.w	r3, r3, #31
 800e39c:	2202      	movs	r2, #2
 800e39e:	409a      	lsls	r2, r3
 800e3a0:	697b      	ldr	r3, [r7, #20]
 800e3a2:	4013      	ands	r3, r2
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	f000 80c5 	beq.w	800e534 <HAL_DMA_IRQHandler+0xce8>
 800e3aa:	693b      	ldr	r3, [r7, #16]
 800e3ac:	f003 0302 	and.w	r3, r3, #2
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	f000 80bf 	beq.w	800e534 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e3ba:	f003 031f 	and.w	r3, r3, #31
 800e3be:	2202      	movs	r2, #2
 800e3c0:	409a      	lsls	r2, r3
 800e3c2:	69fb      	ldr	r3, [r7, #28]
 800e3c4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e3c6:	693b      	ldr	r3, [r7, #16]
 800e3c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d018      	beq.n	800e402 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800e3d0:	693b      	ldr	r3, [r7, #16]
 800e3d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d109      	bne.n	800e3ee <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	f000 813a 	beq.w	800e658 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e3e8:	6878      	ldr	r0, [r7, #4]
 800e3ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e3ec:	e134      	b.n	800e658 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	f000 8130 	beq.w	800e658 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e3fc:	6878      	ldr	r0, [r7, #4]
 800e3fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e400:	e12a      	b.n	800e658 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800e402:	693b      	ldr	r3, [r7, #16]
 800e404:	f003 0320 	and.w	r3, r3, #32
 800e408:	2b00      	cmp	r3, #0
 800e40a:	f040 8089 	bne.w	800e520 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	4a2b      	ldr	r2, [pc, #172]	; (800e4c0 <HAL_DMA_IRQHandler+0xc74>)
 800e414:	4293      	cmp	r3, r2
 800e416:	d04a      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	4a29      	ldr	r2, [pc, #164]	; (800e4c4 <HAL_DMA_IRQHandler+0xc78>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d045      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	4a28      	ldr	r2, [pc, #160]	; (800e4c8 <HAL_DMA_IRQHandler+0xc7c>)
 800e428:	4293      	cmp	r3, r2
 800e42a:	d040      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4a26      	ldr	r2, [pc, #152]	; (800e4cc <HAL_DMA_IRQHandler+0xc80>)
 800e432:	4293      	cmp	r3, r2
 800e434:	d03b      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	4a25      	ldr	r2, [pc, #148]	; (800e4d0 <HAL_DMA_IRQHandler+0xc84>)
 800e43c:	4293      	cmp	r3, r2
 800e43e:	d036      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	4a23      	ldr	r2, [pc, #140]	; (800e4d4 <HAL_DMA_IRQHandler+0xc88>)
 800e446:	4293      	cmp	r3, r2
 800e448:	d031      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	4a22      	ldr	r2, [pc, #136]	; (800e4d8 <HAL_DMA_IRQHandler+0xc8c>)
 800e450:	4293      	cmp	r3, r2
 800e452:	d02c      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	4a20      	ldr	r2, [pc, #128]	; (800e4dc <HAL_DMA_IRQHandler+0xc90>)
 800e45a:	4293      	cmp	r3, r2
 800e45c:	d027      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e45e:	687b      	ldr	r3, [r7, #4]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	4a1f      	ldr	r2, [pc, #124]	; (800e4e0 <HAL_DMA_IRQHandler+0xc94>)
 800e464:	4293      	cmp	r3, r2
 800e466:	d022      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e468:	687b      	ldr	r3, [r7, #4]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	4a1d      	ldr	r2, [pc, #116]	; (800e4e4 <HAL_DMA_IRQHandler+0xc98>)
 800e46e:	4293      	cmp	r3, r2
 800e470:	d01d      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	4a1c      	ldr	r2, [pc, #112]	; (800e4e8 <HAL_DMA_IRQHandler+0xc9c>)
 800e478:	4293      	cmp	r3, r2
 800e47a:	d018      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	681b      	ldr	r3, [r3, #0]
 800e480:	4a1a      	ldr	r2, [pc, #104]	; (800e4ec <HAL_DMA_IRQHandler+0xca0>)
 800e482:	4293      	cmp	r3, r2
 800e484:	d013      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	4a19      	ldr	r2, [pc, #100]	; (800e4f0 <HAL_DMA_IRQHandler+0xca4>)
 800e48c:	4293      	cmp	r3, r2
 800e48e:	d00e      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	4a17      	ldr	r2, [pc, #92]	; (800e4f4 <HAL_DMA_IRQHandler+0xca8>)
 800e496:	4293      	cmp	r3, r2
 800e498:	d009      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	681b      	ldr	r3, [r3, #0]
 800e49e:	4a16      	ldr	r2, [pc, #88]	; (800e4f8 <HAL_DMA_IRQHandler+0xcac>)
 800e4a0:	4293      	cmp	r3, r2
 800e4a2:	d004      	beq.n	800e4ae <HAL_DMA_IRQHandler+0xc62>
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	4a14      	ldr	r2, [pc, #80]	; (800e4fc <HAL_DMA_IRQHandler+0xcb0>)
 800e4aa:	4293      	cmp	r3, r2
 800e4ac:	d128      	bne.n	800e500 <HAL_DMA_IRQHandler+0xcb4>
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	681a      	ldr	r2, [r3, #0]
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	f022 0214 	bic.w	r2, r2, #20
 800e4bc:	601a      	str	r2, [r3, #0]
 800e4be:	e027      	b.n	800e510 <HAL_DMA_IRQHandler+0xcc4>
 800e4c0:	40020010 	.word	0x40020010
 800e4c4:	40020028 	.word	0x40020028
 800e4c8:	40020040 	.word	0x40020040
 800e4cc:	40020058 	.word	0x40020058
 800e4d0:	40020070 	.word	0x40020070
 800e4d4:	40020088 	.word	0x40020088
 800e4d8:	400200a0 	.word	0x400200a0
 800e4dc:	400200b8 	.word	0x400200b8
 800e4e0:	40020410 	.word	0x40020410
 800e4e4:	40020428 	.word	0x40020428
 800e4e8:	40020440 	.word	0x40020440
 800e4ec:	40020458 	.word	0x40020458
 800e4f0:	40020470 	.word	0x40020470
 800e4f4:	40020488 	.word	0x40020488
 800e4f8:	400204a0 	.word	0x400204a0
 800e4fc:	400204b8 	.word	0x400204b8
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	681a      	ldr	r2, [r3, #0]
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	f022 020a 	bic.w	r2, r2, #10
 800e50e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	2201      	movs	r2, #1
 800e514:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	2200      	movs	r2, #0
 800e51c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e524:	2b00      	cmp	r3, #0
 800e526:	f000 8097 	beq.w	800e658 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e532:	e091      	b.n	800e658 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e538:	f003 031f 	and.w	r3, r3, #31
 800e53c:	2208      	movs	r2, #8
 800e53e:	409a      	lsls	r2, r3
 800e540:	697b      	ldr	r3, [r7, #20]
 800e542:	4013      	ands	r3, r2
 800e544:	2b00      	cmp	r3, #0
 800e546:	f000 8088 	beq.w	800e65a <HAL_DMA_IRQHandler+0xe0e>
 800e54a:	693b      	ldr	r3, [r7, #16]
 800e54c:	f003 0308 	and.w	r3, r3, #8
 800e550:	2b00      	cmp	r3, #0
 800e552:	f000 8082 	beq.w	800e65a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	4a41      	ldr	r2, [pc, #260]	; (800e660 <HAL_DMA_IRQHandler+0xe14>)
 800e55c:	4293      	cmp	r3, r2
 800e55e:	d04a      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	4a3f      	ldr	r2, [pc, #252]	; (800e664 <HAL_DMA_IRQHandler+0xe18>)
 800e566:	4293      	cmp	r3, r2
 800e568:	d045      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	4a3e      	ldr	r2, [pc, #248]	; (800e668 <HAL_DMA_IRQHandler+0xe1c>)
 800e570:	4293      	cmp	r3, r2
 800e572:	d040      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	4a3c      	ldr	r2, [pc, #240]	; (800e66c <HAL_DMA_IRQHandler+0xe20>)
 800e57a:	4293      	cmp	r3, r2
 800e57c:	d03b      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	4a3b      	ldr	r2, [pc, #236]	; (800e670 <HAL_DMA_IRQHandler+0xe24>)
 800e584:	4293      	cmp	r3, r2
 800e586:	d036      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	4a39      	ldr	r2, [pc, #228]	; (800e674 <HAL_DMA_IRQHandler+0xe28>)
 800e58e:	4293      	cmp	r3, r2
 800e590:	d031      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	4a38      	ldr	r2, [pc, #224]	; (800e678 <HAL_DMA_IRQHandler+0xe2c>)
 800e598:	4293      	cmp	r3, r2
 800e59a:	d02c      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	4a36      	ldr	r2, [pc, #216]	; (800e67c <HAL_DMA_IRQHandler+0xe30>)
 800e5a2:	4293      	cmp	r3, r2
 800e5a4:	d027      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	4a35      	ldr	r2, [pc, #212]	; (800e680 <HAL_DMA_IRQHandler+0xe34>)
 800e5ac:	4293      	cmp	r3, r2
 800e5ae:	d022      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	4a33      	ldr	r2, [pc, #204]	; (800e684 <HAL_DMA_IRQHandler+0xe38>)
 800e5b6:	4293      	cmp	r3, r2
 800e5b8:	d01d      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	4a32      	ldr	r2, [pc, #200]	; (800e688 <HAL_DMA_IRQHandler+0xe3c>)
 800e5c0:	4293      	cmp	r3, r2
 800e5c2:	d018      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	4a30      	ldr	r2, [pc, #192]	; (800e68c <HAL_DMA_IRQHandler+0xe40>)
 800e5ca:	4293      	cmp	r3, r2
 800e5cc:	d013      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	4a2f      	ldr	r2, [pc, #188]	; (800e690 <HAL_DMA_IRQHandler+0xe44>)
 800e5d4:	4293      	cmp	r3, r2
 800e5d6:	d00e      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	4a2d      	ldr	r2, [pc, #180]	; (800e694 <HAL_DMA_IRQHandler+0xe48>)
 800e5de:	4293      	cmp	r3, r2
 800e5e0:	d009      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	4a2c      	ldr	r2, [pc, #176]	; (800e698 <HAL_DMA_IRQHandler+0xe4c>)
 800e5e8:	4293      	cmp	r3, r2
 800e5ea:	d004      	beq.n	800e5f6 <HAL_DMA_IRQHandler+0xdaa>
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	4a2a      	ldr	r2, [pc, #168]	; (800e69c <HAL_DMA_IRQHandler+0xe50>)
 800e5f2:	4293      	cmp	r3, r2
 800e5f4:	d108      	bne.n	800e608 <HAL_DMA_IRQHandler+0xdbc>
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	681a      	ldr	r2, [r3, #0]
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	f022 021c 	bic.w	r2, r2, #28
 800e604:	601a      	str	r2, [r3, #0]
 800e606:	e007      	b.n	800e618 <HAL_DMA_IRQHandler+0xdcc>
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	681a      	ldr	r2, [r3, #0]
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	f022 020e 	bic.w	r2, r2, #14
 800e616:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e61c:	f003 031f 	and.w	r3, r3, #31
 800e620:	2201      	movs	r2, #1
 800e622:	409a      	lsls	r2, r3
 800e624:	69fb      	ldr	r3, [r7, #28]
 800e626:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	2201      	movs	r2, #1
 800e62c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2201      	movs	r2, #1
 800e632:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	2200      	movs	r2, #0
 800e63a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e642:	2b00      	cmp	r3, #0
 800e644:	d009      	beq.n	800e65a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e64a:	6878      	ldr	r0, [r7, #4]
 800e64c:	4798      	blx	r3
 800e64e:	e004      	b.n	800e65a <HAL_DMA_IRQHandler+0xe0e>
          return;
 800e650:	bf00      	nop
 800e652:	e002      	b.n	800e65a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e654:	bf00      	nop
 800e656:	e000      	b.n	800e65a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800e658:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800e65a:	3728      	adds	r7, #40	; 0x28
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bd80      	pop	{r7, pc}
 800e660:	40020010 	.word	0x40020010
 800e664:	40020028 	.word	0x40020028
 800e668:	40020040 	.word	0x40020040
 800e66c:	40020058 	.word	0x40020058
 800e670:	40020070 	.word	0x40020070
 800e674:	40020088 	.word	0x40020088
 800e678:	400200a0 	.word	0x400200a0
 800e67c:	400200b8 	.word	0x400200b8
 800e680:	40020410 	.word	0x40020410
 800e684:	40020428 	.word	0x40020428
 800e688:	40020440 	.word	0x40020440
 800e68c:	40020458 	.word	0x40020458
 800e690:	40020470 	.word	0x40020470
 800e694:	40020488 	.word	0x40020488
 800e698:	400204a0 	.word	0x400204a0
 800e69c:	400204b8 	.word	0x400204b8

0800e6a0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800e6a0:	b480      	push	{r7}
 800e6a2:	b083      	sub	sp, #12
 800e6a4:	af00      	add	r7, sp, #0
 800e6a6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800e6ac:	4618      	mov	r0, r3
 800e6ae:	370c      	adds	r7, #12
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b6:	4770      	bx	lr

0800e6b8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e6b8:	b480      	push	{r7}
 800e6ba:	b087      	sub	sp, #28
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	60f8      	str	r0, [r7, #12]
 800e6c0:	60b9      	str	r1, [r7, #8]
 800e6c2:	607a      	str	r2, [r7, #4]
 800e6c4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6ca:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800e6cc:	68fb      	ldr	r3, [r7, #12]
 800e6ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6d0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	4a7f      	ldr	r2, [pc, #508]	; (800e8d4 <DMA_SetConfig+0x21c>)
 800e6d8:	4293      	cmp	r3, r2
 800e6da:	d072      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	4a7d      	ldr	r2, [pc, #500]	; (800e8d8 <DMA_SetConfig+0x220>)
 800e6e2:	4293      	cmp	r3, r2
 800e6e4:	d06d      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e6e6:	68fb      	ldr	r3, [r7, #12]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	4a7c      	ldr	r2, [pc, #496]	; (800e8dc <DMA_SetConfig+0x224>)
 800e6ec:	4293      	cmp	r3, r2
 800e6ee:	d068      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	4a7a      	ldr	r2, [pc, #488]	; (800e8e0 <DMA_SetConfig+0x228>)
 800e6f6:	4293      	cmp	r3, r2
 800e6f8:	d063      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	4a79      	ldr	r2, [pc, #484]	; (800e8e4 <DMA_SetConfig+0x22c>)
 800e700:	4293      	cmp	r3, r2
 800e702:	d05e      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	4a77      	ldr	r2, [pc, #476]	; (800e8e8 <DMA_SetConfig+0x230>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d059      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	4a76      	ldr	r2, [pc, #472]	; (800e8ec <DMA_SetConfig+0x234>)
 800e714:	4293      	cmp	r3, r2
 800e716:	d054      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	4a74      	ldr	r2, [pc, #464]	; (800e8f0 <DMA_SetConfig+0x238>)
 800e71e:	4293      	cmp	r3, r2
 800e720:	d04f      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	4a73      	ldr	r2, [pc, #460]	; (800e8f4 <DMA_SetConfig+0x23c>)
 800e728:	4293      	cmp	r3, r2
 800e72a:	d04a      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	4a71      	ldr	r2, [pc, #452]	; (800e8f8 <DMA_SetConfig+0x240>)
 800e732:	4293      	cmp	r3, r2
 800e734:	d045      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	681b      	ldr	r3, [r3, #0]
 800e73a:	4a70      	ldr	r2, [pc, #448]	; (800e8fc <DMA_SetConfig+0x244>)
 800e73c:	4293      	cmp	r3, r2
 800e73e:	d040      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	4a6e      	ldr	r2, [pc, #440]	; (800e900 <DMA_SetConfig+0x248>)
 800e746:	4293      	cmp	r3, r2
 800e748:	d03b      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	4a6d      	ldr	r2, [pc, #436]	; (800e904 <DMA_SetConfig+0x24c>)
 800e750:	4293      	cmp	r3, r2
 800e752:	d036      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e754:	68fb      	ldr	r3, [r7, #12]
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	4a6b      	ldr	r2, [pc, #428]	; (800e908 <DMA_SetConfig+0x250>)
 800e75a:	4293      	cmp	r3, r2
 800e75c:	d031      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	4a6a      	ldr	r2, [pc, #424]	; (800e90c <DMA_SetConfig+0x254>)
 800e764:	4293      	cmp	r3, r2
 800e766:	d02c      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	4a68      	ldr	r2, [pc, #416]	; (800e910 <DMA_SetConfig+0x258>)
 800e76e:	4293      	cmp	r3, r2
 800e770:	d027      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	4a67      	ldr	r2, [pc, #412]	; (800e914 <DMA_SetConfig+0x25c>)
 800e778:	4293      	cmp	r3, r2
 800e77a:	d022      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	4a65      	ldr	r2, [pc, #404]	; (800e918 <DMA_SetConfig+0x260>)
 800e782:	4293      	cmp	r3, r2
 800e784:	d01d      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	4a64      	ldr	r2, [pc, #400]	; (800e91c <DMA_SetConfig+0x264>)
 800e78c:	4293      	cmp	r3, r2
 800e78e:	d018      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	4a62      	ldr	r2, [pc, #392]	; (800e920 <DMA_SetConfig+0x268>)
 800e796:	4293      	cmp	r3, r2
 800e798:	d013      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	4a61      	ldr	r2, [pc, #388]	; (800e924 <DMA_SetConfig+0x26c>)
 800e7a0:	4293      	cmp	r3, r2
 800e7a2:	d00e      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	4a5f      	ldr	r2, [pc, #380]	; (800e928 <DMA_SetConfig+0x270>)
 800e7aa:	4293      	cmp	r3, r2
 800e7ac:	d009      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	4a5e      	ldr	r2, [pc, #376]	; (800e92c <DMA_SetConfig+0x274>)
 800e7b4:	4293      	cmp	r3, r2
 800e7b6:	d004      	beq.n	800e7c2 <DMA_SetConfig+0x10a>
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	4a5c      	ldr	r2, [pc, #368]	; (800e930 <DMA_SetConfig+0x278>)
 800e7be:	4293      	cmp	r3, r2
 800e7c0:	d101      	bne.n	800e7c6 <DMA_SetConfig+0x10e>
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	e000      	b.n	800e7c8 <DMA_SetConfig+0x110>
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d00d      	beq.n	800e7e8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e7d0:	68fa      	ldr	r2, [r7, #12]
 800e7d2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800e7d4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d004      	beq.n	800e7e8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e7e2:	68fa      	ldr	r2, [r7, #12]
 800e7e4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800e7e6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	4a39      	ldr	r2, [pc, #228]	; (800e8d4 <DMA_SetConfig+0x21c>)
 800e7ee:	4293      	cmp	r3, r2
 800e7f0:	d04a      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	681b      	ldr	r3, [r3, #0]
 800e7f6:	4a38      	ldr	r2, [pc, #224]	; (800e8d8 <DMA_SetConfig+0x220>)
 800e7f8:	4293      	cmp	r3, r2
 800e7fa:	d045      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	681b      	ldr	r3, [r3, #0]
 800e800:	4a36      	ldr	r2, [pc, #216]	; (800e8dc <DMA_SetConfig+0x224>)
 800e802:	4293      	cmp	r3, r2
 800e804:	d040      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	4a35      	ldr	r2, [pc, #212]	; (800e8e0 <DMA_SetConfig+0x228>)
 800e80c:	4293      	cmp	r3, r2
 800e80e:	d03b      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	4a33      	ldr	r2, [pc, #204]	; (800e8e4 <DMA_SetConfig+0x22c>)
 800e816:	4293      	cmp	r3, r2
 800e818:	d036      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	681b      	ldr	r3, [r3, #0]
 800e81e:	4a32      	ldr	r2, [pc, #200]	; (800e8e8 <DMA_SetConfig+0x230>)
 800e820:	4293      	cmp	r3, r2
 800e822:	d031      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e824:	68fb      	ldr	r3, [r7, #12]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	4a30      	ldr	r2, [pc, #192]	; (800e8ec <DMA_SetConfig+0x234>)
 800e82a:	4293      	cmp	r3, r2
 800e82c:	d02c      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	4a2f      	ldr	r2, [pc, #188]	; (800e8f0 <DMA_SetConfig+0x238>)
 800e834:	4293      	cmp	r3, r2
 800e836:	d027      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	681b      	ldr	r3, [r3, #0]
 800e83c:	4a2d      	ldr	r2, [pc, #180]	; (800e8f4 <DMA_SetConfig+0x23c>)
 800e83e:	4293      	cmp	r3, r2
 800e840:	d022      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	4a2c      	ldr	r2, [pc, #176]	; (800e8f8 <DMA_SetConfig+0x240>)
 800e848:	4293      	cmp	r3, r2
 800e84a:	d01d      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	4a2a      	ldr	r2, [pc, #168]	; (800e8fc <DMA_SetConfig+0x244>)
 800e852:	4293      	cmp	r3, r2
 800e854:	d018      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	681b      	ldr	r3, [r3, #0]
 800e85a:	4a29      	ldr	r2, [pc, #164]	; (800e900 <DMA_SetConfig+0x248>)
 800e85c:	4293      	cmp	r3, r2
 800e85e:	d013      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	4a27      	ldr	r2, [pc, #156]	; (800e904 <DMA_SetConfig+0x24c>)
 800e866:	4293      	cmp	r3, r2
 800e868:	d00e      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	4a26      	ldr	r2, [pc, #152]	; (800e908 <DMA_SetConfig+0x250>)
 800e870:	4293      	cmp	r3, r2
 800e872:	d009      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	4a24      	ldr	r2, [pc, #144]	; (800e90c <DMA_SetConfig+0x254>)
 800e87a:	4293      	cmp	r3, r2
 800e87c:	d004      	beq.n	800e888 <DMA_SetConfig+0x1d0>
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	4a23      	ldr	r2, [pc, #140]	; (800e910 <DMA_SetConfig+0x258>)
 800e884:	4293      	cmp	r3, r2
 800e886:	d101      	bne.n	800e88c <DMA_SetConfig+0x1d4>
 800e888:	2301      	movs	r3, #1
 800e88a:	e000      	b.n	800e88e <DMA_SetConfig+0x1d6>
 800e88c:	2300      	movs	r3, #0
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d059      	beq.n	800e946 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e896:	f003 031f 	and.w	r3, r3, #31
 800e89a:	223f      	movs	r2, #63	; 0x3f
 800e89c:	409a      	lsls	r2, r3
 800e89e:	697b      	ldr	r3, [r7, #20]
 800e8a0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	681a      	ldr	r2, [r3, #0]
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e8b0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	683a      	ldr	r2, [r7, #0]
 800e8b8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	689b      	ldr	r3, [r3, #8]
 800e8be:	2b40      	cmp	r3, #64	; 0x40
 800e8c0:	d138      	bne.n	800e934 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	687a      	ldr	r2, [r7, #4]
 800e8c8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	681b      	ldr	r3, [r3, #0]
 800e8ce:	68ba      	ldr	r2, [r7, #8]
 800e8d0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800e8d2:	e086      	b.n	800e9e2 <DMA_SetConfig+0x32a>
 800e8d4:	40020010 	.word	0x40020010
 800e8d8:	40020028 	.word	0x40020028
 800e8dc:	40020040 	.word	0x40020040
 800e8e0:	40020058 	.word	0x40020058
 800e8e4:	40020070 	.word	0x40020070
 800e8e8:	40020088 	.word	0x40020088
 800e8ec:	400200a0 	.word	0x400200a0
 800e8f0:	400200b8 	.word	0x400200b8
 800e8f4:	40020410 	.word	0x40020410
 800e8f8:	40020428 	.word	0x40020428
 800e8fc:	40020440 	.word	0x40020440
 800e900:	40020458 	.word	0x40020458
 800e904:	40020470 	.word	0x40020470
 800e908:	40020488 	.word	0x40020488
 800e90c:	400204a0 	.word	0x400204a0
 800e910:	400204b8 	.word	0x400204b8
 800e914:	58025408 	.word	0x58025408
 800e918:	5802541c 	.word	0x5802541c
 800e91c:	58025430 	.word	0x58025430
 800e920:	58025444 	.word	0x58025444
 800e924:	58025458 	.word	0x58025458
 800e928:	5802546c 	.word	0x5802546c
 800e92c:	58025480 	.word	0x58025480
 800e930:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	68ba      	ldr	r2, [r7, #8]
 800e93a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	687a      	ldr	r2, [r7, #4]
 800e942:	60da      	str	r2, [r3, #12]
}
 800e944:	e04d      	b.n	800e9e2 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	4a29      	ldr	r2, [pc, #164]	; (800e9f0 <DMA_SetConfig+0x338>)
 800e94c:	4293      	cmp	r3, r2
 800e94e:	d022      	beq.n	800e996 <DMA_SetConfig+0x2de>
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	4a27      	ldr	r2, [pc, #156]	; (800e9f4 <DMA_SetConfig+0x33c>)
 800e956:	4293      	cmp	r3, r2
 800e958:	d01d      	beq.n	800e996 <DMA_SetConfig+0x2de>
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	4a26      	ldr	r2, [pc, #152]	; (800e9f8 <DMA_SetConfig+0x340>)
 800e960:	4293      	cmp	r3, r2
 800e962:	d018      	beq.n	800e996 <DMA_SetConfig+0x2de>
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	4a24      	ldr	r2, [pc, #144]	; (800e9fc <DMA_SetConfig+0x344>)
 800e96a:	4293      	cmp	r3, r2
 800e96c:	d013      	beq.n	800e996 <DMA_SetConfig+0x2de>
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	4a23      	ldr	r2, [pc, #140]	; (800ea00 <DMA_SetConfig+0x348>)
 800e974:	4293      	cmp	r3, r2
 800e976:	d00e      	beq.n	800e996 <DMA_SetConfig+0x2de>
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	4a21      	ldr	r2, [pc, #132]	; (800ea04 <DMA_SetConfig+0x34c>)
 800e97e:	4293      	cmp	r3, r2
 800e980:	d009      	beq.n	800e996 <DMA_SetConfig+0x2de>
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	4a20      	ldr	r2, [pc, #128]	; (800ea08 <DMA_SetConfig+0x350>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d004      	beq.n	800e996 <DMA_SetConfig+0x2de>
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	681b      	ldr	r3, [r3, #0]
 800e990:	4a1e      	ldr	r2, [pc, #120]	; (800ea0c <DMA_SetConfig+0x354>)
 800e992:	4293      	cmp	r3, r2
 800e994:	d101      	bne.n	800e99a <DMA_SetConfig+0x2e2>
 800e996:	2301      	movs	r3, #1
 800e998:	e000      	b.n	800e99c <DMA_SetConfig+0x2e4>
 800e99a:	2300      	movs	r3, #0
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d020      	beq.n	800e9e2 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e9a4:	f003 031f 	and.w	r3, r3, #31
 800e9a8:	2201      	movs	r2, #1
 800e9aa:	409a      	lsls	r2, r3
 800e9ac:	693b      	ldr	r3, [r7, #16]
 800e9ae:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	683a      	ldr	r2, [r7, #0]
 800e9b6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	689b      	ldr	r3, [r3, #8]
 800e9bc:	2b40      	cmp	r3, #64	; 0x40
 800e9be:	d108      	bne.n	800e9d2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	687a      	ldr	r2, [r7, #4]
 800e9c6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	68ba      	ldr	r2, [r7, #8]
 800e9ce:	60da      	str	r2, [r3, #12]
}
 800e9d0:	e007      	b.n	800e9e2 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	68ba      	ldr	r2, [r7, #8]
 800e9d8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	687a      	ldr	r2, [r7, #4]
 800e9e0:	60da      	str	r2, [r3, #12]
}
 800e9e2:	bf00      	nop
 800e9e4:	371c      	adds	r7, #28
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9ec:	4770      	bx	lr
 800e9ee:	bf00      	nop
 800e9f0:	58025408 	.word	0x58025408
 800e9f4:	5802541c 	.word	0x5802541c
 800e9f8:	58025430 	.word	0x58025430
 800e9fc:	58025444 	.word	0x58025444
 800ea00:	58025458 	.word	0x58025458
 800ea04:	5802546c 	.word	0x5802546c
 800ea08:	58025480 	.word	0x58025480
 800ea0c:	58025494 	.word	0x58025494

0800ea10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800ea10:	b480      	push	{r7}
 800ea12:	b085      	sub	sp, #20
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	4a42      	ldr	r2, [pc, #264]	; (800eb28 <DMA_CalcBaseAndBitshift+0x118>)
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d04a      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	4a41      	ldr	r2, [pc, #260]	; (800eb2c <DMA_CalcBaseAndBitshift+0x11c>)
 800ea28:	4293      	cmp	r3, r2
 800ea2a:	d045      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	4a3f      	ldr	r2, [pc, #252]	; (800eb30 <DMA_CalcBaseAndBitshift+0x120>)
 800ea32:	4293      	cmp	r3, r2
 800ea34:	d040      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	4a3e      	ldr	r2, [pc, #248]	; (800eb34 <DMA_CalcBaseAndBitshift+0x124>)
 800ea3c:	4293      	cmp	r3, r2
 800ea3e:	d03b      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	4a3c      	ldr	r2, [pc, #240]	; (800eb38 <DMA_CalcBaseAndBitshift+0x128>)
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d036      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	4a3b      	ldr	r2, [pc, #236]	; (800eb3c <DMA_CalcBaseAndBitshift+0x12c>)
 800ea50:	4293      	cmp	r3, r2
 800ea52:	d031      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	4a39      	ldr	r2, [pc, #228]	; (800eb40 <DMA_CalcBaseAndBitshift+0x130>)
 800ea5a:	4293      	cmp	r3, r2
 800ea5c:	d02c      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	681b      	ldr	r3, [r3, #0]
 800ea62:	4a38      	ldr	r2, [pc, #224]	; (800eb44 <DMA_CalcBaseAndBitshift+0x134>)
 800ea64:	4293      	cmp	r3, r2
 800ea66:	d027      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	4a36      	ldr	r2, [pc, #216]	; (800eb48 <DMA_CalcBaseAndBitshift+0x138>)
 800ea6e:	4293      	cmp	r3, r2
 800ea70:	d022      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	4a35      	ldr	r2, [pc, #212]	; (800eb4c <DMA_CalcBaseAndBitshift+0x13c>)
 800ea78:	4293      	cmp	r3, r2
 800ea7a:	d01d      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	4a33      	ldr	r2, [pc, #204]	; (800eb50 <DMA_CalcBaseAndBitshift+0x140>)
 800ea82:	4293      	cmp	r3, r2
 800ea84:	d018      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	4a32      	ldr	r2, [pc, #200]	; (800eb54 <DMA_CalcBaseAndBitshift+0x144>)
 800ea8c:	4293      	cmp	r3, r2
 800ea8e:	d013      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	4a30      	ldr	r2, [pc, #192]	; (800eb58 <DMA_CalcBaseAndBitshift+0x148>)
 800ea96:	4293      	cmp	r3, r2
 800ea98:	d00e      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	4a2f      	ldr	r2, [pc, #188]	; (800eb5c <DMA_CalcBaseAndBitshift+0x14c>)
 800eaa0:	4293      	cmp	r3, r2
 800eaa2:	d009      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	4a2d      	ldr	r2, [pc, #180]	; (800eb60 <DMA_CalcBaseAndBitshift+0x150>)
 800eaaa:	4293      	cmp	r3, r2
 800eaac:	d004      	beq.n	800eab8 <DMA_CalcBaseAndBitshift+0xa8>
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	681b      	ldr	r3, [r3, #0]
 800eab2:	4a2c      	ldr	r2, [pc, #176]	; (800eb64 <DMA_CalcBaseAndBitshift+0x154>)
 800eab4:	4293      	cmp	r3, r2
 800eab6:	d101      	bne.n	800eabc <DMA_CalcBaseAndBitshift+0xac>
 800eab8:	2301      	movs	r3, #1
 800eaba:	e000      	b.n	800eabe <DMA_CalcBaseAndBitshift+0xae>
 800eabc:	2300      	movs	r3, #0
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d024      	beq.n	800eb0c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800eac2:	687b      	ldr	r3, [r7, #4]
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	b2db      	uxtb	r3, r3
 800eac8:	3b10      	subs	r3, #16
 800eaca:	4a27      	ldr	r2, [pc, #156]	; (800eb68 <DMA_CalcBaseAndBitshift+0x158>)
 800eacc:	fba2 2303 	umull	r2, r3, r2, r3
 800ead0:	091b      	lsrs	r3, r3, #4
 800ead2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	f003 0307 	and.w	r3, r3, #7
 800eada:	4a24      	ldr	r2, [pc, #144]	; (800eb6c <DMA_CalcBaseAndBitshift+0x15c>)
 800eadc:	5cd3      	ldrb	r3, [r2, r3]
 800eade:	461a      	mov	r2, r3
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	2b03      	cmp	r3, #3
 800eae8:	d908      	bls.n	800eafc <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	461a      	mov	r2, r3
 800eaf0:	4b1f      	ldr	r3, [pc, #124]	; (800eb70 <DMA_CalcBaseAndBitshift+0x160>)
 800eaf2:	4013      	ands	r3, r2
 800eaf4:	1d1a      	adds	r2, r3, #4
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	659a      	str	r2, [r3, #88]	; 0x58
 800eafa:	e00d      	b.n	800eb18 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	461a      	mov	r2, r3
 800eb02:	4b1b      	ldr	r3, [pc, #108]	; (800eb70 <DMA_CalcBaseAndBitshift+0x160>)
 800eb04:	4013      	ands	r3, r2
 800eb06:	687a      	ldr	r2, [r7, #4]
 800eb08:	6593      	str	r3, [r2, #88]	; 0x58
 800eb0a:	e005      	b.n	800eb18 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	681b      	ldr	r3, [r3, #0]
 800eb10:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800eb1c:	4618      	mov	r0, r3
 800eb1e:	3714      	adds	r7, #20
 800eb20:	46bd      	mov	sp, r7
 800eb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb26:	4770      	bx	lr
 800eb28:	40020010 	.word	0x40020010
 800eb2c:	40020028 	.word	0x40020028
 800eb30:	40020040 	.word	0x40020040
 800eb34:	40020058 	.word	0x40020058
 800eb38:	40020070 	.word	0x40020070
 800eb3c:	40020088 	.word	0x40020088
 800eb40:	400200a0 	.word	0x400200a0
 800eb44:	400200b8 	.word	0x400200b8
 800eb48:	40020410 	.word	0x40020410
 800eb4c:	40020428 	.word	0x40020428
 800eb50:	40020440 	.word	0x40020440
 800eb54:	40020458 	.word	0x40020458
 800eb58:	40020470 	.word	0x40020470
 800eb5c:	40020488 	.word	0x40020488
 800eb60:	400204a0 	.word	0x400204a0
 800eb64:	400204b8 	.word	0x400204b8
 800eb68:	aaaaaaab 	.word	0xaaaaaaab
 800eb6c:	24008488 	.word	0x24008488
 800eb70:	fffffc00 	.word	0xfffffc00

0800eb74 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800eb74:	b480      	push	{r7}
 800eb76:	b085      	sub	sp, #20
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	699b      	ldr	r3, [r3, #24]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d120      	bne.n	800ebca <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb8c:	2b03      	cmp	r3, #3
 800eb8e:	d858      	bhi.n	800ec42 <DMA_CheckFifoParam+0xce>
 800eb90:	a201      	add	r2, pc, #4	; (adr r2, 800eb98 <DMA_CheckFifoParam+0x24>)
 800eb92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb96:	bf00      	nop
 800eb98:	0800eba9 	.word	0x0800eba9
 800eb9c:	0800ebbb 	.word	0x0800ebbb
 800eba0:	0800eba9 	.word	0x0800eba9
 800eba4:	0800ec43 	.word	0x0800ec43
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d048      	beq.n	800ec46 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800ebb4:	2301      	movs	r3, #1
 800ebb6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ebb8:	e045      	b.n	800ec46 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebbe:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ebc2:	d142      	bne.n	800ec4a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800ebc4:	2301      	movs	r3, #1
 800ebc6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ebc8:	e03f      	b.n	800ec4a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	699b      	ldr	r3, [r3, #24]
 800ebce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ebd2:	d123      	bne.n	800ec1c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebd8:	2b03      	cmp	r3, #3
 800ebda:	d838      	bhi.n	800ec4e <DMA_CheckFifoParam+0xda>
 800ebdc:	a201      	add	r2, pc, #4	; (adr r2, 800ebe4 <DMA_CheckFifoParam+0x70>)
 800ebde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebe2:	bf00      	nop
 800ebe4:	0800ebf5 	.word	0x0800ebf5
 800ebe8:	0800ebfb 	.word	0x0800ebfb
 800ebec:	0800ebf5 	.word	0x0800ebf5
 800ebf0:	0800ec0d 	.word	0x0800ec0d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800ebf4:	2301      	movs	r3, #1
 800ebf6:	73fb      	strb	r3, [r7, #15]
        break;
 800ebf8:	e030      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebfe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d025      	beq.n	800ec52 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800ec06:	2301      	movs	r3, #1
 800ec08:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ec0a:	e022      	b.n	800ec52 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec10:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800ec14:	d11f      	bne.n	800ec56 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800ec16:	2301      	movs	r3, #1
 800ec18:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800ec1a:	e01c      	b.n	800ec56 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec20:	2b02      	cmp	r3, #2
 800ec22:	d902      	bls.n	800ec2a <DMA_CheckFifoParam+0xb6>
 800ec24:	2b03      	cmp	r3, #3
 800ec26:	d003      	beq.n	800ec30 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800ec28:	e018      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800ec2a:	2301      	movs	r3, #1
 800ec2c:	73fb      	strb	r3, [r7, #15]
        break;
 800ec2e:	e015      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d00e      	beq.n	800ec5a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800ec3c:	2301      	movs	r3, #1
 800ec3e:	73fb      	strb	r3, [r7, #15]
    break;
 800ec40:	e00b      	b.n	800ec5a <DMA_CheckFifoParam+0xe6>
        break;
 800ec42:	bf00      	nop
 800ec44:	e00a      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>
        break;
 800ec46:	bf00      	nop
 800ec48:	e008      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>
        break;
 800ec4a:	bf00      	nop
 800ec4c:	e006      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>
        break;
 800ec4e:	bf00      	nop
 800ec50:	e004      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>
        break;
 800ec52:	bf00      	nop
 800ec54:	e002      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>
        break;
 800ec56:	bf00      	nop
 800ec58:	e000      	b.n	800ec5c <DMA_CheckFifoParam+0xe8>
    break;
 800ec5a:	bf00      	nop
    }
  }

  return status;
 800ec5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3714      	adds	r7, #20
 800ec62:	46bd      	mov	sp, r7
 800ec64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec68:	4770      	bx	lr
 800ec6a:	bf00      	nop

0800ec6c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ec6c:	b480      	push	{r7}
 800ec6e:	b085      	sub	sp, #20
 800ec70:	af00      	add	r7, sp, #0
 800ec72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	681b      	ldr	r3, [r3, #0]
 800ec7e:	4a38      	ldr	r2, [pc, #224]	; (800ed60 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d022      	beq.n	800ecca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	4a36      	ldr	r2, [pc, #216]	; (800ed64 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800ec8a:	4293      	cmp	r3, r2
 800ec8c:	d01d      	beq.n	800ecca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	4a35      	ldr	r2, [pc, #212]	; (800ed68 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d018      	beq.n	800ecca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	4a33      	ldr	r2, [pc, #204]	; (800ed6c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d013      	beq.n	800ecca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	4a32      	ldr	r2, [pc, #200]	; (800ed70 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800eca8:	4293      	cmp	r3, r2
 800ecaa:	d00e      	beq.n	800ecca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	4a30      	ldr	r2, [pc, #192]	; (800ed74 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d009      	beq.n	800ecca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	4a2f      	ldr	r2, [pc, #188]	; (800ed78 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800ecbc:	4293      	cmp	r3, r2
 800ecbe:	d004      	beq.n	800ecca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	4a2d      	ldr	r2, [pc, #180]	; (800ed7c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800ecc6:	4293      	cmp	r3, r2
 800ecc8:	d101      	bne.n	800ecce <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800ecca:	2301      	movs	r3, #1
 800eccc:	e000      	b.n	800ecd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800ecce:	2300      	movs	r3, #0
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d01a      	beq.n	800ed0a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	b2db      	uxtb	r3, r3
 800ecda:	3b08      	subs	r3, #8
 800ecdc:	4a28      	ldr	r2, [pc, #160]	; (800ed80 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800ecde:	fba2 2303 	umull	r2, r3, r2, r3
 800ece2:	091b      	lsrs	r3, r3, #4
 800ece4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800ece6:	68fa      	ldr	r2, [r7, #12]
 800ece8:	4b26      	ldr	r3, [pc, #152]	; (800ed84 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800ecea:	4413      	add	r3, r2
 800ecec:	009b      	lsls	r3, r3, #2
 800ecee:	461a      	mov	r2, r3
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	4a24      	ldr	r2, [pc, #144]	; (800ed88 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800ecf8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	f003 031f 	and.w	r3, r3, #31
 800ed00:	2201      	movs	r2, #1
 800ed02:	409a      	lsls	r2, r3
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800ed08:	e024      	b.n	800ed54 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	681b      	ldr	r3, [r3, #0]
 800ed0e:	b2db      	uxtb	r3, r3
 800ed10:	3b10      	subs	r3, #16
 800ed12:	4a1e      	ldr	r2, [pc, #120]	; (800ed8c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800ed14:	fba2 2303 	umull	r2, r3, r2, r3
 800ed18:	091b      	lsrs	r3, r3, #4
 800ed1a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800ed1c:	68bb      	ldr	r3, [r7, #8]
 800ed1e:	4a1c      	ldr	r2, [pc, #112]	; (800ed90 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800ed20:	4293      	cmp	r3, r2
 800ed22:	d806      	bhi.n	800ed32 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800ed24:	68bb      	ldr	r3, [r7, #8]
 800ed26:	4a1b      	ldr	r2, [pc, #108]	; (800ed94 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800ed28:	4293      	cmp	r3, r2
 800ed2a:	d902      	bls.n	800ed32 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	3308      	adds	r3, #8
 800ed30:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800ed32:	68fa      	ldr	r2, [r7, #12]
 800ed34:	4b18      	ldr	r3, [pc, #96]	; (800ed98 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800ed36:	4413      	add	r3, r2
 800ed38:	009b      	lsls	r3, r3, #2
 800ed3a:	461a      	mov	r2, r3
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	4a16      	ldr	r2, [pc, #88]	; (800ed9c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800ed44:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800ed46:	68fb      	ldr	r3, [r7, #12]
 800ed48:	f003 031f 	and.w	r3, r3, #31
 800ed4c:	2201      	movs	r2, #1
 800ed4e:	409a      	lsls	r2, r3
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	669a      	str	r2, [r3, #104]	; 0x68
}
 800ed54:	bf00      	nop
 800ed56:	3714      	adds	r7, #20
 800ed58:	46bd      	mov	sp, r7
 800ed5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5e:	4770      	bx	lr
 800ed60:	58025408 	.word	0x58025408
 800ed64:	5802541c 	.word	0x5802541c
 800ed68:	58025430 	.word	0x58025430
 800ed6c:	58025444 	.word	0x58025444
 800ed70:	58025458 	.word	0x58025458
 800ed74:	5802546c 	.word	0x5802546c
 800ed78:	58025480 	.word	0x58025480
 800ed7c:	58025494 	.word	0x58025494
 800ed80:	cccccccd 	.word	0xcccccccd
 800ed84:	16009600 	.word	0x16009600
 800ed88:	58025880 	.word	0x58025880
 800ed8c:	aaaaaaab 	.word	0xaaaaaaab
 800ed90:	400204b8 	.word	0x400204b8
 800ed94:	4002040f 	.word	0x4002040f
 800ed98:	10008200 	.word	0x10008200
 800ed9c:	40020880 	.word	0x40020880

0800eda0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800eda0:	b480      	push	{r7}
 800eda2:	b085      	sub	sp, #20
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	685b      	ldr	r3, [r3, #4]
 800edac:	b2db      	uxtb	r3, r3
 800edae:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d04a      	beq.n	800ee4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	2b08      	cmp	r3, #8
 800edba:	d847      	bhi.n	800ee4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	4a25      	ldr	r2, [pc, #148]	; (800ee58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800edc2:	4293      	cmp	r3, r2
 800edc4:	d022      	beq.n	800ee0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	4a24      	ldr	r2, [pc, #144]	; (800ee5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800edcc:	4293      	cmp	r3, r2
 800edce:	d01d      	beq.n	800ee0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	4a22      	ldr	r2, [pc, #136]	; (800ee60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800edd6:	4293      	cmp	r3, r2
 800edd8:	d018      	beq.n	800ee0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	4a21      	ldr	r2, [pc, #132]	; (800ee64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800ede0:	4293      	cmp	r3, r2
 800ede2:	d013      	beq.n	800ee0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	4a1f      	ldr	r2, [pc, #124]	; (800ee68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800edea:	4293      	cmp	r3, r2
 800edec:	d00e      	beq.n	800ee0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	4a1e      	ldr	r2, [pc, #120]	; (800ee6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800edf4:	4293      	cmp	r3, r2
 800edf6:	d009      	beq.n	800ee0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	4a1c      	ldr	r2, [pc, #112]	; (800ee70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800edfe:	4293      	cmp	r3, r2
 800ee00:	d004      	beq.n	800ee0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	4a1b      	ldr	r2, [pc, #108]	; (800ee74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800ee08:	4293      	cmp	r3, r2
 800ee0a:	d101      	bne.n	800ee10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800ee0c:	2301      	movs	r3, #1
 800ee0e:	e000      	b.n	800ee12 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800ee10:	2300      	movs	r3, #0
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d00a      	beq.n	800ee2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800ee16:	68fa      	ldr	r2, [r7, #12]
 800ee18:	4b17      	ldr	r3, [pc, #92]	; (800ee78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800ee1a:	4413      	add	r3, r2
 800ee1c:	009b      	lsls	r3, r3, #2
 800ee1e:	461a      	mov	r2, r3
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	4a15      	ldr	r2, [pc, #84]	; (800ee7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800ee28:	671a      	str	r2, [r3, #112]	; 0x70
 800ee2a:	e009      	b.n	800ee40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ee2c:	68fa      	ldr	r2, [r7, #12]
 800ee2e:	4b14      	ldr	r3, [pc, #80]	; (800ee80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800ee30:	4413      	add	r3, r2
 800ee32:	009b      	lsls	r3, r3, #2
 800ee34:	461a      	mov	r2, r3
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	4a11      	ldr	r2, [pc, #68]	; (800ee84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800ee3e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	3b01      	subs	r3, #1
 800ee44:	2201      	movs	r2, #1
 800ee46:	409a      	lsls	r2, r3
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800ee4c:	bf00      	nop
 800ee4e:	3714      	adds	r7, #20
 800ee50:	46bd      	mov	sp, r7
 800ee52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee56:	4770      	bx	lr
 800ee58:	58025408 	.word	0x58025408
 800ee5c:	5802541c 	.word	0x5802541c
 800ee60:	58025430 	.word	0x58025430
 800ee64:	58025444 	.word	0x58025444
 800ee68:	58025458 	.word	0x58025458
 800ee6c:	5802546c 	.word	0x5802546c
 800ee70:	58025480 	.word	0x58025480
 800ee74:	58025494 	.word	0x58025494
 800ee78:	1600963f 	.word	0x1600963f
 800ee7c:	58025940 	.word	0x58025940
 800ee80:	1000823f 	.word	0x1000823f
 800ee84:	40020940 	.word	0x40020940

0800ee88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ee88:	b480      	push	{r7}
 800ee8a:	b089      	sub	sp, #36	; 0x24
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
 800ee90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ee92:	2300      	movs	r3, #0
 800ee94:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800ee96:	4b89      	ldr	r3, [pc, #548]	; (800f0bc <HAL_GPIO_Init+0x234>)
 800ee98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800ee9a:	e194      	b.n	800f1c6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	681a      	ldr	r2, [r3, #0]
 800eea0:	2101      	movs	r1, #1
 800eea2:	69fb      	ldr	r3, [r7, #28]
 800eea4:	fa01 f303 	lsl.w	r3, r1, r3
 800eea8:	4013      	ands	r3, r2
 800eeaa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800eeac:	693b      	ldr	r3, [r7, #16]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	f000 8186 	beq.w	800f1c0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800eeb4:	683b      	ldr	r3, [r7, #0]
 800eeb6:	685b      	ldr	r3, [r3, #4]
 800eeb8:	f003 0303 	and.w	r3, r3, #3
 800eebc:	2b01      	cmp	r3, #1
 800eebe:	d005      	beq.n	800eecc <HAL_GPIO_Init+0x44>
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	685b      	ldr	r3, [r3, #4]
 800eec4:	f003 0303 	and.w	r3, r3, #3
 800eec8:	2b02      	cmp	r3, #2
 800eeca:	d130      	bne.n	800ef2e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	689b      	ldr	r3, [r3, #8]
 800eed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800eed2:	69fb      	ldr	r3, [r7, #28]
 800eed4:	005b      	lsls	r3, r3, #1
 800eed6:	2203      	movs	r2, #3
 800eed8:	fa02 f303 	lsl.w	r3, r2, r3
 800eedc:	43db      	mvns	r3, r3
 800eede:	69ba      	ldr	r2, [r7, #24]
 800eee0:	4013      	ands	r3, r2
 800eee2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800eee4:	683b      	ldr	r3, [r7, #0]
 800eee6:	68da      	ldr	r2, [r3, #12]
 800eee8:	69fb      	ldr	r3, [r7, #28]
 800eeea:	005b      	lsls	r3, r3, #1
 800eeec:	fa02 f303 	lsl.w	r3, r2, r3
 800eef0:	69ba      	ldr	r2, [r7, #24]
 800eef2:	4313      	orrs	r3, r2
 800eef4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	69ba      	ldr	r2, [r7, #24]
 800eefa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	685b      	ldr	r3, [r3, #4]
 800ef00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ef02:	2201      	movs	r2, #1
 800ef04:	69fb      	ldr	r3, [r7, #28]
 800ef06:	fa02 f303 	lsl.w	r3, r2, r3
 800ef0a:	43db      	mvns	r3, r3
 800ef0c:	69ba      	ldr	r2, [r7, #24]
 800ef0e:	4013      	ands	r3, r2
 800ef10:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	685b      	ldr	r3, [r3, #4]
 800ef16:	091b      	lsrs	r3, r3, #4
 800ef18:	f003 0201 	and.w	r2, r3, #1
 800ef1c:	69fb      	ldr	r3, [r7, #28]
 800ef1e:	fa02 f303 	lsl.w	r3, r2, r3
 800ef22:	69ba      	ldr	r2, [r7, #24]
 800ef24:	4313      	orrs	r3, r2
 800ef26:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	69ba      	ldr	r2, [r7, #24]
 800ef2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ef2e:	683b      	ldr	r3, [r7, #0]
 800ef30:	685b      	ldr	r3, [r3, #4]
 800ef32:	f003 0303 	and.w	r3, r3, #3
 800ef36:	2b03      	cmp	r3, #3
 800ef38:	d017      	beq.n	800ef6a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	68db      	ldr	r3, [r3, #12]
 800ef3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ef40:	69fb      	ldr	r3, [r7, #28]
 800ef42:	005b      	lsls	r3, r3, #1
 800ef44:	2203      	movs	r2, #3
 800ef46:	fa02 f303 	lsl.w	r3, r2, r3
 800ef4a:	43db      	mvns	r3, r3
 800ef4c:	69ba      	ldr	r2, [r7, #24]
 800ef4e:	4013      	ands	r3, r2
 800ef50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ef52:	683b      	ldr	r3, [r7, #0]
 800ef54:	689a      	ldr	r2, [r3, #8]
 800ef56:	69fb      	ldr	r3, [r7, #28]
 800ef58:	005b      	lsls	r3, r3, #1
 800ef5a:	fa02 f303 	lsl.w	r3, r2, r3
 800ef5e:	69ba      	ldr	r2, [r7, #24]
 800ef60:	4313      	orrs	r3, r2
 800ef62:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	69ba      	ldr	r2, [r7, #24]
 800ef68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ef6a:	683b      	ldr	r3, [r7, #0]
 800ef6c:	685b      	ldr	r3, [r3, #4]
 800ef6e:	f003 0303 	and.w	r3, r3, #3
 800ef72:	2b02      	cmp	r3, #2
 800ef74:	d123      	bne.n	800efbe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ef76:	69fb      	ldr	r3, [r7, #28]
 800ef78:	08da      	lsrs	r2, r3, #3
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	3208      	adds	r2, #8
 800ef7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800ef84:	69fb      	ldr	r3, [r7, #28]
 800ef86:	f003 0307 	and.w	r3, r3, #7
 800ef8a:	009b      	lsls	r3, r3, #2
 800ef8c:	220f      	movs	r2, #15
 800ef8e:	fa02 f303 	lsl.w	r3, r2, r3
 800ef92:	43db      	mvns	r3, r3
 800ef94:	69ba      	ldr	r2, [r7, #24]
 800ef96:	4013      	ands	r3, r2
 800ef98:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ef9a:	683b      	ldr	r3, [r7, #0]
 800ef9c:	691a      	ldr	r2, [r3, #16]
 800ef9e:	69fb      	ldr	r3, [r7, #28]
 800efa0:	f003 0307 	and.w	r3, r3, #7
 800efa4:	009b      	lsls	r3, r3, #2
 800efa6:	fa02 f303 	lsl.w	r3, r2, r3
 800efaa:	69ba      	ldr	r2, [r7, #24]
 800efac:	4313      	orrs	r3, r2
 800efae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800efb0:	69fb      	ldr	r3, [r7, #28]
 800efb2:	08da      	lsrs	r2, r3, #3
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	3208      	adds	r2, #8
 800efb8:	69b9      	ldr	r1, [r7, #24]
 800efba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800efc4:	69fb      	ldr	r3, [r7, #28]
 800efc6:	005b      	lsls	r3, r3, #1
 800efc8:	2203      	movs	r2, #3
 800efca:	fa02 f303 	lsl.w	r3, r2, r3
 800efce:	43db      	mvns	r3, r3
 800efd0:	69ba      	ldr	r2, [r7, #24]
 800efd2:	4013      	ands	r3, r2
 800efd4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800efd6:	683b      	ldr	r3, [r7, #0]
 800efd8:	685b      	ldr	r3, [r3, #4]
 800efda:	f003 0203 	and.w	r2, r3, #3
 800efde:	69fb      	ldr	r3, [r7, #28]
 800efe0:	005b      	lsls	r3, r3, #1
 800efe2:	fa02 f303 	lsl.w	r3, r2, r3
 800efe6:	69ba      	ldr	r2, [r7, #24]
 800efe8:	4313      	orrs	r3, r2
 800efea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	69ba      	ldr	r2, [r7, #24]
 800eff0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800eff2:	683b      	ldr	r3, [r7, #0]
 800eff4:	685b      	ldr	r3, [r3, #4]
 800eff6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800effa:	2b00      	cmp	r3, #0
 800effc:	f000 80e0 	beq.w	800f1c0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f000:	4b2f      	ldr	r3, [pc, #188]	; (800f0c0 <HAL_GPIO_Init+0x238>)
 800f002:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800f006:	4a2e      	ldr	r2, [pc, #184]	; (800f0c0 <HAL_GPIO_Init+0x238>)
 800f008:	f043 0302 	orr.w	r3, r3, #2
 800f00c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800f010:	4b2b      	ldr	r3, [pc, #172]	; (800f0c0 <HAL_GPIO_Init+0x238>)
 800f012:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800f016:	f003 0302 	and.w	r3, r3, #2
 800f01a:	60fb      	str	r3, [r7, #12]
 800f01c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800f01e:	4a29      	ldr	r2, [pc, #164]	; (800f0c4 <HAL_GPIO_Init+0x23c>)
 800f020:	69fb      	ldr	r3, [r7, #28]
 800f022:	089b      	lsrs	r3, r3, #2
 800f024:	3302      	adds	r3, #2
 800f026:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f02a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800f02c:	69fb      	ldr	r3, [r7, #28]
 800f02e:	f003 0303 	and.w	r3, r3, #3
 800f032:	009b      	lsls	r3, r3, #2
 800f034:	220f      	movs	r2, #15
 800f036:	fa02 f303 	lsl.w	r3, r2, r3
 800f03a:	43db      	mvns	r3, r3
 800f03c:	69ba      	ldr	r2, [r7, #24]
 800f03e:	4013      	ands	r3, r2
 800f040:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	4a20      	ldr	r2, [pc, #128]	; (800f0c8 <HAL_GPIO_Init+0x240>)
 800f046:	4293      	cmp	r3, r2
 800f048:	d052      	beq.n	800f0f0 <HAL_GPIO_Init+0x268>
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	4a1f      	ldr	r2, [pc, #124]	; (800f0cc <HAL_GPIO_Init+0x244>)
 800f04e:	4293      	cmp	r3, r2
 800f050:	d031      	beq.n	800f0b6 <HAL_GPIO_Init+0x22e>
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	4a1e      	ldr	r2, [pc, #120]	; (800f0d0 <HAL_GPIO_Init+0x248>)
 800f056:	4293      	cmp	r3, r2
 800f058:	d02b      	beq.n	800f0b2 <HAL_GPIO_Init+0x22a>
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	4a1d      	ldr	r2, [pc, #116]	; (800f0d4 <HAL_GPIO_Init+0x24c>)
 800f05e:	4293      	cmp	r3, r2
 800f060:	d025      	beq.n	800f0ae <HAL_GPIO_Init+0x226>
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	4a1c      	ldr	r2, [pc, #112]	; (800f0d8 <HAL_GPIO_Init+0x250>)
 800f066:	4293      	cmp	r3, r2
 800f068:	d01f      	beq.n	800f0aa <HAL_GPIO_Init+0x222>
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	4a1b      	ldr	r2, [pc, #108]	; (800f0dc <HAL_GPIO_Init+0x254>)
 800f06e:	4293      	cmp	r3, r2
 800f070:	d019      	beq.n	800f0a6 <HAL_GPIO_Init+0x21e>
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	4a1a      	ldr	r2, [pc, #104]	; (800f0e0 <HAL_GPIO_Init+0x258>)
 800f076:	4293      	cmp	r3, r2
 800f078:	d013      	beq.n	800f0a2 <HAL_GPIO_Init+0x21a>
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	4a19      	ldr	r2, [pc, #100]	; (800f0e4 <HAL_GPIO_Init+0x25c>)
 800f07e:	4293      	cmp	r3, r2
 800f080:	d00d      	beq.n	800f09e <HAL_GPIO_Init+0x216>
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	4a18      	ldr	r2, [pc, #96]	; (800f0e8 <HAL_GPIO_Init+0x260>)
 800f086:	4293      	cmp	r3, r2
 800f088:	d007      	beq.n	800f09a <HAL_GPIO_Init+0x212>
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	4a17      	ldr	r2, [pc, #92]	; (800f0ec <HAL_GPIO_Init+0x264>)
 800f08e:	4293      	cmp	r3, r2
 800f090:	d101      	bne.n	800f096 <HAL_GPIO_Init+0x20e>
 800f092:	2309      	movs	r3, #9
 800f094:	e02d      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f096:	230a      	movs	r3, #10
 800f098:	e02b      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f09a:	2308      	movs	r3, #8
 800f09c:	e029      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f09e:	2307      	movs	r3, #7
 800f0a0:	e027      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f0a2:	2306      	movs	r3, #6
 800f0a4:	e025      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f0a6:	2305      	movs	r3, #5
 800f0a8:	e023      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f0aa:	2304      	movs	r3, #4
 800f0ac:	e021      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f0ae:	2303      	movs	r3, #3
 800f0b0:	e01f      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f0b2:	2302      	movs	r3, #2
 800f0b4:	e01d      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f0b6:	2301      	movs	r3, #1
 800f0b8:	e01b      	b.n	800f0f2 <HAL_GPIO_Init+0x26a>
 800f0ba:	bf00      	nop
 800f0bc:	58000080 	.word	0x58000080
 800f0c0:	58024400 	.word	0x58024400
 800f0c4:	58000400 	.word	0x58000400
 800f0c8:	58020000 	.word	0x58020000
 800f0cc:	58020400 	.word	0x58020400
 800f0d0:	58020800 	.word	0x58020800
 800f0d4:	58020c00 	.word	0x58020c00
 800f0d8:	58021000 	.word	0x58021000
 800f0dc:	58021400 	.word	0x58021400
 800f0e0:	58021800 	.word	0x58021800
 800f0e4:	58021c00 	.word	0x58021c00
 800f0e8:	58022000 	.word	0x58022000
 800f0ec:	58022400 	.word	0x58022400
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	69fa      	ldr	r2, [r7, #28]
 800f0f4:	f002 0203 	and.w	r2, r2, #3
 800f0f8:	0092      	lsls	r2, r2, #2
 800f0fa:	4093      	lsls	r3, r2
 800f0fc:	69ba      	ldr	r2, [r7, #24]
 800f0fe:	4313      	orrs	r3, r2
 800f100:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800f102:	4938      	ldr	r1, [pc, #224]	; (800f1e4 <HAL_GPIO_Init+0x35c>)
 800f104:	69fb      	ldr	r3, [r7, #28]
 800f106:	089b      	lsrs	r3, r3, #2
 800f108:	3302      	adds	r3, #2
 800f10a:	69ba      	ldr	r2, [r7, #24]
 800f10c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800f110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800f118:	693b      	ldr	r3, [r7, #16]
 800f11a:	43db      	mvns	r3, r3
 800f11c:	69ba      	ldr	r2, [r7, #24]
 800f11e:	4013      	ands	r3, r2
 800f120:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	685b      	ldr	r3, [r3, #4]
 800f126:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d003      	beq.n	800f136 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800f12e:	69ba      	ldr	r2, [r7, #24]
 800f130:	693b      	ldr	r3, [r7, #16]
 800f132:	4313      	orrs	r3, r2
 800f134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800f136:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800f13a:	69bb      	ldr	r3, [r7, #24]
 800f13c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800f13e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f142:	685b      	ldr	r3, [r3, #4]
 800f144:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800f146:	693b      	ldr	r3, [r7, #16]
 800f148:	43db      	mvns	r3, r3
 800f14a:	69ba      	ldr	r2, [r7, #24]
 800f14c:	4013      	ands	r3, r2
 800f14e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	685b      	ldr	r3, [r3, #4]
 800f154:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d003      	beq.n	800f164 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800f15c:	69ba      	ldr	r2, [r7, #24]
 800f15e:	693b      	ldr	r3, [r7, #16]
 800f160:	4313      	orrs	r3, r2
 800f162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800f164:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800f168:	69bb      	ldr	r3, [r7, #24]
 800f16a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800f16c:	697b      	ldr	r3, [r7, #20]
 800f16e:	685b      	ldr	r3, [r3, #4]
 800f170:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800f172:	693b      	ldr	r3, [r7, #16]
 800f174:	43db      	mvns	r3, r3
 800f176:	69ba      	ldr	r2, [r7, #24]
 800f178:	4013      	ands	r3, r2
 800f17a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	685b      	ldr	r3, [r3, #4]
 800f180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f184:	2b00      	cmp	r3, #0
 800f186:	d003      	beq.n	800f190 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800f188:	69ba      	ldr	r2, [r7, #24]
 800f18a:	693b      	ldr	r3, [r7, #16]
 800f18c:	4313      	orrs	r3, r2
 800f18e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800f190:	697b      	ldr	r3, [r7, #20]
 800f192:	69ba      	ldr	r2, [r7, #24]
 800f194:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800f196:	697b      	ldr	r3, [r7, #20]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800f19c:	693b      	ldr	r3, [r7, #16]
 800f19e:	43db      	mvns	r3, r3
 800f1a0:	69ba      	ldr	r2, [r7, #24]
 800f1a2:	4013      	ands	r3, r2
 800f1a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800f1a6:	683b      	ldr	r3, [r7, #0]
 800f1a8:	685b      	ldr	r3, [r3, #4]
 800f1aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d003      	beq.n	800f1ba <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800f1b2:	69ba      	ldr	r2, [r7, #24]
 800f1b4:	693b      	ldr	r3, [r7, #16]
 800f1b6:	4313      	orrs	r3, r2
 800f1b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	69ba      	ldr	r2, [r7, #24]
 800f1be:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800f1c0:	69fb      	ldr	r3, [r7, #28]
 800f1c2:	3301      	adds	r3, #1
 800f1c4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800f1c6:	683b      	ldr	r3, [r7, #0]
 800f1c8:	681a      	ldr	r2, [r3, #0]
 800f1ca:	69fb      	ldr	r3, [r7, #28]
 800f1cc:	fa22 f303 	lsr.w	r3, r2, r3
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	f47f ae63 	bne.w	800ee9c <HAL_GPIO_Init+0x14>
  }
}
 800f1d6:	bf00      	nop
 800f1d8:	bf00      	nop
 800f1da:	3724      	adds	r7, #36	; 0x24
 800f1dc:	46bd      	mov	sp, r7
 800f1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e2:	4770      	bx	lr
 800f1e4:	58000400 	.word	0x58000400

0800f1e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800f1e8:	b480      	push	{r7}
 800f1ea:	b087      	sub	sp, #28
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	6078      	str	r0, [r7, #4]
 800f1f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800f1f6:	4b75      	ldr	r3, [pc, #468]	; (800f3cc <HAL_GPIO_DeInit+0x1e4>)
 800f1f8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800f1fa:	e0d9      	b.n	800f3b0 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800f1fc:	2201      	movs	r2, #1
 800f1fe:	697b      	ldr	r3, [r7, #20]
 800f200:	fa02 f303 	lsl.w	r3, r2, r3
 800f204:	683a      	ldr	r2, [r7, #0]
 800f206:	4013      	ands	r3, r2
 800f208:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	f000 80cc 	beq.w	800f3aa <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 800f212:	4a6f      	ldr	r2, [pc, #444]	; (800f3d0 <HAL_GPIO_DeInit+0x1e8>)
 800f214:	697b      	ldr	r3, [r7, #20]
 800f216:	089b      	lsrs	r3, r3, #2
 800f218:	3302      	adds	r3, #2
 800f21a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f21e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800f220:	697b      	ldr	r3, [r7, #20]
 800f222:	f003 0303 	and.w	r3, r3, #3
 800f226:	009b      	lsls	r3, r3, #2
 800f228:	220f      	movs	r2, #15
 800f22a:	fa02 f303 	lsl.w	r3, r2, r3
 800f22e:	68ba      	ldr	r2, [r7, #8]
 800f230:	4013      	ands	r3, r2
 800f232:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	4a67      	ldr	r2, [pc, #412]	; (800f3d4 <HAL_GPIO_DeInit+0x1ec>)
 800f238:	4293      	cmp	r3, r2
 800f23a:	d037      	beq.n	800f2ac <HAL_GPIO_DeInit+0xc4>
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	4a66      	ldr	r2, [pc, #408]	; (800f3d8 <HAL_GPIO_DeInit+0x1f0>)
 800f240:	4293      	cmp	r3, r2
 800f242:	d031      	beq.n	800f2a8 <HAL_GPIO_DeInit+0xc0>
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	4a65      	ldr	r2, [pc, #404]	; (800f3dc <HAL_GPIO_DeInit+0x1f4>)
 800f248:	4293      	cmp	r3, r2
 800f24a:	d02b      	beq.n	800f2a4 <HAL_GPIO_DeInit+0xbc>
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	4a64      	ldr	r2, [pc, #400]	; (800f3e0 <HAL_GPIO_DeInit+0x1f8>)
 800f250:	4293      	cmp	r3, r2
 800f252:	d025      	beq.n	800f2a0 <HAL_GPIO_DeInit+0xb8>
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	4a63      	ldr	r2, [pc, #396]	; (800f3e4 <HAL_GPIO_DeInit+0x1fc>)
 800f258:	4293      	cmp	r3, r2
 800f25a:	d01f      	beq.n	800f29c <HAL_GPIO_DeInit+0xb4>
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	4a62      	ldr	r2, [pc, #392]	; (800f3e8 <HAL_GPIO_DeInit+0x200>)
 800f260:	4293      	cmp	r3, r2
 800f262:	d019      	beq.n	800f298 <HAL_GPIO_DeInit+0xb0>
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	4a61      	ldr	r2, [pc, #388]	; (800f3ec <HAL_GPIO_DeInit+0x204>)
 800f268:	4293      	cmp	r3, r2
 800f26a:	d013      	beq.n	800f294 <HAL_GPIO_DeInit+0xac>
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	4a60      	ldr	r2, [pc, #384]	; (800f3f0 <HAL_GPIO_DeInit+0x208>)
 800f270:	4293      	cmp	r3, r2
 800f272:	d00d      	beq.n	800f290 <HAL_GPIO_DeInit+0xa8>
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	4a5f      	ldr	r2, [pc, #380]	; (800f3f4 <HAL_GPIO_DeInit+0x20c>)
 800f278:	4293      	cmp	r3, r2
 800f27a:	d007      	beq.n	800f28c <HAL_GPIO_DeInit+0xa4>
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	4a5e      	ldr	r2, [pc, #376]	; (800f3f8 <HAL_GPIO_DeInit+0x210>)
 800f280:	4293      	cmp	r3, r2
 800f282:	d101      	bne.n	800f288 <HAL_GPIO_DeInit+0xa0>
 800f284:	2309      	movs	r3, #9
 800f286:	e012      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f288:	230a      	movs	r3, #10
 800f28a:	e010      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f28c:	2308      	movs	r3, #8
 800f28e:	e00e      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f290:	2307      	movs	r3, #7
 800f292:	e00c      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f294:	2306      	movs	r3, #6
 800f296:	e00a      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f298:	2305      	movs	r3, #5
 800f29a:	e008      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f29c:	2304      	movs	r3, #4
 800f29e:	e006      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f2a0:	2303      	movs	r3, #3
 800f2a2:	e004      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f2a4:	2302      	movs	r3, #2
 800f2a6:	e002      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f2a8:	2301      	movs	r3, #1
 800f2aa:	e000      	b.n	800f2ae <HAL_GPIO_DeInit+0xc6>
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	697a      	ldr	r2, [r7, #20]
 800f2b0:	f002 0203 	and.w	r2, r2, #3
 800f2b4:	0092      	lsls	r2, r2, #2
 800f2b6:	4093      	lsls	r3, r2
 800f2b8:	68ba      	ldr	r2, [r7, #8]
 800f2ba:	429a      	cmp	r2, r3
 800f2bc:	d136      	bne.n	800f32c <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800f2be:	693b      	ldr	r3, [r7, #16]
 800f2c0:	681a      	ldr	r2, [r3, #0]
 800f2c2:	68fb      	ldr	r3, [r7, #12]
 800f2c4:	43db      	mvns	r3, r3
 800f2c6:	401a      	ands	r2, r3
 800f2c8:	693b      	ldr	r3, [r7, #16]
 800f2ca:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800f2cc:	693b      	ldr	r3, [r7, #16]
 800f2ce:	685a      	ldr	r2, [r3, #4]
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	43db      	mvns	r3, r3
 800f2d4:	401a      	ands	r2, r3
 800f2d6:	693b      	ldr	r3, [r7, #16]
 800f2d8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800f2da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f2de:	685a      	ldr	r2, [r3, #4]
 800f2e0:	68fb      	ldr	r3, [r7, #12]
 800f2e2:	43db      	mvns	r3, r3
 800f2e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800f2e8:	4013      	ands	r3, r2
 800f2ea:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800f2ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800f2f0:	681a      	ldr	r2, [r3, #0]
 800f2f2:	68fb      	ldr	r3, [r7, #12]
 800f2f4:	43db      	mvns	r3, r3
 800f2f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800f2fa:	4013      	ands	r3, r2
 800f2fc:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800f2fe:	697b      	ldr	r3, [r7, #20]
 800f300:	f003 0303 	and.w	r3, r3, #3
 800f304:	009b      	lsls	r3, r3, #2
 800f306:	220f      	movs	r2, #15
 800f308:	fa02 f303 	lsl.w	r3, r2, r3
 800f30c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800f30e:	4a30      	ldr	r2, [pc, #192]	; (800f3d0 <HAL_GPIO_DeInit+0x1e8>)
 800f310:	697b      	ldr	r3, [r7, #20]
 800f312:	089b      	lsrs	r3, r3, #2
 800f314:	3302      	adds	r3, #2
 800f316:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f31a:	68bb      	ldr	r3, [r7, #8]
 800f31c:	43da      	mvns	r2, r3
 800f31e:	482c      	ldr	r0, [pc, #176]	; (800f3d0 <HAL_GPIO_DeInit+0x1e8>)
 800f320:	697b      	ldr	r3, [r7, #20]
 800f322:	089b      	lsrs	r3, r3, #2
 800f324:	400a      	ands	r2, r1
 800f326:	3302      	adds	r3, #2
 800f328:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	681a      	ldr	r2, [r3, #0]
 800f330:	697b      	ldr	r3, [r7, #20]
 800f332:	005b      	lsls	r3, r3, #1
 800f334:	2103      	movs	r1, #3
 800f336:	fa01 f303 	lsl.w	r3, r1, r3
 800f33a:	431a      	orrs	r2, r3
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800f340:	697b      	ldr	r3, [r7, #20]
 800f342:	08da      	lsrs	r2, r3, #3
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	3208      	adds	r2, #8
 800f348:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f34c:	697b      	ldr	r3, [r7, #20]
 800f34e:	f003 0307 	and.w	r3, r3, #7
 800f352:	009b      	lsls	r3, r3, #2
 800f354:	220f      	movs	r2, #15
 800f356:	fa02 f303 	lsl.w	r3, r2, r3
 800f35a:	43db      	mvns	r3, r3
 800f35c:	697a      	ldr	r2, [r7, #20]
 800f35e:	08d2      	lsrs	r2, r2, #3
 800f360:	4019      	ands	r1, r3
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	3208      	adds	r2, #8
 800f366:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	68da      	ldr	r2, [r3, #12]
 800f36e:	697b      	ldr	r3, [r7, #20]
 800f370:	005b      	lsls	r3, r3, #1
 800f372:	2103      	movs	r1, #3
 800f374:	fa01 f303 	lsl.w	r3, r1, r3
 800f378:	43db      	mvns	r3, r3
 800f37a:	401a      	ands	r2, r3
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	685a      	ldr	r2, [r3, #4]
 800f384:	2101      	movs	r1, #1
 800f386:	697b      	ldr	r3, [r7, #20]
 800f388:	fa01 f303 	lsl.w	r3, r1, r3
 800f38c:	43db      	mvns	r3, r3
 800f38e:	401a      	ands	r2, r3
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	689a      	ldr	r2, [r3, #8]
 800f398:	697b      	ldr	r3, [r7, #20]
 800f39a:	005b      	lsls	r3, r3, #1
 800f39c:	2103      	movs	r1, #3
 800f39e:	fa01 f303 	lsl.w	r3, r1, r3
 800f3a2:	43db      	mvns	r3, r3
 800f3a4:	401a      	ands	r2, r3
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	609a      	str	r2, [r3, #8]
    }

    position++;
 800f3aa:	697b      	ldr	r3, [r7, #20]
 800f3ac:	3301      	adds	r3, #1
 800f3ae:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800f3b0:	683a      	ldr	r2, [r7, #0]
 800f3b2:	697b      	ldr	r3, [r7, #20]
 800f3b4:	fa22 f303 	lsr.w	r3, r2, r3
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	f47f af1f 	bne.w	800f1fc <HAL_GPIO_DeInit+0x14>
  }
}
 800f3be:	bf00      	nop
 800f3c0:	bf00      	nop
 800f3c2:	371c      	adds	r7, #28
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ca:	4770      	bx	lr
 800f3cc:	58000080 	.word	0x58000080
 800f3d0:	58000400 	.word	0x58000400
 800f3d4:	58020000 	.word	0x58020000
 800f3d8:	58020400 	.word	0x58020400
 800f3dc:	58020800 	.word	0x58020800
 800f3e0:	58020c00 	.word	0x58020c00
 800f3e4:	58021000 	.word	0x58021000
 800f3e8:	58021400 	.word	0x58021400
 800f3ec:	58021800 	.word	0x58021800
 800f3f0:	58021c00 	.word	0x58021c00
 800f3f4:	58022000 	.word	0x58022000
 800f3f8:	58022400 	.word	0x58022400

0800f3fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f3fc:	b480      	push	{r7}
 800f3fe:	b083      	sub	sp, #12
 800f400:	af00      	add	r7, sp, #0
 800f402:	6078      	str	r0, [r7, #4]
 800f404:	460b      	mov	r3, r1
 800f406:	807b      	strh	r3, [r7, #2]
 800f408:	4613      	mov	r3, r2
 800f40a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800f40c:	787b      	ldrb	r3, [r7, #1]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d003      	beq.n	800f41a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800f412:	887a      	ldrh	r2, [r7, #2]
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800f418:	e003      	b.n	800f422 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800f41a:	887b      	ldrh	r3, [r7, #2]
 800f41c:	041a      	lsls	r2, r3, #16
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	619a      	str	r2, [r3, #24]
}
 800f422:	bf00      	nop
 800f424:	370c      	adds	r7, #12
 800f426:	46bd      	mov	sp, r7
 800f428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42c:	4770      	bx	lr
	...

0800f430 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800f430:	b480      	push	{r7}
 800f432:	b083      	sub	sp, #12
 800f434:	af00      	add	r7, sp, #0
 800f436:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800f438:	4a08      	ldr	r2, [pc, #32]	; (800f45c <HAL_HSEM_FastTake+0x2c>)
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	3320      	adds	r3, #32
 800f43e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f442:	4a07      	ldr	r2, [pc, #28]	; (800f460 <HAL_HSEM_FastTake+0x30>)
 800f444:	4293      	cmp	r3, r2
 800f446:	d101      	bne.n	800f44c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800f448:	2300      	movs	r3, #0
 800f44a:	e000      	b.n	800f44e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800f44c:	2301      	movs	r3, #1
}
 800f44e:	4618      	mov	r0, r3
 800f450:	370c      	adds	r7, #12
 800f452:	46bd      	mov	sp, r7
 800f454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f458:	4770      	bx	lr
 800f45a:	bf00      	nop
 800f45c:	58026400 	.word	0x58026400
 800f460:	80000300 	.word	0x80000300

0800f464 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800f464:	b480      	push	{r7}
 800f466:	b083      	sub	sp, #12
 800f468:	af00      	add	r7, sp, #0
 800f46a:	6078      	str	r0, [r7, #4]
 800f46c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800f46e:	4906      	ldr	r1, [pc, #24]	; (800f488 <HAL_HSEM_Release+0x24>)
 800f470:	683b      	ldr	r3, [r7, #0]
 800f472:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800f47c:	bf00      	nop
 800f47e:	370c      	adds	r7, #12
 800f480:	46bd      	mov	sp, r7
 800f482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f486:	4770      	bx	lr
 800f488:	58026400 	.word	0x58026400

0800f48c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800f48c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f48e:	b08f      	sub	sp, #60	; 0x3c
 800f490:	af0a      	add	r7, sp, #40	; 0x28
 800f492:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d101      	bne.n	800f49e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800f49a:	2301      	movs	r3, #1
 800f49c:	e116      	b.n	800f6cc <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800f4aa:	b2db      	uxtb	r3, r3
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d106      	bne.n	800f4be <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800f4b8:	6878      	ldr	r0, [r7, #4]
 800f4ba:	f00b fc49 	bl	801ad50 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2203      	movs	r2, #3
 800f4c2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800f4c6:	68bb      	ldr	r3, [r7, #8]
 800f4c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f4ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d102      	bne.n	800f4d8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	2200      	movs	r2, #0
 800f4d6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	4618      	mov	r0, r3
 800f4de:	f006 fd1e 	bl	8015f1e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	603b      	str	r3, [r7, #0]
 800f4e8:	687e      	ldr	r6, [r7, #4]
 800f4ea:	466d      	mov	r5, sp
 800f4ec:	f106 0410 	add.w	r4, r6, #16
 800f4f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f4f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f4f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f4f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 800f4fc:	e885 0003 	stmia.w	r5, {r0, r1}
 800f500:	1d33      	adds	r3, r6, #4
 800f502:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f504:	6838      	ldr	r0, [r7, #0]
 800f506:	f006 fbe9 	bl	8015cdc <USB_CoreInit>
 800f50a:	4603      	mov	r3, r0
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d005      	beq.n	800f51c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	2202      	movs	r2, #2
 800f514:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800f518:	2301      	movs	r3, #1
 800f51a:	e0d7      	b.n	800f6cc <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	2100      	movs	r1, #0
 800f522:	4618      	mov	r0, r3
 800f524:	f006 fd0c 	bl	8015f40 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f528:	2300      	movs	r3, #0
 800f52a:	73fb      	strb	r3, [r7, #15]
 800f52c:	e04a      	b.n	800f5c4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800f52e:	7bfa      	ldrb	r2, [r7, #15]
 800f530:	6879      	ldr	r1, [r7, #4]
 800f532:	4613      	mov	r3, r2
 800f534:	00db      	lsls	r3, r3, #3
 800f536:	4413      	add	r3, r2
 800f538:	009b      	lsls	r3, r3, #2
 800f53a:	440b      	add	r3, r1
 800f53c:	333d      	adds	r3, #61	; 0x3d
 800f53e:	2201      	movs	r2, #1
 800f540:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800f542:	7bfa      	ldrb	r2, [r7, #15]
 800f544:	6879      	ldr	r1, [r7, #4]
 800f546:	4613      	mov	r3, r2
 800f548:	00db      	lsls	r3, r3, #3
 800f54a:	4413      	add	r3, r2
 800f54c:	009b      	lsls	r3, r3, #2
 800f54e:	440b      	add	r3, r1
 800f550:	333c      	adds	r3, #60	; 0x3c
 800f552:	7bfa      	ldrb	r2, [r7, #15]
 800f554:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800f556:	7bfa      	ldrb	r2, [r7, #15]
 800f558:	7bfb      	ldrb	r3, [r7, #15]
 800f55a:	b298      	uxth	r0, r3
 800f55c:	6879      	ldr	r1, [r7, #4]
 800f55e:	4613      	mov	r3, r2
 800f560:	00db      	lsls	r3, r3, #3
 800f562:	4413      	add	r3, r2
 800f564:	009b      	lsls	r3, r3, #2
 800f566:	440b      	add	r3, r1
 800f568:	3344      	adds	r3, #68	; 0x44
 800f56a:	4602      	mov	r2, r0
 800f56c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800f56e:	7bfa      	ldrb	r2, [r7, #15]
 800f570:	6879      	ldr	r1, [r7, #4]
 800f572:	4613      	mov	r3, r2
 800f574:	00db      	lsls	r3, r3, #3
 800f576:	4413      	add	r3, r2
 800f578:	009b      	lsls	r3, r3, #2
 800f57a:	440b      	add	r3, r1
 800f57c:	3340      	adds	r3, #64	; 0x40
 800f57e:	2200      	movs	r2, #0
 800f580:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800f582:	7bfa      	ldrb	r2, [r7, #15]
 800f584:	6879      	ldr	r1, [r7, #4]
 800f586:	4613      	mov	r3, r2
 800f588:	00db      	lsls	r3, r3, #3
 800f58a:	4413      	add	r3, r2
 800f58c:	009b      	lsls	r3, r3, #2
 800f58e:	440b      	add	r3, r1
 800f590:	3348      	adds	r3, #72	; 0x48
 800f592:	2200      	movs	r2, #0
 800f594:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800f596:	7bfa      	ldrb	r2, [r7, #15]
 800f598:	6879      	ldr	r1, [r7, #4]
 800f59a:	4613      	mov	r3, r2
 800f59c:	00db      	lsls	r3, r3, #3
 800f59e:	4413      	add	r3, r2
 800f5a0:	009b      	lsls	r3, r3, #2
 800f5a2:	440b      	add	r3, r1
 800f5a4:	334c      	adds	r3, #76	; 0x4c
 800f5a6:	2200      	movs	r2, #0
 800f5a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800f5aa:	7bfa      	ldrb	r2, [r7, #15]
 800f5ac:	6879      	ldr	r1, [r7, #4]
 800f5ae:	4613      	mov	r3, r2
 800f5b0:	00db      	lsls	r3, r3, #3
 800f5b2:	4413      	add	r3, r2
 800f5b4:	009b      	lsls	r3, r3, #2
 800f5b6:	440b      	add	r3, r1
 800f5b8:	3354      	adds	r3, #84	; 0x54
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f5be:	7bfb      	ldrb	r3, [r7, #15]
 800f5c0:	3301      	adds	r3, #1
 800f5c2:	73fb      	strb	r3, [r7, #15]
 800f5c4:	7bfa      	ldrb	r2, [r7, #15]
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	685b      	ldr	r3, [r3, #4]
 800f5ca:	429a      	cmp	r2, r3
 800f5cc:	d3af      	bcc.n	800f52e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	73fb      	strb	r3, [r7, #15]
 800f5d2:	e044      	b.n	800f65e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800f5d4:	7bfa      	ldrb	r2, [r7, #15]
 800f5d6:	6879      	ldr	r1, [r7, #4]
 800f5d8:	4613      	mov	r3, r2
 800f5da:	00db      	lsls	r3, r3, #3
 800f5dc:	4413      	add	r3, r2
 800f5de:	009b      	lsls	r3, r3, #2
 800f5e0:	440b      	add	r3, r1
 800f5e2:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800f5ea:	7bfa      	ldrb	r2, [r7, #15]
 800f5ec:	6879      	ldr	r1, [r7, #4]
 800f5ee:	4613      	mov	r3, r2
 800f5f0:	00db      	lsls	r3, r3, #3
 800f5f2:	4413      	add	r3, r2
 800f5f4:	009b      	lsls	r3, r3, #2
 800f5f6:	440b      	add	r3, r1
 800f5f8:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800f5fc:	7bfa      	ldrb	r2, [r7, #15]
 800f5fe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800f600:	7bfa      	ldrb	r2, [r7, #15]
 800f602:	6879      	ldr	r1, [r7, #4]
 800f604:	4613      	mov	r3, r2
 800f606:	00db      	lsls	r3, r3, #3
 800f608:	4413      	add	r3, r2
 800f60a:	009b      	lsls	r3, r3, #2
 800f60c:	440b      	add	r3, r1
 800f60e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800f612:	2200      	movs	r2, #0
 800f614:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800f616:	7bfa      	ldrb	r2, [r7, #15]
 800f618:	6879      	ldr	r1, [r7, #4]
 800f61a:	4613      	mov	r3, r2
 800f61c:	00db      	lsls	r3, r3, #3
 800f61e:	4413      	add	r3, r2
 800f620:	009b      	lsls	r3, r3, #2
 800f622:	440b      	add	r3, r1
 800f624:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800f628:	2200      	movs	r2, #0
 800f62a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800f62c:	7bfa      	ldrb	r2, [r7, #15]
 800f62e:	6879      	ldr	r1, [r7, #4]
 800f630:	4613      	mov	r3, r2
 800f632:	00db      	lsls	r3, r3, #3
 800f634:	4413      	add	r3, r2
 800f636:	009b      	lsls	r3, r3, #2
 800f638:	440b      	add	r3, r1
 800f63a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800f63e:	2200      	movs	r2, #0
 800f640:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800f642:	7bfa      	ldrb	r2, [r7, #15]
 800f644:	6879      	ldr	r1, [r7, #4]
 800f646:	4613      	mov	r3, r2
 800f648:	00db      	lsls	r3, r3, #3
 800f64a:	4413      	add	r3, r2
 800f64c:	009b      	lsls	r3, r3, #2
 800f64e:	440b      	add	r3, r1
 800f650:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800f654:	2200      	movs	r2, #0
 800f656:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800f658:	7bfb      	ldrb	r3, [r7, #15]
 800f65a:	3301      	adds	r3, #1
 800f65c:	73fb      	strb	r3, [r7, #15]
 800f65e:	7bfa      	ldrb	r2, [r7, #15]
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	685b      	ldr	r3, [r3, #4]
 800f664:	429a      	cmp	r2, r3
 800f666:	d3b5      	bcc.n	800f5d4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	681b      	ldr	r3, [r3, #0]
 800f66c:	603b      	str	r3, [r7, #0]
 800f66e:	687e      	ldr	r6, [r7, #4]
 800f670:	466d      	mov	r5, sp
 800f672:	f106 0410 	add.w	r4, r6, #16
 800f676:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f678:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f67a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f67c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f67e:	e894 0003 	ldmia.w	r4, {r0, r1}
 800f682:	e885 0003 	stmia.w	r5, {r0, r1}
 800f686:	1d33      	adds	r3, r6, #4
 800f688:	cb0e      	ldmia	r3, {r1, r2, r3}
 800f68a:	6838      	ldr	r0, [r7, #0]
 800f68c:	f006 fca4 	bl	8015fd8 <USB_DevInit>
 800f690:	4603      	mov	r3, r0
 800f692:	2b00      	cmp	r3, #0
 800f694:	d005      	beq.n	800f6a2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	2202      	movs	r2, #2
 800f69a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800f69e:	2301      	movs	r3, #1
 800f6a0:	e014      	b.n	800f6cc <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	2201      	movs	r2, #1
 800f6ae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6b6:	2b01      	cmp	r3, #1
 800f6b8:	d102      	bne.n	800f6c0 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800f6ba:	6878      	ldr	r0, [r7, #4]
 800f6bc:	f001 f98c 	bl	80109d8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	4618      	mov	r0, r3
 800f6c6:	f007 fdf2 	bl	80172ae <USB_DevDisconnect>

  return HAL_OK;
 800f6ca:	2300      	movs	r3, #0
}
 800f6cc:	4618      	mov	r0, r3
 800f6ce:	3714      	adds	r7, #20
 800f6d0:	46bd      	mov	sp, r7
 800f6d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f6d4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800f6d4:	b580      	push	{r7, lr}
 800f6d6:	b084      	sub	sp, #16
 800f6d8:	af00      	add	r7, sp, #0
 800f6da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800f6e8:	2b01      	cmp	r3, #1
 800f6ea:	d101      	bne.n	800f6f0 <HAL_PCD_Start+0x1c>
 800f6ec:	2302      	movs	r3, #2
 800f6ee:	e020      	b.n	800f732 <HAL_PCD_Start+0x5e>
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	2201      	movs	r2, #1
 800f6f4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6fc:	2b01      	cmp	r3, #1
 800f6fe:	d109      	bne.n	800f714 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800f704:	2b01      	cmp	r3, #1
 800f706:	d005      	beq.n	800f714 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f70c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	4618      	mov	r0, r3
 800f71a:	f006 fbef 	bl	8015efc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	4618      	mov	r0, r3
 800f724:	f007 fda2 	bl	801726c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	2200      	movs	r2, #0
 800f72c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800f730:	2300      	movs	r3, #0
}
 800f732:	4618      	mov	r0, r3
 800f734:	3710      	adds	r7, #16
 800f736:	46bd      	mov	sp, r7
 800f738:	bd80      	pop	{r7, pc}

0800f73a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800f73a:	b590      	push	{r4, r7, lr}
 800f73c:	b08d      	sub	sp, #52	; 0x34
 800f73e:	af00      	add	r7, sp, #0
 800f740:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f748:	6a3b      	ldr	r3, [r7, #32]
 800f74a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	4618      	mov	r0, r3
 800f752:	f007 fe60 	bl	8017416 <USB_GetMode>
 800f756:	4603      	mov	r3, r0
 800f758:	2b00      	cmp	r3, #0
 800f75a:	f040 84b7 	bne.w	80100cc <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	4618      	mov	r0, r3
 800f764:	f007 fdc4 	bl	80172f0 <USB_ReadInterrupts>
 800f768:	4603      	mov	r3, r0
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	f000 84ad 	beq.w	80100ca <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800f770:	69fb      	ldr	r3, [r7, #28]
 800f772:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f776:	689b      	ldr	r3, [r3, #8]
 800f778:	0a1b      	lsrs	r3, r3, #8
 800f77a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4618      	mov	r0, r3
 800f78a:	f007 fdb1 	bl	80172f0 <USB_ReadInterrupts>
 800f78e:	4603      	mov	r3, r0
 800f790:	f003 0302 	and.w	r3, r3, #2
 800f794:	2b02      	cmp	r3, #2
 800f796:	d107      	bne.n	800f7a8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	695a      	ldr	r2, [r3, #20]
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	f002 0202 	and.w	r2, r2, #2
 800f7a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	f007 fd9f 	bl	80172f0 <USB_ReadInterrupts>
 800f7b2:	4603      	mov	r3, r0
 800f7b4:	f003 0310 	and.w	r3, r3, #16
 800f7b8:	2b10      	cmp	r3, #16
 800f7ba:	d161      	bne.n	800f880 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	699a      	ldr	r2, [r3, #24]
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	f022 0210 	bic.w	r2, r2, #16
 800f7ca:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800f7cc:	6a3b      	ldr	r3, [r7, #32]
 800f7ce:	6a1b      	ldr	r3, [r3, #32]
 800f7d0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800f7d2:	69bb      	ldr	r3, [r7, #24]
 800f7d4:	f003 020f 	and.w	r2, r3, #15
 800f7d8:	4613      	mov	r3, r2
 800f7da:	00db      	lsls	r3, r3, #3
 800f7dc:	4413      	add	r3, r2
 800f7de:	009b      	lsls	r3, r3, #2
 800f7e0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800f7e4:	687a      	ldr	r2, [r7, #4]
 800f7e6:	4413      	add	r3, r2
 800f7e8:	3304      	adds	r3, #4
 800f7ea:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800f7ec:	69bb      	ldr	r3, [r7, #24]
 800f7ee:	0c5b      	lsrs	r3, r3, #17
 800f7f0:	f003 030f 	and.w	r3, r3, #15
 800f7f4:	2b02      	cmp	r3, #2
 800f7f6:	d124      	bne.n	800f842 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800f7f8:	69ba      	ldr	r2, [r7, #24]
 800f7fa:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800f7fe:	4013      	ands	r3, r2
 800f800:	2b00      	cmp	r3, #0
 800f802:	d035      	beq.n	800f870 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800f804:	697b      	ldr	r3, [r7, #20]
 800f806:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800f808:	69bb      	ldr	r3, [r7, #24]
 800f80a:	091b      	lsrs	r3, r3, #4
 800f80c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800f80e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f812:	b29b      	uxth	r3, r3
 800f814:	461a      	mov	r2, r3
 800f816:	6a38      	ldr	r0, [r7, #32]
 800f818:	f007 fbd6 	bl	8016fc8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800f81c:	697b      	ldr	r3, [r7, #20]
 800f81e:	691a      	ldr	r2, [r3, #16]
 800f820:	69bb      	ldr	r3, [r7, #24]
 800f822:	091b      	lsrs	r3, r3, #4
 800f824:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f828:	441a      	add	r2, r3
 800f82a:	697b      	ldr	r3, [r7, #20]
 800f82c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800f82e:	697b      	ldr	r3, [r7, #20]
 800f830:	6a1a      	ldr	r2, [r3, #32]
 800f832:	69bb      	ldr	r3, [r7, #24]
 800f834:	091b      	lsrs	r3, r3, #4
 800f836:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f83a:	441a      	add	r2, r3
 800f83c:	697b      	ldr	r3, [r7, #20]
 800f83e:	621a      	str	r2, [r3, #32]
 800f840:	e016      	b.n	800f870 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800f842:	69bb      	ldr	r3, [r7, #24]
 800f844:	0c5b      	lsrs	r3, r3, #17
 800f846:	f003 030f 	and.w	r3, r3, #15
 800f84a:	2b06      	cmp	r3, #6
 800f84c:	d110      	bne.n	800f870 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800f854:	2208      	movs	r2, #8
 800f856:	4619      	mov	r1, r3
 800f858:	6a38      	ldr	r0, [r7, #32]
 800f85a:	f007 fbb5 	bl	8016fc8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800f85e:	697b      	ldr	r3, [r7, #20]
 800f860:	6a1a      	ldr	r2, [r3, #32]
 800f862:	69bb      	ldr	r3, [r7, #24]
 800f864:	091b      	lsrs	r3, r3, #4
 800f866:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f86a:	441a      	add	r2, r3
 800f86c:	697b      	ldr	r3, [r7, #20]
 800f86e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	699a      	ldr	r2, [r3, #24]
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	f042 0210 	orr.w	r2, r2, #16
 800f87e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	4618      	mov	r0, r3
 800f886:	f007 fd33 	bl	80172f0 <USB_ReadInterrupts>
 800f88a:	4603      	mov	r3, r0
 800f88c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f890:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800f894:	f040 80a7 	bne.w	800f9e6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800f898:	2300      	movs	r3, #0
 800f89a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	f007 fd38 	bl	8017316 <USB_ReadDevAllOutEpInterrupt>
 800f8a6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800f8a8:	e099      	b.n	800f9de <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800f8aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f8ac:	f003 0301 	and.w	r3, r3, #1
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	f000 808e 	beq.w	800f9d2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f8bc:	b2d2      	uxtb	r2, r2
 800f8be:	4611      	mov	r1, r2
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	f007 fd5c 	bl	801737e <USB_ReadDevOutEPInterrupt>
 800f8c6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800f8c8:	693b      	ldr	r3, [r7, #16]
 800f8ca:	f003 0301 	and.w	r3, r3, #1
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d00c      	beq.n	800f8ec <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800f8d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8d4:	015a      	lsls	r2, r3, #5
 800f8d6:	69fb      	ldr	r3, [r7, #28]
 800f8d8:	4413      	add	r3, r2
 800f8da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8de:	461a      	mov	r2, r3
 800f8e0:	2301      	movs	r3, #1
 800f8e2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800f8e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 fef0 	bl	80106cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800f8ec:	693b      	ldr	r3, [r7, #16]
 800f8ee:	f003 0308 	and.w	r3, r3, #8
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d00c      	beq.n	800f910 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800f8f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8f8:	015a      	lsls	r2, r3, #5
 800f8fa:	69fb      	ldr	r3, [r7, #28]
 800f8fc:	4413      	add	r3, r2
 800f8fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f902:	461a      	mov	r2, r3
 800f904:	2308      	movs	r3, #8
 800f906:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800f908:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f90a:	6878      	ldr	r0, [r7, #4]
 800f90c:	f000 ffc6 	bl	801089c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800f910:	693b      	ldr	r3, [r7, #16]
 800f912:	f003 0310 	and.w	r3, r3, #16
 800f916:	2b00      	cmp	r3, #0
 800f918:	d008      	beq.n	800f92c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800f91a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f91c:	015a      	lsls	r2, r3, #5
 800f91e:	69fb      	ldr	r3, [r7, #28]
 800f920:	4413      	add	r3, r2
 800f922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f926:	461a      	mov	r2, r3
 800f928:	2310      	movs	r3, #16
 800f92a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800f92c:	693b      	ldr	r3, [r7, #16]
 800f92e:	f003 0302 	and.w	r3, r3, #2
 800f932:	2b00      	cmp	r3, #0
 800f934:	d030      	beq.n	800f998 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800f936:	6a3b      	ldr	r3, [r7, #32]
 800f938:	695b      	ldr	r3, [r3, #20]
 800f93a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f93e:	2b80      	cmp	r3, #128	; 0x80
 800f940:	d109      	bne.n	800f956 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800f942:	69fb      	ldr	r3, [r7, #28]
 800f944:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f948:	685b      	ldr	r3, [r3, #4]
 800f94a:	69fa      	ldr	r2, [r7, #28]
 800f94c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f950:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800f954:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800f956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f958:	4613      	mov	r3, r2
 800f95a:	00db      	lsls	r3, r3, #3
 800f95c:	4413      	add	r3, r2
 800f95e:	009b      	lsls	r3, r3, #2
 800f960:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800f964:	687a      	ldr	r2, [r7, #4]
 800f966:	4413      	add	r3, r2
 800f968:	3304      	adds	r3, #4
 800f96a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800f96c:	697b      	ldr	r3, [r7, #20]
 800f96e:	78db      	ldrb	r3, [r3, #3]
 800f970:	2b01      	cmp	r3, #1
 800f972:	d108      	bne.n	800f986 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800f974:	697b      	ldr	r3, [r7, #20]
 800f976:	2200      	movs	r2, #0
 800f978:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800f97a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f97c:	b2db      	uxtb	r3, r3
 800f97e:	4619      	mov	r1, r3
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f00b fb27 	bl	801afd4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800f986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f988:	015a      	lsls	r2, r3, #5
 800f98a:	69fb      	ldr	r3, [r7, #28]
 800f98c:	4413      	add	r3, r2
 800f98e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f992:	461a      	mov	r2, r3
 800f994:	2302      	movs	r3, #2
 800f996:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800f998:	693b      	ldr	r3, [r7, #16]
 800f99a:	f003 0320 	and.w	r3, r3, #32
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d008      	beq.n	800f9b4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800f9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9a4:	015a      	lsls	r2, r3, #5
 800f9a6:	69fb      	ldr	r3, [r7, #28]
 800f9a8:	4413      	add	r3, r2
 800f9aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9ae:	461a      	mov	r2, r3
 800f9b0:	2320      	movs	r3, #32
 800f9b2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800f9b4:	693b      	ldr	r3, [r7, #16]
 800f9b6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d009      	beq.n	800f9d2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800f9be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9c0:	015a      	lsls	r2, r3, #5
 800f9c2:	69fb      	ldr	r3, [r7, #28]
 800f9c4:	4413      	add	r3, r2
 800f9c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f9ca:	461a      	mov	r2, r3
 800f9cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f9d0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800f9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9d4:	3301      	adds	r3, #1
 800f9d6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800f9d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9da:	085b      	lsrs	r3, r3, #1
 800f9dc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800f9de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	f47f af62 	bne.w	800f8aa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	f007 fc80 	bl	80172f0 <USB_ReadInterrupts>
 800f9f0:	4603      	mov	r3, r0
 800f9f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800f9f6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800f9fa:	f040 80db 	bne.w	800fbb4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	4618      	mov	r0, r3
 800fa04:	f007 fca1 	bl	801734a <USB_ReadDevAllInEpInterrupt>
 800fa08:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800fa0e:	e0cd      	b.n	800fbac <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800fa10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa12:	f003 0301 	and.w	r3, r3, #1
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	f000 80c2 	beq.w	800fba0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa22:	b2d2      	uxtb	r2, r2
 800fa24:	4611      	mov	r1, r2
 800fa26:	4618      	mov	r0, r3
 800fa28:	f007 fcc7 	bl	80173ba <USB_ReadDevInEPInterrupt>
 800fa2c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800fa2e:	693b      	ldr	r3, [r7, #16]
 800fa30:	f003 0301 	and.w	r3, r3, #1
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d057      	beq.n	800fae8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800fa38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa3a:	f003 030f 	and.w	r3, r3, #15
 800fa3e:	2201      	movs	r2, #1
 800fa40:	fa02 f303 	lsl.w	r3, r2, r3
 800fa44:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800fa46:	69fb      	ldr	r3, [r7, #28]
 800fa48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	43db      	mvns	r3, r3
 800fa52:	69f9      	ldr	r1, [r7, #28]
 800fa54:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fa58:	4013      	ands	r3, r2
 800fa5a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800fa5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa5e:	015a      	lsls	r2, r3, #5
 800fa60:	69fb      	ldr	r3, [r7, #28]
 800fa62:	4413      	add	r3, r2
 800fa64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa68:	461a      	mov	r2, r3
 800fa6a:	2301      	movs	r3, #1
 800fa6c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	691b      	ldr	r3, [r3, #16]
 800fa72:	2b01      	cmp	r3, #1
 800fa74:	d132      	bne.n	800fadc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800fa76:	6879      	ldr	r1, [r7, #4]
 800fa78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa7a:	4613      	mov	r3, r2
 800fa7c:	00db      	lsls	r3, r3, #3
 800fa7e:	4413      	add	r3, r2
 800fa80:	009b      	lsls	r3, r3, #2
 800fa82:	440b      	add	r3, r1
 800fa84:	334c      	adds	r3, #76	; 0x4c
 800fa86:	6819      	ldr	r1, [r3, #0]
 800fa88:	6878      	ldr	r0, [r7, #4]
 800fa8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa8c:	4613      	mov	r3, r2
 800fa8e:	00db      	lsls	r3, r3, #3
 800fa90:	4413      	add	r3, r2
 800fa92:	009b      	lsls	r3, r3, #2
 800fa94:	4403      	add	r3, r0
 800fa96:	3348      	adds	r3, #72	; 0x48
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	4419      	add	r1, r3
 800fa9c:	6878      	ldr	r0, [r7, #4]
 800fa9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800faa0:	4613      	mov	r3, r2
 800faa2:	00db      	lsls	r3, r3, #3
 800faa4:	4413      	add	r3, r2
 800faa6:	009b      	lsls	r3, r3, #2
 800faa8:	4403      	add	r3, r0
 800faaa:	334c      	adds	r3, #76	; 0x4c
 800faac:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800faae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d113      	bne.n	800fadc <HAL_PCD_IRQHandler+0x3a2>
 800fab4:	6879      	ldr	r1, [r7, #4]
 800fab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fab8:	4613      	mov	r3, r2
 800faba:	00db      	lsls	r3, r3, #3
 800fabc:	4413      	add	r3, r2
 800fabe:	009b      	lsls	r3, r3, #2
 800fac0:	440b      	add	r3, r1
 800fac2:	3354      	adds	r3, #84	; 0x54
 800fac4:	681b      	ldr	r3, [r3, #0]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d108      	bne.n	800fadc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	6818      	ldr	r0, [r3, #0]
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800fad4:	461a      	mov	r2, r3
 800fad6:	2101      	movs	r1, #1
 800fad8:	f007 fcd0 	bl	801747c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800fadc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fade:	b2db      	uxtb	r3, r3
 800fae0:	4619      	mov	r1, r3
 800fae2:	6878      	ldr	r0, [r7, #4]
 800fae4:	f00b f9f1 	bl	801aeca <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800fae8:	693b      	ldr	r3, [r7, #16]
 800faea:	f003 0308 	and.w	r3, r3, #8
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d008      	beq.n	800fb04 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800faf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800faf4:	015a      	lsls	r2, r3, #5
 800faf6:	69fb      	ldr	r3, [r7, #28]
 800faf8:	4413      	add	r3, r2
 800fafa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fafe:	461a      	mov	r2, r3
 800fb00:	2308      	movs	r3, #8
 800fb02:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800fb04:	693b      	ldr	r3, [r7, #16]
 800fb06:	f003 0310 	and.w	r3, r3, #16
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d008      	beq.n	800fb20 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800fb0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb10:	015a      	lsls	r2, r3, #5
 800fb12:	69fb      	ldr	r3, [r7, #28]
 800fb14:	4413      	add	r3, r2
 800fb16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb1a:	461a      	mov	r2, r3
 800fb1c:	2310      	movs	r3, #16
 800fb1e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800fb20:	693b      	ldr	r3, [r7, #16]
 800fb22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fb26:	2b00      	cmp	r3, #0
 800fb28:	d008      	beq.n	800fb3c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800fb2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb2c:	015a      	lsls	r2, r3, #5
 800fb2e:	69fb      	ldr	r3, [r7, #28]
 800fb30:	4413      	add	r3, r2
 800fb32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb36:	461a      	mov	r2, r3
 800fb38:	2340      	movs	r3, #64	; 0x40
 800fb3a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800fb3c:	693b      	ldr	r3, [r7, #16]
 800fb3e:	f003 0302 	and.w	r3, r3, #2
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d023      	beq.n	800fb8e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800fb46:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fb48:	6a38      	ldr	r0, [r7, #32]
 800fb4a:	f006 fba3 	bl	8016294 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800fb4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fb50:	4613      	mov	r3, r2
 800fb52:	00db      	lsls	r3, r3, #3
 800fb54:	4413      	add	r3, r2
 800fb56:	009b      	lsls	r3, r3, #2
 800fb58:	3338      	adds	r3, #56	; 0x38
 800fb5a:	687a      	ldr	r2, [r7, #4]
 800fb5c:	4413      	add	r3, r2
 800fb5e:	3304      	adds	r3, #4
 800fb60:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800fb62:	697b      	ldr	r3, [r7, #20]
 800fb64:	78db      	ldrb	r3, [r3, #3]
 800fb66:	2b01      	cmp	r3, #1
 800fb68:	d108      	bne.n	800fb7c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800fb6a:	697b      	ldr	r3, [r7, #20]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800fb70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb72:	b2db      	uxtb	r3, r3
 800fb74:	4619      	mov	r1, r3
 800fb76:	6878      	ldr	r0, [r7, #4]
 800fb78:	f00b fa3e 	bl	801aff8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800fb7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb7e:	015a      	lsls	r2, r3, #5
 800fb80:	69fb      	ldr	r3, [r7, #28]
 800fb82:	4413      	add	r3, r2
 800fb84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb88:	461a      	mov	r2, r3
 800fb8a:	2302      	movs	r3, #2
 800fb8c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800fb8e:	693b      	ldr	r3, [r7, #16]
 800fb90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d003      	beq.n	800fba0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800fb98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fb9a:	6878      	ldr	r0, [r7, #4]
 800fb9c:	f000 fd08 	bl	80105b0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800fba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fba2:	3301      	adds	r3, #1
 800fba4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800fba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fba8:	085b      	lsrs	r3, r3, #1
 800fbaa:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800fbac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	f47f af2e 	bne.w	800fa10 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	4618      	mov	r0, r3
 800fbba:	f007 fb99 	bl	80172f0 <USB_ReadInterrupts>
 800fbbe:	4603      	mov	r3, r0
 800fbc0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fbc4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fbc8:	d122      	bne.n	800fc10 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800fbca:	69fb      	ldr	r3, [r7, #28]
 800fbcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fbd0:	685b      	ldr	r3, [r3, #4]
 800fbd2:	69fa      	ldr	r2, [r7, #28]
 800fbd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fbd8:	f023 0301 	bic.w	r3, r3, #1
 800fbdc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800fbe4:	2b01      	cmp	r3, #1
 800fbe6:	d108      	bne.n	800fbfa <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	2200      	movs	r2, #0
 800fbec:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800fbf0:	2100      	movs	r1, #0
 800fbf2:	6878      	ldr	r0, [r7, #4]
 800fbf4:	f000 ff14 	bl	8010a20 <HAL_PCDEx_LPM_Callback>
 800fbf8:	e002      	b.n	800fc00 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800fbfa:	6878      	ldr	r0, [r7, #4]
 800fbfc:	f00b f9dc 	bl	801afb8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	695a      	ldr	r2, [r3, #20]
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800fc0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	4618      	mov	r0, r3
 800fc16:	f007 fb6b 	bl	80172f0 <USB_ReadInterrupts>
 800fc1a:	4603      	mov	r3, r0
 800fc1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fc20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800fc24:	d112      	bne.n	800fc4c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800fc26:	69fb      	ldr	r3, [r7, #28]
 800fc28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc2c:	689b      	ldr	r3, [r3, #8]
 800fc2e:	f003 0301 	and.w	r3, r3, #1
 800fc32:	2b01      	cmp	r3, #1
 800fc34:	d102      	bne.n	800fc3c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800fc36:	6878      	ldr	r0, [r7, #4]
 800fc38:	f00b f998 	bl	801af6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	695a      	ldr	r2, [r3, #20]
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	681b      	ldr	r3, [r3, #0]
 800fc46:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800fc4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	4618      	mov	r0, r3
 800fc52:	f007 fb4d 	bl	80172f0 <USB_ReadInterrupts>
 800fc56:	4603      	mov	r3, r0
 800fc58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800fc5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800fc60:	d121      	bne.n	800fca6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	695a      	ldr	r2, [r3, #20]
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800fc70:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d111      	bne.n	800fca0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	2201      	movs	r2, #1
 800fc80:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fc8a:	089b      	lsrs	r3, r3, #2
 800fc8c:	f003 020f 	and.w	r2, r3, #15
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800fc96:	2101      	movs	r1, #1
 800fc98:	6878      	ldr	r0, [r7, #4]
 800fc9a:	f000 fec1 	bl	8010a20 <HAL_PCDEx_LPM_Callback>
 800fc9e:	e002      	b.n	800fca6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800fca0:	6878      	ldr	r0, [r7, #4]
 800fca2:	f00b f963 	bl	801af6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	4618      	mov	r0, r3
 800fcac:	f007 fb20 	bl	80172f0 <USB_ReadInterrupts>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fcb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcba:	f040 80b7 	bne.w	800fe2c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800fcbe:	69fb      	ldr	r3, [r7, #28]
 800fcc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fcc4:	685b      	ldr	r3, [r3, #4]
 800fcc6:	69fa      	ldr	r2, [r7, #28]
 800fcc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fccc:	f023 0301 	bic.w	r3, r3, #1
 800fcd0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	2110      	movs	r1, #16
 800fcd8:	4618      	mov	r0, r3
 800fcda:	f006 fadb 	bl	8016294 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800fcde:	2300      	movs	r3, #0
 800fce0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fce2:	e046      	b.n	800fd72 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800fce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fce6:	015a      	lsls	r2, r3, #5
 800fce8:	69fb      	ldr	r3, [r7, #28]
 800fcea:	4413      	add	r3, r2
 800fcec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fcf0:	461a      	mov	r2, r3
 800fcf2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fcf6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800fcf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fcfa:	015a      	lsls	r2, r3, #5
 800fcfc:	69fb      	ldr	r3, [r7, #28]
 800fcfe:	4413      	add	r3, r2
 800fd00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd04:	681b      	ldr	r3, [r3, #0]
 800fd06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd08:	0151      	lsls	r1, r2, #5
 800fd0a:	69fa      	ldr	r2, [r7, #28]
 800fd0c:	440a      	add	r2, r1
 800fd0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd12:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fd16:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800fd18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd1a:	015a      	lsls	r2, r3, #5
 800fd1c:	69fb      	ldr	r3, [r7, #28]
 800fd1e:	4413      	add	r3, r2
 800fd20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd24:	461a      	mov	r2, r3
 800fd26:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800fd2a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800fd2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd2e:	015a      	lsls	r2, r3, #5
 800fd30:	69fb      	ldr	r3, [r7, #28]
 800fd32:	4413      	add	r3, r2
 800fd34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd3c:	0151      	lsls	r1, r2, #5
 800fd3e:	69fa      	ldr	r2, [r7, #28]
 800fd40:	440a      	add	r2, r1
 800fd42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fd46:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fd4a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800fd4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd4e:	015a      	lsls	r2, r3, #5
 800fd50:	69fb      	ldr	r3, [r7, #28]
 800fd52:	4413      	add	r3, r2
 800fd54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd5c:	0151      	lsls	r1, r2, #5
 800fd5e:	69fa      	ldr	r2, [r7, #28]
 800fd60:	440a      	add	r2, r1
 800fd62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fd66:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fd6a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800fd6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd6e:	3301      	adds	r3, #1
 800fd70:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	685b      	ldr	r3, [r3, #4]
 800fd76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fd78:	429a      	cmp	r2, r3
 800fd7a:	d3b3      	bcc.n	800fce4 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800fd7c:	69fb      	ldr	r3, [r7, #28]
 800fd7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd82:	69db      	ldr	r3, [r3, #28]
 800fd84:	69fa      	ldr	r2, [r7, #28]
 800fd86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fd8a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800fd8e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d016      	beq.n	800fdc6 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800fd98:	69fb      	ldr	r3, [r7, #28]
 800fd9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fd9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fda2:	69fa      	ldr	r2, [r7, #28]
 800fda4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fda8:	f043 030b 	orr.w	r3, r3, #11
 800fdac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800fdb0:	69fb      	ldr	r3, [r7, #28]
 800fdb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fdb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fdb8:	69fa      	ldr	r2, [r7, #28]
 800fdba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fdbe:	f043 030b 	orr.w	r3, r3, #11
 800fdc2:	6453      	str	r3, [r2, #68]	; 0x44
 800fdc4:	e015      	b.n	800fdf2 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800fdc6:	69fb      	ldr	r3, [r7, #28]
 800fdc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fdcc:	695a      	ldr	r2, [r3, #20]
 800fdce:	69fb      	ldr	r3, [r7, #28]
 800fdd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fdd4:	4619      	mov	r1, r3
 800fdd6:	f242 032b 	movw	r3, #8235	; 0x202b
 800fdda:	4313      	orrs	r3, r2
 800fddc:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800fdde:	69fb      	ldr	r3, [r7, #28]
 800fde0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fde4:	691b      	ldr	r3, [r3, #16]
 800fde6:	69fa      	ldr	r2, [r7, #28]
 800fde8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fdec:	f043 030b 	orr.w	r3, r3, #11
 800fdf0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800fdf2:	69fb      	ldr	r3, [r7, #28]
 800fdf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	69fa      	ldr	r2, [r7, #28]
 800fdfc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800fe00:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800fe04:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	6818      	ldr	r0, [r3, #0]
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	691b      	ldr	r3, [r3, #16]
 800fe0e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800fe16:	461a      	mov	r2, r3
 800fe18:	f007 fb30 	bl	801747c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	695a      	ldr	r2, [r3, #20]
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	681b      	ldr	r3, [r3, #0]
 800fe26:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800fe2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	4618      	mov	r0, r3
 800fe32:	f007 fa5d 	bl	80172f0 <USB_ReadInterrupts>
 800fe36:	4603      	mov	r3, r0
 800fe38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fe3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800fe40:	d124      	bne.n	800fe8c <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	4618      	mov	r0, r3
 800fe48:	f007 faf4 	bl	8017434 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	4618      	mov	r0, r3
 800fe52:	f006 fa9c 	bl	801638e <USB_GetDevSpeed>
 800fe56:	4603      	mov	r3, r0
 800fe58:	461a      	mov	r2, r3
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681c      	ldr	r4, [r3, #0]
 800fe62:	f001 fdb1 	bl	80119c8 <HAL_RCC_GetHCLKFreq>
 800fe66:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800fe6c:	b2db      	uxtb	r3, r3
 800fe6e:	461a      	mov	r2, r3
 800fe70:	4620      	mov	r0, r4
 800fe72:	f005 ffa1 	bl	8015db8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800fe76:	6878      	ldr	r0, [r7, #4]
 800fe78:	f00b f84f 	bl	801af1a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	695a      	ldr	r2, [r3, #20]
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800fe8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	4618      	mov	r0, r3
 800fe92:	f007 fa2d 	bl	80172f0 <USB_ReadInterrupts>
 800fe96:	4603      	mov	r3, r0
 800fe98:	f003 0308 	and.w	r3, r3, #8
 800fe9c:	2b08      	cmp	r3, #8
 800fe9e:	d10a      	bne.n	800feb6 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800fea0:	6878      	ldr	r0, [r7, #4]
 800fea2:	f00b f82c 	bl	801aefe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	681b      	ldr	r3, [r3, #0]
 800feaa:	695a      	ldr	r2, [r3, #20]
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	f002 0208 	and.w	r2, r2, #8
 800feb4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	4618      	mov	r0, r3
 800febc:	f007 fa18 	bl	80172f0 <USB_ReadInterrupts>
 800fec0:	4603      	mov	r3, r0
 800fec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fec6:	2b80      	cmp	r3, #128	; 0x80
 800fec8:	d122      	bne.n	800ff10 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800feca:	6a3b      	ldr	r3, [r7, #32]
 800fecc:	699b      	ldr	r3, [r3, #24]
 800fece:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fed2:	6a3b      	ldr	r3, [r7, #32]
 800fed4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800fed6:	2301      	movs	r3, #1
 800fed8:	627b      	str	r3, [r7, #36]	; 0x24
 800feda:	e014      	b.n	800ff06 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800fedc:	6879      	ldr	r1, [r7, #4]
 800fede:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fee0:	4613      	mov	r3, r2
 800fee2:	00db      	lsls	r3, r3, #3
 800fee4:	4413      	add	r3, r2
 800fee6:	009b      	lsls	r3, r3, #2
 800fee8:	440b      	add	r3, r1
 800feea:	f203 237f 	addw	r3, r3, #639	; 0x27f
 800feee:	781b      	ldrb	r3, [r3, #0]
 800fef0:	2b01      	cmp	r3, #1
 800fef2:	d105      	bne.n	800ff00 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800fef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fef6:	b2db      	uxtb	r3, r3
 800fef8:	4619      	mov	r1, r3
 800fefa:	6878      	ldr	r0, [r7, #4]
 800fefc:	f000 fb27 	bl	801054e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ff00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff02:	3301      	adds	r3, #1
 800ff04:	627b      	str	r3, [r7, #36]	; 0x24
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	685b      	ldr	r3, [r3, #4]
 800ff0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff0c:	429a      	cmp	r2, r3
 800ff0e:	d3e5      	bcc.n	800fedc <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	681b      	ldr	r3, [r3, #0]
 800ff14:	4618      	mov	r0, r3
 800ff16:	f007 f9eb 	bl	80172f0 <USB_ReadInterrupts>
 800ff1a:	4603      	mov	r3, r0
 800ff1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ff20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ff24:	d13b      	bne.n	800ff9e <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ff26:	2301      	movs	r3, #1
 800ff28:	627b      	str	r3, [r7, #36]	; 0x24
 800ff2a:	e02b      	b.n	800ff84 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800ff2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff2e:	015a      	lsls	r2, r3, #5
 800ff30:	69fb      	ldr	r3, [r7, #28]
 800ff32:	4413      	add	r3, r2
 800ff34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ff3c:	6879      	ldr	r1, [r7, #4]
 800ff3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff40:	4613      	mov	r3, r2
 800ff42:	00db      	lsls	r3, r3, #3
 800ff44:	4413      	add	r3, r2
 800ff46:	009b      	lsls	r3, r3, #2
 800ff48:	440b      	add	r3, r1
 800ff4a:	3340      	adds	r3, #64	; 0x40
 800ff4c:	781b      	ldrb	r3, [r3, #0]
 800ff4e:	2b01      	cmp	r3, #1
 800ff50:	d115      	bne.n	800ff7e <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800ff52:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	da12      	bge.n	800ff7e <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800ff58:	6879      	ldr	r1, [r7, #4]
 800ff5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff5c:	4613      	mov	r3, r2
 800ff5e:	00db      	lsls	r3, r3, #3
 800ff60:	4413      	add	r3, r2
 800ff62:	009b      	lsls	r3, r3, #2
 800ff64:	440b      	add	r3, r1
 800ff66:	333f      	adds	r3, #63	; 0x3f
 800ff68:	2201      	movs	r2, #1
 800ff6a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800ff6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff6e:	b2db      	uxtb	r3, r3
 800ff70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ff74:	b2db      	uxtb	r3, r3
 800ff76:	4619      	mov	r1, r3
 800ff78:	6878      	ldr	r0, [r7, #4]
 800ff7a:	f000 fae8 	bl	801054e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ff7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff80:	3301      	adds	r3, #1
 800ff82:	627b      	str	r3, [r7, #36]	; 0x24
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	685b      	ldr	r3, [r3, #4]
 800ff88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff8a:	429a      	cmp	r2, r3
 800ff8c:	d3ce      	bcc.n	800ff2c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	695a      	ldr	r2, [r3, #20]
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800ff9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f007 f9a4 	bl	80172f0 <USB_ReadInterrupts>
 800ffa8:	4603      	mov	r3, r0
 800ffaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ffae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ffb2:	d155      	bne.n	8010060 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ffb4:	2301      	movs	r3, #1
 800ffb6:	627b      	str	r3, [r7, #36]	; 0x24
 800ffb8:	e045      	b.n	8010046 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800ffba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffbc:	015a      	lsls	r2, r3, #5
 800ffbe:	69fb      	ldr	r3, [r7, #28]
 800ffc0:	4413      	add	r3, r2
 800ffc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ffca:	6879      	ldr	r1, [r7, #4]
 800ffcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ffce:	4613      	mov	r3, r2
 800ffd0:	00db      	lsls	r3, r3, #3
 800ffd2:	4413      	add	r3, r2
 800ffd4:	009b      	lsls	r3, r3, #2
 800ffd6:	440b      	add	r3, r1
 800ffd8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800ffdc:	781b      	ldrb	r3, [r3, #0]
 800ffde:	2b01      	cmp	r3, #1
 800ffe0:	d12e      	bne.n	8010040 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ffe2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	da2b      	bge.n	8010040 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800ffe8:	69bb      	ldr	r3, [r7, #24]
 800ffea:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800fff4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800fff8:	429a      	cmp	r2, r3
 800fffa:	d121      	bne.n	8010040 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800fffc:	6879      	ldr	r1, [r7, #4]
 800fffe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010000:	4613      	mov	r3, r2
 8010002:	00db      	lsls	r3, r3, #3
 8010004:	4413      	add	r3, r2
 8010006:	009b      	lsls	r3, r3, #2
 8010008:	440b      	add	r3, r1
 801000a:	f203 237f 	addw	r3, r3, #639	; 0x27f
 801000e:	2201      	movs	r2, #1
 8010010:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8010012:	6a3b      	ldr	r3, [r7, #32]
 8010014:	699b      	ldr	r3, [r3, #24]
 8010016:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 801001a:	6a3b      	ldr	r3, [r7, #32]
 801001c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 801001e:	6a3b      	ldr	r3, [r7, #32]
 8010020:	695b      	ldr	r3, [r3, #20]
 8010022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010026:	2b00      	cmp	r3, #0
 8010028:	d10a      	bne.n	8010040 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 801002a:	69fb      	ldr	r3, [r7, #28]
 801002c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010030:	685b      	ldr	r3, [r3, #4]
 8010032:	69fa      	ldr	r2, [r7, #28]
 8010034:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010038:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801003c:	6053      	str	r3, [r2, #4]
            break;
 801003e:	e007      	b.n	8010050 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8010040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010042:	3301      	adds	r3, #1
 8010044:	627b      	str	r3, [r7, #36]	; 0x24
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	685b      	ldr	r3, [r3, #4]
 801004a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801004c:	429a      	cmp	r2, r3
 801004e:	d3b4      	bcc.n	800ffba <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	695a      	ldr	r2, [r3, #20]
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 801005e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	4618      	mov	r0, r3
 8010066:	f007 f943 	bl	80172f0 <USB_ReadInterrupts>
 801006a:	4603      	mov	r3, r0
 801006c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010074:	d10a      	bne.n	801008c <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f00a ffd0 	bl	801b01c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	695a      	ldr	r2, [r3, #20]
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 801008a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	4618      	mov	r0, r3
 8010092:	f007 f92d 	bl	80172f0 <USB_ReadInterrupts>
 8010096:	4603      	mov	r3, r0
 8010098:	f003 0304 	and.w	r3, r3, #4
 801009c:	2b04      	cmp	r3, #4
 801009e:	d115      	bne.n	80100cc <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	685b      	ldr	r3, [r3, #4]
 80100a6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80100a8:	69bb      	ldr	r3, [r7, #24]
 80100aa:	f003 0304 	and.w	r3, r3, #4
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d002      	beq.n	80100b8 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80100b2:	6878      	ldr	r0, [r7, #4]
 80100b4:	f00a ffc0 	bl	801b038 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	6859      	ldr	r1, [r3, #4]
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	69ba      	ldr	r2, [r7, #24]
 80100c4:	430a      	orrs	r2, r1
 80100c6:	605a      	str	r2, [r3, #4]
 80100c8:	e000      	b.n	80100cc <HAL_PCD_IRQHandler+0x992>
      return;
 80100ca:	bf00      	nop
    }
  }
}
 80100cc:	3734      	adds	r7, #52	; 0x34
 80100ce:	46bd      	mov	sp, r7
 80100d0:	bd90      	pop	{r4, r7, pc}

080100d2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80100d2:	b580      	push	{r7, lr}
 80100d4:	b082      	sub	sp, #8
 80100d6:	af00      	add	r7, sp, #0
 80100d8:	6078      	str	r0, [r7, #4]
 80100da:	460b      	mov	r3, r1
 80100dc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80100e4:	2b01      	cmp	r3, #1
 80100e6:	d101      	bne.n	80100ec <HAL_PCD_SetAddress+0x1a>
 80100e8:	2302      	movs	r3, #2
 80100ea:	e013      	b.n	8010114 <HAL_PCD_SetAddress+0x42>
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	2201      	movs	r2, #1
 80100f0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	78fa      	ldrb	r2, [r7, #3]
 80100f8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	78fa      	ldrb	r2, [r7, #3]
 8010102:	4611      	mov	r1, r2
 8010104:	4618      	mov	r0, r3
 8010106:	f007 f88b 	bl	8017220 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	2200      	movs	r2, #0
 801010e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8010112:	2300      	movs	r3, #0
}
 8010114:	4618      	mov	r0, r3
 8010116:	3708      	adds	r7, #8
 8010118:	46bd      	mov	sp, r7
 801011a:	bd80      	pop	{r7, pc}

0801011c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 801011c:	b580      	push	{r7, lr}
 801011e:	b084      	sub	sp, #16
 8010120:	af00      	add	r7, sp, #0
 8010122:	6078      	str	r0, [r7, #4]
 8010124:	4608      	mov	r0, r1
 8010126:	4611      	mov	r1, r2
 8010128:	461a      	mov	r2, r3
 801012a:	4603      	mov	r3, r0
 801012c:	70fb      	strb	r3, [r7, #3]
 801012e:	460b      	mov	r3, r1
 8010130:	803b      	strh	r3, [r7, #0]
 8010132:	4613      	mov	r3, r2
 8010134:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8010136:	2300      	movs	r3, #0
 8010138:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 801013a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801013e:	2b00      	cmp	r3, #0
 8010140:	da0f      	bge.n	8010162 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8010142:	78fb      	ldrb	r3, [r7, #3]
 8010144:	f003 020f 	and.w	r2, r3, #15
 8010148:	4613      	mov	r3, r2
 801014a:	00db      	lsls	r3, r3, #3
 801014c:	4413      	add	r3, r2
 801014e:	009b      	lsls	r3, r3, #2
 8010150:	3338      	adds	r3, #56	; 0x38
 8010152:	687a      	ldr	r2, [r7, #4]
 8010154:	4413      	add	r3, r2
 8010156:	3304      	adds	r3, #4
 8010158:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	2201      	movs	r2, #1
 801015e:	705a      	strb	r2, [r3, #1]
 8010160:	e00f      	b.n	8010182 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8010162:	78fb      	ldrb	r3, [r7, #3]
 8010164:	f003 020f 	and.w	r2, r3, #15
 8010168:	4613      	mov	r3, r2
 801016a:	00db      	lsls	r3, r3, #3
 801016c:	4413      	add	r3, r2
 801016e:	009b      	lsls	r3, r3, #2
 8010170:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8010174:	687a      	ldr	r2, [r7, #4]
 8010176:	4413      	add	r3, r2
 8010178:	3304      	adds	r3, #4
 801017a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 801017c:	68fb      	ldr	r3, [r7, #12]
 801017e:	2200      	movs	r2, #0
 8010180:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8010182:	78fb      	ldrb	r3, [r7, #3]
 8010184:	f003 030f 	and.w	r3, r3, #15
 8010188:	b2da      	uxtb	r2, r3
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 801018e:	883a      	ldrh	r2, [r7, #0]
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	78ba      	ldrb	r2, [r7, #2]
 8010198:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	785b      	ldrb	r3, [r3, #1]
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d004      	beq.n	80101ac <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	781b      	ldrb	r3, [r3, #0]
 80101a6:	b29a      	uxth	r2, r3
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80101ac:	78bb      	ldrb	r3, [r7, #2]
 80101ae:	2b02      	cmp	r3, #2
 80101b0:	d102      	bne.n	80101b8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	2200      	movs	r2, #0
 80101b6:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80101be:	2b01      	cmp	r3, #1
 80101c0:	d101      	bne.n	80101c6 <HAL_PCD_EP_Open+0xaa>
 80101c2:	2302      	movs	r3, #2
 80101c4:	e00e      	b.n	80101e4 <HAL_PCD_EP_Open+0xc8>
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	2201      	movs	r2, #1
 80101ca:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	681b      	ldr	r3, [r3, #0]
 80101d2:	68f9      	ldr	r1, [r7, #12]
 80101d4:	4618      	mov	r0, r3
 80101d6:	f006 f8ff 	bl	80163d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	2200      	movs	r2, #0
 80101de:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80101e2:	7afb      	ldrb	r3, [r7, #11]
}
 80101e4:	4618      	mov	r0, r3
 80101e6:	3710      	adds	r7, #16
 80101e8:	46bd      	mov	sp, r7
 80101ea:	bd80      	pop	{r7, pc}

080101ec <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b084      	sub	sp, #16
 80101f0:	af00      	add	r7, sp, #0
 80101f2:	6078      	str	r0, [r7, #4]
 80101f4:	460b      	mov	r3, r1
 80101f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80101f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	da0f      	bge.n	8010220 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8010200:	78fb      	ldrb	r3, [r7, #3]
 8010202:	f003 020f 	and.w	r2, r3, #15
 8010206:	4613      	mov	r3, r2
 8010208:	00db      	lsls	r3, r3, #3
 801020a:	4413      	add	r3, r2
 801020c:	009b      	lsls	r3, r3, #2
 801020e:	3338      	adds	r3, #56	; 0x38
 8010210:	687a      	ldr	r2, [r7, #4]
 8010212:	4413      	add	r3, r2
 8010214:	3304      	adds	r3, #4
 8010216:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	2201      	movs	r2, #1
 801021c:	705a      	strb	r2, [r3, #1]
 801021e:	e00f      	b.n	8010240 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8010220:	78fb      	ldrb	r3, [r7, #3]
 8010222:	f003 020f 	and.w	r2, r3, #15
 8010226:	4613      	mov	r3, r2
 8010228:	00db      	lsls	r3, r3, #3
 801022a:	4413      	add	r3, r2
 801022c:	009b      	lsls	r3, r3, #2
 801022e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8010232:	687a      	ldr	r2, [r7, #4]
 8010234:	4413      	add	r3, r2
 8010236:	3304      	adds	r3, #4
 8010238:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	2200      	movs	r2, #0
 801023e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8010240:	78fb      	ldrb	r3, [r7, #3]
 8010242:	f003 030f 	and.w	r3, r3, #15
 8010246:	b2da      	uxtb	r2, r3
 8010248:	68fb      	ldr	r3, [r7, #12]
 801024a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8010252:	2b01      	cmp	r3, #1
 8010254:	d101      	bne.n	801025a <HAL_PCD_EP_Close+0x6e>
 8010256:	2302      	movs	r3, #2
 8010258:	e00e      	b.n	8010278 <HAL_PCD_EP_Close+0x8c>
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	2201      	movs	r2, #1
 801025e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	68f9      	ldr	r1, [r7, #12]
 8010268:	4618      	mov	r0, r3
 801026a:	f006 f93d 	bl	80164e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	2200      	movs	r2, #0
 8010272:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8010276:	2300      	movs	r3, #0
}
 8010278:	4618      	mov	r0, r3
 801027a:	3710      	adds	r7, #16
 801027c:	46bd      	mov	sp, r7
 801027e:	bd80      	pop	{r7, pc}

08010280 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8010280:	b580      	push	{r7, lr}
 8010282:	b086      	sub	sp, #24
 8010284:	af00      	add	r7, sp, #0
 8010286:	60f8      	str	r0, [r7, #12]
 8010288:	607a      	str	r2, [r7, #4]
 801028a:	603b      	str	r3, [r7, #0]
 801028c:	460b      	mov	r3, r1
 801028e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8010290:	7afb      	ldrb	r3, [r7, #11]
 8010292:	f003 020f 	and.w	r2, r3, #15
 8010296:	4613      	mov	r3, r2
 8010298:	00db      	lsls	r3, r3, #3
 801029a:	4413      	add	r3, r2
 801029c:	009b      	lsls	r3, r3, #2
 801029e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80102a2:	68fa      	ldr	r2, [r7, #12]
 80102a4:	4413      	add	r3, r2
 80102a6:	3304      	adds	r3, #4
 80102a8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80102aa:	697b      	ldr	r3, [r7, #20]
 80102ac:	687a      	ldr	r2, [r7, #4]
 80102ae:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80102b0:	697b      	ldr	r3, [r7, #20]
 80102b2:	683a      	ldr	r2, [r7, #0]
 80102b4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80102b6:	697b      	ldr	r3, [r7, #20]
 80102b8:	2200      	movs	r2, #0
 80102ba:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80102bc:	697b      	ldr	r3, [r7, #20]
 80102be:	2200      	movs	r2, #0
 80102c0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80102c2:	7afb      	ldrb	r3, [r7, #11]
 80102c4:	f003 030f 	and.w	r3, r3, #15
 80102c8:	b2da      	uxtb	r2, r3
 80102ca:	697b      	ldr	r3, [r7, #20]
 80102cc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	691b      	ldr	r3, [r3, #16]
 80102d2:	2b01      	cmp	r3, #1
 80102d4:	d102      	bne.n	80102dc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80102d6:	687a      	ldr	r2, [r7, #4]
 80102d8:	697b      	ldr	r3, [r7, #20]
 80102da:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80102dc:	7afb      	ldrb	r3, [r7, #11]
 80102de:	f003 030f 	and.w	r3, r3, #15
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d109      	bne.n	80102fa <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80102e6:	68fb      	ldr	r3, [r7, #12]
 80102e8:	6818      	ldr	r0, [r3, #0]
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	691b      	ldr	r3, [r3, #16]
 80102ee:	b2db      	uxtb	r3, r3
 80102f0:	461a      	mov	r2, r3
 80102f2:	6979      	ldr	r1, [r7, #20]
 80102f4:	f006 fc24 	bl	8016b40 <USB_EP0StartXfer>
 80102f8:	e008      	b.n	801030c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	6818      	ldr	r0, [r3, #0]
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	691b      	ldr	r3, [r3, #16]
 8010302:	b2db      	uxtb	r3, r3
 8010304:	461a      	mov	r2, r3
 8010306:	6979      	ldr	r1, [r7, #20]
 8010308:	f006 f9ca 	bl	80166a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 801030c:	2300      	movs	r3, #0
}
 801030e:	4618      	mov	r0, r3
 8010310:	3718      	adds	r7, #24
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}

08010316 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8010316:	b480      	push	{r7}
 8010318:	b083      	sub	sp, #12
 801031a:	af00      	add	r7, sp, #0
 801031c:	6078      	str	r0, [r7, #4]
 801031e:	460b      	mov	r3, r1
 8010320:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8010322:	78fb      	ldrb	r3, [r7, #3]
 8010324:	f003 020f 	and.w	r2, r3, #15
 8010328:	6879      	ldr	r1, [r7, #4]
 801032a:	4613      	mov	r3, r2
 801032c:	00db      	lsls	r3, r3, #3
 801032e:	4413      	add	r3, r2
 8010330:	009b      	lsls	r3, r3, #2
 8010332:	440b      	add	r3, r1
 8010334:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8010338:	681b      	ldr	r3, [r3, #0]
}
 801033a:	4618      	mov	r0, r3
 801033c:	370c      	adds	r7, #12
 801033e:	46bd      	mov	sp, r7
 8010340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010344:	4770      	bx	lr

08010346 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8010346:	b580      	push	{r7, lr}
 8010348:	b086      	sub	sp, #24
 801034a:	af00      	add	r7, sp, #0
 801034c:	60f8      	str	r0, [r7, #12]
 801034e:	607a      	str	r2, [r7, #4]
 8010350:	603b      	str	r3, [r7, #0]
 8010352:	460b      	mov	r3, r1
 8010354:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8010356:	7afb      	ldrb	r3, [r7, #11]
 8010358:	f003 020f 	and.w	r2, r3, #15
 801035c:	4613      	mov	r3, r2
 801035e:	00db      	lsls	r3, r3, #3
 8010360:	4413      	add	r3, r2
 8010362:	009b      	lsls	r3, r3, #2
 8010364:	3338      	adds	r3, #56	; 0x38
 8010366:	68fa      	ldr	r2, [r7, #12]
 8010368:	4413      	add	r3, r2
 801036a:	3304      	adds	r3, #4
 801036c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 801036e:	697b      	ldr	r3, [r7, #20]
 8010370:	687a      	ldr	r2, [r7, #4]
 8010372:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8010374:	697b      	ldr	r3, [r7, #20]
 8010376:	683a      	ldr	r2, [r7, #0]
 8010378:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 801037a:	697b      	ldr	r3, [r7, #20]
 801037c:	2200      	movs	r2, #0
 801037e:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8010380:	697b      	ldr	r3, [r7, #20]
 8010382:	2201      	movs	r2, #1
 8010384:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8010386:	7afb      	ldrb	r3, [r7, #11]
 8010388:	f003 030f 	and.w	r3, r3, #15
 801038c:	b2da      	uxtb	r2, r3
 801038e:	697b      	ldr	r3, [r7, #20]
 8010390:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	691b      	ldr	r3, [r3, #16]
 8010396:	2b01      	cmp	r3, #1
 8010398:	d102      	bne.n	80103a0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 801039a:	687a      	ldr	r2, [r7, #4]
 801039c:	697b      	ldr	r3, [r7, #20]
 801039e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80103a0:	7afb      	ldrb	r3, [r7, #11]
 80103a2:	f003 030f 	and.w	r3, r3, #15
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d109      	bne.n	80103be <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	6818      	ldr	r0, [r3, #0]
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	691b      	ldr	r3, [r3, #16]
 80103b2:	b2db      	uxtb	r3, r3
 80103b4:	461a      	mov	r2, r3
 80103b6:	6979      	ldr	r1, [r7, #20]
 80103b8:	f006 fbc2 	bl	8016b40 <USB_EP0StartXfer>
 80103bc:	e008      	b.n	80103d0 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	6818      	ldr	r0, [r3, #0]
 80103c2:	68fb      	ldr	r3, [r7, #12]
 80103c4:	691b      	ldr	r3, [r3, #16]
 80103c6:	b2db      	uxtb	r3, r3
 80103c8:	461a      	mov	r2, r3
 80103ca:	6979      	ldr	r1, [r7, #20]
 80103cc:	f006 f968 	bl	80166a0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80103d0:	2300      	movs	r3, #0
}
 80103d2:	4618      	mov	r0, r3
 80103d4:	3718      	adds	r7, #24
 80103d6:	46bd      	mov	sp, r7
 80103d8:	bd80      	pop	{r7, pc}

080103da <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80103da:	b580      	push	{r7, lr}
 80103dc:	b084      	sub	sp, #16
 80103de:	af00      	add	r7, sp, #0
 80103e0:	6078      	str	r0, [r7, #4]
 80103e2:	460b      	mov	r3, r1
 80103e4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80103e6:	78fb      	ldrb	r3, [r7, #3]
 80103e8:	f003 020f 	and.w	r2, r3, #15
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	685b      	ldr	r3, [r3, #4]
 80103f0:	429a      	cmp	r2, r3
 80103f2:	d901      	bls.n	80103f8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80103f4:	2301      	movs	r3, #1
 80103f6:	e050      	b.n	801049a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80103f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	da0f      	bge.n	8010420 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8010400:	78fb      	ldrb	r3, [r7, #3]
 8010402:	f003 020f 	and.w	r2, r3, #15
 8010406:	4613      	mov	r3, r2
 8010408:	00db      	lsls	r3, r3, #3
 801040a:	4413      	add	r3, r2
 801040c:	009b      	lsls	r3, r3, #2
 801040e:	3338      	adds	r3, #56	; 0x38
 8010410:	687a      	ldr	r2, [r7, #4]
 8010412:	4413      	add	r3, r2
 8010414:	3304      	adds	r3, #4
 8010416:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	2201      	movs	r2, #1
 801041c:	705a      	strb	r2, [r3, #1]
 801041e:	e00d      	b.n	801043c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8010420:	78fa      	ldrb	r2, [r7, #3]
 8010422:	4613      	mov	r3, r2
 8010424:	00db      	lsls	r3, r3, #3
 8010426:	4413      	add	r3, r2
 8010428:	009b      	lsls	r3, r3, #2
 801042a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 801042e:	687a      	ldr	r2, [r7, #4]
 8010430:	4413      	add	r3, r2
 8010432:	3304      	adds	r3, #4
 8010434:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	2200      	movs	r2, #0
 801043a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	2201      	movs	r2, #1
 8010440:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8010442:	78fb      	ldrb	r3, [r7, #3]
 8010444:	f003 030f 	and.w	r3, r3, #15
 8010448:	b2da      	uxtb	r2, r3
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8010454:	2b01      	cmp	r3, #1
 8010456:	d101      	bne.n	801045c <HAL_PCD_EP_SetStall+0x82>
 8010458:	2302      	movs	r3, #2
 801045a:	e01e      	b.n	801049a <HAL_PCD_EP_SetStall+0xc0>
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	2201      	movs	r2, #1
 8010460:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	68f9      	ldr	r1, [r7, #12]
 801046a:	4618      	mov	r0, r3
 801046c:	f006 fe04 	bl	8017078 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8010470:	78fb      	ldrb	r3, [r7, #3]
 8010472:	f003 030f 	and.w	r3, r3, #15
 8010476:	2b00      	cmp	r3, #0
 8010478:	d10a      	bne.n	8010490 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	6818      	ldr	r0, [r3, #0]
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	691b      	ldr	r3, [r3, #16]
 8010482:	b2d9      	uxtb	r1, r3
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 801048a:	461a      	mov	r2, r3
 801048c:	f006 fff6 	bl	801747c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	2200      	movs	r2, #0
 8010494:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8010498:	2300      	movs	r3, #0
}
 801049a:	4618      	mov	r0, r3
 801049c:	3710      	adds	r7, #16
 801049e:	46bd      	mov	sp, r7
 80104a0:	bd80      	pop	{r7, pc}

080104a2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80104a2:	b580      	push	{r7, lr}
 80104a4:	b084      	sub	sp, #16
 80104a6:	af00      	add	r7, sp, #0
 80104a8:	6078      	str	r0, [r7, #4]
 80104aa:	460b      	mov	r3, r1
 80104ac:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80104ae:	78fb      	ldrb	r3, [r7, #3]
 80104b0:	f003 020f 	and.w	r2, r3, #15
 80104b4:	687b      	ldr	r3, [r7, #4]
 80104b6:	685b      	ldr	r3, [r3, #4]
 80104b8:	429a      	cmp	r2, r3
 80104ba:	d901      	bls.n	80104c0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80104bc:	2301      	movs	r3, #1
 80104be:	e042      	b.n	8010546 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80104c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80104c4:	2b00      	cmp	r3, #0
 80104c6:	da0f      	bge.n	80104e8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80104c8:	78fb      	ldrb	r3, [r7, #3]
 80104ca:	f003 020f 	and.w	r2, r3, #15
 80104ce:	4613      	mov	r3, r2
 80104d0:	00db      	lsls	r3, r3, #3
 80104d2:	4413      	add	r3, r2
 80104d4:	009b      	lsls	r3, r3, #2
 80104d6:	3338      	adds	r3, #56	; 0x38
 80104d8:	687a      	ldr	r2, [r7, #4]
 80104da:	4413      	add	r3, r2
 80104dc:	3304      	adds	r3, #4
 80104de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	2201      	movs	r2, #1
 80104e4:	705a      	strb	r2, [r3, #1]
 80104e6:	e00f      	b.n	8010508 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80104e8:	78fb      	ldrb	r3, [r7, #3]
 80104ea:	f003 020f 	and.w	r2, r3, #15
 80104ee:	4613      	mov	r3, r2
 80104f0:	00db      	lsls	r3, r3, #3
 80104f2:	4413      	add	r3, r2
 80104f4:	009b      	lsls	r3, r3, #2
 80104f6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80104fa:	687a      	ldr	r2, [r7, #4]
 80104fc:	4413      	add	r3, r2
 80104fe:	3304      	adds	r3, #4
 8010500:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	2200      	movs	r2, #0
 8010506:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8010508:	68fb      	ldr	r3, [r7, #12]
 801050a:	2200      	movs	r2, #0
 801050c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 801050e:	78fb      	ldrb	r3, [r7, #3]
 8010510:	f003 030f 	and.w	r3, r3, #15
 8010514:	b2da      	uxtb	r2, r3
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8010520:	2b01      	cmp	r3, #1
 8010522:	d101      	bne.n	8010528 <HAL_PCD_EP_ClrStall+0x86>
 8010524:	2302      	movs	r3, #2
 8010526:	e00e      	b.n	8010546 <HAL_PCD_EP_ClrStall+0xa4>
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	2201      	movs	r2, #1
 801052c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	68f9      	ldr	r1, [r7, #12]
 8010536:	4618      	mov	r0, r3
 8010538:	f006 fe0c 	bl	8017154 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	2200      	movs	r2, #0
 8010540:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8010544:	2300      	movs	r3, #0
}
 8010546:	4618      	mov	r0, r3
 8010548:	3710      	adds	r7, #16
 801054a:	46bd      	mov	sp, r7
 801054c:	bd80      	pop	{r7, pc}

0801054e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 801054e:	b580      	push	{r7, lr}
 8010550:	b084      	sub	sp, #16
 8010552:	af00      	add	r7, sp, #0
 8010554:	6078      	str	r0, [r7, #4]
 8010556:	460b      	mov	r3, r1
 8010558:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 801055a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801055e:	2b00      	cmp	r3, #0
 8010560:	da0c      	bge.n	801057c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8010562:	78fb      	ldrb	r3, [r7, #3]
 8010564:	f003 020f 	and.w	r2, r3, #15
 8010568:	4613      	mov	r3, r2
 801056a:	00db      	lsls	r3, r3, #3
 801056c:	4413      	add	r3, r2
 801056e:	009b      	lsls	r3, r3, #2
 8010570:	3338      	adds	r3, #56	; 0x38
 8010572:	687a      	ldr	r2, [r7, #4]
 8010574:	4413      	add	r3, r2
 8010576:	3304      	adds	r3, #4
 8010578:	60fb      	str	r3, [r7, #12]
 801057a:	e00c      	b.n	8010596 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801057c:	78fb      	ldrb	r3, [r7, #3]
 801057e:	f003 020f 	and.w	r2, r3, #15
 8010582:	4613      	mov	r3, r2
 8010584:	00db      	lsls	r3, r3, #3
 8010586:	4413      	add	r3, r2
 8010588:	009b      	lsls	r3, r3, #2
 801058a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 801058e:	687a      	ldr	r2, [r7, #4]
 8010590:	4413      	add	r3, r2
 8010592:	3304      	adds	r3, #4
 8010594:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	68f9      	ldr	r1, [r7, #12]
 801059c:	4618      	mov	r0, r3
 801059e:	f006 fc2b 	bl	8016df8 <USB_EPStopXfer>
 80105a2:	4603      	mov	r3, r0
 80105a4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80105a6:	7afb      	ldrb	r3, [r7, #11]
}
 80105a8:	4618      	mov	r0, r3
 80105aa:	3710      	adds	r7, #16
 80105ac:	46bd      	mov	sp, r7
 80105ae:	bd80      	pop	{r7, pc}

080105b0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80105b0:	b580      	push	{r7, lr}
 80105b2:	b08a      	sub	sp, #40	; 0x28
 80105b4:	af02      	add	r7, sp, #8
 80105b6:	6078      	str	r0, [r7, #4]
 80105b8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80105c0:	697b      	ldr	r3, [r7, #20]
 80105c2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80105c4:	683a      	ldr	r2, [r7, #0]
 80105c6:	4613      	mov	r3, r2
 80105c8:	00db      	lsls	r3, r3, #3
 80105ca:	4413      	add	r3, r2
 80105cc:	009b      	lsls	r3, r3, #2
 80105ce:	3338      	adds	r3, #56	; 0x38
 80105d0:	687a      	ldr	r2, [r7, #4]
 80105d2:	4413      	add	r3, r2
 80105d4:	3304      	adds	r3, #4
 80105d6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	6a1a      	ldr	r2, [r3, #32]
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	699b      	ldr	r3, [r3, #24]
 80105e0:	429a      	cmp	r2, r3
 80105e2:	d901      	bls.n	80105e8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80105e4:	2301      	movs	r3, #1
 80105e6:	e06c      	b.n	80106c2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	699a      	ldr	r2, [r3, #24]
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	6a1b      	ldr	r3, [r3, #32]
 80105f0:	1ad3      	subs	r3, r2, r3
 80105f2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80105f4:	68fb      	ldr	r3, [r7, #12]
 80105f6:	68db      	ldr	r3, [r3, #12]
 80105f8:	69fa      	ldr	r2, [r7, #28]
 80105fa:	429a      	cmp	r2, r3
 80105fc:	d902      	bls.n	8010604 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	68db      	ldr	r3, [r3, #12]
 8010602:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8010604:	69fb      	ldr	r3, [r7, #28]
 8010606:	3303      	adds	r3, #3
 8010608:	089b      	lsrs	r3, r3, #2
 801060a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 801060c:	e02b      	b.n	8010666 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	699a      	ldr	r2, [r3, #24]
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	6a1b      	ldr	r3, [r3, #32]
 8010616:	1ad3      	subs	r3, r2, r3
 8010618:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	68db      	ldr	r3, [r3, #12]
 801061e:	69fa      	ldr	r2, [r7, #28]
 8010620:	429a      	cmp	r2, r3
 8010622:	d902      	bls.n	801062a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	68db      	ldr	r3, [r3, #12]
 8010628:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 801062a:	69fb      	ldr	r3, [r7, #28]
 801062c:	3303      	adds	r3, #3
 801062e:	089b      	lsrs	r3, r3, #2
 8010630:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	6919      	ldr	r1, [r3, #16]
 8010636:	683b      	ldr	r3, [r7, #0]
 8010638:	b2da      	uxtb	r2, r3
 801063a:	69fb      	ldr	r3, [r7, #28]
 801063c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8010642:	b2db      	uxtb	r3, r3
 8010644:	9300      	str	r3, [sp, #0]
 8010646:	4603      	mov	r3, r0
 8010648:	6978      	ldr	r0, [r7, #20]
 801064a:	f006 fc7f 	bl	8016f4c <USB_WritePacket>

    ep->xfer_buff  += len;
 801064e:	68fb      	ldr	r3, [r7, #12]
 8010650:	691a      	ldr	r2, [r3, #16]
 8010652:	69fb      	ldr	r3, [r7, #28]
 8010654:	441a      	add	r2, r3
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 801065a:	68fb      	ldr	r3, [r7, #12]
 801065c:	6a1a      	ldr	r2, [r3, #32]
 801065e:	69fb      	ldr	r3, [r7, #28]
 8010660:	441a      	add	r2, r3
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8010666:	683b      	ldr	r3, [r7, #0]
 8010668:	015a      	lsls	r2, r3, #5
 801066a:	693b      	ldr	r3, [r7, #16]
 801066c:	4413      	add	r3, r2
 801066e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010672:	699b      	ldr	r3, [r3, #24]
 8010674:	b29b      	uxth	r3, r3
 8010676:	69ba      	ldr	r2, [r7, #24]
 8010678:	429a      	cmp	r2, r3
 801067a:	d809      	bhi.n	8010690 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	6a1a      	ldr	r2, [r3, #32]
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8010684:	429a      	cmp	r2, r3
 8010686:	d203      	bcs.n	8010690 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8010688:	68fb      	ldr	r3, [r7, #12]
 801068a:	699b      	ldr	r3, [r3, #24]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d1be      	bne.n	801060e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8010690:	68fb      	ldr	r3, [r7, #12]
 8010692:	699a      	ldr	r2, [r3, #24]
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	6a1b      	ldr	r3, [r3, #32]
 8010698:	429a      	cmp	r2, r3
 801069a:	d811      	bhi.n	80106c0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 801069c:	683b      	ldr	r3, [r7, #0]
 801069e:	f003 030f 	and.w	r3, r3, #15
 80106a2:	2201      	movs	r2, #1
 80106a4:	fa02 f303 	lsl.w	r3, r2, r3
 80106a8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80106aa:	693b      	ldr	r3, [r7, #16]
 80106ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80106b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80106b2:	68bb      	ldr	r3, [r7, #8]
 80106b4:	43db      	mvns	r3, r3
 80106b6:	6939      	ldr	r1, [r7, #16]
 80106b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80106bc:	4013      	ands	r3, r2
 80106be:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80106c0:	2300      	movs	r3, #0
}
 80106c2:	4618      	mov	r0, r3
 80106c4:	3720      	adds	r7, #32
 80106c6:	46bd      	mov	sp, r7
 80106c8:	bd80      	pop	{r7, pc}
	...

080106cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80106cc:	b580      	push	{r7, lr}
 80106ce:	b088      	sub	sp, #32
 80106d0:	af00      	add	r7, sp, #0
 80106d2:	6078      	str	r0, [r7, #4]
 80106d4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	681b      	ldr	r3, [r3, #0]
 80106da:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80106dc:	69fb      	ldr	r3, [r7, #28]
 80106de:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80106e0:	69fb      	ldr	r3, [r7, #28]
 80106e2:	333c      	adds	r3, #60	; 0x3c
 80106e4:	3304      	adds	r3, #4
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	015a      	lsls	r2, r3, #5
 80106ee:	69bb      	ldr	r3, [r7, #24]
 80106f0:	4413      	add	r3, r2
 80106f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106f6:	689b      	ldr	r3, [r3, #8]
 80106f8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	691b      	ldr	r3, [r3, #16]
 80106fe:	2b01      	cmp	r3, #1
 8010700:	d17b      	bne.n	80107fa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	f003 0308 	and.w	r3, r3, #8
 8010708:	2b00      	cmp	r3, #0
 801070a:	d015      	beq.n	8010738 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 801070c:	697b      	ldr	r3, [r7, #20]
 801070e:	4a61      	ldr	r2, [pc, #388]	; (8010894 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8010710:	4293      	cmp	r3, r2
 8010712:	f240 80b9 	bls.w	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8010716:	693b      	ldr	r3, [r7, #16]
 8010718:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 801071c:	2b00      	cmp	r3, #0
 801071e:	f000 80b3 	beq.w	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8010722:	683b      	ldr	r3, [r7, #0]
 8010724:	015a      	lsls	r2, r3, #5
 8010726:	69bb      	ldr	r3, [r7, #24]
 8010728:	4413      	add	r3, r2
 801072a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801072e:	461a      	mov	r2, r3
 8010730:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010734:	6093      	str	r3, [r2, #8]
 8010736:	e0a7      	b.n	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8010738:	693b      	ldr	r3, [r7, #16]
 801073a:	f003 0320 	and.w	r3, r3, #32
 801073e:	2b00      	cmp	r3, #0
 8010740:	d009      	beq.n	8010756 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8010742:	683b      	ldr	r3, [r7, #0]
 8010744:	015a      	lsls	r2, r3, #5
 8010746:	69bb      	ldr	r3, [r7, #24]
 8010748:	4413      	add	r3, r2
 801074a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801074e:	461a      	mov	r2, r3
 8010750:	2320      	movs	r3, #32
 8010752:	6093      	str	r3, [r2, #8]
 8010754:	e098      	b.n	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8010756:	693b      	ldr	r3, [r7, #16]
 8010758:	f003 0328 	and.w	r3, r3, #40	; 0x28
 801075c:	2b00      	cmp	r3, #0
 801075e:	f040 8093 	bne.w	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8010762:	697b      	ldr	r3, [r7, #20]
 8010764:	4a4b      	ldr	r2, [pc, #300]	; (8010894 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8010766:	4293      	cmp	r3, r2
 8010768:	d90f      	bls.n	801078a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 801076a:	693b      	ldr	r3, [r7, #16]
 801076c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8010770:	2b00      	cmp	r3, #0
 8010772:	d00a      	beq.n	801078a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8010774:	683b      	ldr	r3, [r7, #0]
 8010776:	015a      	lsls	r2, r3, #5
 8010778:	69bb      	ldr	r3, [r7, #24]
 801077a:	4413      	add	r3, r2
 801077c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010780:	461a      	mov	r2, r3
 8010782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010786:	6093      	str	r3, [r2, #8]
 8010788:	e07e      	b.n	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 801078a:	683a      	ldr	r2, [r7, #0]
 801078c:	4613      	mov	r3, r2
 801078e:	00db      	lsls	r3, r3, #3
 8010790:	4413      	add	r3, r2
 8010792:	009b      	lsls	r3, r3, #2
 8010794:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8010798:	687a      	ldr	r2, [r7, #4]
 801079a:	4413      	add	r3, r2
 801079c:	3304      	adds	r3, #4
 801079e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	69da      	ldr	r2, [r3, #28]
 80107a4:	683b      	ldr	r3, [r7, #0]
 80107a6:	0159      	lsls	r1, r3, #5
 80107a8:	69bb      	ldr	r3, [r7, #24]
 80107aa:	440b      	add	r3, r1
 80107ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80107b0:	691b      	ldr	r3, [r3, #16]
 80107b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80107b6:	1ad2      	subs	r2, r2, r3
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80107bc:	683b      	ldr	r3, [r7, #0]
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d114      	bne.n	80107ec <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	699b      	ldr	r3, [r3, #24]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d109      	bne.n	80107de <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	6818      	ldr	r0, [r3, #0]
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80107d4:	461a      	mov	r2, r3
 80107d6:	2101      	movs	r1, #1
 80107d8:	f006 fe50 	bl	801747c <USB_EP0_OutStart>
 80107dc:	e006      	b.n	80107ec <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	691a      	ldr	r2, [r3, #16]
 80107e2:	68fb      	ldr	r3, [r7, #12]
 80107e4:	6a1b      	ldr	r3, [r3, #32]
 80107e6:	441a      	add	r2, r3
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80107ec:	683b      	ldr	r3, [r7, #0]
 80107ee:	b2db      	uxtb	r3, r3
 80107f0:	4619      	mov	r1, r3
 80107f2:	6878      	ldr	r0, [r7, #4]
 80107f4:	f00a fb4e 	bl	801ae94 <HAL_PCD_DataOutStageCallback>
 80107f8:	e046      	b.n	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80107fa:	697b      	ldr	r3, [r7, #20]
 80107fc:	4a26      	ldr	r2, [pc, #152]	; (8010898 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80107fe:	4293      	cmp	r3, r2
 8010800:	d124      	bne.n	801084c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8010802:	693b      	ldr	r3, [r7, #16]
 8010804:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8010808:	2b00      	cmp	r3, #0
 801080a:	d00a      	beq.n	8010822 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 801080c:	683b      	ldr	r3, [r7, #0]
 801080e:	015a      	lsls	r2, r3, #5
 8010810:	69bb      	ldr	r3, [r7, #24]
 8010812:	4413      	add	r3, r2
 8010814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010818:	461a      	mov	r2, r3
 801081a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801081e:	6093      	str	r3, [r2, #8]
 8010820:	e032      	b.n	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8010822:	693b      	ldr	r3, [r7, #16]
 8010824:	f003 0320 	and.w	r3, r3, #32
 8010828:	2b00      	cmp	r3, #0
 801082a:	d008      	beq.n	801083e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 801082c:	683b      	ldr	r3, [r7, #0]
 801082e:	015a      	lsls	r2, r3, #5
 8010830:	69bb      	ldr	r3, [r7, #24]
 8010832:	4413      	add	r3, r2
 8010834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010838:	461a      	mov	r2, r3
 801083a:	2320      	movs	r3, #32
 801083c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 801083e:	683b      	ldr	r3, [r7, #0]
 8010840:	b2db      	uxtb	r3, r3
 8010842:	4619      	mov	r1, r3
 8010844:	6878      	ldr	r0, [r7, #4]
 8010846:	f00a fb25 	bl	801ae94 <HAL_PCD_DataOutStageCallback>
 801084a:	e01d      	b.n	8010888 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 801084c:	683b      	ldr	r3, [r7, #0]
 801084e:	2b00      	cmp	r3, #0
 8010850:	d114      	bne.n	801087c <PCD_EP_OutXfrComplete_int+0x1b0>
 8010852:	6879      	ldr	r1, [r7, #4]
 8010854:	683a      	ldr	r2, [r7, #0]
 8010856:	4613      	mov	r3, r2
 8010858:	00db      	lsls	r3, r3, #3
 801085a:	4413      	add	r3, r2
 801085c:	009b      	lsls	r3, r3, #2
 801085e:	440b      	add	r3, r1
 8010860:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8010864:	681b      	ldr	r3, [r3, #0]
 8010866:	2b00      	cmp	r3, #0
 8010868:	d108      	bne.n	801087c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	6818      	ldr	r0, [r3, #0]
 801086e:	687b      	ldr	r3, [r7, #4]
 8010870:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8010874:	461a      	mov	r2, r3
 8010876:	2100      	movs	r1, #0
 8010878:	f006 fe00 	bl	801747c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 801087c:	683b      	ldr	r3, [r7, #0]
 801087e:	b2db      	uxtb	r3, r3
 8010880:	4619      	mov	r1, r3
 8010882:	6878      	ldr	r0, [r7, #4]
 8010884:	f00a fb06 	bl	801ae94 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8010888:	2300      	movs	r3, #0
}
 801088a:	4618      	mov	r0, r3
 801088c:	3720      	adds	r7, #32
 801088e:	46bd      	mov	sp, r7
 8010890:	bd80      	pop	{r7, pc}
 8010892:	bf00      	nop
 8010894:	4f54300a 	.word	0x4f54300a
 8010898:	4f54310a 	.word	0x4f54310a

0801089c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b086      	sub	sp, #24
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
 80108a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108ac:	697b      	ldr	r3, [r7, #20]
 80108ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80108b0:	697b      	ldr	r3, [r7, #20]
 80108b2:	333c      	adds	r3, #60	; 0x3c
 80108b4:	3304      	adds	r3, #4
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80108ba:	683b      	ldr	r3, [r7, #0]
 80108bc:	015a      	lsls	r2, r3, #5
 80108be:	693b      	ldr	r3, [r7, #16]
 80108c0:	4413      	add	r3, r2
 80108c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108c6:	689b      	ldr	r3, [r3, #8]
 80108c8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	4a15      	ldr	r2, [pc, #84]	; (8010924 <PCD_EP_OutSetupPacket_int+0x88>)
 80108ce:	4293      	cmp	r3, r2
 80108d0:	d90e      	bls.n	80108f0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80108d2:	68bb      	ldr	r3, [r7, #8]
 80108d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d009      	beq.n	80108f0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80108dc:	683b      	ldr	r3, [r7, #0]
 80108de:	015a      	lsls	r2, r3, #5
 80108e0:	693b      	ldr	r3, [r7, #16]
 80108e2:	4413      	add	r3, r2
 80108e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80108e8:	461a      	mov	r2, r3
 80108ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80108ee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80108f0:	6878      	ldr	r0, [r7, #4]
 80108f2:	f00a fabd 	bl	801ae70 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	4a0a      	ldr	r2, [pc, #40]	; (8010924 <PCD_EP_OutSetupPacket_int+0x88>)
 80108fa:	4293      	cmp	r3, r2
 80108fc:	d90c      	bls.n	8010918 <PCD_EP_OutSetupPacket_int+0x7c>
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	691b      	ldr	r3, [r3, #16]
 8010902:	2b01      	cmp	r3, #1
 8010904:	d108      	bne.n	8010918 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6818      	ldr	r0, [r3, #0]
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8010910:	461a      	mov	r2, r3
 8010912:	2101      	movs	r1, #1
 8010914:	f006 fdb2 	bl	801747c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8010918:	2300      	movs	r3, #0
}
 801091a:	4618      	mov	r0, r3
 801091c:	3718      	adds	r7, #24
 801091e:	46bd      	mov	sp, r7
 8010920:	bd80      	pop	{r7, pc}
 8010922:	bf00      	nop
 8010924:	4f54300a 	.word	0x4f54300a

08010928 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8010928:	b480      	push	{r7}
 801092a:	b085      	sub	sp, #20
 801092c:	af00      	add	r7, sp, #0
 801092e:	6078      	str	r0, [r7, #4]
 8010930:	460b      	mov	r3, r1
 8010932:	70fb      	strb	r3, [r7, #3]
 8010934:	4613      	mov	r3, r2
 8010936:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801093e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8010940:	78fb      	ldrb	r3, [r7, #3]
 8010942:	2b00      	cmp	r3, #0
 8010944:	d107      	bne.n	8010956 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8010946:	883b      	ldrh	r3, [r7, #0]
 8010948:	0419      	lsls	r1, r3, #16
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	68ba      	ldr	r2, [r7, #8]
 8010950:	430a      	orrs	r2, r1
 8010952:	629a      	str	r2, [r3, #40]	; 0x28
 8010954:	e028      	b.n	80109a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801095c:	0c1b      	lsrs	r3, r3, #16
 801095e:	68ba      	ldr	r2, [r7, #8]
 8010960:	4413      	add	r3, r2
 8010962:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8010964:	2300      	movs	r3, #0
 8010966:	73fb      	strb	r3, [r7, #15]
 8010968:	e00d      	b.n	8010986 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	681a      	ldr	r2, [r3, #0]
 801096e:	7bfb      	ldrb	r3, [r7, #15]
 8010970:	3340      	adds	r3, #64	; 0x40
 8010972:	009b      	lsls	r3, r3, #2
 8010974:	4413      	add	r3, r2
 8010976:	685b      	ldr	r3, [r3, #4]
 8010978:	0c1b      	lsrs	r3, r3, #16
 801097a:	68ba      	ldr	r2, [r7, #8]
 801097c:	4413      	add	r3, r2
 801097e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8010980:	7bfb      	ldrb	r3, [r7, #15]
 8010982:	3301      	adds	r3, #1
 8010984:	73fb      	strb	r3, [r7, #15]
 8010986:	7bfa      	ldrb	r2, [r7, #15]
 8010988:	78fb      	ldrb	r3, [r7, #3]
 801098a:	3b01      	subs	r3, #1
 801098c:	429a      	cmp	r2, r3
 801098e:	d3ec      	bcc.n	801096a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8010990:	883b      	ldrh	r3, [r7, #0]
 8010992:	0418      	lsls	r0, r3, #16
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	6819      	ldr	r1, [r3, #0]
 8010998:	78fb      	ldrb	r3, [r7, #3]
 801099a:	3b01      	subs	r3, #1
 801099c:	68ba      	ldr	r2, [r7, #8]
 801099e:	4302      	orrs	r2, r0
 80109a0:	3340      	adds	r3, #64	; 0x40
 80109a2:	009b      	lsls	r3, r3, #2
 80109a4:	440b      	add	r3, r1
 80109a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80109a8:	2300      	movs	r3, #0
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	3714      	adds	r7, #20
 80109ae:	46bd      	mov	sp, r7
 80109b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b4:	4770      	bx	lr

080109b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80109b6:	b480      	push	{r7}
 80109b8:	b083      	sub	sp, #12
 80109ba:	af00      	add	r7, sp, #0
 80109bc:	6078      	str	r0, [r7, #4]
 80109be:	460b      	mov	r3, r1
 80109c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	887a      	ldrh	r2, [r7, #2]
 80109c8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80109ca:	2300      	movs	r3, #0
}
 80109cc:	4618      	mov	r0, r3
 80109ce:	370c      	adds	r7, #12
 80109d0:	46bd      	mov	sp, r7
 80109d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109d6:	4770      	bx	lr

080109d8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80109d8:	b480      	push	{r7}
 80109da:	b085      	sub	sp, #20
 80109dc:	af00      	add	r7, sp, #0
 80109de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	2201      	movs	r2, #1
 80109ea:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	2200      	movs	r2, #0
 80109f2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	699b      	ldr	r3, [r3, #24]
 80109fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010a06:	4b05      	ldr	r3, [pc, #20]	; (8010a1c <HAL_PCDEx_ActivateLPM+0x44>)
 8010a08:	4313      	orrs	r3, r2
 8010a0a:	68fa      	ldr	r2, [r7, #12]
 8010a0c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8010a0e:	2300      	movs	r3, #0
}
 8010a10:	4618      	mov	r0, r3
 8010a12:	3714      	adds	r7, #20
 8010a14:	46bd      	mov	sp, r7
 8010a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a1a:	4770      	bx	lr
 8010a1c:	10000003 	.word	0x10000003

08010a20 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8010a20:	b480      	push	{r7}
 8010a22:	b083      	sub	sp, #12
 8010a24:	af00      	add	r7, sp, #0
 8010a26:	6078      	str	r0, [r7, #4]
 8010a28:	460b      	mov	r3, r1
 8010a2a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8010a2c:	bf00      	nop
 8010a2e:	370c      	adds	r7, #12
 8010a30:	46bd      	mov	sp, r7
 8010a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a36:	4770      	bx	lr

08010a38 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8010a38:	b580      	push	{r7, lr}
 8010a3a:	b084      	sub	sp, #16
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8010a40:	4b29      	ldr	r3, [pc, #164]	; (8010ae8 <HAL_PWREx_ConfigSupply+0xb0>)
 8010a42:	68db      	ldr	r3, [r3, #12]
 8010a44:	f003 0307 	and.w	r3, r3, #7
 8010a48:	2b06      	cmp	r3, #6
 8010a4a:	d00a      	beq.n	8010a62 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8010a4c:	4b26      	ldr	r3, [pc, #152]	; (8010ae8 <HAL_PWREx_ConfigSupply+0xb0>)
 8010a4e:	68db      	ldr	r3, [r3, #12]
 8010a50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010a54:	687a      	ldr	r2, [r7, #4]
 8010a56:	429a      	cmp	r2, r3
 8010a58:	d001      	beq.n	8010a5e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8010a5a:	2301      	movs	r3, #1
 8010a5c:	e040      	b.n	8010ae0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8010a5e:	2300      	movs	r3, #0
 8010a60:	e03e      	b.n	8010ae0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8010a62:	4b21      	ldr	r3, [pc, #132]	; (8010ae8 <HAL_PWREx_ConfigSupply+0xb0>)
 8010a64:	68db      	ldr	r3, [r3, #12]
 8010a66:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8010a6a:	491f      	ldr	r1, [pc, #124]	; (8010ae8 <HAL_PWREx_ConfigSupply+0xb0>)
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	4313      	orrs	r3, r2
 8010a70:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8010a72:	f7fa fe7b 	bl	800b76c <HAL_GetTick>
 8010a76:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8010a78:	e009      	b.n	8010a8e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8010a7a:	f7fa fe77 	bl	800b76c <HAL_GetTick>
 8010a7e:	4602      	mov	r2, r0
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	1ad3      	subs	r3, r2, r3
 8010a84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010a88:	d901      	bls.n	8010a8e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8010a8a:	2301      	movs	r3, #1
 8010a8c:	e028      	b.n	8010ae0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8010a8e:	4b16      	ldr	r3, [pc, #88]	; (8010ae8 <HAL_PWREx_ConfigSupply+0xb0>)
 8010a90:	685b      	ldr	r3, [r3, #4]
 8010a92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010a96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010a9a:	d1ee      	bne.n	8010a7a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	2b1e      	cmp	r3, #30
 8010aa0:	d008      	beq.n	8010ab4 <HAL_PWREx_ConfigSupply+0x7c>
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	2b2e      	cmp	r3, #46	; 0x2e
 8010aa6:	d005      	beq.n	8010ab4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	2b1d      	cmp	r3, #29
 8010aac:	d002      	beq.n	8010ab4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	2b2d      	cmp	r3, #45	; 0x2d
 8010ab2:	d114      	bne.n	8010ade <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8010ab4:	f7fa fe5a 	bl	800b76c <HAL_GetTick>
 8010ab8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8010aba:	e009      	b.n	8010ad0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8010abc:	f7fa fe56 	bl	800b76c <HAL_GetTick>
 8010ac0:	4602      	mov	r2, r0
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	1ad3      	subs	r3, r2, r3
 8010ac6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8010aca:	d901      	bls.n	8010ad0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8010acc:	2301      	movs	r3, #1
 8010ace:	e007      	b.n	8010ae0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8010ad0:	4b05      	ldr	r3, [pc, #20]	; (8010ae8 <HAL_PWREx_ConfigSupply+0xb0>)
 8010ad2:	68db      	ldr	r3, [r3, #12]
 8010ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010adc:	d1ee      	bne.n	8010abc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8010ade:	2300      	movs	r3, #0
}
 8010ae0:	4618      	mov	r0, r3
 8010ae2:	3710      	adds	r7, #16
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	bd80      	pop	{r7, pc}
 8010ae8:	58024800 	.word	0x58024800

08010aec <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8010aec:	b480      	push	{r7}
 8010aee:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8010af0:	4b05      	ldr	r3, [pc, #20]	; (8010b08 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8010af2:	68db      	ldr	r3, [r3, #12]
 8010af4:	4a04      	ldr	r2, [pc, #16]	; (8010b08 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8010af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8010afa:	60d3      	str	r3, [r2, #12]
}
 8010afc:	bf00      	nop
 8010afe:	46bd      	mov	sp, r7
 8010b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b04:	4770      	bx	lr
 8010b06:	bf00      	nop
 8010b08:	58024800 	.word	0x58024800

08010b0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010b0c:	b580      	push	{r7, lr}
 8010b0e:	b08c      	sub	sp, #48	; 0x30
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d102      	bne.n	8010b20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8010b1a:	2301      	movs	r3, #1
 8010b1c:	f000 bc1d 	b.w	801135a <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	f003 0301 	and.w	r3, r3, #1
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	f000 8087 	beq.w	8010c3c <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010b2e:	4b99      	ldr	r3, [pc, #612]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b30:	691b      	ldr	r3, [r3, #16]
 8010b32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010b36:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8010b38:	4b96      	ldr	r3, [pc, #600]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010b3c:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8010b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b40:	2b10      	cmp	r3, #16
 8010b42:	d007      	beq.n	8010b54 <HAL_RCC_OscConfig+0x48>
 8010b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b46:	2b18      	cmp	r3, #24
 8010b48:	d110      	bne.n	8010b6c <HAL_RCC_OscConfig+0x60>
 8010b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b4c:	f003 0303 	and.w	r3, r3, #3
 8010b50:	2b02      	cmp	r3, #2
 8010b52:	d10b      	bne.n	8010b6c <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010b54:	4b8f      	ldr	r3, [pc, #572]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b56:	681b      	ldr	r3, [r3, #0]
 8010b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d06c      	beq.n	8010c3a <HAL_RCC_OscConfig+0x12e>
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	685b      	ldr	r3, [r3, #4]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d168      	bne.n	8010c3a <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8010b68:	2301      	movs	r3, #1
 8010b6a:	e3f6      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	685b      	ldr	r3, [r3, #4]
 8010b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010b74:	d106      	bne.n	8010b84 <HAL_RCC_OscConfig+0x78>
 8010b76:	4b87      	ldr	r3, [pc, #540]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	4a86      	ldr	r2, [pc, #536]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010b80:	6013      	str	r3, [r2, #0]
 8010b82:	e02e      	b.n	8010be2 <HAL_RCC_OscConfig+0xd6>
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	685b      	ldr	r3, [r3, #4]
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d10c      	bne.n	8010ba6 <HAL_RCC_OscConfig+0x9a>
 8010b8c:	4b81      	ldr	r3, [pc, #516]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	4a80      	ldr	r2, [pc, #512]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010b96:	6013      	str	r3, [r2, #0]
 8010b98:	4b7e      	ldr	r3, [pc, #504]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b9a:	681b      	ldr	r3, [r3, #0]
 8010b9c:	4a7d      	ldr	r2, [pc, #500]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010b9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010ba2:	6013      	str	r3, [r2, #0]
 8010ba4:	e01d      	b.n	8010be2 <HAL_RCC_OscConfig+0xd6>
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	685b      	ldr	r3, [r3, #4]
 8010baa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8010bae:	d10c      	bne.n	8010bca <HAL_RCC_OscConfig+0xbe>
 8010bb0:	4b78      	ldr	r3, [pc, #480]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	4a77      	ldr	r2, [pc, #476]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010bb6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010bba:	6013      	str	r3, [r2, #0]
 8010bbc:	4b75      	ldr	r3, [pc, #468]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	4a74      	ldr	r2, [pc, #464]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010bc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8010bc6:	6013      	str	r3, [r2, #0]
 8010bc8:	e00b      	b.n	8010be2 <HAL_RCC_OscConfig+0xd6>
 8010bca:	4b72      	ldr	r3, [pc, #456]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	4a71      	ldr	r2, [pc, #452]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010bd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010bd4:	6013      	str	r3, [r2, #0]
 8010bd6:	4b6f      	ldr	r3, [pc, #444]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	4a6e      	ldr	r2, [pc, #440]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010bdc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8010be0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	685b      	ldr	r3, [r3, #4]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d013      	beq.n	8010c12 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010bea:	f7fa fdbf 	bl	800b76c <HAL_GetTick>
 8010bee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8010bf0:	e008      	b.n	8010c04 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010bf2:	f7fa fdbb 	bl	800b76c <HAL_GetTick>
 8010bf6:	4602      	mov	r2, r0
 8010bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bfa:	1ad3      	subs	r3, r2, r3
 8010bfc:	2b64      	cmp	r3, #100	; 0x64
 8010bfe:	d901      	bls.n	8010c04 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8010c00:	2303      	movs	r3, #3
 8010c02:	e3aa      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8010c04:	4b63      	ldr	r3, [pc, #396]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d0f0      	beq.n	8010bf2 <HAL_RCC_OscConfig+0xe6>
 8010c10:	e014      	b.n	8010c3c <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010c12:	f7fa fdab 	bl	800b76c <HAL_GetTick>
 8010c16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8010c18:	e008      	b.n	8010c2c <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8010c1a:	f7fa fda7 	bl	800b76c <HAL_GetTick>
 8010c1e:	4602      	mov	r2, r0
 8010c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c22:	1ad3      	subs	r3, r2, r3
 8010c24:	2b64      	cmp	r3, #100	; 0x64
 8010c26:	d901      	bls.n	8010c2c <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8010c28:	2303      	movs	r3, #3
 8010c2a:	e396      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8010c2c:	4b59      	ldr	r3, [pc, #356]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d1f0      	bne.n	8010c1a <HAL_RCC_OscConfig+0x10e>
 8010c38:	e000      	b.n	8010c3c <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010c3a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	681b      	ldr	r3, [r3, #0]
 8010c40:	f003 0302 	and.w	r3, r3, #2
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	f000 80cb 	beq.w	8010de0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010c4a:	4b52      	ldr	r3, [pc, #328]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010c4c:	691b      	ldr	r3, [r3, #16]
 8010c4e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010c52:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8010c54:	4b4f      	ldr	r3, [pc, #316]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010c58:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8010c5a:	6a3b      	ldr	r3, [r7, #32]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d007      	beq.n	8010c70 <HAL_RCC_OscConfig+0x164>
 8010c60:	6a3b      	ldr	r3, [r7, #32]
 8010c62:	2b18      	cmp	r3, #24
 8010c64:	d156      	bne.n	8010d14 <HAL_RCC_OscConfig+0x208>
 8010c66:	69fb      	ldr	r3, [r7, #28]
 8010c68:	f003 0303 	and.w	r3, r3, #3
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d151      	bne.n	8010d14 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010c70:	4b48      	ldr	r3, [pc, #288]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010c72:	681b      	ldr	r3, [r3, #0]
 8010c74:	f003 0304 	and.w	r3, r3, #4
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d005      	beq.n	8010c88 <HAL_RCC_OscConfig+0x17c>
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	68db      	ldr	r3, [r3, #12]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d101      	bne.n	8010c88 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8010c84:	2301      	movs	r3, #1
 8010c86:	e368      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8010c88:	4b42      	ldr	r3, [pc, #264]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	f023 0219 	bic.w	r2, r3, #25
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	68db      	ldr	r3, [r3, #12]
 8010c94:	493f      	ldr	r1, [pc, #252]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010c96:	4313      	orrs	r3, r2
 8010c98:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8010c9a:	f7fa fd67 	bl	800b76c <HAL_GetTick>
 8010c9e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8010ca0:	e008      	b.n	8010cb4 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010ca2:	f7fa fd63 	bl	800b76c <HAL_GetTick>
 8010ca6:	4602      	mov	r2, r0
 8010ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010caa:	1ad3      	subs	r3, r2, r3
 8010cac:	2b02      	cmp	r3, #2
 8010cae:	d901      	bls.n	8010cb4 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8010cb0:	2303      	movs	r3, #3
 8010cb2:	e352      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8010cb4:	4b37      	ldr	r3, [pc, #220]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	f003 0304 	and.w	r3, r3, #4
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d0f0      	beq.n	8010ca2 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010cc0:	f7fa fd84 	bl	800b7cc <HAL_GetREVID>
 8010cc4:	4603      	mov	r3, r0
 8010cc6:	f241 0203 	movw	r2, #4099	; 0x1003
 8010cca:	4293      	cmp	r3, r2
 8010ccc:	d817      	bhi.n	8010cfe <HAL_RCC_OscConfig+0x1f2>
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	691b      	ldr	r3, [r3, #16]
 8010cd2:	2b40      	cmp	r3, #64	; 0x40
 8010cd4:	d108      	bne.n	8010ce8 <HAL_RCC_OscConfig+0x1dc>
 8010cd6:	4b2f      	ldr	r3, [pc, #188]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010cd8:	685b      	ldr	r3, [r3, #4]
 8010cda:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8010cde:	4a2d      	ldr	r2, [pc, #180]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010ce4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010ce6:	e07b      	b.n	8010de0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010ce8:	4b2a      	ldr	r3, [pc, #168]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010cea:	685b      	ldr	r3, [r3, #4]
 8010cec:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	691b      	ldr	r3, [r3, #16]
 8010cf4:	031b      	lsls	r3, r3, #12
 8010cf6:	4927      	ldr	r1, [pc, #156]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010cf8:	4313      	orrs	r3, r2
 8010cfa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010cfc:	e070      	b.n	8010de0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010cfe:	4b25      	ldr	r3, [pc, #148]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d00:	685b      	ldr	r3, [r3, #4]
 8010d02:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	691b      	ldr	r3, [r3, #16]
 8010d0a:	061b      	lsls	r3, r3, #24
 8010d0c:	4921      	ldr	r1, [pc, #132]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d0e:	4313      	orrs	r3, r2
 8010d10:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010d12:	e065      	b.n	8010de0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8010d14:	687b      	ldr	r3, [r7, #4]
 8010d16:	68db      	ldr	r3, [r3, #12]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d048      	beq.n	8010dae <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8010d1c:	4b1d      	ldr	r3, [pc, #116]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	f023 0219 	bic.w	r2, r3, #25
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	68db      	ldr	r3, [r3, #12]
 8010d28:	491a      	ldr	r1, [pc, #104]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d2a:	4313      	orrs	r3, r2
 8010d2c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010d2e:	f7fa fd1d 	bl	800b76c <HAL_GetTick>
 8010d32:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8010d34:	e008      	b.n	8010d48 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010d36:	f7fa fd19 	bl	800b76c <HAL_GetTick>
 8010d3a:	4602      	mov	r2, r0
 8010d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d3e:	1ad3      	subs	r3, r2, r3
 8010d40:	2b02      	cmp	r3, #2
 8010d42:	d901      	bls.n	8010d48 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8010d44:	2303      	movs	r3, #3
 8010d46:	e308      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8010d48:	4b12      	ldr	r3, [pc, #72]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	f003 0304 	and.w	r3, r3, #4
 8010d50:	2b00      	cmp	r3, #0
 8010d52:	d0f0      	beq.n	8010d36 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010d54:	f7fa fd3a 	bl	800b7cc <HAL_GetREVID>
 8010d58:	4603      	mov	r3, r0
 8010d5a:	f241 0203 	movw	r2, #4099	; 0x1003
 8010d5e:	4293      	cmp	r3, r2
 8010d60:	d81a      	bhi.n	8010d98 <HAL_RCC_OscConfig+0x28c>
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	691b      	ldr	r3, [r3, #16]
 8010d66:	2b40      	cmp	r3, #64	; 0x40
 8010d68:	d108      	bne.n	8010d7c <HAL_RCC_OscConfig+0x270>
 8010d6a:	4b0a      	ldr	r3, [pc, #40]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d6c:	685b      	ldr	r3, [r3, #4]
 8010d6e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8010d72:	4a08      	ldr	r2, [pc, #32]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8010d78:	6053      	str	r3, [r2, #4]
 8010d7a:	e031      	b.n	8010de0 <HAL_RCC_OscConfig+0x2d4>
 8010d7c:	4b05      	ldr	r3, [pc, #20]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d7e:	685b      	ldr	r3, [r3, #4]
 8010d80:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	691b      	ldr	r3, [r3, #16]
 8010d88:	031b      	lsls	r3, r3, #12
 8010d8a:	4902      	ldr	r1, [pc, #8]	; (8010d94 <HAL_RCC_OscConfig+0x288>)
 8010d8c:	4313      	orrs	r3, r2
 8010d8e:	604b      	str	r3, [r1, #4]
 8010d90:	e026      	b.n	8010de0 <HAL_RCC_OscConfig+0x2d4>
 8010d92:	bf00      	nop
 8010d94:	58024400 	.word	0x58024400
 8010d98:	4b9a      	ldr	r3, [pc, #616]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010d9a:	685b      	ldr	r3, [r3, #4]
 8010d9c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	691b      	ldr	r3, [r3, #16]
 8010da4:	061b      	lsls	r3, r3, #24
 8010da6:	4997      	ldr	r1, [pc, #604]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010da8:	4313      	orrs	r3, r2
 8010daa:	604b      	str	r3, [r1, #4]
 8010dac:	e018      	b.n	8010de0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8010dae:	4b95      	ldr	r3, [pc, #596]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	4a94      	ldr	r2, [pc, #592]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010db4:	f023 0301 	bic.w	r3, r3, #1
 8010db8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010dba:	f7fa fcd7 	bl	800b76c <HAL_GetTick>
 8010dbe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8010dc0:	e008      	b.n	8010dd4 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8010dc2:	f7fa fcd3 	bl	800b76c <HAL_GetTick>
 8010dc6:	4602      	mov	r2, r0
 8010dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dca:	1ad3      	subs	r3, r2, r3
 8010dcc:	2b02      	cmp	r3, #2
 8010dce:	d901      	bls.n	8010dd4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8010dd0:	2303      	movs	r3, #3
 8010dd2:	e2c2      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8010dd4:	4b8b      	ldr	r3, [pc, #556]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	f003 0304 	and.w	r3, r3, #4
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d1f0      	bne.n	8010dc2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	f003 0310 	and.w	r3, r3, #16
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	f000 80a9 	beq.w	8010f40 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010dee:	4b85      	ldr	r3, [pc, #532]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010df0:	691b      	ldr	r3, [r3, #16]
 8010df2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010df6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8010df8:	4b82      	ldr	r3, [pc, #520]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010dfc:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8010dfe:	69bb      	ldr	r3, [r7, #24]
 8010e00:	2b08      	cmp	r3, #8
 8010e02:	d007      	beq.n	8010e14 <HAL_RCC_OscConfig+0x308>
 8010e04:	69bb      	ldr	r3, [r7, #24]
 8010e06:	2b18      	cmp	r3, #24
 8010e08:	d13a      	bne.n	8010e80 <HAL_RCC_OscConfig+0x374>
 8010e0a:	697b      	ldr	r3, [r7, #20]
 8010e0c:	f003 0303 	and.w	r3, r3, #3
 8010e10:	2b01      	cmp	r3, #1
 8010e12:	d135      	bne.n	8010e80 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8010e14:	4b7b      	ldr	r3, [pc, #492]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d005      	beq.n	8010e2c <HAL_RCC_OscConfig+0x320>
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	69db      	ldr	r3, [r3, #28]
 8010e24:	2b80      	cmp	r3, #128	; 0x80
 8010e26:	d001      	beq.n	8010e2c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8010e28:	2301      	movs	r3, #1
 8010e2a:	e296      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8010e2c:	f7fa fcce 	bl	800b7cc <HAL_GetREVID>
 8010e30:	4603      	mov	r3, r0
 8010e32:	f241 0203 	movw	r2, #4099	; 0x1003
 8010e36:	4293      	cmp	r3, r2
 8010e38:	d817      	bhi.n	8010e6a <HAL_RCC_OscConfig+0x35e>
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	6a1b      	ldr	r3, [r3, #32]
 8010e3e:	2b20      	cmp	r3, #32
 8010e40:	d108      	bne.n	8010e54 <HAL_RCC_OscConfig+0x348>
 8010e42:	4b70      	ldr	r3, [pc, #448]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e44:	685b      	ldr	r3, [r3, #4]
 8010e46:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8010e4a:	4a6e      	ldr	r2, [pc, #440]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e4c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010e50:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8010e52:	e075      	b.n	8010f40 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8010e54:	4b6b      	ldr	r3, [pc, #428]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e56:	685b      	ldr	r3, [r3, #4]
 8010e58:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6a1b      	ldr	r3, [r3, #32]
 8010e60:	069b      	lsls	r3, r3, #26
 8010e62:	4968      	ldr	r1, [pc, #416]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e64:	4313      	orrs	r3, r2
 8010e66:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8010e68:	e06a      	b.n	8010f40 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8010e6a:	4b66      	ldr	r3, [pc, #408]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e6c:	68db      	ldr	r3, [r3, #12]
 8010e6e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	6a1b      	ldr	r3, [r3, #32]
 8010e76:	061b      	lsls	r3, r3, #24
 8010e78:	4962      	ldr	r1, [pc, #392]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e7a:	4313      	orrs	r3, r2
 8010e7c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8010e7e:	e05f      	b.n	8010f40 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	69db      	ldr	r3, [r3, #28]
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d042      	beq.n	8010f0e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8010e88:	4b5e      	ldr	r3, [pc, #376]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e8a:	681b      	ldr	r3, [r3, #0]
 8010e8c:	4a5d      	ldr	r2, [pc, #372]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010e8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010e94:	f7fa fc6a 	bl	800b76c <HAL_GetTick>
 8010e98:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8010e9a:	e008      	b.n	8010eae <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8010e9c:	f7fa fc66 	bl	800b76c <HAL_GetTick>
 8010ea0:	4602      	mov	r2, r0
 8010ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ea4:	1ad3      	subs	r3, r2, r3
 8010ea6:	2b02      	cmp	r3, #2
 8010ea8:	d901      	bls.n	8010eae <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8010eaa:	2303      	movs	r3, #3
 8010eac:	e255      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8010eae:	4b55      	ldr	r3, [pc, #340]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010eb0:	681b      	ldr	r3, [r3, #0]
 8010eb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d0f0      	beq.n	8010e9c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8010eba:	f7fa fc87 	bl	800b7cc <HAL_GetREVID>
 8010ebe:	4603      	mov	r3, r0
 8010ec0:	f241 0203 	movw	r2, #4099	; 0x1003
 8010ec4:	4293      	cmp	r3, r2
 8010ec6:	d817      	bhi.n	8010ef8 <HAL_RCC_OscConfig+0x3ec>
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	6a1b      	ldr	r3, [r3, #32]
 8010ecc:	2b20      	cmp	r3, #32
 8010ece:	d108      	bne.n	8010ee2 <HAL_RCC_OscConfig+0x3d6>
 8010ed0:	4b4c      	ldr	r3, [pc, #304]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010ed2:	685b      	ldr	r3, [r3, #4]
 8010ed4:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8010ed8:	4a4a      	ldr	r2, [pc, #296]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010eda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010ede:	6053      	str	r3, [r2, #4]
 8010ee0:	e02e      	b.n	8010f40 <HAL_RCC_OscConfig+0x434>
 8010ee2:	4b48      	ldr	r3, [pc, #288]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010ee4:	685b      	ldr	r3, [r3, #4]
 8010ee6:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	6a1b      	ldr	r3, [r3, #32]
 8010eee:	069b      	lsls	r3, r3, #26
 8010ef0:	4944      	ldr	r1, [pc, #272]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010ef2:	4313      	orrs	r3, r2
 8010ef4:	604b      	str	r3, [r1, #4]
 8010ef6:	e023      	b.n	8010f40 <HAL_RCC_OscConfig+0x434>
 8010ef8:	4b42      	ldr	r3, [pc, #264]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010efa:	68db      	ldr	r3, [r3, #12]
 8010efc:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	6a1b      	ldr	r3, [r3, #32]
 8010f04:	061b      	lsls	r3, r3, #24
 8010f06:	493f      	ldr	r1, [pc, #252]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f08:	4313      	orrs	r3, r2
 8010f0a:	60cb      	str	r3, [r1, #12]
 8010f0c:	e018      	b.n	8010f40 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8010f0e:	4b3d      	ldr	r3, [pc, #244]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f10:	681b      	ldr	r3, [r3, #0]
 8010f12:	4a3c      	ldr	r2, [pc, #240]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010f18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8010f1a:	f7fa fc27 	bl	800b76c <HAL_GetTick>
 8010f1e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8010f20:	e008      	b.n	8010f34 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8010f22:	f7fa fc23 	bl	800b76c <HAL_GetTick>
 8010f26:	4602      	mov	r2, r0
 8010f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f2a:	1ad3      	subs	r3, r2, r3
 8010f2c:	2b02      	cmp	r3, #2
 8010f2e:	d901      	bls.n	8010f34 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8010f30:	2303      	movs	r3, #3
 8010f32:	e212      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8010f34:	4b33      	ldr	r3, [pc, #204]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d1f0      	bne.n	8010f22 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	f003 0308 	and.w	r3, r3, #8
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d036      	beq.n	8010fba <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	695b      	ldr	r3, [r3, #20]
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d019      	beq.n	8010f88 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8010f54:	4b2b      	ldr	r3, [pc, #172]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010f58:	4a2a      	ldr	r2, [pc, #168]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f5a:	f043 0301 	orr.w	r3, r3, #1
 8010f5e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010f60:	f7fa fc04 	bl	800b76c <HAL_GetTick>
 8010f64:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8010f66:	e008      	b.n	8010f7a <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010f68:	f7fa fc00 	bl	800b76c <HAL_GetTick>
 8010f6c:	4602      	mov	r2, r0
 8010f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f70:	1ad3      	subs	r3, r2, r3
 8010f72:	2b02      	cmp	r3, #2
 8010f74:	d901      	bls.n	8010f7a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8010f76:	2303      	movs	r3, #3
 8010f78:	e1ef      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8010f7a:	4b22      	ldr	r3, [pc, #136]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010f7e:	f003 0302 	and.w	r3, r3, #2
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d0f0      	beq.n	8010f68 <HAL_RCC_OscConfig+0x45c>
 8010f86:	e018      	b.n	8010fba <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8010f88:	4b1e      	ldr	r3, [pc, #120]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010f8c:	4a1d      	ldr	r2, [pc, #116]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010f8e:	f023 0301 	bic.w	r3, r3, #1
 8010f92:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010f94:	f7fa fbea 	bl	800b76c <HAL_GetTick>
 8010f98:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8010f9a:	e008      	b.n	8010fae <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8010f9c:	f7fa fbe6 	bl	800b76c <HAL_GetTick>
 8010fa0:	4602      	mov	r2, r0
 8010fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fa4:	1ad3      	subs	r3, r2, r3
 8010fa6:	2b02      	cmp	r3, #2
 8010fa8:	d901      	bls.n	8010fae <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8010faa:	2303      	movs	r3, #3
 8010fac:	e1d5      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8010fae:	4b15      	ldr	r3, [pc, #84]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010fb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010fb2:	f003 0302 	and.w	r3, r3, #2
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d1f0      	bne.n	8010f9c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	f003 0320 	and.w	r3, r3, #32
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d039      	beq.n	801103a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	699b      	ldr	r3, [r3, #24]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d01c      	beq.n	8011008 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8010fce:	4b0d      	ldr	r3, [pc, #52]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010fd0:	681b      	ldr	r3, [r3, #0]
 8010fd2:	4a0c      	ldr	r2, [pc, #48]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010fd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8010fd8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8010fda:	f7fa fbc7 	bl	800b76c <HAL_GetTick>
 8010fde:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8010fe0:	e008      	b.n	8010ff4 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8010fe2:	f7fa fbc3 	bl	800b76c <HAL_GetTick>
 8010fe6:	4602      	mov	r2, r0
 8010fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fea:	1ad3      	subs	r3, r2, r3
 8010fec:	2b02      	cmp	r3, #2
 8010fee:	d901      	bls.n	8010ff4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8010ff0:	2303      	movs	r3, #3
 8010ff2:	e1b2      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8010ff4:	4b03      	ldr	r3, [pc, #12]	; (8011004 <HAL_RCC_OscConfig+0x4f8>)
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d0f0      	beq.n	8010fe2 <HAL_RCC_OscConfig+0x4d6>
 8011000:	e01b      	b.n	801103a <HAL_RCC_OscConfig+0x52e>
 8011002:	bf00      	nop
 8011004:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8011008:	4b9b      	ldr	r3, [pc, #620]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	4a9a      	ldr	r2, [pc, #616]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801100e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011012:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8011014:	f7fa fbaa 	bl	800b76c <HAL_GetTick>
 8011018:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 801101a:	e008      	b.n	801102e <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 801101c:	f7fa fba6 	bl	800b76c <HAL_GetTick>
 8011020:	4602      	mov	r2, r0
 8011022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011024:	1ad3      	subs	r3, r2, r3
 8011026:	2b02      	cmp	r3, #2
 8011028:	d901      	bls.n	801102e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 801102a:	2303      	movs	r3, #3
 801102c:	e195      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 801102e:	4b92      	ldr	r3, [pc, #584]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8011036:	2b00      	cmp	r3, #0
 8011038:	d1f0      	bne.n	801101c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	f003 0304 	and.w	r3, r3, #4
 8011042:	2b00      	cmp	r3, #0
 8011044:	f000 8081 	beq.w	801114a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8011048:	4b8c      	ldr	r3, [pc, #560]	; (801127c <HAL_RCC_OscConfig+0x770>)
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	4a8b      	ldr	r2, [pc, #556]	; (801127c <HAL_RCC_OscConfig+0x770>)
 801104e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8011052:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8011054:	f7fa fb8a 	bl	800b76c <HAL_GetTick>
 8011058:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801105a:	e008      	b.n	801106e <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 801105c:	f7fa fb86 	bl	800b76c <HAL_GetTick>
 8011060:	4602      	mov	r2, r0
 8011062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011064:	1ad3      	subs	r3, r2, r3
 8011066:	2b64      	cmp	r3, #100	; 0x64
 8011068:	d901      	bls.n	801106e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 801106a:	2303      	movs	r3, #3
 801106c:	e175      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801106e:	4b83      	ldr	r3, [pc, #524]	; (801127c <HAL_RCC_OscConfig+0x770>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011076:	2b00      	cmp	r3, #0
 8011078:	d0f0      	beq.n	801105c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	689b      	ldr	r3, [r3, #8]
 801107e:	2b01      	cmp	r3, #1
 8011080:	d106      	bne.n	8011090 <HAL_RCC_OscConfig+0x584>
 8011082:	4b7d      	ldr	r3, [pc, #500]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011086:	4a7c      	ldr	r2, [pc, #496]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011088:	f043 0301 	orr.w	r3, r3, #1
 801108c:	6713      	str	r3, [r2, #112]	; 0x70
 801108e:	e02d      	b.n	80110ec <HAL_RCC_OscConfig+0x5e0>
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	689b      	ldr	r3, [r3, #8]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d10c      	bne.n	80110b2 <HAL_RCC_OscConfig+0x5a6>
 8011098:	4b77      	ldr	r3, [pc, #476]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801109a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801109c:	4a76      	ldr	r2, [pc, #472]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801109e:	f023 0301 	bic.w	r3, r3, #1
 80110a2:	6713      	str	r3, [r2, #112]	; 0x70
 80110a4:	4b74      	ldr	r3, [pc, #464]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110a8:	4a73      	ldr	r2, [pc, #460]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110aa:	f023 0304 	bic.w	r3, r3, #4
 80110ae:	6713      	str	r3, [r2, #112]	; 0x70
 80110b0:	e01c      	b.n	80110ec <HAL_RCC_OscConfig+0x5e0>
 80110b2:	687b      	ldr	r3, [r7, #4]
 80110b4:	689b      	ldr	r3, [r3, #8]
 80110b6:	2b05      	cmp	r3, #5
 80110b8:	d10c      	bne.n	80110d4 <HAL_RCC_OscConfig+0x5c8>
 80110ba:	4b6f      	ldr	r3, [pc, #444]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110be:	4a6e      	ldr	r2, [pc, #440]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110c0:	f043 0304 	orr.w	r3, r3, #4
 80110c4:	6713      	str	r3, [r2, #112]	; 0x70
 80110c6:	4b6c      	ldr	r3, [pc, #432]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110ca:	4a6b      	ldr	r2, [pc, #428]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110cc:	f043 0301 	orr.w	r3, r3, #1
 80110d0:	6713      	str	r3, [r2, #112]	; 0x70
 80110d2:	e00b      	b.n	80110ec <HAL_RCC_OscConfig+0x5e0>
 80110d4:	4b68      	ldr	r3, [pc, #416]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110d8:	4a67      	ldr	r2, [pc, #412]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110da:	f023 0301 	bic.w	r3, r3, #1
 80110de:	6713      	str	r3, [r2, #112]	; 0x70
 80110e0:	4b65      	ldr	r3, [pc, #404]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80110e4:	4a64      	ldr	r2, [pc, #400]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80110e6:	f023 0304 	bic.w	r3, r3, #4
 80110ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	689b      	ldr	r3, [r3, #8]
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d015      	beq.n	8011120 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80110f4:	f7fa fb3a 	bl	800b76c <HAL_GetTick>
 80110f8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80110fa:	e00a      	b.n	8011112 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80110fc:	f7fa fb36 	bl	800b76c <HAL_GetTick>
 8011100:	4602      	mov	r2, r0
 8011102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011104:	1ad3      	subs	r3, r2, r3
 8011106:	f241 3288 	movw	r2, #5000	; 0x1388
 801110a:	4293      	cmp	r3, r2
 801110c:	d901      	bls.n	8011112 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 801110e:	2303      	movs	r3, #3
 8011110:	e123      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8011112:	4b59      	ldr	r3, [pc, #356]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011116:	f003 0302 	and.w	r3, r3, #2
 801111a:	2b00      	cmp	r3, #0
 801111c:	d0ee      	beq.n	80110fc <HAL_RCC_OscConfig+0x5f0>
 801111e:	e014      	b.n	801114a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011120:	f7fa fb24 	bl	800b76c <HAL_GetTick>
 8011124:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8011126:	e00a      	b.n	801113e <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8011128:	f7fa fb20 	bl	800b76c <HAL_GetTick>
 801112c:	4602      	mov	r2, r0
 801112e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011130:	1ad3      	subs	r3, r2, r3
 8011132:	f241 3288 	movw	r2, #5000	; 0x1388
 8011136:	4293      	cmp	r3, r2
 8011138:	d901      	bls.n	801113e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 801113a:	2303      	movs	r3, #3
 801113c:	e10d      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 801113e:	4b4e      	ldr	r3, [pc, #312]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011140:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011142:	f003 0302 	and.w	r3, r3, #2
 8011146:	2b00      	cmp	r3, #0
 8011148:	d1ee      	bne.n	8011128 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801114e:	2b00      	cmp	r3, #0
 8011150:	f000 8102 	beq.w	8011358 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8011154:	4b48      	ldr	r3, [pc, #288]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011156:	691b      	ldr	r3, [r3, #16]
 8011158:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801115c:	2b18      	cmp	r3, #24
 801115e:	f000 80bd 	beq.w	80112dc <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011166:	2b02      	cmp	r3, #2
 8011168:	f040 809e 	bne.w	80112a8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801116c:	4b42      	ldr	r3, [pc, #264]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	4a41      	ldr	r2, [pc, #260]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011172:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8011176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011178:	f7fa faf8 	bl	800b76c <HAL_GetTick>
 801117c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 801117e:	e008      	b.n	8011192 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011180:	f7fa faf4 	bl	800b76c <HAL_GetTick>
 8011184:	4602      	mov	r2, r0
 8011186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011188:	1ad3      	subs	r3, r2, r3
 801118a:	2b02      	cmp	r3, #2
 801118c:	d901      	bls.n	8011192 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 801118e:	2303      	movs	r3, #3
 8011190:	e0e3      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8011192:	4b39      	ldr	r3, [pc, #228]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801119a:	2b00      	cmp	r3, #0
 801119c:	d1f0      	bne.n	8011180 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801119e:	4b36      	ldr	r3, [pc, #216]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80111a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80111a2:	4b37      	ldr	r3, [pc, #220]	; (8011280 <HAL_RCC_OscConfig+0x774>)
 80111a4:	4013      	ands	r3, r2
 80111a6:	687a      	ldr	r2, [r7, #4]
 80111a8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80111aa:	687a      	ldr	r2, [r7, #4]
 80111ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80111ae:	0112      	lsls	r2, r2, #4
 80111b0:	430a      	orrs	r2, r1
 80111b2:	4931      	ldr	r1, [pc, #196]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80111b4:	4313      	orrs	r3, r2
 80111b6:	628b      	str	r3, [r1, #40]	; 0x28
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80111bc:	3b01      	subs	r3, #1
 80111be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111c6:	3b01      	subs	r3, #1
 80111c8:	025b      	lsls	r3, r3, #9
 80111ca:	b29b      	uxth	r3, r3
 80111cc:	431a      	orrs	r2, r3
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80111d2:	3b01      	subs	r3, #1
 80111d4:	041b      	lsls	r3, r3, #16
 80111d6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80111da:	431a      	orrs	r2, r3
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80111e0:	3b01      	subs	r3, #1
 80111e2:	061b      	lsls	r3, r3, #24
 80111e4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80111e8:	4923      	ldr	r1, [pc, #140]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80111ea:	4313      	orrs	r3, r2
 80111ec:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80111ee:	4b22      	ldr	r3, [pc, #136]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80111f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111f2:	4a21      	ldr	r2, [pc, #132]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80111f4:	f023 0301 	bic.w	r3, r3, #1
 80111f8:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80111fa:	4b1f      	ldr	r3, [pc, #124]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 80111fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80111fe:	4b21      	ldr	r3, [pc, #132]	; (8011284 <HAL_RCC_OscConfig+0x778>)
 8011200:	4013      	ands	r3, r2
 8011202:	687a      	ldr	r2, [r7, #4]
 8011204:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8011206:	00d2      	lsls	r2, r2, #3
 8011208:	491b      	ldr	r1, [pc, #108]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801120a:	4313      	orrs	r3, r2
 801120c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 801120e:	4b1a      	ldr	r3, [pc, #104]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011212:	f023 020c 	bic.w	r2, r3, #12
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801121a:	4917      	ldr	r1, [pc, #92]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801121c:	4313      	orrs	r3, r2
 801121e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8011220:	4b15      	ldr	r3, [pc, #84]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011224:	f023 0202 	bic.w	r2, r3, #2
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801122c:	4912      	ldr	r1, [pc, #72]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801122e:	4313      	orrs	r3, r2
 8011230:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8011232:	4b11      	ldr	r3, [pc, #68]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011236:	4a10      	ldr	r2, [pc, #64]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801123c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801123e:	4b0e      	ldr	r3, [pc, #56]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011242:	4a0d      	ldr	r2, [pc, #52]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011248:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 801124a:	4b0b      	ldr	r3, [pc, #44]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801124c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801124e:	4a0a      	ldr	r2, [pc, #40]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011250:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8011254:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8011256:	4b08      	ldr	r3, [pc, #32]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801125a:	4a07      	ldr	r2, [pc, #28]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 801125c:	f043 0301 	orr.w	r3, r3, #1
 8011260:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011262:	4b05      	ldr	r3, [pc, #20]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	4a04      	ldr	r2, [pc, #16]	; (8011278 <HAL_RCC_OscConfig+0x76c>)
 8011268:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801126c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801126e:	f7fa fa7d 	bl	800b76c <HAL_GetTick>
 8011272:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8011274:	e011      	b.n	801129a <HAL_RCC_OscConfig+0x78e>
 8011276:	bf00      	nop
 8011278:	58024400 	.word	0x58024400
 801127c:	58024800 	.word	0x58024800
 8011280:	fffffc0c 	.word	0xfffffc0c
 8011284:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8011288:	f7fa fa70 	bl	800b76c <HAL_GetTick>
 801128c:	4602      	mov	r2, r0
 801128e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011290:	1ad3      	subs	r3, r2, r3
 8011292:	2b02      	cmp	r3, #2
 8011294:	d901      	bls.n	801129a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8011296:	2303      	movs	r3, #3
 8011298:	e05f      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 801129a:	4b32      	ldr	r3, [pc, #200]	; (8011364 <HAL_RCC_OscConfig+0x858>)
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d0f0      	beq.n	8011288 <HAL_RCC_OscConfig+0x77c>
 80112a6:	e057      	b.n	8011358 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80112a8:	4b2e      	ldr	r3, [pc, #184]	; (8011364 <HAL_RCC_OscConfig+0x858>)
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	4a2d      	ldr	r2, [pc, #180]	; (8011364 <HAL_RCC_OscConfig+0x858>)
 80112ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80112b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80112b4:	f7fa fa5a 	bl	800b76c <HAL_GetTick>
 80112b8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80112ba:	e008      	b.n	80112ce <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80112bc:	f7fa fa56 	bl	800b76c <HAL_GetTick>
 80112c0:	4602      	mov	r2, r0
 80112c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112c4:	1ad3      	subs	r3, r2, r3
 80112c6:	2b02      	cmp	r3, #2
 80112c8:	d901      	bls.n	80112ce <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80112ca:	2303      	movs	r3, #3
 80112cc:	e045      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80112ce:	4b25      	ldr	r3, [pc, #148]	; (8011364 <HAL_RCC_OscConfig+0x858>)
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d1f0      	bne.n	80112bc <HAL_RCC_OscConfig+0x7b0>
 80112da:	e03d      	b.n	8011358 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80112dc:	4b21      	ldr	r3, [pc, #132]	; (8011364 <HAL_RCC_OscConfig+0x858>)
 80112de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112e0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80112e2:	4b20      	ldr	r3, [pc, #128]	; (8011364 <HAL_RCC_OscConfig+0x858>)
 80112e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80112e6:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80112ec:	2b01      	cmp	r3, #1
 80112ee:	d031      	beq.n	8011354 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80112f0:	693b      	ldr	r3, [r7, #16]
 80112f2:	f003 0203 	and.w	r2, r3, #3
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80112fa:	429a      	cmp	r2, r3
 80112fc:	d12a      	bne.n	8011354 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80112fe:	693b      	ldr	r3, [r7, #16]
 8011300:	091b      	lsrs	r3, r3, #4
 8011302:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801130a:	429a      	cmp	r2, r3
 801130c:	d122      	bne.n	8011354 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011318:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 801131a:	429a      	cmp	r2, r3
 801131c:	d11a      	bne.n	8011354 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	0a5b      	lsrs	r3, r3, #9
 8011322:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801132a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 801132c:	429a      	cmp	r2, r3
 801132e:	d111      	bne.n	8011354 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8011330:	68fb      	ldr	r3, [r7, #12]
 8011332:	0c1b      	lsrs	r3, r3, #16
 8011334:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801133c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 801133e:	429a      	cmp	r2, r3
 8011340:	d108      	bne.n	8011354 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	0e1b      	lsrs	r3, r3, #24
 8011346:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801134e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8011350:	429a      	cmp	r2, r3
 8011352:	d001      	beq.n	8011358 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8011354:	2301      	movs	r3, #1
 8011356:	e000      	b.n	801135a <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8011358:	2300      	movs	r3, #0
}
 801135a:	4618      	mov	r0, r3
 801135c:	3730      	adds	r7, #48	; 0x30
 801135e:	46bd      	mov	sp, r7
 8011360:	bd80      	pop	{r7, pc}
 8011362:	bf00      	nop
 8011364:	58024400 	.word	0x58024400

08011368 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011368:	b580      	push	{r7, lr}
 801136a:	b086      	sub	sp, #24
 801136c:	af00      	add	r7, sp, #0
 801136e:	6078      	str	r0, [r7, #4]
 8011370:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	2b00      	cmp	r3, #0
 8011376:	d101      	bne.n	801137c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011378:	2301      	movs	r3, #1
 801137a:	e19c      	b.n	80116b6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 801137c:	4b8a      	ldr	r3, [pc, #552]	; (80115a8 <HAL_RCC_ClockConfig+0x240>)
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	f003 030f 	and.w	r3, r3, #15
 8011384:	683a      	ldr	r2, [r7, #0]
 8011386:	429a      	cmp	r2, r3
 8011388:	d910      	bls.n	80113ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801138a:	4b87      	ldr	r3, [pc, #540]	; (80115a8 <HAL_RCC_ClockConfig+0x240>)
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	f023 020f 	bic.w	r2, r3, #15
 8011392:	4985      	ldr	r1, [pc, #532]	; (80115a8 <HAL_RCC_ClockConfig+0x240>)
 8011394:	683b      	ldr	r3, [r7, #0]
 8011396:	4313      	orrs	r3, r2
 8011398:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 801139a:	4b83      	ldr	r3, [pc, #524]	; (80115a8 <HAL_RCC_ClockConfig+0x240>)
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	f003 030f 	and.w	r3, r3, #15
 80113a2:	683a      	ldr	r2, [r7, #0]
 80113a4:	429a      	cmp	r2, r3
 80113a6:	d001      	beq.n	80113ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80113a8:	2301      	movs	r3, #1
 80113aa:	e184      	b.n	80116b6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	f003 0304 	and.w	r3, r3, #4
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d010      	beq.n	80113da <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	691a      	ldr	r2, [r3, #16]
 80113bc:	4b7b      	ldr	r3, [pc, #492]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80113be:	699b      	ldr	r3, [r3, #24]
 80113c0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80113c4:	429a      	cmp	r2, r3
 80113c6:	d908      	bls.n	80113da <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80113c8:	4b78      	ldr	r3, [pc, #480]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80113ca:	699b      	ldr	r3, [r3, #24]
 80113cc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	691b      	ldr	r3, [r3, #16]
 80113d4:	4975      	ldr	r1, [pc, #468]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80113d6:	4313      	orrs	r3, r2
 80113d8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	f003 0308 	and.w	r3, r3, #8
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d010      	beq.n	8011408 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	695a      	ldr	r2, [r3, #20]
 80113ea:	4b70      	ldr	r3, [pc, #448]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80113ec:	69db      	ldr	r3, [r3, #28]
 80113ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80113f2:	429a      	cmp	r2, r3
 80113f4:	d908      	bls.n	8011408 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80113f6:	4b6d      	ldr	r3, [pc, #436]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80113f8:	69db      	ldr	r3, [r3, #28]
 80113fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	695b      	ldr	r3, [r3, #20]
 8011402:	496a      	ldr	r1, [pc, #424]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011404:	4313      	orrs	r3, r2
 8011406:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	f003 0310 	and.w	r3, r3, #16
 8011410:	2b00      	cmp	r3, #0
 8011412:	d010      	beq.n	8011436 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8011414:	687b      	ldr	r3, [r7, #4]
 8011416:	699a      	ldr	r2, [r3, #24]
 8011418:	4b64      	ldr	r3, [pc, #400]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 801141a:	69db      	ldr	r3, [r3, #28]
 801141c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011420:	429a      	cmp	r2, r3
 8011422:	d908      	bls.n	8011436 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8011424:	4b61      	ldr	r3, [pc, #388]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011426:	69db      	ldr	r3, [r3, #28]
 8011428:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	699b      	ldr	r3, [r3, #24]
 8011430:	495e      	ldr	r1, [pc, #376]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011432:	4313      	orrs	r3, r2
 8011434:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	f003 0320 	and.w	r3, r3, #32
 801143e:	2b00      	cmp	r3, #0
 8011440:	d010      	beq.n	8011464 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	69da      	ldr	r2, [r3, #28]
 8011446:	4b59      	ldr	r3, [pc, #356]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011448:	6a1b      	ldr	r3, [r3, #32]
 801144a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 801144e:	429a      	cmp	r2, r3
 8011450:	d908      	bls.n	8011464 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8011452:	4b56      	ldr	r3, [pc, #344]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011454:	6a1b      	ldr	r3, [r3, #32]
 8011456:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	69db      	ldr	r3, [r3, #28]
 801145e:	4953      	ldr	r1, [pc, #332]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011460:	4313      	orrs	r3, r2
 8011462:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	f003 0302 	and.w	r3, r3, #2
 801146c:	2b00      	cmp	r3, #0
 801146e:	d010      	beq.n	8011492 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	68da      	ldr	r2, [r3, #12]
 8011474:	4b4d      	ldr	r3, [pc, #308]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011476:	699b      	ldr	r3, [r3, #24]
 8011478:	f003 030f 	and.w	r3, r3, #15
 801147c:	429a      	cmp	r2, r3
 801147e:	d908      	bls.n	8011492 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011480:	4b4a      	ldr	r3, [pc, #296]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011482:	699b      	ldr	r3, [r3, #24]
 8011484:	f023 020f 	bic.w	r2, r3, #15
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	68db      	ldr	r3, [r3, #12]
 801148c:	4947      	ldr	r1, [pc, #284]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 801148e:	4313      	orrs	r3, r2
 8011490:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	f003 0301 	and.w	r3, r3, #1
 801149a:	2b00      	cmp	r3, #0
 801149c:	d055      	beq.n	801154a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 801149e:	4b43      	ldr	r3, [pc, #268]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80114a0:	699b      	ldr	r3, [r3, #24]
 80114a2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	689b      	ldr	r3, [r3, #8]
 80114aa:	4940      	ldr	r1, [pc, #256]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80114ac:	4313      	orrs	r3, r2
 80114ae:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	685b      	ldr	r3, [r3, #4]
 80114b4:	2b02      	cmp	r3, #2
 80114b6:	d107      	bne.n	80114c8 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80114b8:	4b3c      	ldr	r3, [pc, #240]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d121      	bne.n	8011508 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80114c4:	2301      	movs	r3, #1
 80114c6:	e0f6      	b.n	80116b6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	685b      	ldr	r3, [r3, #4]
 80114cc:	2b03      	cmp	r3, #3
 80114ce:	d107      	bne.n	80114e0 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80114d0:	4b36      	ldr	r3, [pc, #216]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d115      	bne.n	8011508 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80114dc:	2301      	movs	r3, #1
 80114de:	e0ea      	b.n	80116b6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	685b      	ldr	r3, [r3, #4]
 80114e4:	2b01      	cmp	r3, #1
 80114e6:	d107      	bne.n	80114f8 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80114e8:	4b30      	ldr	r3, [pc, #192]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d109      	bne.n	8011508 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80114f4:	2301      	movs	r3, #1
 80114f6:	e0de      	b.n	80116b6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80114f8:	4b2c      	ldr	r3, [pc, #176]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	f003 0304 	and.w	r3, r3, #4
 8011500:	2b00      	cmp	r3, #0
 8011502:	d101      	bne.n	8011508 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8011504:	2301      	movs	r3, #1
 8011506:	e0d6      	b.n	80116b6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8011508:	4b28      	ldr	r3, [pc, #160]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 801150a:	691b      	ldr	r3, [r3, #16]
 801150c:	f023 0207 	bic.w	r2, r3, #7
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	685b      	ldr	r3, [r3, #4]
 8011514:	4925      	ldr	r1, [pc, #148]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011516:	4313      	orrs	r3, r2
 8011518:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801151a:	f7fa f927 	bl	800b76c <HAL_GetTick>
 801151e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011520:	e00a      	b.n	8011538 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011522:	f7fa f923 	bl	800b76c <HAL_GetTick>
 8011526:	4602      	mov	r2, r0
 8011528:	697b      	ldr	r3, [r7, #20]
 801152a:	1ad3      	subs	r3, r2, r3
 801152c:	f241 3288 	movw	r2, #5000	; 0x1388
 8011530:	4293      	cmp	r3, r2
 8011532:	d901      	bls.n	8011538 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8011534:	2303      	movs	r3, #3
 8011536:	e0be      	b.n	80116b6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011538:	4b1c      	ldr	r3, [pc, #112]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 801153a:	691b      	ldr	r3, [r3, #16]
 801153c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	685b      	ldr	r3, [r3, #4]
 8011544:	00db      	lsls	r3, r3, #3
 8011546:	429a      	cmp	r2, r3
 8011548:	d1eb      	bne.n	8011522 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	681b      	ldr	r3, [r3, #0]
 801154e:	f003 0302 	and.w	r3, r3, #2
 8011552:	2b00      	cmp	r3, #0
 8011554:	d010      	beq.n	8011578 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	68da      	ldr	r2, [r3, #12]
 801155a:	4b14      	ldr	r3, [pc, #80]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 801155c:	699b      	ldr	r3, [r3, #24]
 801155e:	f003 030f 	and.w	r3, r3, #15
 8011562:	429a      	cmp	r2, r3
 8011564:	d208      	bcs.n	8011578 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011566:	4b11      	ldr	r3, [pc, #68]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011568:	699b      	ldr	r3, [r3, #24]
 801156a:	f023 020f 	bic.w	r2, r3, #15
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	68db      	ldr	r3, [r3, #12]
 8011572:	490e      	ldr	r1, [pc, #56]	; (80115ac <HAL_RCC_ClockConfig+0x244>)
 8011574:	4313      	orrs	r3, r2
 8011576:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8011578:	4b0b      	ldr	r3, [pc, #44]	; (80115a8 <HAL_RCC_ClockConfig+0x240>)
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	f003 030f 	and.w	r3, r3, #15
 8011580:	683a      	ldr	r2, [r7, #0]
 8011582:	429a      	cmp	r2, r3
 8011584:	d214      	bcs.n	80115b0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011586:	4b08      	ldr	r3, [pc, #32]	; (80115a8 <HAL_RCC_ClockConfig+0x240>)
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	f023 020f 	bic.w	r2, r3, #15
 801158e:	4906      	ldr	r1, [pc, #24]	; (80115a8 <HAL_RCC_ClockConfig+0x240>)
 8011590:	683b      	ldr	r3, [r7, #0]
 8011592:	4313      	orrs	r3, r2
 8011594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8011596:	4b04      	ldr	r3, [pc, #16]	; (80115a8 <HAL_RCC_ClockConfig+0x240>)
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	f003 030f 	and.w	r3, r3, #15
 801159e:	683a      	ldr	r2, [r7, #0]
 80115a0:	429a      	cmp	r2, r3
 80115a2:	d005      	beq.n	80115b0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80115a4:	2301      	movs	r3, #1
 80115a6:	e086      	b.n	80116b6 <HAL_RCC_ClockConfig+0x34e>
 80115a8:	52002000 	.word	0x52002000
 80115ac:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	681b      	ldr	r3, [r3, #0]
 80115b4:	f003 0304 	and.w	r3, r3, #4
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d010      	beq.n	80115de <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	691a      	ldr	r2, [r3, #16]
 80115c0:	4b3f      	ldr	r3, [pc, #252]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 80115c2:	699b      	ldr	r3, [r3, #24]
 80115c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80115c8:	429a      	cmp	r2, r3
 80115ca:	d208      	bcs.n	80115de <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80115cc:	4b3c      	ldr	r3, [pc, #240]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 80115ce:	699b      	ldr	r3, [r3, #24]
 80115d0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	691b      	ldr	r3, [r3, #16]
 80115d8:	4939      	ldr	r1, [pc, #228]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 80115da:	4313      	orrs	r3, r2
 80115dc:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	f003 0308 	and.w	r3, r3, #8
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d010      	beq.n	801160c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	695a      	ldr	r2, [r3, #20]
 80115ee:	4b34      	ldr	r3, [pc, #208]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 80115f0:	69db      	ldr	r3, [r3, #28]
 80115f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80115f6:	429a      	cmp	r2, r3
 80115f8:	d208      	bcs.n	801160c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80115fa:	4b31      	ldr	r3, [pc, #196]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 80115fc:	69db      	ldr	r3, [r3, #28]
 80115fe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	695b      	ldr	r3, [r3, #20]
 8011606:	492e      	ldr	r1, [pc, #184]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 8011608:	4313      	orrs	r3, r2
 801160a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	681b      	ldr	r3, [r3, #0]
 8011610:	f003 0310 	and.w	r3, r3, #16
 8011614:	2b00      	cmp	r3, #0
 8011616:	d010      	beq.n	801163a <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	699a      	ldr	r2, [r3, #24]
 801161c:	4b28      	ldr	r3, [pc, #160]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 801161e:	69db      	ldr	r3, [r3, #28]
 8011620:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011624:	429a      	cmp	r2, r3
 8011626:	d208      	bcs.n	801163a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8011628:	4b25      	ldr	r3, [pc, #148]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 801162a:	69db      	ldr	r3, [r3, #28]
 801162c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	699b      	ldr	r3, [r3, #24]
 8011634:	4922      	ldr	r1, [pc, #136]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 8011636:	4313      	orrs	r3, r2
 8011638:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	f003 0320 	and.w	r3, r3, #32
 8011642:	2b00      	cmp	r3, #0
 8011644:	d010      	beq.n	8011668 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	69da      	ldr	r2, [r3, #28]
 801164a:	4b1d      	ldr	r3, [pc, #116]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 801164c:	6a1b      	ldr	r3, [r3, #32]
 801164e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8011652:	429a      	cmp	r2, r3
 8011654:	d208      	bcs.n	8011668 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8011656:	4b1a      	ldr	r3, [pc, #104]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 8011658:	6a1b      	ldr	r3, [r3, #32]
 801165a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	69db      	ldr	r3, [r3, #28]
 8011662:	4917      	ldr	r1, [pc, #92]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 8011664:	4313      	orrs	r3, r2
 8011666:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8011668:	f000 f834 	bl	80116d4 <HAL_RCC_GetSysClockFreq>
 801166c:	4602      	mov	r2, r0
 801166e:	4b14      	ldr	r3, [pc, #80]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 8011670:	699b      	ldr	r3, [r3, #24]
 8011672:	0a1b      	lsrs	r3, r3, #8
 8011674:	f003 030f 	and.w	r3, r3, #15
 8011678:	4912      	ldr	r1, [pc, #72]	; (80116c4 <HAL_RCC_ClockConfig+0x35c>)
 801167a:	5ccb      	ldrb	r3, [r1, r3]
 801167c:	f003 031f 	and.w	r3, r3, #31
 8011680:	fa22 f303 	lsr.w	r3, r2, r3
 8011684:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8011686:	4b0e      	ldr	r3, [pc, #56]	; (80116c0 <HAL_RCC_ClockConfig+0x358>)
 8011688:	699b      	ldr	r3, [r3, #24]
 801168a:	f003 030f 	and.w	r3, r3, #15
 801168e:	4a0d      	ldr	r2, [pc, #52]	; (80116c4 <HAL_RCC_ClockConfig+0x35c>)
 8011690:	5cd3      	ldrb	r3, [r2, r3]
 8011692:	f003 031f 	and.w	r3, r3, #31
 8011696:	693a      	ldr	r2, [r7, #16]
 8011698:	fa22 f303 	lsr.w	r3, r2, r3
 801169c:	4a0a      	ldr	r2, [pc, #40]	; (80116c8 <HAL_RCC_ClockConfig+0x360>)
 801169e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80116a0:	4a0a      	ldr	r2, [pc, #40]	; (80116cc <HAL_RCC_ClockConfig+0x364>)
 80116a2:	693b      	ldr	r3, [r7, #16]
 80116a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80116a6:	4b0a      	ldr	r3, [pc, #40]	; (80116d0 <HAL_RCC_ClockConfig+0x368>)
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	4618      	mov	r0, r3
 80116ac:	f7f9 fe7c 	bl	800b3a8 <HAL_InitTick>
 80116b0:	4603      	mov	r3, r0
 80116b2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80116b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80116b6:	4618      	mov	r0, r3
 80116b8:	3718      	adds	r7, #24
 80116ba:	46bd      	mov	sp, r7
 80116bc:	bd80      	pop	{r7, pc}
 80116be:	bf00      	nop
 80116c0:	58024400 	.word	0x58024400
 80116c4:	24008478 	.word	0x24008478
 80116c8:	24008004 	.word	0x24008004
 80116cc:	24008000 	.word	0x24008000
 80116d0:	24008018 	.word	0x24008018

080116d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80116d4:	b480      	push	{r7}
 80116d6:	b089      	sub	sp, #36	; 0x24
 80116d8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80116da:	4bb3      	ldr	r3, [pc, #716]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80116dc:	691b      	ldr	r3, [r3, #16]
 80116de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80116e2:	2b18      	cmp	r3, #24
 80116e4:	f200 8155 	bhi.w	8011992 <HAL_RCC_GetSysClockFreq+0x2be>
 80116e8:	a201      	add	r2, pc, #4	; (adr r2, 80116f0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80116ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80116ee:	bf00      	nop
 80116f0:	08011755 	.word	0x08011755
 80116f4:	08011993 	.word	0x08011993
 80116f8:	08011993 	.word	0x08011993
 80116fc:	08011993 	.word	0x08011993
 8011700:	08011993 	.word	0x08011993
 8011704:	08011993 	.word	0x08011993
 8011708:	08011993 	.word	0x08011993
 801170c:	08011993 	.word	0x08011993
 8011710:	0801177b 	.word	0x0801177b
 8011714:	08011993 	.word	0x08011993
 8011718:	08011993 	.word	0x08011993
 801171c:	08011993 	.word	0x08011993
 8011720:	08011993 	.word	0x08011993
 8011724:	08011993 	.word	0x08011993
 8011728:	08011993 	.word	0x08011993
 801172c:	08011993 	.word	0x08011993
 8011730:	08011781 	.word	0x08011781
 8011734:	08011993 	.word	0x08011993
 8011738:	08011993 	.word	0x08011993
 801173c:	08011993 	.word	0x08011993
 8011740:	08011993 	.word	0x08011993
 8011744:	08011993 	.word	0x08011993
 8011748:	08011993 	.word	0x08011993
 801174c:	08011993 	.word	0x08011993
 8011750:	08011787 	.word	0x08011787
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8011754:	4b94      	ldr	r3, [pc, #592]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011756:	681b      	ldr	r3, [r3, #0]
 8011758:	f003 0320 	and.w	r3, r3, #32
 801175c:	2b00      	cmp	r3, #0
 801175e:	d009      	beq.n	8011774 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8011760:	4b91      	ldr	r3, [pc, #580]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011762:	681b      	ldr	r3, [r3, #0]
 8011764:	08db      	lsrs	r3, r3, #3
 8011766:	f003 0303 	and.w	r3, r3, #3
 801176a:	4a90      	ldr	r2, [pc, #576]	; (80119ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 801176c:	fa22 f303 	lsr.w	r3, r2, r3
 8011770:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8011772:	e111      	b.n	8011998 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8011774:	4b8d      	ldr	r3, [pc, #564]	; (80119ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8011776:	61bb      	str	r3, [r7, #24]
    break;
 8011778:	e10e      	b.n	8011998 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 801177a:	4b8d      	ldr	r3, [pc, #564]	; (80119b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 801177c:	61bb      	str	r3, [r7, #24]
    break;
 801177e:	e10b      	b.n	8011998 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8011780:	4b8c      	ldr	r3, [pc, #560]	; (80119b4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8011782:	61bb      	str	r3, [r7, #24]
    break;
 8011784:	e108      	b.n	8011998 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8011786:	4b88      	ldr	r3, [pc, #544]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801178a:	f003 0303 	and.w	r3, r3, #3
 801178e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8011790:	4b85      	ldr	r3, [pc, #532]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011794:	091b      	lsrs	r3, r3, #4
 8011796:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801179a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 801179c:	4b82      	ldr	r3, [pc, #520]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 801179e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117a0:	f003 0301 	and.w	r3, r3, #1
 80117a4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80117a6:	4b80      	ldr	r3, [pc, #512]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80117a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80117aa:	08db      	lsrs	r3, r3, #3
 80117ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80117b0:	68fa      	ldr	r2, [r7, #12]
 80117b2:	fb02 f303 	mul.w	r3, r2, r3
 80117b6:	ee07 3a90 	vmov	s15, r3
 80117ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80117be:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80117c2:	693b      	ldr	r3, [r7, #16]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	f000 80e1 	beq.w	801198c <HAL_RCC_GetSysClockFreq+0x2b8>
 80117ca:	697b      	ldr	r3, [r7, #20]
 80117cc:	2b02      	cmp	r3, #2
 80117ce:	f000 8083 	beq.w	80118d8 <HAL_RCC_GetSysClockFreq+0x204>
 80117d2:	697b      	ldr	r3, [r7, #20]
 80117d4:	2b02      	cmp	r3, #2
 80117d6:	f200 80a1 	bhi.w	801191c <HAL_RCC_GetSysClockFreq+0x248>
 80117da:	697b      	ldr	r3, [r7, #20]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	d003      	beq.n	80117e8 <HAL_RCC_GetSysClockFreq+0x114>
 80117e0:	697b      	ldr	r3, [r7, #20]
 80117e2:	2b01      	cmp	r3, #1
 80117e4:	d056      	beq.n	8011894 <HAL_RCC_GetSysClockFreq+0x1c0>
 80117e6:	e099      	b.n	801191c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80117e8:	4b6f      	ldr	r3, [pc, #444]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	f003 0320 	and.w	r3, r3, #32
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d02d      	beq.n	8011850 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80117f4:	4b6c      	ldr	r3, [pc, #432]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	08db      	lsrs	r3, r3, #3
 80117fa:	f003 0303 	and.w	r3, r3, #3
 80117fe:	4a6b      	ldr	r2, [pc, #428]	; (80119ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8011800:	fa22 f303 	lsr.w	r3, r2, r3
 8011804:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	ee07 3a90 	vmov	s15, r3
 801180c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011810:	693b      	ldr	r3, [r7, #16]
 8011812:	ee07 3a90 	vmov	s15, r3
 8011816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801181a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801181e:	4b62      	ldr	r3, [pc, #392]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011826:	ee07 3a90 	vmov	s15, r3
 801182a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801182e:	ed97 6a02 	vldr	s12, [r7, #8]
 8011832:	eddf 5a61 	vldr	s11, [pc, #388]	; 80119b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8011836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801183a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801183e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011846:	ee67 7a27 	vmul.f32	s15, s14, s15
 801184a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 801184e:	e087      	b.n	8011960 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8011850:	693b      	ldr	r3, [r7, #16]
 8011852:	ee07 3a90 	vmov	s15, r3
 8011856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801185a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80119bc <HAL_RCC_GetSysClockFreq+0x2e8>
 801185e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8011862:	4b51      	ldr	r3, [pc, #324]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801186a:	ee07 3a90 	vmov	s15, r3
 801186e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8011872:	ed97 6a02 	vldr	s12, [r7, #8]
 8011876:	eddf 5a50 	vldr	s11, [pc, #320]	; 80119b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 801187a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801187e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8011882:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801188a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801188e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8011892:	e065      	b.n	8011960 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8011894:	693b      	ldr	r3, [r7, #16]
 8011896:	ee07 3a90 	vmov	s15, r3
 801189a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801189e:	eddf 6a48 	vldr	s13, [pc, #288]	; 80119c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80118a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80118a6:	4b40      	ldr	r3, [pc, #256]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80118a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80118aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118ae:	ee07 3a90 	vmov	s15, r3
 80118b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118b6:	ed97 6a02 	vldr	s12, [r7, #8]
 80118ba:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80119b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80118be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80118c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80118c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80118ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80118ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80118d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80118d6:	e043      	b.n	8011960 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80118d8:	693b      	ldr	r3, [r7, #16]
 80118da:	ee07 3a90 	vmov	s15, r3
 80118de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80118e2:	eddf 6a38 	vldr	s13, [pc, #224]	; 80119c4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80118e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80118ea:	4b2f      	ldr	r3, [pc, #188]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80118ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80118ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118f2:	ee07 3a90 	vmov	s15, r3
 80118f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80118fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80118fe:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80119b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8011902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8011906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801190a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801190e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011916:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801191a:	e021      	b.n	8011960 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 801191c:	693b      	ldr	r3, [r7, #16]
 801191e:	ee07 3a90 	vmov	s15, r3
 8011922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8011926:	eddf 6a26 	vldr	s13, [pc, #152]	; 80119c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 801192a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801192e:	4b1e      	ldr	r3, [pc, #120]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011936:	ee07 3a90 	vmov	s15, r3
 801193a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801193e:	ed97 6a02 	vldr	s12, [r7, #8]
 8011942:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80119b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8011946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801194a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801194e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011956:	ee67 7a27 	vmul.f32	s15, s14, s15
 801195a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801195e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8011960:	4b11      	ldr	r3, [pc, #68]	; (80119a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8011962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011964:	0a5b      	lsrs	r3, r3, #9
 8011966:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801196a:	3301      	adds	r3, #1
 801196c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 801196e:	683b      	ldr	r3, [r7, #0]
 8011970:	ee07 3a90 	vmov	s15, r3
 8011974:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8011978:	edd7 6a07 	vldr	s13, [r7, #28]
 801197c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011980:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011984:	ee17 3a90 	vmov	r3, s15
 8011988:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 801198a:	e005      	b.n	8011998 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 801198c:	2300      	movs	r3, #0
 801198e:	61bb      	str	r3, [r7, #24]
    break;
 8011990:	e002      	b.n	8011998 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8011992:	4b07      	ldr	r3, [pc, #28]	; (80119b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8011994:	61bb      	str	r3, [r7, #24]
    break;
 8011996:	bf00      	nop
  }

  return sysclockfreq;
 8011998:	69bb      	ldr	r3, [r7, #24]
}
 801199a:	4618      	mov	r0, r3
 801199c:	3724      	adds	r7, #36	; 0x24
 801199e:	46bd      	mov	sp, r7
 80119a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119a4:	4770      	bx	lr
 80119a6:	bf00      	nop
 80119a8:	58024400 	.word	0x58024400
 80119ac:	03d09000 	.word	0x03d09000
 80119b0:	003d0900 	.word	0x003d0900
 80119b4:	007a1200 	.word	0x007a1200
 80119b8:	46000000 	.word	0x46000000
 80119bc:	4c742400 	.word	0x4c742400
 80119c0:	4a742400 	.word	0x4a742400
 80119c4:	4af42400 	.word	0x4af42400

080119c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	b082      	sub	sp, #8
 80119cc:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80119ce:	f7ff fe81 	bl	80116d4 <HAL_RCC_GetSysClockFreq>
 80119d2:	4602      	mov	r2, r0
 80119d4:	4b10      	ldr	r3, [pc, #64]	; (8011a18 <HAL_RCC_GetHCLKFreq+0x50>)
 80119d6:	699b      	ldr	r3, [r3, #24]
 80119d8:	0a1b      	lsrs	r3, r3, #8
 80119da:	f003 030f 	and.w	r3, r3, #15
 80119de:	490f      	ldr	r1, [pc, #60]	; (8011a1c <HAL_RCC_GetHCLKFreq+0x54>)
 80119e0:	5ccb      	ldrb	r3, [r1, r3]
 80119e2:	f003 031f 	and.w	r3, r3, #31
 80119e6:	fa22 f303 	lsr.w	r3, r2, r3
 80119ea:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80119ec:	4b0a      	ldr	r3, [pc, #40]	; (8011a18 <HAL_RCC_GetHCLKFreq+0x50>)
 80119ee:	699b      	ldr	r3, [r3, #24]
 80119f0:	f003 030f 	and.w	r3, r3, #15
 80119f4:	4a09      	ldr	r2, [pc, #36]	; (8011a1c <HAL_RCC_GetHCLKFreq+0x54>)
 80119f6:	5cd3      	ldrb	r3, [r2, r3]
 80119f8:	f003 031f 	and.w	r3, r3, #31
 80119fc:	687a      	ldr	r2, [r7, #4]
 80119fe:	fa22 f303 	lsr.w	r3, r2, r3
 8011a02:	4a07      	ldr	r2, [pc, #28]	; (8011a20 <HAL_RCC_GetHCLKFreq+0x58>)
 8011a04:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8011a06:	4a07      	ldr	r2, [pc, #28]	; (8011a24 <HAL_RCC_GetHCLKFreq+0x5c>)
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8011a0c:	4b04      	ldr	r3, [pc, #16]	; (8011a20 <HAL_RCC_GetHCLKFreq+0x58>)
 8011a0e:	681b      	ldr	r3, [r3, #0]
}
 8011a10:	4618      	mov	r0, r3
 8011a12:	3708      	adds	r7, #8
 8011a14:	46bd      	mov	sp, r7
 8011a16:	bd80      	pop	{r7, pc}
 8011a18:	58024400 	.word	0x58024400
 8011a1c:	24008478 	.word	0x24008478
 8011a20:	24008004 	.word	0x24008004
 8011a24:	24008000 	.word	0x24008000

08011a28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8011a2c:	f7ff ffcc 	bl	80119c8 <HAL_RCC_GetHCLKFreq>
 8011a30:	4602      	mov	r2, r0
 8011a32:	4b06      	ldr	r3, [pc, #24]	; (8011a4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8011a34:	69db      	ldr	r3, [r3, #28]
 8011a36:	091b      	lsrs	r3, r3, #4
 8011a38:	f003 0307 	and.w	r3, r3, #7
 8011a3c:	4904      	ldr	r1, [pc, #16]	; (8011a50 <HAL_RCC_GetPCLK1Freq+0x28>)
 8011a3e:	5ccb      	ldrb	r3, [r1, r3]
 8011a40:	f003 031f 	and.w	r3, r3, #31
 8011a44:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8011a48:	4618      	mov	r0, r3
 8011a4a:	bd80      	pop	{r7, pc}
 8011a4c:	58024400 	.word	0x58024400
 8011a50:	24008478 	.word	0x24008478

08011a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011a54:	b580      	push	{r7, lr}
 8011a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8011a58:	f7ff ffb6 	bl	80119c8 <HAL_RCC_GetHCLKFreq>
 8011a5c:	4602      	mov	r2, r0
 8011a5e:	4b06      	ldr	r3, [pc, #24]	; (8011a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011a60:	69db      	ldr	r3, [r3, #28]
 8011a62:	0a1b      	lsrs	r3, r3, #8
 8011a64:	f003 0307 	and.w	r3, r3, #7
 8011a68:	4904      	ldr	r1, [pc, #16]	; (8011a7c <HAL_RCC_GetPCLK2Freq+0x28>)
 8011a6a:	5ccb      	ldrb	r3, [r1, r3]
 8011a6c:	f003 031f 	and.w	r3, r3, #31
 8011a70:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8011a74:	4618      	mov	r0, r3
 8011a76:	bd80      	pop	{r7, pc}
 8011a78:	58024400 	.word	0x58024400
 8011a7c:	24008478 	.word	0x24008478

08011a80 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8011a80:	b480      	push	{r7}
 8011a82:	b083      	sub	sp, #12
 8011a84:	af00      	add	r7, sp, #0
 8011a86:	6078      	str	r0, [r7, #4]
 8011a88:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	223f      	movs	r2, #63	; 0x3f
 8011a8e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8011a90:	4b1a      	ldr	r3, [pc, #104]	; (8011afc <HAL_RCC_GetClockConfig+0x7c>)
 8011a92:	691b      	ldr	r3, [r3, #16]
 8011a94:	f003 0207 	and.w	r2, r3, #7
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8011a9c:	4b17      	ldr	r3, [pc, #92]	; (8011afc <HAL_RCC_GetClockConfig+0x7c>)
 8011a9e:	699b      	ldr	r3, [r3, #24]
 8011aa0:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8011aa8:	4b14      	ldr	r3, [pc, #80]	; (8011afc <HAL_RCC_GetClockConfig+0x7c>)
 8011aaa:	699b      	ldr	r3, [r3, #24]
 8011aac:	f003 020f 	and.w	r2, r3, #15
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8011ab4:	4b11      	ldr	r3, [pc, #68]	; (8011afc <HAL_RCC_GetClockConfig+0x7c>)
 8011ab6:	699b      	ldr	r3, [r3, #24]
 8011ab8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8011ac0:	4b0e      	ldr	r3, [pc, #56]	; (8011afc <HAL_RCC_GetClockConfig+0x7c>)
 8011ac2:	69db      	ldr	r3, [r3, #28]
 8011ac4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8011acc:	4b0b      	ldr	r3, [pc, #44]	; (8011afc <HAL_RCC_GetClockConfig+0x7c>)
 8011ace:	69db      	ldr	r3, [r3, #28]
 8011ad0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8011ad8:	4b08      	ldr	r3, [pc, #32]	; (8011afc <HAL_RCC_GetClockConfig+0x7c>)
 8011ada:	6a1b      	ldr	r3, [r3, #32]
 8011adc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8011ae0:	687b      	ldr	r3, [r7, #4]
 8011ae2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8011ae4:	4b06      	ldr	r3, [pc, #24]	; (8011b00 <HAL_RCC_GetClockConfig+0x80>)
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	f003 020f 	and.w	r2, r3, #15
 8011aec:	683b      	ldr	r3, [r7, #0]
 8011aee:	601a      	str	r2, [r3, #0]
}
 8011af0:	bf00      	nop
 8011af2:	370c      	adds	r7, #12
 8011af4:	46bd      	mov	sp, r7
 8011af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afa:	4770      	bx	lr
 8011afc:	58024400 	.word	0x58024400
 8011b00:	52002000 	.word	0x52002000

08011b04 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8011b04:	b580      	push	{r7, lr}
 8011b06:	b086      	sub	sp, #24
 8011b08:	af00      	add	r7, sp, #0
 8011b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8011b0c:	2300      	movs	r3, #0
 8011b0e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8011b10:	2300      	movs	r3, #0
 8011b12:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8011b14:	687b      	ldr	r3, [r7, #4]
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d03f      	beq.n	8011ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011b24:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8011b28:	d02a      	beq.n	8011b80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8011b2a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8011b2e:	d824      	bhi.n	8011b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8011b30:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011b34:	d018      	beq.n	8011b68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8011b36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011b3a:	d81e      	bhi.n	8011b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	d003      	beq.n	8011b48 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8011b40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011b44:	d007      	beq.n	8011b56 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8011b46:	e018      	b.n	8011b7a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011b48:	4ba3      	ldr	r3, [pc, #652]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b4c:	4aa2      	ldr	r2, [pc, #648]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011b4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011b52:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8011b54:	e015      	b.n	8011b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	3304      	adds	r3, #4
 8011b5a:	2102      	movs	r1, #2
 8011b5c:	4618      	mov	r0, r3
 8011b5e:	f001 f9d5 	bl	8012f0c <RCCEx_PLL2_Config>
 8011b62:	4603      	mov	r3, r0
 8011b64:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8011b66:	e00c      	b.n	8011b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	3324      	adds	r3, #36	; 0x24
 8011b6c:	2102      	movs	r1, #2
 8011b6e:	4618      	mov	r0, r3
 8011b70:	f001 fa7e 	bl	8013070 <RCCEx_PLL3_Config>
 8011b74:	4603      	mov	r3, r0
 8011b76:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8011b78:	e003      	b.n	8011b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011b7a:	2301      	movs	r3, #1
 8011b7c:	75fb      	strb	r3, [r7, #23]
      break;
 8011b7e:	e000      	b.n	8011b82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8011b80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011b82:	7dfb      	ldrb	r3, [r7, #23]
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d109      	bne.n	8011b9c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8011b88:	4b93      	ldr	r3, [pc, #588]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011b8c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011b94:	4990      	ldr	r1, [pc, #576]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011b96:	4313      	orrs	r3, r2
 8011b98:	650b      	str	r3, [r1, #80]	; 0x50
 8011b9a:	e001      	b.n	8011ba0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011b9c:	7dfb      	ldrb	r3, [r7, #23]
 8011b9e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d03d      	beq.n	8011c28 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8011bac:	687b      	ldr	r3, [r7, #4]
 8011bae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011bb0:	2b04      	cmp	r3, #4
 8011bb2:	d826      	bhi.n	8011c02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8011bb4:	a201      	add	r2, pc, #4	; (adr r2, 8011bbc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8011bb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bba:	bf00      	nop
 8011bbc:	08011bd1 	.word	0x08011bd1
 8011bc0:	08011bdf 	.word	0x08011bdf
 8011bc4:	08011bf1 	.word	0x08011bf1
 8011bc8:	08011c09 	.word	0x08011c09
 8011bcc:	08011c09 	.word	0x08011c09
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011bd0:	4b81      	ldr	r3, [pc, #516]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bd4:	4a80      	ldr	r2, [pc, #512]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011bd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011bda:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8011bdc:	e015      	b.n	8011c0a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	3304      	adds	r3, #4
 8011be2:	2100      	movs	r1, #0
 8011be4:	4618      	mov	r0, r3
 8011be6:	f001 f991 	bl	8012f0c <RCCEx_PLL2_Config>
 8011bea:	4603      	mov	r3, r0
 8011bec:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8011bee:	e00c      	b.n	8011c0a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	3324      	adds	r3, #36	; 0x24
 8011bf4:	2100      	movs	r1, #0
 8011bf6:	4618      	mov	r0, r3
 8011bf8:	f001 fa3a 	bl	8013070 <RCCEx_PLL3_Config>
 8011bfc:	4603      	mov	r3, r0
 8011bfe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8011c00:	e003      	b.n	8011c0a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011c02:	2301      	movs	r3, #1
 8011c04:	75fb      	strb	r3, [r7, #23]
      break;
 8011c06:	e000      	b.n	8011c0a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8011c08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011c0a:	7dfb      	ldrb	r3, [r7, #23]
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d109      	bne.n	8011c24 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8011c10:	4b71      	ldr	r3, [pc, #452]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011c12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011c14:	f023 0207 	bic.w	r2, r3, #7
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011c1c:	496e      	ldr	r1, [pc, #440]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011c1e:	4313      	orrs	r3, r2
 8011c20:	650b      	str	r3, [r1, #80]	; 0x50
 8011c22:	e001      	b.n	8011c28 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011c24:	7dfb      	ldrb	r3, [r7, #23]
 8011c26:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011c30:	2b00      	cmp	r3, #0
 8011c32:	d042      	beq.n	8011cba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011c38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011c3c:	d02b      	beq.n	8011c96 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8011c3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011c42:	d825      	bhi.n	8011c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8011c44:	2bc0      	cmp	r3, #192	; 0xc0
 8011c46:	d028      	beq.n	8011c9a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8011c48:	2bc0      	cmp	r3, #192	; 0xc0
 8011c4a:	d821      	bhi.n	8011c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8011c4c:	2b80      	cmp	r3, #128	; 0x80
 8011c4e:	d016      	beq.n	8011c7e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8011c50:	2b80      	cmp	r3, #128	; 0x80
 8011c52:	d81d      	bhi.n	8011c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	d002      	beq.n	8011c5e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8011c58:	2b40      	cmp	r3, #64	; 0x40
 8011c5a:	d007      	beq.n	8011c6c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8011c5c:	e018      	b.n	8011c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011c5e:	4b5e      	ldr	r3, [pc, #376]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c62:	4a5d      	ldr	r2, [pc, #372]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011c68:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8011c6a:	e017      	b.n	8011c9c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	3304      	adds	r3, #4
 8011c70:	2100      	movs	r1, #0
 8011c72:	4618      	mov	r0, r3
 8011c74:	f001 f94a 	bl	8012f0c <RCCEx_PLL2_Config>
 8011c78:	4603      	mov	r3, r0
 8011c7a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8011c7c:	e00e      	b.n	8011c9c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	3324      	adds	r3, #36	; 0x24
 8011c82:	2100      	movs	r1, #0
 8011c84:	4618      	mov	r0, r3
 8011c86:	f001 f9f3 	bl	8013070 <RCCEx_PLL3_Config>
 8011c8a:	4603      	mov	r3, r0
 8011c8c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8011c8e:	e005      	b.n	8011c9c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011c90:	2301      	movs	r3, #1
 8011c92:	75fb      	strb	r3, [r7, #23]
      break;
 8011c94:	e002      	b.n	8011c9c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8011c96:	bf00      	nop
 8011c98:	e000      	b.n	8011c9c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8011c9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011c9c:	7dfb      	ldrb	r3, [r7, #23]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d109      	bne.n	8011cb6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8011ca2:	4b4d      	ldr	r3, [pc, #308]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011ca6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011cae:	494a      	ldr	r1, [pc, #296]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011cb0:	4313      	orrs	r3, r2
 8011cb2:	650b      	str	r3, [r1, #80]	; 0x50
 8011cb4:	e001      	b.n	8011cba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011cb6:	7dfb      	ldrb	r3, [r7, #23]
 8011cb8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d049      	beq.n	8011d5a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8011cc6:	687b      	ldr	r3, [r7, #4]
 8011cc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011ccc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011cd0:	d030      	beq.n	8011d34 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8011cd2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011cd6:	d82a      	bhi.n	8011d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8011cd8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8011cdc:	d02c      	beq.n	8011d38 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8011cde:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8011ce2:	d824      	bhi.n	8011d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8011ce4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011ce8:	d018      	beq.n	8011d1c <HAL_RCCEx_PeriphCLKConfig+0x218>
 8011cea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8011cee:	d81e      	bhi.n	8011d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8011cf0:	2b00      	cmp	r3, #0
 8011cf2:	d003      	beq.n	8011cfc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8011cf4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011cf8:	d007      	beq.n	8011d0a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8011cfa:	e018      	b.n	8011d2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011cfc:	4b36      	ldr	r3, [pc, #216]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d00:	4a35      	ldr	r2, [pc, #212]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011d02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011d06:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8011d08:	e017      	b.n	8011d3a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	3304      	adds	r3, #4
 8011d0e:	2100      	movs	r1, #0
 8011d10:	4618      	mov	r0, r3
 8011d12:	f001 f8fb 	bl	8012f0c <RCCEx_PLL2_Config>
 8011d16:	4603      	mov	r3, r0
 8011d18:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8011d1a:	e00e      	b.n	8011d3a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	3324      	adds	r3, #36	; 0x24
 8011d20:	2100      	movs	r1, #0
 8011d22:	4618      	mov	r0, r3
 8011d24:	f001 f9a4 	bl	8013070 <RCCEx_PLL3_Config>
 8011d28:	4603      	mov	r3, r0
 8011d2a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8011d2c:	e005      	b.n	8011d3a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8011d2e:	2301      	movs	r3, #1
 8011d30:	75fb      	strb	r3, [r7, #23]
      break;
 8011d32:	e002      	b.n	8011d3a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8011d34:	bf00      	nop
 8011d36:	e000      	b.n	8011d3a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8011d38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011d3a:	7dfb      	ldrb	r3, [r7, #23]
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d10a      	bne.n	8011d56 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8011d40:	4b25      	ldr	r3, [pc, #148]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011d44:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8011d4e:	4922      	ldr	r1, [pc, #136]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011d50:	4313      	orrs	r3, r2
 8011d52:	658b      	str	r3, [r1, #88]	; 0x58
 8011d54:	e001      	b.n	8011d5a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011d56:	7dfb      	ldrb	r3, [r7, #23]
 8011d58:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d04b      	beq.n	8011dfe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8011d6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8011d70:	d030      	beq.n	8011dd4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8011d72:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8011d76:	d82a      	bhi.n	8011dce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8011d78:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8011d7c:	d02e      	beq.n	8011ddc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8011d7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8011d82:	d824      	bhi.n	8011dce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8011d84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8011d88:	d018      	beq.n	8011dbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8011d8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8011d8e:	d81e      	bhi.n	8011dce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d003      	beq.n	8011d9c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8011d94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8011d98:	d007      	beq.n	8011daa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8011d9a:	e018      	b.n	8011dce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011d9c:	4b0e      	ldr	r3, [pc, #56]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011da0:	4a0d      	ldr	r2, [pc, #52]	; (8011dd8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8011da2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011da6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8011da8:	e019      	b.n	8011dde <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	3304      	adds	r3, #4
 8011dae:	2100      	movs	r1, #0
 8011db0:	4618      	mov	r0, r3
 8011db2:	f001 f8ab 	bl	8012f0c <RCCEx_PLL2_Config>
 8011db6:	4603      	mov	r3, r0
 8011db8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8011dba:	e010      	b.n	8011dde <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	3324      	adds	r3, #36	; 0x24
 8011dc0:	2100      	movs	r1, #0
 8011dc2:	4618      	mov	r0, r3
 8011dc4:	f001 f954 	bl	8013070 <RCCEx_PLL3_Config>
 8011dc8:	4603      	mov	r3, r0
 8011dca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8011dcc:	e007      	b.n	8011dde <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8011dce:	2301      	movs	r3, #1
 8011dd0:	75fb      	strb	r3, [r7, #23]
      break;
 8011dd2:	e004      	b.n	8011dde <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8011dd4:	bf00      	nop
 8011dd6:	e002      	b.n	8011dde <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8011dd8:	58024400 	.word	0x58024400
      break;
 8011ddc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011dde:	7dfb      	ldrb	r3, [r7, #23]
 8011de0:	2b00      	cmp	r3, #0
 8011de2:	d10a      	bne.n	8011dfa <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8011de4:	4b99      	ldr	r3, [pc, #612]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011de8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8011df2:	4996      	ldr	r1, [pc, #600]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011df4:	4313      	orrs	r3, r2
 8011df6:	658b      	str	r3, [r1, #88]	; 0x58
 8011df8:	e001      	b.n	8011dfe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011dfa:	7dfb      	ldrb	r3, [r7, #23]
 8011dfc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8011dfe:	687b      	ldr	r3, [r7, #4]
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d032      	beq.n	8011e70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011e0e:	2b30      	cmp	r3, #48	; 0x30
 8011e10:	d01c      	beq.n	8011e4c <HAL_RCCEx_PeriphCLKConfig+0x348>
 8011e12:	2b30      	cmp	r3, #48	; 0x30
 8011e14:	d817      	bhi.n	8011e46 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8011e16:	2b20      	cmp	r3, #32
 8011e18:	d00c      	beq.n	8011e34 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8011e1a:	2b20      	cmp	r3, #32
 8011e1c:	d813      	bhi.n	8011e46 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d016      	beq.n	8011e50 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8011e22:	2b10      	cmp	r3, #16
 8011e24:	d10f      	bne.n	8011e46 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011e26:	4b89      	ldr	r3, [pc, #548]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e2a:	4a88      	ldr	r2, [pc, #544]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011e30:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8011e32:	e00e      	b.n	8011e52 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	3304      	adds	r3, #4
 8011e38:	2102      	movs	r1, #2
 8011e3a:	4618      	mov	r0, r3
 8011e3c:	f001 f866 	bl	8012f0c <RCCEx_PLL2_Config>
 8011e40:	4603      	mov	r3, r0
 8011e42:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8011e44:	e005      	b.n	8011e52 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8011e46:	2301      	movs	r3, #1
 8011e48:	75fb      	strb	r3, [r7, #23]
      break;
 8011e4a:	e002      	b.n	8011e52 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8011e4c:	bf00      	nop
 8011e4e:	e000      	b.n	8011e52 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8011e50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011e52:	7dfb      	ldrb	r3, [r7, #23]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d109      	bne.n	8011e6c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8011e58:	4b7c      	ldr	r3, [pc, #496]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011e5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011e5c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011e64:	4979      	ldr	r1, [pc, #484]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011e66:	4313      	orrs	r3, r2
 8011e68:	64cb      	str	r3, [r1, #76]	; 0x4c
 8011e6a:	e001      	b.n	8011e70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011e6c:	7dfb      	ldrb	r3, [r7, #23]
 8011e6e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d047      	beq.n	8011f0c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011e80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8011e84:	d030      	beq.n	8011ee8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8011e86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8011e8a:	d82a      	bhi.n	8011ee2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8011e8c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8011e90:	d02c      	beq.n	8011eec <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8011e92:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8011e96:	d824      	bhi.n	8011ee2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8011e98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011e9c:	d018      	beq.n	8011ed0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8011e9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8011ea2:	d81e      	bhi.n	8011ee2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8011ea4:	2b00      	cmp	r3, #0
 8011ea6:	d003      	beq.n	8011eb0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8011ea8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011eac:	d007      	beq.n	8011ebe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8011eae:	e018      	b.n	8011ee2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8011eb0:	4b66      	ldr	r3, [pc, #408]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011eb4:	4a65      	ldr	r2, [pc, #404]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011eb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011eba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8011ebc:	e017      	b.n	8011eee <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	3304      	adds	r3, #4
 8011ec2:	2100      	movs	r1, #0
 8011ec4:	4618      	mov	r0, r3
 8011ec6:	f001 f821 	bl	8012f0c <RCCEx_PLL2_Config>
 8011eca:	4603      	mov	r3, r0
 8011ecc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8011ece:	e00e      	b.n	8011eee <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	3324      	adds	r3, #36	; 0x24
 8011ed4:	2100      	movs	r1, #0
 8011ed6:	4618      	mov	r0, r3
 8011ed8:	f001 f8ca 	bl	8013070 <RCCEx_PLL3_Config>
 8011edc:	4603      	mov	r3, r0
 8011ede:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8011ee0:	e005      	b.n	8011eee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011ee2:	2301      	movs	r3, #1
 8011ee4:	75fb      	strb	r3, [r7, #23]
      break;
 8011ee6:	e002      	b.n	8011eee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8011ee8:	bf00      	nop
 8011eea:	e000      	b.n	8011eee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8011eec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011eee:	7dfb      	ldrb	r3, [r7, #23]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d109      	bne.n	8011f08 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8011ef4:	4b55      	ldr	r3, [pc, #340]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011ef6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011ef8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011f00:	4952      	ldr	r1, [pc, #328]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011f02:	4313      	orrs	r3, r2
 8011f04:	650b      	str	r3, [r1, #80]	; 0x50
 8011f06:	e001      	b.n	8011f0c <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011f08:	7dfb      	ldrb	r3, [r7, #23]
 8011f0a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8011f0c:	687b      	ldr	r3, [r7, #4]
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d049      	beq.n	8011fac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011f1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8011f20:	d02e      	beq.n	8011f80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8011f22:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8011f26:	d828      	bhi.n	8011f7a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8011f28:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011f2c:	d02a      	beq.n	8011f84 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8011f2e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011f32:	d822      	bhi.n	8011f7a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8011f34:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8011f38:	d026      	beq.n	8011f88 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8011f3a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8011f3e:	d81c      	bhi.n	8011f7a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8011f40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8011f44:	d010      	beq.n	8011f68 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8011f46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8011f4a:	d816      	bhi.n	8011f7a <HAL_RCCEx_PeriphCLKConfig+0x476>
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d01d      	beq.n	8011f8c <HAL_RCCEx_PeriphCLKConfig+0x488>
 8011f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011f54:	d111      	bne.n	8011f7a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	3304      	adds	r3, #4
 8011f5a:	2101      	movs	r1, #1
 8011f5c:	4618      	mov	r0, r3
 8011f5e:	f000 ffd5 	bl	8012f0c <RCCEx_PLL2_Config>
 8011f62:	4603      	mov	r3, r0
 8011f64:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8011f66:	e012      	b.n	8011f8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	3324      	adds	r3, #36	; 0x24
 8011f6c:	2101      	movs	r1, #1
 8011f6e:	4618      	mov	r0, r3
 8011f70:	f001 f87e 	bl	8013070 <RCCEx_PLL3_Config>
 8011f74:	4603      	mov	r3, r0
 8011f76:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8011f78:	e009      	b.n	8011f8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8011f7a:	2301      	movs	r3, #1
 8011f7c:	75fb      	strb	r3, [r7, #23]
      break;
 8011f7e:	e006      	b.n	8011f8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8011f80:	bf00      	nop
 8011f82:	e004      	b.n	8011f8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8011f84:	bf00      	nop
 8011f86:	e002      	b.n	8011f8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8011f88:	bf00      	nop
 8011f8a:	e000      	b.n	8011f8e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8011f8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8011f8e:	7dfb      	ldrb	r3, [r7, #23]
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d109      	bne.n	8011fa8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8011f94:	4b2d      	ldr	r3, [pc, #180]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011f96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011f98:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011fa0:	492a      	ldr	r1, [pc, #168]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8011fa2:	4313      	orrs	r3, r2
 8011fa4:	650b      	str	r3, [r1, #80]	; 0x50
 8011fa6:	e001      	b.n	8011fac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8011fa8:	7dfb      	ldrb	r3, [r7, #23]
 8011faa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	681b      	ldr	r3, [r3, #0]
 8011fb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d04d      	beq.n	8012054 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8011fbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011fc2:	d02e      	beq.n	8012022 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8011fc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011fc8:	d828      	bhi.n	801201c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8011fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011fce:	d02a      	beq.n	8012026 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8011fd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011fd4:	d822      	bhi.n	801201c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8011fd6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8011fda:	d026      	beq.n	801202a <HAL_RCCEx_PeriphCLKConfig+0x526>
 8011fdc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8011fe0:	d81c      	bhi.n	801201c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8011fe2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011fe6:	d010      	beq.n	801200a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8011fe8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011fec:	d816      	bhi.n	801201c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d01d      	beq.n	801202e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8011ff2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8011ff6:	d111      	bne.n	801201c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	3304      	adds	r3, #4
 8011ffc:	2101      	movs	r1, #1
 8011ffe:	4618      	mov	r0, r3
 8012000:	f000 ff84 	bl	8012f0c <RCCEx_PLL2_Config>
 8012004:	4603      	mov	r3, r0
 8012006:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8012008:	e012      	b.n	8012030 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	3324      	adds	r3, #36	; 0x24
 801200e:	2101      	movs	r1, #1
 8012010:	4618      	mov	r0, r3
 8012012:	f001 f82d 	bl	8013070 <RCCEx_PLL3_Config>
 8012016:	4603      	mov	r3, r0
 8012018:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 801201a:	e009      	b.n	8012030 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 801201c:	2301      	movs	r3, #1
 801201e:	75fb      	strb	r3, [r7, #23]
      break;
 8012020:	e006      	b.n	8012030 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8012022:	bf00      	nop
 8012024:	e004      	b.n	8012030 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8012026:	bf00      	nop
 8012028:	e002      	b.n	8012030 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 801202a:	bf00      	nop
 801202c:	e000      	b.n	8012030 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 801202e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012030:	7dfb      	ldrb	r3, [r7, #23]
 8012032:	2b00      	cmp	r3, #0
 8012034:	d10c      	bne.n	8012050 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8012036:	4b05      	ldr	r3, [pc, #20]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8012038:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801203a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8012044:	4901      	ldr	r1, [pc, #4]	; (801204c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8012046:	4313      	orrs	r3, r2
 8012048:	658b      	str	r3, [r1, #88]	; 0x58
 801204a:	e003      	b.n	8012054 <HAL_RCCEx_PeriphCLKConfig+0x550>
 801204c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012050:	7dfb      	ldrb	r3, [r7, #23]
 8012052:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801205c:	2b00      	cmp	r3, #0
 801205e:	d02f      	beq.n	80120c0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012064:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8012068:	d00e      	beq.n	8012088 <HAL_RCCEx_PeriphCLKConfig+0x584>
 801206a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801206e:	d814      	bhi.n	801209a <HAL_RCCEx_PeriphCLKConfig+0x596>
 8012070:	2b00      	cmp	r3, #0
 8012072:	d015      	beq.n	80120a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8012074:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8012078:	d10f      	bne.n	801209a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801207a:	4baf      	ldr	r3, [pc, #700]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 801207c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801207e:	4aae      	ldr	r2, [pc, #696]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8012080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8012084:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8012086:	e00c      	b.n	80120a2 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	3304      	adds	r3, #4
 801208c:	2101      	movs	r1, #1
 801208e:	4618      	mov	r0, r3
 8012090:	f000 ff3c 	bl	8012f0c <RCCEx_PLL2_Config>
 8012094:	4603      	mov	r3, r0
 8012096:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8012098:	e003      	b.n	80120a2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801209a:	2301      	movs	r3, #1
 801209c:	75fb      	strb	r3, [r7, #23]
      break;
 801209e:	e000      	b.n	80120a2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80120a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80120a2:	7dfb      	ldrb	r3, [r7, #23]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d109      	bne.n	80120bc <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80120a8:	4ba3      	ldr	r3, [pc, #652]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80120aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80120ac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80120b0:	687b      	ldr	r3, [r7, #4]
 80120b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80120b4:	49a0      	ldr	r1, [pc, #640]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80120b6:	4313      	orrs	r3, r2
 80120b8:	650b      	str	r3, [r1, #80]	; 0x50
 80120ba:	e001      	b.n	80120c0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80120bc:	7dfb      	ldrb	r3, [r7, #23]
 80120be:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d032      	beq.n	8012132 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80120d0:	2b03      	cmp	r3, #3
 80120d2:	d81b      	bhi.n	801210c <HAL_RCCEx_PeriphCLKConfig+0x608>
 80120d4:	a201      	add	r2, pc, #4	; (adr r2, 80120dc <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 80120d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80120da:	bf00      	nop
 80120dc:	08012113 	.word	0x08012113
 80120e0:	080120ed 	.word	0x080120ed
 80120e4:	080120fb 	.word	0x080120fb
 80120e8:	08012113 	.word	0x08012113
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80120ec:	4b92      	ldr	r3, [pc, #584]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80120ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120f0:	4a91      	ldr	r2, [pc, #580]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80120f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80120f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80120f8:	e00c      	b.n	8012114 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	3304      	adds	r3, #4
 80120fe:	2102      	movs	r1, #2
 8012100:	4618      	mov	r0, r3
 8012102:	f000 ff03 	bl	8012f0c <RCCEx_PLL2_Config>
 8012106:	4603      	mov	r3, r0
 8012108:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 801210a:	e003      	b.n	8012114 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 801210c:	2301      	movs	r3, #1
 801210e:	75fb      	strb	r3, [r7, #23]
      break;
 8012110:	e000      	b.n	8012114 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8012112:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012114:	7dfb      	ldrb	r3, [r7, #23]
 8012116:	2b00      	cmp	r3, #0
 8012118:	d109      	bne.n	801212e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 801211a:	4b87      	ldr	r3, [pc, #540]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 801211c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801211e:	f023 0203 	bic.w	r2, r3, #3
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012126:	4984      	ldr	r1, [pc, #528]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8012128:	4313      	orrs	r3, r2
 801212a:	64cb      	str	r3, [r1, #76]	; 0x4c
 801212c:	e001      	b.n	8012132 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801212e:	7dfb      	ldrb	r3, [r7, #23]
 8012130:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801213a:	2b00      	cmp	r3, #0
 801213c:	f000 8086 	beq.w	801224c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8012140:	4b7e      	ldr	r3, [pc, #504]	; (801233c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	4a7d      	ldr	r2, [pc, #500]	; (801233c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8012146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801214a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801214c:	f7f9 fb0e 	bl	800b76c <HAL_GetTick>
 8012150:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8012152:	e009      	b.n	8012168 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8012154:	f7f9 fb0a 	bl	800b76c <HAL_GetTick>
 8012158:	4602      	mov	r2, r0
 801215a:	693b      	ldr	r3, [r7, #16]
 801215c:	1ad3      	subs	r3, r2, r3
 801215e:	2b64      	cmp	r3, #100	; 0x64
 8012160:	d902      	bls.n	8012168 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8012162:	2303      	movs	r3, #3
 8012164:	75fb      	strb	r3, [r7, #23]
        break;
 8012166:	e005      	b.n	8012174 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8012168:	4b74      	ldr	r3, [pc, #464]	; (801233c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 801216a:	681b      	ldr	r3, [r3, #0]
 801216c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012170:	2b00      	cmp	r3, #0
 8012172:	d0ef      	beq.n	8012154 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8012174:	7dfb      	ldrb	r3, [r7, #23]
 8012176:	2b00      	cmp	r3, #0
 8012178:	d166      	bne.n	8012248 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 801217a:	4b6f      	ldr	r3, [pc, #444]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 801217c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801217e:	687b      	ldr	r3, [r7, #4]
 8012180:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8012184:	4053      	eors	r3, r2
 8012186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801218a:	2b00      	cmp	r3, #0
 801218c:	d013      	beq.n	80121b6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 801218e:	4b6a      	ldr	r3, [pc, #424]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8012190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8012196:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8012198:	4b67      	ldr	r3, [pc, #412]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 801219a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801219c:	4a66      	ldr	r2, [pc, #408]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 801219e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80121a2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80121a4:	4b64      	ldr	r3, [pc, #400]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80121a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121a8:	4a63      	ldr	r2, [pc, #396]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80121aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80121ae:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80121b0:	4a61      	ldr	r2, [pc, #388]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80121b2:	68fb      	ldr	r3, [r7, #12]
 80121b4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80121bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80121c0:	d115      	bne.n	80121ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80121c2:	f7f9 fad3 	bl	800b76c <HAL_GetTick>
 80121c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80121c8:	e00b      	b.n	80121e2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80121ca:	f7f9 facf 	bl	800b76c <HAL_GetTick>
 80121ce:	4602      	mov	r2, r0
 80121d0:	693b      	ldr	r3, [r7, #16]
 80121d2:	1ad3      	subs	r3, r2, r3
 80121d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80121d8:	4293      	cmp	r3, r2
 80121da:	d902      	bls.n	80121e2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80121dc:	2303      	movs	r3, #3
 80121de:	75fb      	strb	r3, [r7, #23]
            break;
 80121e0:	e005      	b.n	80121ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80121e2:	4b55      	ldr	r3, [pc, #340]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80121e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80121e6:	f003 0302 	and.w	r3, r3, #2
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d0ed      	beq.n	80121ca <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80121ee:	7dfb      	ldrb	r3, [r7, #23]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d126      	bne.n	8012242 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80121fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80121fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012202:	d10d      	bne.n	8012220 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8012204:	4b4c      	ldr	r3, [pc, #304]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8012206:	691b      	ldr	r3, [r3, #16]
 8012208:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8012212:	0919      	lsrs	r1, r3, #4
 8012214:	4b4a      	ldr	r3, [pc, #296]	; (8012340 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8012216:	400b      	ands	r3, r1
 8012218:	4947      	ldr	r1, [pc, #284]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 801221a:	4313      	orrs	r3, r2
 801221c:	610b      	str	r3, [r1, #16]
 801221e:	e005      	b.n	801222c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8012220:	4b45      	ldr	r3, [pc, #276]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8012222:	691b      	ldr	r3, [r3, #16]
 8012224:	4a44      	ldr	r2, [pc, #272]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8012226:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801222a:	6113      	str	r3, [r2, #16]
 801222c:	4b42      	ldr	r3, [pc, #264]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 801222e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8012236:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801223a:	493f      	ldr	r1, [pc, #252]	; (8012338 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 801223c:	4313      	orrs	r3, r2
 801223e:	670b      	str	r3, [r1, #112]	; 0x70
 8012240:	e004      	b.n	801224c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8012242:	7dfb      	ldrb	r3, [r7, #23]
 8012244:	75bb      	strb	r3, [r7, #22]
 8012246:	e001      	b.n	801224c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012248:	7dfb      	ldrb	r3, [r7, #23]
 801224a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	f003 0301 	and.w	r3, r3, #1
 8012254:	2b00      	cmp	r3, #0
 8012256:	f000 8085 	beq.w	8012364 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801225e:	2b28      	cmp	r3, #40	; 0x28
 8012260:	d866      	bhi.n	8012330 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8012262:	a201      	add	r2, pc, #4	; (adr r2, 8012268 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8012264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012268:	08012345 	.word	0x08012345
 801226c:	08012331 	.word	0x08012331
 8012270:	08012331 	.word	0x08012331
 8012274:	08012331 	.word	0x08012331
 8012278:	08012331 	.word	0x08012331
 801227c:	08012331 	.word	0x08012331
 8012280:	08012331 	.word	0x08012331
 8012284:	08012331 	.word	0x08012331
 8012288:	0801230d 	.word	0x0801230d
 801228c:	08012331 	.word	0x08012331
 8012290:	08012331 	.word	0x08012331
 8012294:	08012331 	.word	0x08012331
 8012298:	08012331 	.word	0x08012331
 801229c:	08012331 	.word	0x08012331
 80122a0:	08012331 	.word	0x08012331
 80122a4:	08012331 	.word	0x08012331
 80122a8:	0801231f 	.word	0x0801231f
 80122ac:	08012331 	.word	0x08012331
 80122b0:	08012331 	.word	0x08012331
 80122b4:	08012331 	.word	0x08012331
 80122b8:	08012331 	.word	0x08012331
 80122bc:	08012331 	.word	0x08012331
 80122c0:	08012331 	.word	0x08012331
 80122c4:	08012331 	.word	0x08012331
 80122c8:	08012345 	.word	0x08012345
 80122cc:	08012331 	.word	0x08012331
 80122d0:	08012331 	.word	0x08012331
 80122d4:	08012331 	.word	0x08012331
 80122d8:	08012331 	.word	0x08012331
 80122dc:	08012331 	.word	0x08012331
 80122e0:	08012331 	.word	0x08012331
 80122e4:	08012331 	.word	0x08012331
 80122e8:	08012345 	.word	0x08012345
 80122ec:	08012331 	.word	0x08012331
 80122f0:	08012331 	.word	0x08012331
 80122f4:	08012331 	.word	0x08012331
 80122f8:	08012331 	.word	0x08012331
 80122fc:	08012331 	.word	0x08012331
 8012300:	08012331 	.word	0x08012331
 8012304:	08012331 	.word	0x08012331
 8012308:	08012345 	.word	0x08012345
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 801230c:	687b      	ldr	r3, [r7, #4]
 801230e:	3304      	adds	r3, #4
 8012310:	2101      	movs	r1, #1
 8012312:	4618      	mov	r0, r3
 8012314:	f000 fdfa 	bl	8012f0c <RCCEx_PLL2_Config>
 8012318:	4603      	mov	r3, r0
 801231a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 801231c:	e013      	b.n	8012346 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	3324      	adds	r3, #36	; 0x24
 8012322:	2101      	movs	r1, #1
 8012324:	4618      	mov	r0, r3
 8012326:	f000 fea3 	bl	8013070 <RCCEx_PLL3_Config>
 801232a:	4603      	mov	r3, r0
 801232c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 801232e:	e00a      	b.n	8012346 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8012330:	2301      	movs	r3, #1
 8012332:	75fb      	strb	r3, [r7, #23]
      break;
 8012334:	e007      	b.n	8012346 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8012336:	bf00      	nop
 8012338:	58024400 	.word	0x58024400
 801233c:	58024800 	.word	0x58024800
 8012340:	00ffffcf 	.word	0x00ffffcf
      break;
 8012344:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012346:	7dfb      	ldrb	r3, [r7, #23]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d109      	bne.n	8012360 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 801234c:	4b96      	ldr	r3, [pc, #600]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 801234e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012350:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012358:	4993      	ldr	r1, [pc, #588]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 801235a:	4313      	orrs	r3, r2
 801235c:	654b      	str	r3, [r1, #84]	; 0x54
 801235e:	e001      	b.n	8012364 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012360:	7dfb      	ldrb	r3, [r7, #23]
 8012362:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	681b      	ldr	r3, [r3, #0]
 8012368:	f003 0302 	and.w	r3, r3, #2
 801236c:	2b00      	cmp	r3, #0
 801236e:	d038      	beq.n	80123e2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012374:	2b05      	cmp	r3, #5
 8012376:	d821      	bhi.n	80123bc <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8012378:	a201      	add	r2, pc, #4	; (adr r2, 8012380 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 801237a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801237e:	bf00      	nop
 8012380:	080123c3 	.word	0x080123c3
 8012384:	08012399 	.word	0x08012399
 8012388:	080123ab 	.word	0x080123ab
 801238c:	080123c3 	.word	0x080123c3
 8012390:	080123c3 	.word	0x080123c3
 8012394:	080123c3 	.word	0x080123c3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	3304      	adds	r3, #4
 801239c:	2101      	movs	r1, #1
 801239e:	4618      	mov	r0, r3
 80123a0:	f000 fdb4 	bl	8012f0c <RCCEx_PLL2_Config>
 80123a4:	4603      	mov	r3, r0
 80123a6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80123a8:	e00c      	b.n	80123c4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	3324      	adds	r3, #36	; 0x24
 80123ae:	2101      	movs	r1, #1
 80123b0:	4618      	mov	r0, r3
 80123b2:	f000 fe5d 	bl	8013070 <RCCEx_PLL3_Config>
 80123b6:	4603      	mov	r3, r0
 80123b8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80123ba:	e003      	b.n	80123c4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80123bc:	2301      	movs	r3, #1
 80123be:	75fb      	strb	r3, [r7, #23]
      break;
 80123c0:	e000      	b.n	80123c4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 80123c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80123c4:	7dfb      	ldrb	r3, [r7, #23]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d109      	bne.n	80123de <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80123ca:	4b77      	ldr	r3, [pc, #476]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80123cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80123ce:	f023 0207 	bic.w	r2, r3, #7
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80123d6:	4974      	ldr	r1, [pc, #464]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80123d8:	4313      	orrs	r3, r2
 80123da:	654b      	str	r3, [r1, #84]	; 0x54
 80123dc:	e001      	b.n	80123e2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80123de:	7dfb      	ldrb	r3, [r7, #23]
 80123e0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	681b      	ldr	r3, [r3, #0]
 80123e6:	f003 0304 	and.w	r3, r3, #4
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d03a      	beq.n	8012464 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80123f4:	2b05      	cmp	r3, #5
 80123f6:	d821      	bhi.n	801243c <HAL_RCCEx_PeriphCLKConfig+0x938>
 80123f8:	a201      	add	r2, pc, #4	; (adr r2, 8012400 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 80123fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123fe:	bf00      	nop
 8012400:	08012443 	.word	0x08012443
 8012404:	08012419 	.word	0x08012419
 8012408:	0801242b 	.word	0x0801242b
 801240c:	08012443 	.word	0x08012443
 8012410:	08012443 	.word	0x08012443
 8012414:	08012443 	.word	0x08012443
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	3304      	adds	r3, #4
 801241c:	2101      	movs	r1, #1
 801241e:	4618      	mov	r0, r3
 8012420:	f000 fd74 	bl	8012f0c <RCCEx_PLL2_Config>
 8012424:	4603      	mov	r3, r0
 8012426:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8012428:	e00c      	b.n	8012444 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	3324      	adds	r3, #36	; 0x24
 801242e:	2101      	movs	r1, #1
 8012430:	4618      	mov	r0, r3
 8012432:	f000 fe1d 	bl	8013070 <RCCEx_PLL3_Config>
 8012436:	4603      	mov	r3, r0
 8012438:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 801243a:	e003      	b.n	8012444 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801243c:	2301      	movs	r3, #1
 801243e:	75fb      	strb	r3, [r7, #23]
      break;
 8012440:	e000      	b.n	8012444 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8012442:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012444:	7dfb      	ldrb	r3, [r7, #23]
 8012446:	2b00      	cmp	r3, #0
 8012448:	d10a      	bne.n	8012460 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801244a:	4b57      	ldr	r3, [pc, #348]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 801244c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801244e:	f023 0207 	bic.w	r2, r3, #7
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012458:	4953      	ldr	r1, [pc, #332]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 801245a:	4313      	orrs	r3, r2
 801245c:	658b      	str	r3, [r1, #88]	; 0x58
 801245e:	e001      	b.n	8012464 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012460:	7dfb      	ldrb	r3, [r7, #23]
 8012462:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	681b      	ldr	r3, [r3, #0]
 8012468:	f003 0320 	and.w	r3, r3, #32
 801246c:	2b00      	cmp	r3, #0
 801246e:	d04b      	beq.n	8012508 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012476:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801247a:	d02e      	beq.n	80124da <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 801247c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012480:	d828      	bhi.n	80124d4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8012482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8012486:	d02a      	beq.n	80124de <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8012488:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801248c:	d822      	bhi.n	80124d4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 801248e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8012492:	d026      	beq.n	80124e2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8012494:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8012498:	d81c      	bhi.n	80124d4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 801249a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801249e:	d010      	beq.n	80124c2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 80124a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80124a4:	d816      	bhi.n	80124d4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d01d      	beq.n	80124e6 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 80124aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80124ae:	d111      	bne.n	80124d4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	3304      	adds	r3, #4
 80124b4:	2100      	movs	r1, #0
 80124b6:	4618      	mov	r0, r3
 80124b8:	f000 fd28 	bl	8012f0c <RCCEx_PLL2_Config>
 80124bc:	4603      	mov	r3, r0
 80124be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80124c0:	e012      	b.n	80124e8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	3324      	adds	r3, #36	; 0x24
 80124c6:	2102      	movs	r1, #2
 80124c8:	4618      	mov	r0, r3
 80124ca:	f000 fdd1 	bl	8013070 <RCCEx_PLL3_Config>
 80124ce:	4603      	mov	r3, r0
 80124d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80124d2:	e009      	b.n	80124e8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80124d4:	2301      	movs	r3, #1
 80124d6:	75fb      	strb	r3, [r7, #23]
      break;
 80124d8:	e006      	b.n	80124e8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80124da:	bf00      	nop
 80124dc:	e004      	b.n	80124e8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80124de:	bf00      	nop
 80124e0:	e002      	b.n	80124e8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80124e2:	bf00      	nop
 80124e4:	e000      	b.n	80124e8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 80124e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80124e8:	7dfb      	ldrb	r3, [r7, #23]
 80124ea:	2b00      	cmp	r3, #0
 80124ec:	d10a      	bne.n	8012504 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80124ee:	4b2e      	ldr	r3, [pc, #184]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80124f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80124f2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80124fc:	492a      	ldr	r1, [pc, #168]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80124fe:	4313      	orrs	r3, r2
 8012500:	654b      	str	r3, [r1, #84]	; 0x54
 8012502:	e001      	b.n	8012508 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012504:	7dfb      	ldrb	r3, [r7, #23]
 8012506:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012510:	2b00      	cmp	r3, #0
 8012512:	d04d      	beq.n	80125b0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801251a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 801251e:	d02e      	beq.n	801257e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8012520:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8012524:	d828      	bhi.n	8012578 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8012526:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801252a:	d02a      	beq.n	8012582 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 801252c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012530:	d822      	bhi.n	8012578 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8012532:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8012536:	d026      	beq.n	8012586 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8012538:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 801253c:	d81c      	bhi.n	8012578 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 801253e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012542:	d010      	beq.n	8012566 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8012544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012548:	d816      	bhi.n	8012578 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 801254a:	2b00      	cmp	r3, #0
 801254c:	d01d      	beq.n	801258a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 801254e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012552:	d111      	bne.n	8012578 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	3304      	adds	r3, #4
 8012558:	2100      	movs	r1, #0
 801255a:	4618      	mov	r0, r3
 801255c:	f000 fcd6 	bl	8012f0c <RCCEx_PLL2_Config>
 8012560:	4603      	mov	r3, r0
 8012562:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8012564:	e012      	b.n	801258c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	3324      	adds	r3, #36	; 0x24
 801256a:	2102      	movs	r1, #2
 801256c:	4618      	mov	r0, r3
 801256e:	f000 fd7f 	bl	8013070 <RCCEx_PLL3_Config>
 8012572:	4603      	mov	r3, r0
 8012574:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8012576:	e009      	b.n	801258c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8012578:	2301      	movs	r3, #1
 801257a:	75fb      	strb	r3, [r7, #23]
      break;
 801257c:	e006      	b.n	801258c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 801257e:	bf00      	nop
 8012580:	e004      	b.n	801258c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8012582:	bf00      	nop
 8012584:	e002      	b.n	801258c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8012586:	bf00      	nop
 8012588:	e000      	b.n	801258c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 801258a:	bf00      	nop
    }

    if(ret == HAL_OK)
 801258c:	7dfb      	ldrb	r3, [r7, #23]
 801258e:	2b00      	cmp	r3, #0
 8012590:	d10c      	bne.n	80125ac <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8012592:	4b05      	ldr	r3, [pc, #20]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8012594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012596:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80125a0:	4901      	ldr	r1, [pc, #4]	; (80125a8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80125a2:	4313      	orrs	r3, r2
 80125a4:	658b      	str	r3, [r1, #88]	; 0x58
 80125a6:	e003      	b.n	80125b0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80125a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80125ac:	7dfb      	ldrb	r3, [r7, #23]
 80125ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	d04b      	beq.n	8012654 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80125c2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80125c6:	d02e      	beq.n	8012626 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80125c8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80125cc:	d828      	bhi.n	8012620 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80125ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80125d2:	d02a      	beq.n	801262a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 80125d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80125d8:	d822      	bhi.n	8012620 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80125da:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80125de:	d026      	beq.n	801262e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 80125e0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80125e4:	d81c      	bhi.n	8012620 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80125e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80125ea:	d010      	beq.n	801260e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80125ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80125f0:	d816      	bhi.n	8012620 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d01d      	beq.n	8012632 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 80125f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80125fa:	d111      	bne.n	8012620 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	3304      	adds	r3, #4
 8012600:	2100      	movs	r1, #0
 8012602:	4618      	mov	r0, r3
 8012604:	f000 fc82 	bl	8012f0c <RCCEx_PLL2_Config>
 8012608:	4603      	mov	r3, r0
 801260a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 801260c:	e012      	b.n	8012634 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	3324      	adds	r3, #36	; 0x24
 8012612:	2102      	movs	r1, #2
 8012614:	4618      	mov	r0, r3
 8012616:	f000 fd2b 	bl	8013070 <RCCEx_PLL3_Config>
 801261a:	4603      	mov	r3, r0
 801261c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 801261e:	e009      	b.n	8012634 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8012620:	2301      	movs	r3, #1
 8012622:	75fb      	strb	r3, [r7, #23]
      break;
 8012624:	e006      	b.n	8012634 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8012626:	bf00      	nop
 8012628:	e004      	b.n	8012634 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 801262a:	bf00      	nop
 801262c:	e002      	b.n	8012634 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 801262e:	bf00      	nop
 8012630:	e000      	b.n	8012634 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8012632:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012634:	7dfb      	ldrb	r3, [r7, #23]
 8012636:	2b00      	cmp	r3, #0
 8012638:	d10a      	bne.n	8012650 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 801263a:	4b9d      	ldr	r3, [pc, #628]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801263c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801263e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8012642:	687b      	ldr	r3, [r7, #4]
 8012644:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8012648:	4999      	ldr	r1, [pc, #612]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801264a:	4313      	orrs	r3, r2
 801264c:	658b      	str	r3, [r1, #88]	; 0x58
 801264e:	e001      	b.n	8012654 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8012650:	7dfb      	ldrb	r3, [r7, #23]
 8012652:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	f003 0308 	and.w	r3, r3, #8
 801265c:	2b00      	cmp	r3, #0
 801265e:	d01a      	beq.n	8012696 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8012660:	687b      	ldr	r3, [r7, #4]
 8012662:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801266a:	d10a      	bne.n	8012682 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	3324      	adds	r3, #36	; 0x24
 8012670:	2102      	movs	r1, #2
 8012672:	4618      	mov	r0, r3
 8012674:	f000 fcfc 	bl	8013070 <RCCEx_PLL3_Config>
 8012678:	4603      	mov	r3, r0
 801267a:	2b00      	cmp	r3, #0
 801267c:	d001      	beq.n	8012682 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 801267e:	2301      	movs	r3, #1
 8012680:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8012682:	4b8b      	ldr	r3, [pc, #556]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012686:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 801268a:	687b      	ldr	r3, [r7, #4]
 801268c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012690:	4987      	ldr	r1, [pc, #540]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012692:	4313      	orrs	r3, r2
 8012694:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	f003 0310 	and.w	r3, r3, #16
 801269e:	2b00      	cmp	r3, #0
 80126a0:	d01a      	beq.n	80126d8 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80126a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80126ac:	d10a      	bne.n	80126c4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	3324      	adds	r3, #36	; 0x24
 80126b2:	2102      	movs	r1, #2
 80126b4:	4618      	mov	r0, r3
 80126b6:	f000 fcdb 	bl	8013070 <RCCEx_PLL3_Config>
 80126ba:	4603      	mov	r3, r0
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d001      	beq.n	80126c4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 80126c0:	2301      	movs	r3, #1
 80126c2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80126c4:	4b7a      	ldr	r3, [pc, #488]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80126c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80126c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80126d2:	4977      	ldr	r1, [pc, #476]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80126d4:	4313      	orrs	r3, r2
 80126d6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80126e0:	2b00      	cmp	r3, #0
 80126e2:	d034      	beq.n	801274e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80126ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80126ee:	d01d      	beq.n	801272c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80126f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80126f4:	d817      	bhi.n	8012726 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d003      	beq.n	8012702 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80126fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80126fe:	d009      	beq.n	8012714 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8012700:	e011      	b.n	8012726 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	3304      	adds	r3, #4
 8012706:	2100      	movs	r1, #0
 8012708:	4618      	mov	r0, r3
 801270a:	f000 fbff 	bl	8012f0c <RCCEx_PLL2_Config>
 801270e:	4603      	mov	r3, r0
 8012710:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8012712:	e00c      	b.n	801272e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	3324      	adds	r3, #36	; 0x24
 8012718:	2102      	movs	r1, #2
 801271a:	4618      	mov	r0, r3
 801271c:	f000 fca8 	bl	8013070 <RCCEx_PLL3_Config>
 8012720:	4603      	mov	r3, r0
 8012722:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8012724:	e003      	b.n	801272e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8012726:	2301      	movs	r3, #1
 8012728:	75fb      	strb	r3, [r7, #23]
      break;
 801272a:	e000      	b.n	801272e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 801272c:	bf00      	nop
    }

    if(ret == HAL_OK)
 801272e:	7dfb      	ldrb	r3, [r7, #23]
 8012730:	2b00      	cmp	r3, #0
 8012732:	d10a      	bne.n	801274a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8012734:	4b5e      	ldr	r3, [pc, #376]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012738:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8012742:	495b      	ldr	r1, [pc, #364]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012744:	4313      	orrs	r3, r2
 8012746:	658b      	str	r3, [r1, #88]	; 0x58
 8012748:	e001      	b.n	801274e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801274a:	7dfb      	ldrb	r3, [r7, #23]
 801274c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8012756:	2b00      	cmp	r3, #0
 8012758:	d033      	beq.n	80127c2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012760:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8012764:	d01c      	beq.n	80127a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8012766:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 801276a:	d816      	bhi.n	801279a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 801276c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8012770:	d003      	beq.n	801277a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8012772:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8012776:	d007      	beq.n	8012788 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8012778:	e00f      	b.n	801279a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801277a:	4b4d      	ldr	r3, [pc, #308]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801277c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801277e:	4a4c      	ldr	r2, [pc, #304]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012780:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8012784:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8012786:	e00c      	b.n	80127a2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	3324      	adds	r3, #36	; 0x24
 801278c:	2101      	movs	r1, #1
 801278e:	4618      	mov	r0, r3
 8012790:	f000 fc6e 	bl	8013070 <RCCEx_PLL3_Config>
 8012794:	4603      	mov	r3, r0
 8012796:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8012798:	e003      	b.n	80127a2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801279a:	2301      	movs	r3, #1
 801279c:	75fb      	strb	r3, [r7, #23]
      break;
 801279e:	e000      	b.n	80127a2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 80127a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80127a2:	7dfb      	ldrb	r3, [r7, #23]
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d10a      	bne.n	80127be <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80127a8:	4b41      	ldr	r3, [pc, #260]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80127aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80127ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80127b6:	493e      	ldr	r1, [pc, #248]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80127b8:	4313      	orrs	r3, r2
 80127ba:	654b      	str	r3, [r1, #84]	; 0x54
 80127bc:	e001      	b.n	80127c2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80127be:	7dfb      	ldrb	r3, [r7, #23]
 80127c0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d029      	beq.n	8012822 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d003      	beq.n	80127de <HAL_RCCEx_PeriphCLKConfig+0xcda>
 80127d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80127da:	d007      	beq.n	80127ec <HAL_RCCEx_PeriphCLKConfig+0xce8>
 80127dc:	e00f      	b.n	80127fe <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80127de:	4b34      	ldr	r3, [pc, #208]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80127e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127e2:	4a33      	ldr	r2, [pc, #204]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80127e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80127e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80127ea:	e00b      	b.n	8012804 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	3304      	adds	r3, #4
 80127f0:	2102      	movs	r1, #2
 80127f2:	4618      	mov	r0, r3
 80127f4:	f000 fb8a 	bl	8012f0c <RCCEx_PLL2_Config>
 80127f8:	4603      	mov	r3, r0
 80127fa:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80127fc:	e002      	b.n	8012804 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 80127fe:	2301      	movs	r3, #1
 8012800:	75fb      	strb	r3, [r7, #23]
      break;
 8012802:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012804:	7dfb      	ldrb	r3, [r7, #23]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d109      	bne.n	801281e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 801280a:	4b29      	ldr	r3, [pc, #164]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801280c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801280e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012816:	4926      	ldr	r1, [pc, #152]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012818:	4313      	orrs	r3, r2
 801281a:	64cb      	str	r3, [r1, #76]	; 0x4c
 801281c:	e001      	b.n	8012822 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801281e:	7dfb      	ldrb	r3, [r7, #23]
 8012820:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	681b      	ldr	r3, [r3, #0]
 8012826:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 801282a:	2b00      	cmp	r3, #0
 801282c:	d00a      	beq.n	8012844 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	3324      	adds	r3, #36	; 0x24
 8012832:	2102      	movs	r1, #2
 8012834:	4618      	mov	r0, r3
 8012836:	f000 fc1b 	bl	8013070 <RCCEx_PLL3_Config>
 801283a:	4603      	mov	r3, r0
 801283c:	2b00      	cmp	r3, #0
 801283e:	d001      	beq.n	8012844 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8012840:	2301      	movs	r3, #1
 8012842:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801284c:	2b00      	cmp	r3, #0
 801284e:	d033      	beq.n	80128b8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012854:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8012858:	d017      	beq.n	801288a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 801285a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801285e:	d811      	bhi.n	8012884 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8012860:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012864:	d013      	beq.n	801288e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8012866:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801286a:	d80b      	bhi.n	8012884 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 801286c:	2b00      	cmp	r3, #0
 801286e:	d010      	beq.n	8012892 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8012870:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8012874:	d106      	bne.n	8012884 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8012876:	4b0e      	ldr	r3, [pc, #56]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8012878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801287a:	4a0d      	ldr	r2, [pc, #52]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801287c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8012880:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8012882:	e007      	b.n	8012894 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8012884:	2301      	movs	r3, #1
 8012886:	75fb      	strb	r3, [r7, #23]
      break;
 8012888:	e004      	b.n	8012894 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 801288a:	bf00      	nop
 801288c:	e002      	b.n	8012894 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 801288e:	bf00      	nop
 8012890:	e000      	b.n	8012894 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8012892:	bf00      	nop
    }

    if(ret == HAL_OK)
 8012894:	7dfb      	ldrb	r3, [r7, #23]
 8012896:	2b00      	cmp	r3, #0
 8012898:	d10c      	bne.n	80128b4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801289a:	4b05      	ldr	r3, [pc, #20]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 801289c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801289e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80128a6:	4902      	ldr	r1, [pc, #8]	; (80128b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80128a8:	4313      	orrs	r3, r2
 80128aa:	654b      	str	r3, [r1, #84]	; 0x54
 80128ac:	e004      	b.n	80128b8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80128ae:	bf00      	nop
 80128b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80128b4:	7dfb      	ldrb	r3, [r7, #23]
 80128b6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d008      	beq.n	80128d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80128c4:	4b31      	ldr	r3, [pc, #196]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80128c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80128c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80128d0:	492e      	ldr	r1, [pc, #184]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80128d2:	4313      	orrs	r3, r2
 80128d4:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d009      	beq.n	80128f6 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80128e2:	4b2a      	ldr	r3, [pc, #168]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80128e4:	691b      	ldr	r3, [r3, #16]
 80128e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80128ea:	687b      	ldr	r3, [r7, #4]
 80128ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80128f0:	4926      	ldr	r1, [pc, #152]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80128f2:	4313      	orrs	r3, r2
 80128f4:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d008      	beq.n	8012914 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8012902:	4b22      	ldr	r3, [pc, #136]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012904:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012906:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 801290e:	491f      	ldr	r1, [pc, #124]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012910:	4313      	orrs	r3, r2
 8012912:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 801291c:	2b00      	cmp	r3, #0
 801291e:	d00d      	beq.n	801293c <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8012920:	4b1a      	ldr	r3, [pc, #104]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012922:	691b      	ldr	r3, [r3, #16]
 8012924:	4a19      	ldr	r2, [pc, #100]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012926:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 801292a:	6113      	str	r3, [r2, #16]
 801292c:	4b17      	ldr	r3, [pc, #92]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 801292e:	691a      	ldr	r2, [r3, #16]
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8012936:	4915      	ldr	r1, [pc, #84]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012938:	4313      	orrs	r3, r2
 801293a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	2b00      	cmp	r3, #0
 8012942:	da08      	bge.n	8012956 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8012944:	4b11      	ldr	r3, [pc, #68]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012946:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012948:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012950:	490e      	ldr	r1, [pc, #56]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012952:	4313      	orrs	r3, r2
 8012954:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801295e:	2b00      	cmp	r3, #0
 8012960:	d009      	beq.n	8012976 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8012962:	4b0a      	ldr	r3, [pc, #40]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012966:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8012970:	4906      	ldr	r1, [pc, #24]	; (801298c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8012972:	4313      	orrs	r3, r2
 8012974:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8012976:	7dbb      	ldrb	r3, [r7, #22]
 8012978:	2b00      	cmp	r3, #0
 801297a:	d101      	bne.n	8012980 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 801297c:	2300      	movs	r3, #0
 801297e:	e000      	b.n	8012982 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8012980:	2301      	movs	r3, #1
}
 8012982:	4618      	mov	r0, r3
 8012984:	3718      	adds	r7, #24
 8012986:	46bd      	mov	sp, r7
 8012988:	bd80      	pop	{r7, pc}
 801298a:	bf00      	nop
 801298c:	58024400 	.word	0x58024400

08012990 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8012990:	b580      	push	{r7, lr}
 8012992:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8012994:	f7ff f818 	bl	80119c8 <HAL_RCC_GetHCLKFreq>
 8012998:	4602      	mov	r2, r0
 801299a:	4b06      	ldr	r3, [pc, #24]	; (80129b4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 801299c:	6a1b      	ldr	r3, [r3, #32]
 801299e:	091b      	lsrs	r3, r3, #4
 80129a0:	f003 0307 	and.w	r3, r3, #7
 80129a4:	4904      	ldr	r1, [pc, #16]	; (80129b8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80129a6:	5ccb      	ldrb	r3, [r1, r3]
 80129a8:	f003 031f 	and.w	r3, r3, #31
 80129ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80129b0:	4618      	mov	r0, r3
 80129b2:	bd80      	pop	{r7, pc}
 80129b4:	58024400 	.word	0x58024400
 80129b8:	24008478 	.word	0x24008478

080129bc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80129bc:	b480      	push	{r7}
 80129be:	b089      	sub	sp, #36	; 0x24
 80129c0:	af00      	add	r7, sp, #0
 80129c2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80129c4:	4ba1      	ldr	r3, [pc, #644]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80129c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80129c8:	f003 0303 	and.w	r3, r3, #3
 80129cc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80129ce:	4b9f      	ldr	r3, [pc, #636]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80129d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80129d2:	0b1b      	lsrs	r3, r3, #12
 80129d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80129d8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80129da:	4b9c      	ldr	r3, [pc, #624]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80129dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129de:	091b      	lsrs	r3, r3, #4
 80129e0:	f003 0301 	and.w	r3, r3, #1
 80129e4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80129e6:	4b99      	ldr	r3, [pc, #612]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80129e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80129ea:	08db      	lsrs	r3, r3, #3
 80129ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80129f0:	693a      	ldr	r2, [r7, #16]
 80129f2:	fb02 f303 	mul.w	r3, r2, r3
 80129f6:	ee07 3a90 	vmov	s15, r3
 80129fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80129fe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8012a02:	697b      	ldr	r3, [r7, #20]
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	f000 8111 	beq.w	8012c2c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8012a0a:	69bb      	ldr	r3, [r7, #24]
 8012a0c:	2b02      	cmp	r3, #2
 8012a0e:	f000 8083 	beq.w	8012b18 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8012a12:	69bb      	ldr	r3, [r7, #24]
 8012a14:	2b02      	cmp	r3, #2
 8012a16:	f200 80a1 	bhi.w	8012b5c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8012a1a:	69bb      	ldr	r3, [r7, #24]
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d003      	beq.n	8012a28 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8012a20:	69bb      	ldr	r3, [r7, #24]
 8012a22:	2b01      	cmp	r3, #1
 8012a24:	d056      	beq.n	8012ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8012a26:	e099      	b.n	8012b5c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012a28:	4b88      	ldr	r3, [pc, #544]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	f003 0320 	and.w	r3, r3, #32
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d02d      	beq.n	8012a90 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8012a34:	4b85      	ldr	r3, [pc, #532]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	08db      	lsrs	r3, r3, #3
 8012a3a:	f003 0303 	and.w	r3, r3, #3
 8012a3e:	4a84      	ldr	r2, [pc, #528]	; (8012c50 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8012a40:	fa22 f303 	lsr.w	r3, r2, r3
 8012a44:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8012a46:	68bb      	ldr	r3, [r7, #8]
 8012a48:	ee07 3a90 	vmov	s15, r3
 8012a4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012a50:	697b      	ldr	r3, [r7, #20]
 8012a52:	ee07 3a90 	vmov	s15, r3
 8012a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012a5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012a5e:	4b7b      	ldr	r3, [pc, #492]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012a62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012a66:	ee07 3a90 	vmov	s15, r3
 8012a6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012a6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8012a72:	eddf 5a78 	vldr	s11, [pc, #480]	; 8012c54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8012a76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012a7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012a7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012a82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012a8a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8012a8e:	e087      	b.n	8012ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8012a90:	697b      	ldr	r3, [r7, #20]
 8012a92:	ee07 3a90 	vmov	s15, r3
 8012a96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012a9a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8012c58 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8012a9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012aa2:	4b6a      	ldr	r3, [pc, #424]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012aaa:	ee07 3a90 	vmov	s15, r3
 8012aae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012ab2:	ed97 6a03 	vldr	s12, [r7, #12]
 8012ab6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8012c54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8012aba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012abe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012ac2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012ac6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012ace:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012ad2:	e065      	b.n	8012ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8012ad4:	697b      	ldr	r3, [r7, #20]
 8012ad6:	ee07 3a90 	vmov	s15, r3
 8012ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012ade:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8012c5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8012ae2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012ae6:	4b59      	ldr	r3, [pc, #356]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012aee:	ee07 3a90 	vmov	s15, r3
 8012af2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012af6:	ed97 6a03 	vldr	s12, [r7, #12]
 8012afa:	eddf 5a56 	vldr	s11, [pc, #344]	; 8012c54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8012afe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012b02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012b06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012b0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b12:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012b16:	e043      	b.n	8012ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8012b18:	697b      	ldr	r3, [r7, #20]
 8012b1a:	ee07 3a90 	vmov	s15, r3
 8012b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012b22:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8012c60 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8012b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012b2a:	4b48      	ldr	r3, [pc, #288]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b32:	ee07 3a90 	vmov	s15, r3
 8012b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012b3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8012b3e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8012c54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8012b42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012b46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012b4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b56:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012b5a:	e021      	b.n	8012ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8012b5c:	697b      	ldr	r3, [r7, #20]
 8012b5e:	ee07 3a90 	vmov	s15, r3
 8012b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012b66:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8012c5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8012b6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012b6e:	4b37      	ldr	r3, [pc, #220]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012b76:	ee07 3a90 	vmov	s15, r3
 8012b7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012b7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8012b82:	eddf 5a34 	vldr	s11, [pc, #208]	; 8012c54 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8012b86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012b8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012b8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b9a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012b9e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8012ba0:	4b2a      	ldr	r3, [pc, #168]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ba4:	0a5b      	lsrs	r3, r3, #9
 8012ba6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012baa:	ee07 3a90 	vmov	s15, r3
 8012bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012bb2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012bb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012bba:	edd7 6a07 	vldr	s13, [r7, #28]
 8012bbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012bc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012bc6:	ee17 2a90 	vmov	r2, s15
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8012bce:	4b1f      	ldr	r3, [pc, #124]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012bd2:	0c1b      	lsrs	r3, r3, #16
 8012bd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012bd8:	ee07 3a90 	vmov	s15, r3
 8012bdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012be0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012be4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012be8:	edd7 6a07 	vldr	s13, [r7, #28]
 8012bec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012bf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012bf4:	ee17 2a90 	vmov	r2, s15
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8012bfc:	4b13      	ldr	r3, [pc, #76]	; (8012c4c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8012bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012c00:	0e1b      	lsrs	r3, r3, #24
 8012c02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012c06:	ee07 3a90 	vmov	s15, r3
 8012c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012c0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012c12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012c16:	edd7 6a07 	vldr	s13, [r7, #28]
 8012c1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012c1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012c22:	ee17 2a90 	vmov	r2, s15
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8012c2a:	e008      	b.n	8012c3e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	2200      	movs	r2, #0
 8012c30:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	2200      	movs	r2, #0
 8012c36:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	2200      	movs	r2, #0
 8012c3c:	609a      	str	r2, [r3, #8]
}
 8012c3e:	bf00      	nop
 8012c40:	3724      	adds	r7, #36	; 0x24
 8012c42:	46bd      	mov	sp, r7
 8012c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c48:	4770      	bx	lr
 8012c4a:	bf00      	nop
 8012c4c:	58024400 	.word	0x58024400
 8012c50:	03d09000 	.word	0x03d09000
 8012c54:	46000000 	.word	0x46000000
 8012c58:	4c742400 	.word	0x4c742400
 8012c5c:	4a742400 	.word	0x4a742400
 8012c60:	4af42400 	.word	0x4af42400

08012c64 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8012c64:	b480      	push	{r7}
 8012c66:	b089      	sub	sp, #36	; 0x24
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8012c6c:	4ba1      	ldr	r3, [pc, #644]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c70:	f003 0303 	and.w	r3, r3, #3
 8012c74:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8012c76:	4b9f      	ldr	r3, [pc, #636]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c7a:	0d1b      	lsrs	r3, r3, #20
 8012c7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012c80:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8012c82:	4b9c      	ldr	r3, [pc, #624]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012c86:	0a1b      	lsrs	r3, r3, #8
 8012c88:	f003 0301 	and.w	r3, r3, #1
 8012c8c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8012c8e:	4b99      	ldr	r3, [pc, #612]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012c92:	08db      	lsrs	r3, r3, #3
 8012c94:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012c98:	693a      	ldr	r2, [r7, #16]
 8012c9a:	fb02 f303 	mul.w	r3, r2, r3
 8012c9e:	ee07 3a90 	vmov	s15, r3
 8012ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012ca6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8012caa:	697b      	ldr	r3, [r7, #20]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	f000 8111 	beq.w	8012ed4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8012cb2:	69bb      	ldr	r3, [r7, #24]
 8012cb4:	2b02      	cmp	r3, #2
 8012cb6:	f000 8083 	beq.w	8012dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8012cba:	69bb      	ldr	r3, [r7, #24]
 8012cbc:	2b02      	cmp	r3, #2
 8012cbe:	f200 80a1 	bhi.w	8012e04 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8012cc2:	69bb      	ldr	r3, [r7, #24]
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d003      	beq.n	8012cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8012cc8:	69bb      	ldr	r3, [r7, #24]
 8012cca:	2b01      	cmp	r3, #1
 8012ccc:	d056      	beq.n	8012d7c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8012cce:	e099      	b.n	8012e04 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012cd0:	4b88      	ldr	r3, [pc, #544]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	f003 0320 	and.w	r3, r3, #32
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d02d      	beq.n	8012d38 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8012cdc:	4b85      	ldr	r3, [pc, #532]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012cde:	681b      	ldr	r3, [r3, #0]
 8012ce0:	08db      	lsrs	r3, r3, #3
 8012ce2:	f003 0303 	and.w	r3, r3, #3
 8012ce6:	4a84      	ldr	r2, [pc, #528]	; (8012ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8012ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8012cec:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8012cee:	68bb      	ldr	r3, [r7, #8]
 8012cf0:	ee07 3a90 	vmov	s15, r3
 8012cf4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012cf8:	697b      	ldr	r3, [r7, #20]
 8012cfa:	ee07 3a90 	vmov	s15, r3
 8012cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012d02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012d06:	4b7b      	ldr	r3, [pc, #492]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012d0e:	ee07 3a90 	vmov	s15, r3
 8012d12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012d16:	ed97 6a03 	vldr	s12, [r7, #12]
 8012d1a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8012efc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8012d1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012d22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012d26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012d2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012d2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012d32:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8012d36:	e087      	b.n	8012e48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8012d38:	697b      	ldr	r3, [r7, #20]
 8012d3a:	ee07 3a90 	vmov	s15, r3
 8012d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012d42:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8012f00 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8012d46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012d4a:	4b6a      	ldr	r3, [pc, #424]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012d52:	ee07 3a90 	vmov	s15, r3
 8012d56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012d5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8012d5e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8012efc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8012d62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012d66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012d6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012d6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012d76:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012d7a:	e065      	b.n	8012e48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8012d7c:	697b      	ldr	r3, [r7, #20]
 8012d7e:	ee07 3a90 	vmov	s15, r3
 8012d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012d86:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8012f04 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8012d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012d8e:	4b59      	ldr	r3, [pc, #356]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012d96:	ee07 3a90 	vmov	s15, r3
 8012d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012d9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8012da2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8012efc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8012da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012dae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012dba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012dbe:	e043      	b.n	8012e48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8012dc0:	697b      	ldr	r3, [r7, #20]
 8012dc2:	ee07 3a90 	vmov	s15, r3
 8012dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012dca:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8012f08 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8012dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012dd2:	4b48      	ldr	r3, [pc, #288]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012dda:	ee07 3a90 	vmov	s15, r3
 8012dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012de2:	ed97 6a03 	vldr	s12, [r7, #12]
 8012de6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8012efc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8012dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012df2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012dfe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012e02:	e021      	b.n	8012e48 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8012e04:	697b      	ldr	r3, [r7, #20]
 8012e06:	ee07 3a90 	vmov	s15, r3
 8012e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012e0e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8012f04 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8012e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8012e16:	4b37      	ldr	r3, [pc, #220]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012e1e:	ee07 3a90 	vmov	s15, r3
 8012e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8012e2a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8012efc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8012e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8012e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012e36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8012e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012e42:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8012e46:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8012e48:	4b2a      	ldr	r3, [pc, #168]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012e4c:	0a5b      	lsrs	r3, r3, #9
 8012e4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012e52:	ee07 3a90 	vmov	s15, r3
 8012e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012e5a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012e5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012e62:	edd7 6a07 	vldr	s13, [r7, #28]
 8012e66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012e6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012e6e:	ee17 2a90 	vmov	r2, s15
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8012e76:	4b1f      	ldr	r3, [pc, #124]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012e7a:	0c1b      	lsrs	r3, r3, #16
 8012e7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012e80:	ee07 3a90 	vmov	s15, r3
 8012e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012e88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012e8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012e90:	edd7 6a07 	vldr	s13, [r7, #28]
 8012e94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012e98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012e9c:	ee17 2a90 	vmov	r2, s15
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8012ea4:	4b13      	ldr	r3, [pc, #76]	; (8012ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8012ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012ea8:	0e1b      	lsrs	r3, r3, #24
 8012eaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012eae:	ee07 3a90 	vmov	s15, r3
 8012eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8012eb6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8012eba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8012ebe:	edd7 6a07 	vldr	s13, [r7, #28]
 8012ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8012eca:	ee17 2a90 	vmov	r2, s15
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8012ed2:	e008      	b.n	8012ee6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	2200      	movs	r2, #0
 8012ed8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	2200      	movs	r2, #0
 8012ede:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	609a      	str	r2, [r3, #8]
}
 8012ee6:	bf00      	nop
 8012ee8:	3724      	adds	r7, #36	; 0x24
 8012eea:	46bd      	mov	sp, r7
 8012eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ef0:	4770      	bx	lr
 8012ef2:	bf00      	nop
 8012ef4:	58024400 	.word	0x58024400
 8012ef8:	03d09000 	.word	0x03d09000
 8012efc:	46000000 	.word	0x46000000
 8012f00:	4c742400 	.word	0x4c742400
 8012f04:	4a742400 	.word	0x4a742400
 8012f08:	4af42400 	.word	0x4af42400

08012f0c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8012f0c:	b580      	push	{r7, lr}
 8012f0e:	b084      	sub	sp, #16
 8012f10:	af00      	add	r7, sp, #0
 8012f12:	6078      	str	r0, [r7, #4]
 8012f14:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8012f16:	2300      	movs	r3, #0
 8012f18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8012f1a:	4b53      	ldr	r3, [pc, #332]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012f1e:	f003 0303 	and.w	r3, r3, #3
 8012f22:	2b03      	cmp	r3, #3
 8012f24:	d101      	bne.n	8012f2a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8012f26:	2301      	movs	r3, #1
 8012f28:	e099      	b.n	801305e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8012f2a:	4b4f      	ldr	r3, [pc, #316]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012f2c:	681b      	ldr	r3, [r3, #0]
 8012f2e:	4a4e      	ldr	r2, [pc, #312]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012f30:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8012f34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8012f36:	f7f8 fc19 	bl	800b76c <HAL_GetTick>
 8012f3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8012f3c:	e008      	b.n	8012f50 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8012f3e:	f7f8 fc15 	bl	800b76c <HAL_GetTick>
 8012f42:	4602      	mov	r2, r0
 8012f44:	68bb      	ldr	r3, [r7, #8]
 8012f46:	1ad3      	subs	r3, r2, r3
 8012f48:	2b02      	cmp	r3, #2
 8012f4a:	d901      	bls.n	8012f50 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8012f4c:	2303      	movs	r3, #3
 8012f4e:	e086      	b.n	801305e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8012f50:	4b45      	ldr	r3, [pc, #276]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012f52:	681b      	ldr	r3, [r3, #0]
 8012f54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d1f0      	bne.n	8012f3e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8012f5c:	4b42      	ldr	r3, [pc, #264]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012f60:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	681b      	ldr	r3, [r3, #0]
 8012f68:	031b      	lsls	r3, r3, #12
 8012f6a:	493f      	ldr	r1, [pc, #252]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012f6c:	4313      	orrs	r3, r2
 8012f6e:	628b      	str	r3, [r1, #40]	; 0x28
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	685b      	ldr	r3, [r3, #4]
 8012f74:	3b01      	subs	r3, #1
 8012f76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	689b      	ldr	r3, [r3, #8]
 8012f7e:	3b01      	subs	r3, #1
 8012f80:	025b      	lsls	r3, r3, #9
 8012f82:	b29b      	uxth	r3, r3
 8012f84:	431a      	orrs	r2, r3
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	68db      	ldr	r3, [r3, #12]
 8012f8a:	3b01      	subs	r3, #1
 8012f8c:	041b      	lsls	r3, r3, #16
 8012f8e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8012f92:	431a      	orrs	r2, r3
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	691b      	ldr	r3, [r3, #16]
 8012f98:	3b01      	subs	r3, #1
 8012f9a:	061b      	lsls	r3, r3, #24
 8012f9c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8012fa0:	4931      	ldr	r1, [pc, #196]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fa2:	4313      	orrs	r3, r2
 8012fa4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8012fa6:	4b30      	ldr	r3, [pc, #192]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012faa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	695b      	ldr	r3, [r3, #20]
 8012fb2:	492d      	ldr	r1, [pc, #180]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fb4:	4313      	orrs	r3, r2
 8012fb6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8012fb8:	4b2b      	ldr	r3, [pc, #172]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fbc:	f023 0220 	bic.w	r2, r3, #32
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	699b      	ldr	r3, [r3, #24]
 8012fc4:	4928      	ldr	r1, [pc, #160]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fc6:	4313      	orrs	r3, r2
 8012fc8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8012fca:	4b27      	ldr	r3, [pc, #156]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fce:	4a26      	ldr	r2, [pc, #152]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fd0:	f023 0310 	bic.w	r3, r3, #16
 8012fd4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8012fd6:	4b24      	ldr	r3, [pc, #144]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fd8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8012fda:	4b24      	ldr	r3, [pc, #144]	; (801306c <RCCEx_PLL2_Config+0x160>)
 8012fdc:	4013      	ands	r3, r2
 8012fde:	687a      	ldr	r2, [r7, #4]
 8012fe0:	69d2      	ldr	r2, [r2, #28]
 8012fe2:	00d2      	lsls	r2, r2, #3
 8012fe4:	4920      	ldr	r1, [pc, #128]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fe6:	4313      	orrs	r3, r2
 8012fe8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8012fea:	4b1f      	ldr	r3, [pc, #124]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fee:	4a1e      	ldr	r2, [pc, #120]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012ff0:	f043 0310 	orr.w	r3, r3, #16
 8012ff4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8012ff6:	683b      	ldr	r3, [r7, #0]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d106      	bne.n	801300a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8012ffc:	4b1a      	ldr	r3, [pc, #104]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8012ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013000:	4a19      	ldr	r2, [pc, #100]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8013002:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8013006:	62d3      	str	r3, [r2, #44]	; 0x2c
 8013008:	e00f      	b.n	801302a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 801300a:	683b      	ldr	r3, [r7, #0]
 801300c:	2b01      	cmp	r3, #1
 801300e:	d106      	bne.n	801301e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8013010:	4b15      	ldr	r3, [pc, #84]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8013012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013014:	4a14      	ldr	r2, [pc, #80]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8013016:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801301a:	62d3      	str	r3, [r2, #44]	; 0x2c
 801301c:	e005      	b.n	801302a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 801301e:	4b12      	ldr	r3, [pc, #72]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8013020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013022:	4a11      	ldr	r2, [pc, #68]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8013024:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013028:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 801302a:	4b0f      	ldr	r3, [pc, #60]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	4a0e      	ldr	r2, [pc, #56]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8013030:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8013034:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013036:	f7f8 fb99 	bl	800b76c <HAL_GetTick>
 801303a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801303c:	e008      	b.n	8013050 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 801303e:	f7f8 fb95 	bl	800b76c <HAL_GetTick>
 8013042:	4602      	mov	r2, r0
 8013044:	68bb      	ldr	r3, [r7, #8]
 8013046:	1ad3      	subs	r3, r2, r3
 8013048:	2b02      	cmp	r3, #2
 801304a:	d901      	bls.n	8013050 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 801304c:	2303      	movs	r3, #3
 801304e:	e006      	b.n	801305e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8013050:	4b05      	ldr	r3, [pc, #20]	; (8013068 <RCCEx_PLL2_Config+0x15c>)
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8013058:	2b00      	cmp	r3, #0
 801305a:	d0f0      	beq.n	801303e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 801305c:	7bfb      	ldrb	r3, [r7, #15]
}
 801305e:	4618      	mov	r0, r3
 8013060:	3710      	adds	r7, #16
 8013062:	46bd      	mov	sp, r7
 8013064:	bd80      	pop	{r7, pc}
 8013066:	bf00      	nop
 8013068:	58024400 	.word	0x58024400
 801306c:	ffff0007 	.word	0xffff0007

08013070 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8013070:	b580      	push	{r7, lr}
 8013072:	b084      	sub	sp, #16
 8013074:	af00      	add	r7, sp, #0
 8013076:	6078      	str	r0, [r7, #4]
 8013078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801307a:	2300      	movs	r3, #0
 801307c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801307e:	4b53      	ldr	r3, [pc, #332]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013082:	f003 0303 	and.w	r3, r3, #3
 8013086:	2b03      	cmp	r3, #3
 8013088:	d101      	bne.n	801308e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 801308a:	2301      	movs	r3, #1
 801308c:	e099      	b.n	80131c2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801308e:	4b4f      	ldr	r3, [pc, #316]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013090:	681b      	ldr	r3, [r3, #0]
 8013092:	4a4e      	ldr	r2, [pc, #312]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013094:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8013098:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801309a:	f7f8 fb67 	bl	800b76c <HAL_GetTick>
 801309e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80130a0:	e008      	b.n	80130b4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80130a2:	f7f8 fb63 	bl	800b76c <HAL_GetTick>
 80130a6:	4602      	mov	r2, r0
 80130a8:	68bb      	ldr	r3, [r7, #8]
 80130aa:	1ad3      	subs	r3, r2, r3
 80130ac:	2b02      	cmp	r3, #2
 80130ae:	d901      	bls.n	80130b4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80130b0:	2303      	movs	r3, #3
 80130b2:	e086      	b.n	80131c2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80130b4:	4b45      	ldr	r3, [pc, #276]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80130bc:	2b00      	cmp	r3, #0
 80130be:	d1f0      	bne.n	80130a2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80130c0:	4b42      	ldr	r3, [pc, #264]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 80130c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80130c4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	681b      	ldr	r3, [r3, #0]
 80130cc:	051b      	lsls	r3, r3, #20
 80130ce:	493f      	ldr	r1, [pc, #252]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 80130d0:	4313      	orrs	r3, r2
 80130d2:	628b      	str	r3, [r1, #40]	; 0x28
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	685b      	ldr	r3, [r3, #4]
 80130d8:	3b01      	subs	r3, #1
 80130da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	689b      	ldr	r3, [r3, #8]
 80130e2:	3b01      	subs	r3, #1
 80130e4:	025b      	lsls	r3, r3, #9
 80130e6:	b29b      	uxth	r3, r3
 80130e8:	431a      	orrs	r2, r3
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	68db      	ldr	r3, [r3, #12]
 80130ee:	3b01      	subs	r3, #1
 80130f0:	041b      	lsls	r3, r3, #16
 80130f2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80130f6:	431a      	orrs	r2, r3
 80130f8:	687b      	ldr	r3, [r7, #4]
 80130fa:	691b      	ldr	r3, [r3, #16]
 80130fc:	3b01      	subs	r3, #1
 80130fe:	061b      	lsls	r3, r3, #24
 8013100:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8013104:	4931      	ldr	r1, [pc, #196]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013106:	4313      	orrs	r3, r2
 8013108:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 801310a:	4b30      	ldr	r3, [pc, #192]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 801310c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801310e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8013112:	687b      	ldr	r3, [r7, #4]
 8013114:	695b      	ldr	r3, [r3, #20]
 8013116:	492d      	ldr	r1, [pc, #180]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013118:	4313      	orrs	r3, r2
 801311a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 801311c:	4b2b      	ldr	r3, [pc, #172]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 801311e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013120:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	699b      	ldr	r3, [r3, #24]
 8013128:	4928      	ldr	r1, [pc, #160]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 801312a:	4313      	orrs	r3, r2
 801312c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 801312e:	4b27      	ldr	r3, [pc, #156]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013132:	4a26      	ldr	r2, [pc, #152]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013134:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013138:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 801313a:	4b24      	ldr	r3, [pc, #144]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 801313c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801313e:	4b24      	ldr	r3, [pc, #144]	; (80131d0 <RCCEx_PLL3_Config+0x160>)
 8013140:	4013      	ands	r3, r2
 8013142:	687a      	ldr	r2, [r7, #4]
 8013144:	69d2      	ldr	r2, [r2, #28]
 8013146:	00d2      	lsls	r2, r2, #3
 8013148:	4920      	ldr	r1, [pc, #128]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 801314a:	4313      	orrs	r3, r2
 801314c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 801314e:	4b1f      	ldr	r3, [pc, #124]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013152:	4a1e      	ldr	r2, [pc, #120]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013158:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 801315a:	683b      	ldr	r3, [r7, #0]
 801315c:	2b00      	cmp	r3, #0
 801315e:	d106      	bne.n	801316e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8013160:	4b1a      	ldr	r3, [pc, #104]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013164:	4a19      	ldr	r2, [pc, #100]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013166:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 801316a:	62d3      	str	r3, [r2, #44]	; 0x2c
 801316c:	e00f      	b.n	801318e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 801316e:	683b      	ldr	r3, [r7, #0]
 8013170:	2b01      	cmp	r3, #1
 8013172:	d106      	bne.n	8013182 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8013174:	4b15      	ldr	r3, [pc, #84]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013178:	4a14      	ldr	r2, [pc, #80]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 801317a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801317e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8013180:	e005      	b.n	801318e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8013182:	4b12      	ldr	r3, [pc, #72]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013186:	4a11      	ldr	r2, [pc, #68]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013188:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801318c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801318e:	4b0f      	ldr	r3, [pc, #60]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013190:	681b      	ldr	r3, [r3, #0]
 8013192:	4a0e      	ldr	r2, [pc, #56]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 8013194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013198:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801319a:	f7f8 fae7 	bl	800b76c <HAL_GetTick>
 801319e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80131a0:	e008      	b.n	80131b4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80131a2:	f7f8 fae3 	bl	800b76c <HAL_GetTick>
 80131a6:	4602      	mov	r2, r0
 80131a8:	68bb      	ldr	r3, [r7, #8]
 80131aa:	1ad3      	subs	r3, r2, r3
 80131ac:	2b02      	cmp	r3, #2
 80131ae:	d901      	bls.n	80131b4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80131b0:	2303      	movs	r3, #3
 80131b2:	e006      	b.n	80131c2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80131b4:	4b05      	ldr	r3, [pc, #20]	; (80131cc <RCCEx_PLL3_Config+0x15c>)
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d0f0      	beq.n	80131a2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80131c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80131c2:	4618      	mov	r0, r3
 80131c4:	3710      	adds	r7, #16
 80131c6:	46bd      	mov	sp, r7
 80131c8:	bd80      	pop	{r7, pc}
 80131ca:	bf00      	nop
 80131cc:	58024400 	.word	0x58024400
 80131d0:	ffff0007 	.word	0xffff0007

080131d4 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80131d4:	b580      	push	{r7, lr}
 80131d6:	b084      	sub	sp, #16
 80131d8:	af00      	add	r7, sp, #0
 80131da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	2b00      	cmp	r3, #0
 80131e0:	d101      	bne.n	80131e6 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80131e2:	2301      	movs	r3, #1
 80131e4:	e054      	b.n	8013290 <HAL_RNG_Init+0xbc>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	7a5b      	ldrb	r3, [r3, #9]
 80131ea:	b2db      	uxtb	r3, r3
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d105      	bne.n	80131fc <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	2200      	movs	r2, #0
 80131f4:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80131f6:	6878      	ldr	r0, [r7, #4]
 80131f8:	f7f7 fe8a 	bl	800af10 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	2202      	movs	r2, #2
 8013200:	725a      	strb	r2, [r3, #9]
      }
    }
  }
#else
  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	681b      	ldr	r3, [r3, #0]
 8013208:	f023 0120 	bic.w	r1, r3, #32
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	685a      	ldr	r2, [r3, #4]
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	430a      	orrs	r2, r1
 8013216:	601a      	str	r2, [r3, #0]
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	681a      	ldr	r2, [r3, #0]
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	f042 0204 	orr.w	r2, r2, #4
 8013226:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8013228:	687b      	ldr	r3, [r7, #4]
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	685b      	ldr	r3, [r3, #4]
 801322e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013232:	2b40      	cmp	r3, #64	; 0x40
 8013234:	d104      	bne.n	8013240 <HAL_RNG_Init+0x6c>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	2204      	movs	r2, #4
 801323a:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 801323c:	2301      	movs	r3, #1
 801323e:	e027      	b.n	8013290 <HAL_RNG_Init+0xbc>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8013240:	f7f8 fa94 	bl	800b76c <HAL_GetTick>
 8013244:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8013246:	e015      	b.n	8013274 <HAL_RNG_Init+0xa0>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8013248:	f7f8 fa90 	bl	800b76c <HAL_GetTick>
 801324c:	4602      	mov	r2, r0
 801324e:	68fb      	ldr	r3, [r7, #12]
 8013250:	1ad3      	subs	r3, r2, r3
 8013252:	2b02      	cmp	r3, #2
 8013254:	d90e      	bls.n	8013274 <HAL_RNG_Init+0xa0>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	685b      	ldr	r3, [r3, #4]
 801325c:	f003 0304 	and.w	r3, r3, #4
 8013260:	2b04      	cmp	r3, #4
 8013262:	d107      	bne.n	8013274 <HAL_RNG_Init+0xa0>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	2204      	movs	r2, #4
 8013268:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	2202      	movs	r2, #2
 801326e:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8013270:	2301      	movs	r3, #1
 8013272:	e00d      	b.n	8013290 <HAL_RNG_Init+0xbc>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	685b      	ldr	r3, [r3, #4]
 801327a:	f003 0304 	and.w	r3, r3, #4
 801327e:	2b04      	cmp	r3, #4
 8013280:	d0e2      	beq.n	8013248 <HAL_RNG_Init+0x74>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	2201      	movs	r2, #1
 8013286:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	2200      	movs	r2, #0
 801328c:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 801328e:	2300      	movs	r3, #0
}
 8013290:	4618      	mov	r0, r3
 8013292:	3710      	adds	r7, #16
 8013294:	46bd      	mov	sp, r7
 8013296:	bd80      	pop	{r7, pc}

08013298 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 8013298:	b580      	push	{r7, lr}
 801329a:	b084      	sub	sp, #16
 801329c:	af00      	add	r7, sp, #0
 801329e:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 80132a0:	2300      	movs	r3, #0
 80132a2:	60fb      	str	r3, [r7, #12]

  /* RNG clock error interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	685b      	ldr	r3, [r3, #4]
 80132aa:	f003 0320 	and.w	r3, r3, #32
 80132ae:	2b20      	cmp	r3, #32
 80132b0:	d105      	bne.n	80132be <HAL_RNG_IRQHandler+0x26>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	2210      	movs	r2, #16
 80132b6:	60da      	str	r2, [r3, #12]
    rngclockerror = 1U;
 80132b8:	2301      	movs	r3, #1
 80132ba:	60fb      	str	r3, [r7, #12]
 80132bc:	e023      	b.n	8013306 <HAL_RNG_IRQHandler+0x6e>
  }
  else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	681b      	ldr	r3, [r3, #0]
 80132c2:	685b      	ldr	r3, [r3, #4]
 80132c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80132c8:	2b40      	cmp	r3, #64	; 0x40
 80132ca:	d11c      	bne.n	8013306 <HAL_RNG_IRQHandler+0x6e>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	685b      	ldr	r3, [r3, #4]
 80132d2:	f003 0304 	and.w	r3, r3, #4
 80132d6:	2b04      	cmp	r3, #4
 80132d8:	d008      	beq.n	80132ec <HAL_RNG_IRQHandler+0x54>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	685a      	ldr	r2, [r3, #4]
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80132e8:	605a      	str	r2, [r3, #4]
 80132ea:	e00c      	b.n	8013306 <HAL_RNG_IRQHandler+0x6e>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	2208      	movs	r2, #8
 80132f0:	60da      	str	r2, [r3, #12]
      rngclockerror = 1U;
 80132f2:	2301      	movs	r3, #1
 80132f4:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	681b      	ldr	r3, [r3, #0]
 80132fa:	681a      	ldr	r2, [r3, #0]
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	681b      	ldr	r3, [r3, #0]
 8013300:	f022 0208 	bic.w	r2, r2, #8
 8013304:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8013306:	68fb      	ldr	r3, [r7, #12]
 8013308:	2b01      	cmp	r3, #1
 801330a:	d10b      	bne.n	8013324 <HAL_RNG_IRQHandler+0x8c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	2204      	movs	r2, #4
 8013310:	725a      	strb	r2, [r3, #9]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f000 f839 	bl	801338a <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8013318:	687b      	ldr	r3, [r7, #4]
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8013320:	605a      	str	r2, [r3, #4]

    return;
 8013322:	e024      	b.n	801336e <HAL_RNG_IRQHandler+0xd6>
  }

  /* Check RNG data ready interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	685b      	ldr	r3, [r3, #4]
 801332a:	f003 0301 	and.w	r3, r3, #1
 801332e:	2b01      	cmp	r3, #1
 8013330:	d11d      	bne.n	801336e <HAL_RNG_IRQHandler+0xd6>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8013332:	687b      	ldr	r3, [r7, #4]
 8013334:	681b      	ldr	r3, [r3, #0]
 8013336:	681a      	ldr	r2, [r3, #0]
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	681b      	ldr	r3, [r3, #0]
 801333c:	f022 0208 	bic.w	r2, r2, #8
 8013340:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	681b      	ldr	r3, [r3, #0]
 8013346:	689a      	ldr	r2, [r3, #8]
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	611a      	str	r2, [r3, #16]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	7a5b      	ldrb	r3, [r3, #9]
 8013350:	b2db      	uxtb	r3, r3
 8013352:	2b04      	cmp	r3, #4
 8013354:	d00b      	beq.n	801336e <HAL_RNG_IRQHandler+0xd6>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	2201      	movs	r2, #1
 801335a:	725a      	strb	r2, [r3, #9]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	2200      	movs	r2, #0
 8013360:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	691b      	ldr	r3, [r3, #16]
 8013366:	4619      	mov	r1, r3
 8013368:	6878      	ldr	r0, [r7, #4]
 801336a:	f000 f803 	bl	8013374 <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 801336e:	3710      	adds	r7, #16
 8013370:	46bd      	mov	sp, r7
 8013372:	bd80      	pop	{r7, pc}

08013374 <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8013374:	b480      	push	{r7}
 8013376:	b083      	sub	sp, #12
 8013378:	af00      	add	r7, sp, #0
 801337a:	6078      	str	r0, [r7, #4]
 801337c:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 801337e:	bf00      	nop
 8013380:	370c      	adds	r7, #12
 8013382:	46bd      	mov	sp, r7
 8013384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013388:	4770      	bx	lr

0801338a <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 801338a:	b480      	push	{r7}
 801338c:	b083      	sub	sp, #12
 801338e:	af00      	add	r7, sp, #0
 8013390:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8013392:	bf00      	nop
 8013394:	370c      	adds	r7, #12
 8013396:	46bd      	mov	sp, r7
 8013398:	f85d 7b04 	ldr.w	r7, [sp], #4
 801339c:	4770      	bx	lr

0801339e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801339e:	b580      	push	{r7, lr}
 80133a0:	b082      	sub	sp, #8
 80133a2:	af00      	add	r7, sp, #0
 80133a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80133a6:	687b      	ldr	r3, [r7, #4]
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d101      	bne.n	80133b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80133ac:	2301      	movs	r3, #1
 80133ae:	e049      	b.n	8013444 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80133b6:	b2db      	uxtb	r3, r3
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d106      	bne.n	80133ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	2200      	movs	r2, #0
 80133c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80133c4:	6878      	ldr	r0, [r7, #4]
 80133c6:	f000 f841 	bl	801344c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	2202      	movs	r2, #2
 80133ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	681a      	ldr	r2, [r3, #0]
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	3304      	adds	r3, #4
 80133da:	4619      	mov	r1, r3
 80133dc:	4610      	mov	r0, r2
 80133de:	f000 f9ff 	bl	80137e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	2201      	movs	r2, #1
 80133e6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	2201      	movs	r2, #1
 80133ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	2201      	movs	r2, #1
 80133f6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	2201      	movs	r2, #1
 80133fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	2201      	movs	r2, #1
 8013406:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	2201      	movs	r2, #1
 801340e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	2201      	movs	r2, #1
 8013416:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	2201      	movs	r2, #1
 801341e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	2201      	movs	r2, #1
 8013426:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	2201      	movs	r2, #1
 801342e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	2201      	movs	r2, #1
 8013436:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	2201      	movs	r2, #1
 801343e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013442:	2300      	movs	r3, #0
}
 8013444:	4618      	mov	r0, r3
 8013446:	3708      	adds	r7, #8
 8013448:	46bd      	mov	sp, r7
 801344a:	bd80      	pop	{r7, pc}

0801344c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 801344c:	b480      	push	{r7}
 801344e:	b083      	sub	sp, #12
 8013450:	af00      	add	r7, sp, #0
 8013452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8013454:	bf00      	nop
 8013456:	370c      	adds	r7, #12
 8013458:	46bd      	mov	sp, r7
 801345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801345e:	4770      	bx	lr

08013460 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8013460:	b480      	push	{r7}
 8013462:	b085      	sub	sp, #20
 8013464:	af00      	add	r7, sp, #0
 8013466:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801346e:	b2db      	uxtb	r3, r3
 8013470:	2b01      	cmp	r3, #1
 8013472:	d001      	beq.n	8013478 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8013474:	2301      	movs	r3, #1
 8013476:	e054      	b.n	8013522 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013478:	687b      	ldr	r3, [r7, #4]
 801347a:	2202      	movs	r2, #2
 801347c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	68da      	ldr	r2, [r3, #12]
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	f042 0201 	orr.w	r2, r2, #1
 801348e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	4a26      	ldr	r2, [pc, #152]	; (8013530 <HAL_TIM_Base_Start_IT+0xd0>)
 8013496:	4293      	cmp	r3, r2
 8013498:	d022      	beq.n	80134e0 <HAL_TIM_Base_Start_IT+0x80>
 801349a:	687b      	ldr	r3, [r7, #4]
 801349c:	681b      	ldr	r3, [r3, #0]
 801349e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80134a2:	d01d      	beq.n	80134e0 <HAL_TIM_Base_Start_IT+0x80>
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	681b      	ldr	r3, [r3, #0]
 80134a8:	4a22      	ldr	r2, [pc, #136]	; (8013534 <HAL_TIM_Base_Start_IT+0xd4>)
 80134aa:	4293      	cmp	r3, r2
 80134ac:	d018      	beq.n	80134e0 <HAL_TIM_Base_Start_IT+0x80>
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	4a21      	ldr	r2, [pc, #132]	; (8013538 <HAL_TIM_Base_Start_IT+0xd8>)
 80134b4:	4293      	cmp	r3, r2
 80134b6:	d013      	beq.n	80134e0 <HAL_TIM_Base_Start_IT+0x80>
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	4a1f      	ldr	r2, [pc, #124]	; (801353c <HAL_TIM_Base_Start_IT+0xdc>)
 80134be:	4293      	cmp	r3, r2
 80134c0:	d00e      	beq.n	80134e0 <HAL_TIM_Base_Start_IT+0x80>
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	4a1e      	ldr	r2, [pc, #120]	; (8013540 <HAL_TIM_Base_Start_IT+0xe0>)
 80134c8:	4293      	cmp	r3, r2
 80134ca:	d009      	beq.n	80134e0 <HAL_TIM_Base_Start_IT+0x80>
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	4a1c      	ldr	r2, [pc, #112]	; (8013544 <HAL_TIM_Base_Start_IT+0xe4>)
 80134d2:	4293      	cmp	r3, r2
 80134d4:	d004      	beq.n	80134e0 <HAL_TIM_Base_Start_IT+0x80>
 80134d6:	687b      	ldr	r3, [r7, #4]
 80134d8:	681b      	ldr	r3, [r3, #0]
 80134da:	4a1b      	ldr	r2, [pc, #108]	; (8013548 <HAL_TIM_Base_Start_IT+0xe8>)
 80134dc:	4293      	cmp	r3, r2
 80134de:	d115      	bne.n	801350c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	689a      	ldr	r2, [r3, #8]
 80134e6:	4b19      	ldr	r3, [pc, #100]	; (801354c <HAL_TIM_Base_Start_IT+0xec>)
 80134e8:	4013      	ands	r3, r2
 80134ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80134ec:	68fb      	ldr	r3, [r7, #12]
 80134ee:	2b06      	cmp	r3, #6
 80134f0:	d015      	beq.n	801351e <HAL_TIM_Base_Start_IT+0xbe>
 80134f2:	68fb      	ldr	r3, [r7, #12]
 80134f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80134f8:	d011      	beq.n	801351e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80134fa:	687b      	ldr	r3, [r7, #4]
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	681a      	ldr	r2, [r3, #0]
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	f042 0201 	orr.w	r2, r2, #1
 8013508:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801350a:	e008      	b.n	801351e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	681a      	ldr	r2, [r3, #0]
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	f042 0201 	orr.w	r2, r2, #1
 801351a:	601a      	str	r2, [r3, #0]
 801351c:	e000      	b.n	8013520 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801351e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8013520:	2300      	movs	r3, #0
}
 8013522:	4618      	mov	r0, r3
 8013524:	3714      	adds	r7, #20
 8013526:	46bd      	mov	sp, r7
 8013528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801352c:	4770      	bx	lr
 801352e:	bf00      	nop
 8013530:	40010000 	.word	0x40010000
 8013534:	40000400 	.word	0x40000400
 8013538:	40000800 	.word	0x40000800
 801353c:	40000c00 	.word	0x40000c00
 8013540:	40010400 	.word	0x40010400
 8013544:	40001800 	.word	0x40001800
 8013548:	40014000 	.word	0x40014000
 801354c:	00010007 	.word	0x00010007

08013550 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8013550:	b580      	push	{r7, lr}
 8013552:	b082      	sub	sp, #8
 8013554:	af00      	add	r7, sp, #0
 8013556:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	681b      	ldr	r3, [r3, #0]
 801355c:	691b      	ldr	r3, [r3, #16]
 801355e:	f003 0302 	and.w	r3, r3, #2
 8013562:	2b02      	cmp	r3, #2
 8013564:	d122      	bne.n	80135ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	68db      	ldr	r3, [r3, #12]
 801356c:	f003 0302 	and.w	r3, r3, #2
 8013570:	2b02      	cmp	r3, #2
 8013572:	d11b      	bne.n	80135ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	f06f 0202 	mvn.w	r2, #2
 801357c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	2201      	movs	r2, #1
 8013582:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	681b      	ldr	r3, [r3, #0]
 8013588:	699b      	ldr	r3, [r3, #24]
 801358a:	f003 0303 	and.w	r3, r3, #3
 801358e:	2b00      	cmp	r3, #0
 8013590:	d003      	beq.n	801359a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8013592:	6878      	ldr	r0, [r7, #4]
 8013594:	f000 f905 	bl	80137a2 <HAL_TIM_IC_CaptureCallback>
 8013598:	e005      	b.n	80135a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 801359a:	6878      	ldr	r0, [r7, #4]
 801359c:	f000 f8f7 	bl	801378e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80135a0:	6878      	ldr	r0, [r7, #4]
 80135a2:	f000 f908 	bl	80137b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	2200      	movs	r2, #0
 80135aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	691b      	ldr	r3, [r3, #16]
 80135b2:	f003 0304 	and.w	r3, r3, #4
 80135b6:	2b04      	cmp	r3, #4
 80135b8:	d122      	bne.n	8013600 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	68db      	ldr	r3, [r3, #12]
 80135c0:	f003 0304 	and.w	r3, r3, #4
 80135c4:	2b04      	cmp	r3, #4
 80135c6:	d11b      	bne.n	8013600 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	681b      	ldr	r3, [r3, #0]
 80135cc:	f06f 0204 	mvn.w	r2, #4
 80135d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	2202      	movs	r2, #2
 80135d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	681b      	ldr	r3, [r3, #0]
 80135dc:	699b      	ldr	r3, [r3, #24]
 80135de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d003      	beq.n	80135ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80135e6:	6878      	ldr	r0, [r7, #4]
 80135e8:	f000 f8db 	bl	80137a2 <HAL_TIM_IC_CaptureCallback>
 80135ec:	e005      	b.n	80135fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80135ee:	6878      	ldr	r0, [r7, #4]
 80135f0:	f000 f8cd 	bl	801378e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f000 f8de 	bl	80137b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	2200      	movs	r2, #0
 80135fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	691b      	ldr	r3, [r3, #16]
 8013606:	f003 0308 	and.w	r3, r3, #8
 801360a:	2b08      	cmp	r3, #8
 801360c:	d122      	bne.n	8013654 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	681b      	ldr	r3, [r3, #0]
 8013612:	68db      	ldr	r3, [r3, #12]
 8013614:	f003 0308 	and.w	r3, r3, #8
 8013618:	2b08      	cmp	r3, #8
 801361a:	d11b      	bne.n	8013654 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	f06f 0208 	mvn.w	r2, #8
 8013624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	2204      	movs	r2, #4
 801362a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	681b      	ldr	r3, [r3, #0]
 8013630:	69db      	ldr	r3, [r3, #28]
 8013632:	f003 0303 	and.w	r3, r3, #3
 8013636:	2b00      	cmp	r3, #0
 8013638:	d003      	beq.n	8013642 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801363a:	6878      	ldr	r0, [r7, #4]
 801363c:	f000 f8b1 	bl	80137a2 <HAL_TIM_IC_CaptureCallback>
 8013640:	e005      	b.n	801364e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013642:	6878      	ldr	r0, [r7, #4]
 8013644:	f000 f8a3 	bl	801378e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013648:	6878      	ldr	r0, [r7, #4]
 801364a:	f000 f8b4 	bl	80137b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801364e:	687b      	ldr	r3, [r7, #4]
 8013650:	2200      	movs	r2, #0
 8013652:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	681b      	ldr	r3, [r3, #0]
 8013658:	691b      	ldr	r3, [r3, #16]
 801365a:	f003 0310 	and.w	r3, r3, #16
 801365e:	2b10      	cmp	r3, #16
 8013660:	d122      	bne.n	80136a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	681b      	ldr	r3, [r3, #0]
 8013666:	68db      	ldr	r3, [r3, #12]
 8013668:	f003 0310 	and.w	r3, r3, #16
 801366c:	2b10      	cmp	r3, #16
 801366e:	d11b      	bne.n	80136a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	681b      	ldr	r3, [r3, #0]
 8013674:	f06f 0210 	mvn.w	r2, #16
 8013678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	2208      	movs	r2, #8
 801367e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013680:	687b      	ldr	r3, [r7, #4]
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	69db      	ldr	r3, [r3, #28]
 8013686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801368a:	2b00      	cmp	r3, #0
 801368c:	d003      	beq.n	8013696 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801368e:	6878      	ldr	r0, [r7, #4]
 8013690:	f000 f887 	bl	80137a2 <HAL_TIM_IC_CaptureCallback>
 8013694:	e005      	b.n	80136a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013696:	6878      	ldr	r0, [r7, #4]
 8013698:	f000 f879 	bl	801378e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801369c:	6878      	ldr	r0, [r7, #4]
 801369e:	f000 f88a 	bl	80137b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	2200      	movs	r2, #0
 80136a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	691b      	ldr	r3, [r3, #16]
 80136ae:	f003 0301 	and.w	r3, r3, #1
 80136b2:	2b01      	cmp	r3, #1
 80136b4:	d10e      	bne.n	80136d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	681b      	ldr	r3, [r3, #0]
 80136ba:	68db      	ldr	r3, [r3, #12]
 80136bc:	f003 0301 	and.w	r3, r3, #1
 80136c0:	2b01      	cmp	r3, #1
 80136c2:	d107      	bne.n	80136d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	681b      	ldr	r3, [r3, #0]
 80136c8:	f06f 0201 	mvn.w	r2, #1
 80136cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80136ce:	6878      	ldr	r0, [r7, #4]
 80136d0:	f7f7 fbca 	bl	800ae68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	681b      	ldr	r3, [r3, #0]
 80136d8:	691b      	ldr	r3, [r3, #16]
 80136da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80136de:	2b80      	cmp	r3, #128	; 0x80
 80136e0:	d10e      	bne.n	8013700 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80136e2:	687b      	ldr	r3, [r7, #4]
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	68db      	ldr	r3, [r3, #12]
 80136e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80136ec:	2b80      	cmp	r3, #128	; 0x80
 80136ee:	d107      	bne.n	8013700 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80136f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80136fa:	6878      	ldr	r0, [r7, #4]
 80136fc:	f000 f914 	bl	8013928 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	681b      	ldr	r3, [r3, #0]
 8013704:	691b      	ldr	r3, [r3, #16]
 8013706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801370a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801370e:	d10e      	bne.n	801372e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	68db      	ldr	r3, [r3, #12]
 8013716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801371a:	2b80      	cmp	r3, #128	; 0x80
 801371c:	d107      	bne.n	801372e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801371e:	687b      	ldr	r3, [r7, #4]
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8013726:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8013728:	6878      	ldr	r0, [r7, #4]
 801372a:	f000 f907 	bl	801393c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	681b      	ldr	r3, [r3, #0]
 8013732:	691b      	ldr	r3, [r3, #16]
 8013734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013738:	2b40      	cmp	r3, #64	; 0x40
 801373a:	d10e      	bne.n	801375a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	68db      	ldr	r3, [r3, #12]
 8013742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013746:	2b40      	cmp	r3, #64	; 0x40
 8013748:	d107      	bne.n	801375a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	681b      	ldr	r3, [r3, #0]
 801374e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8013752:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013754:	6878      	ldr	r0, [r7, #4]
 8013756:	f000 f838 	bl	80137ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	691b      	ldr	r3, [r3, #16]
 8013760:	f003 0320 	and.w	r3, r3, #32
 8013764:	2b20      	cmp	r3, #32
 8013766:	d10e      	bne.n	8013786 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	68db      	ldr	r3, [r3, #12]
 801376e:	f003 0320 	and.w	r3, r3, #32
 8013772:	2b20      	cmp	r3, #32
 8013774:	d107      	bne.n	8013786 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	681b      	ldr	r3, [r3, #0]
 801377a:	f06f 0220 	mvn.w	r2, #32
 801377e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013780:	6878      	ldr	r0, [r7, #4]
 8013782:	f000 f8c7 	bl	8013914 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013786:	bf00      	nop
 8013788:	3708      	adds	r7, #8
 801378a:	46bd      	mov	sp, r7
 801378c:	bd80      	pop	{r7, pc}

0801378e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801378e:	b480      	push	{r7}
 8013790:	b083      	sub	sp, #12
 8013792:	af00      	add	r7, sp, #0
 8013794:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013796:	bf00      	nop
 8013798:	370c      	adds	r7, #12
 801379a:	46bd      	mov	sp, r7
 801379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a0:	4770      	bx	lr

080137a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80137a2:	b480      	push	{r7}
 80137a4:	b083      	sub	sp, #12
 80137a6:	af00      	add	r7, sp, #0
 80137a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80137aa:	bf00      	nop
 80137ac:	370c      	adds	r7, #12
 80137ae:	46bd      	mov	sp, r7
 80137b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b4:	4770      	bx	lr

080137b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80137b6:	b480      	push	{r7}
 80137b8:	b083      	sub	sp, #12
 80137ba:	af00      	add	r7, sp, #0
 80137bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80137be:	bf00      	nop
 80137c0:	370c      	adds	r7, #12
 80137c2:	46bd      	mov	sp, r7
 80137c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137c8:	4770      	bx	lr

080137ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80137ca:	b480      	push	{r7}
 80137cc:	b083      	sub	sp, #12
 80137ce:	af00      	add	r7, sp, #0
 80137d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80137d2:	bf00      	nop
 80137d4:	370c      	adds	r7, #12
 80137d6:	46bd      	mov	sp, r7
 80137d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137dc:	4770      	bx	lr
	...

080137e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80137e0:	b480      	push	{r7}
 80137e2:	b085      	sub	sp, #20
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	6078      	str	r0, [r7, #4]
 80137e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	681b      	ldr	r3, [r3, #0]
 80137ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80137f0:	687b      	ldr	r3, [r7, #4]
 80137f2:	4a40      	ldr	r2, [pc, #256]	; (80138f4 <TIM_Base_SetConfig+0x114>)
 80137f4:	4293      	cmp	r3, r2
 80137f6:	d013      	beq.n	8013820 <TIM_Base_SetConfig+0x40>
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80137fe:	d00f      	beq.n	8013820 <TIM_Base_SetConfig+0x40>
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	4a3d      	ldr	r2, [pc, #244]	; (80138f8 <TIM_Base_SetConfig+0x118>)
 8013804:	4293      	cmp	r3, r2
 8013806:	d00b      	beq.n	8013820 <TIM_Base_SetConfig+0x40>
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	4a3c      	ldr	r2, [pc, #240]	; (80138fc <TIM_Base_SetConfig+0x11c>)
 801380c:	4293      	cmp	r3, r2
 801380e:	d007      	beq.n	8013820 <TIM_Base_SetConfig+0x40>
 8013810:	687b      	ldr	r3, [r7, #4]
 8013812:	4a3b      	ldr	r2, [pc, #236]	; (8013900 <TIM_Base_SetConfig+0x120>)
 8013814:	4293      	cmp	r3, r2
 8013816:	d003      	beq.n	8013820 <TIM_Base_SetConfig+0x40>
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	4a3a      	ldr	r2, [pc, #232]	; (8013904 <TIM_Base_SetConfig+0x124>)
 801381c:	4293      	cmp	r3, r2
 801381e:	d108      	bne.n	8013832 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013820:	68fb      	ldr	r3, [r7, #12]
 8013822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013826:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013828:	683b      	ldr	r3, [r7, #0]
 801382a:	685b      	ldr	r3, [r3, #4]
 801382c:	68fa      	ldr	r2, [r7, #12]
 801382e:	4313      	orrs	r3, r2
 8013830:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	4a2f      	ldr	r2, [pc, #188]	; (80138f4 <TIM_Base_SetConfig+0x114>)
 8013836:	4293      	cmp	r3, r2
 8013838:	d01f      	beq.n	801387a <TIM_Base_SetConfig+0x9a>
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013840:	d01b      	beq.n	801387a <TIM_Base_SetConfig+0x9a>
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	4a2c      	ldr	r2, [pc, #176]	; (80138f8 <TIM_Base_SetConfig+0x118>)
 8013846:	4293      	cmp	r3, r2
 8013848:	d017      	beq.n	801387a <TIM_Base_SetConfig+0x9a>
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	4a2b      	ldr	r2, [pc, #172]	; (80138fc <TIM_Base_SetConfig+0x11c>)
 801384e:	4293      	cmp	r3, r2
 8013850:	d013      	beq.n	801387a <TIM_Base_SetConfig+0x9a>
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	4a2a      	ldr	r2, [pc, #168]	; (8013900 <TIM_Base_SetConfig+0x120>)
 8013856:	4293      	cmp	r3, r2
 8013858:	d00f      	beq.n	801387a <TIM_Base_SetConfig+0x9a>
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	4a29      	ldr	r2, [pc, #164]	; (8013904 <TIM_Base_SetConfig+0x124>)
 801385e:	4293      	cmp	r3, r2
 8013860:	d00b      	beq.n	801387a <TIM_Base_SetConfig+0x9a>
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	4a28      	ldr	r2, [pc, #160]	; (8013908 <TIM_Base_SetConfig+0x128>)
 8013866:	4293      	cmp	r3, r2
 8013868:	d007      	beq.n	801387a <TIM_Base_SetConfig+0x9a>
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	4a27      	ldr	r2, [pc, #156]	; (801390c <TIM_Base_SetConfig+0x12c>)
 801386e:	4293      	cmp	r3, r2
 8013870:	d003      	beq.n	801387a <TIM_Base_SetConfig+0x9a>
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	4a26      	ldr	r2, [pc, #152]	; (8013910 <TIM_Base_SetConfig+0x130>)
 8013876:	4293      	cmp	r3, r2
 8013878:	d108      	bne.n	801388c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801387a:	68fb      	ldr	r3, [r7, #12]
 801387c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013882:	683b      	ldr	r3, [r7, #0]
 8013884:	68db      	ldr	r3, [r3, #12]
 8013886:	68fa      	ldr	r2, [r7, #12]
 8013888:	4313      	orrs	r3, r2
 801388a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801388c:	68fb      	ldr	r3, [r7, #12]
 801388e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013892:	683b      	ldr	r3, [r7, #0]
 8013894:	695b      	ldr	r3, [r3, #20]
 8013896:	4313      	orrs	r3, r2
 8013898:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	68fa      	ldr	r2, [r7, #12]
 801389e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80138a0:	683b      	ldr	r3, [r7, #0]
 80138a2:	689a      	ldr	r2, [r3, #8]
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80138a8:	683b      	ldr	r3, [r7, #0]
 80138aa:	681a      	ldr	r2, [r3, #0]
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	4a10      	ldr	r2, [pc, #64]	; (80138f4 <TIM_Base_SetConfig+0x114>)
 80138b4:	4293      	cmp	r3, r2
 80138b6:	d00f      	beq.n	80138d8 <TIM_Base_SetConfig+0xf8>
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	4a12      	ldr	r2, [pc, #72]	; (8013904 <TIM_Base_SetConfig+0x124>)
 80138bc:	4293      	cmp	r3, r2
 80138be:	d00b      	beq.n	80138d8 <TIM_Base_SetConfig+0xf8>
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	4a11      	ldr	r2, [pc, #68]	; (8013908 <TIM_Base_SetConfig+0x128>)
 80138c4:	4293      	cmp	r3, r2
 80138c6:	d007      	beq.n	80138d8 <TIM_Base_SetConfig+0xf8>
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	4a10      	ldr	r2, [pc, #64]	; (801390c <TIM_Base_SetConfig+0x12c>)
 80138cc:	4293      	cmp	r3, r2
 80138ce:	d003      	beq.n	80138d8 <TIM_Base_SetConfig+0xf8>
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	4a0f      	ldr	r2, [pc, #60]	; (8013910 <TIM_Base_SetConfig+0x130>)
 80138d4:	4293      	cmp	r3, r2
 80138d6:	d103      	bne.n	80138e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80138d8:	683b      	ldr	r3, [r7, #0]
 80138da:	691a      	ldr	r2, [r3, #16]
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	2201      	movs	r2, #1
 80138e4:	615a      	str	r2, [r3, #20]
}
 80138e6:	bf00      	nop
 80138e8:	3714      	adds	r7, #20
 80138ea:	46bd      	mov	sp, r7
 80138ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138f0:	4770      	bx	lr
 80138f2:	bf00      	nop
 80138f4:	40010000 	.word	0x40010000
 80138f8:	40000400 	.word	0x40000400
 80138fc:	40000800 	.word	0x40000800
 8013900:	40000c00 	.word	0x40000c00
 8013904:	40010400 	.word	0x40010400
 8013908:	40014000 	.word	0x40014000
 801390c:	40014400 	.word	0x40014400
 8013910:	40014800 	.word	0x40014800

08013914 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013914:	b480      	push	{r7}
 8013916:	b083      	sub	sp, #12
 8013918:	af00      	add	r7, sp, #0
 801391a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801391c:	bf00      	nop
 801391e:	370c      	adds	r7, #12
 8013920:	46bd      	mov	sp, r7
 8013922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013926:	4770      	bx	lr

08013928 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013928:	b480      	push	{r7}
 801392a:	b083      	sub	sp, #12
 801392c:	af00      	add	r7, sp, #0
 801392e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013930:	bf00      	nop
 8013932:	370c      	adds	r7, #12
 8013934:	46bd      	mov	sp, r7
 8013936:	f85d 7b04 	ldr.w	r7, [sp], #4
 801393a:	4770      	bx	lr

0801393c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801393c:	b480      	push	{r7}
 801393e:	b083      	sub	sp, #12
 8013940:	af00      	add	r7, sp, #0
 8013942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8013944:	bf00      	nop
 8013946:	370c      	adds	r7, #12
 8013948:	46bd      	mov	sp, r7
 801394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801394e:	4770      	bx	lr

08013950 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013950:	b580      	push	{r7, lr}
 8013952:	b082      	sub	sp, #8
 8013954:	af00      	add	r7, sp, #0
 8013956:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	2b00      	cmp	r3, #0
 801395c:	d101      	bne.n	8013962 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801395e:	2301      	movs	r3, #1
 8013960:	e042      	b.n	80139e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013968:	2b00      	cmp	r3, #0
 801396a:	d106      	bne.n	801397a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	2200      	movs	r2, #0
 8013970:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8013974:	6878      	ldr	r0, [r7, #4]
 8013976:	f7f7 fb0b 	bl	800af90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	2224      	movs	r2, #36	; 0x24
 801397e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	681a      	ldr	r2, [r3, #0]
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	f022 0201 	bic.w	r2, r2, #1
 8013990:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013992:	6878      	ldr	r0, [r7, #4]
 8013994:	f000 fe4e 	bl	8014634 <UART_SetConfig>
 8013998:	4603      	mov	r3, r0
 801399a:	2b01      	cmp	r3, #1
 801399c:	d101      	bne.n	80139a2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 801399e:	2301      	movs	r3, #1
 80139a0:	e022      	b.n	80139e8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80139a6:	2b00      	cmp	r3, #0
 80139a8:	d002      	beq.n	80139b0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80139aa:	6878      	ldr	r0, [r7, #4]
 80139ac:	f001 fbaa 	bl	8015104 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	685a      	ldr	r2, [r3, #4]
 80139b6:	687b      	ldr	r3, [r7, #4]
 80139b8:	681b      	ldr	r3, [r3, #0]
 80139ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80139be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	689a      	ldr	r2, [r3, #8]
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80139ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	681b      	ldr	r3, [r3, #0]
 80139d4:	681a      	ldr	r2, [r3, #0]
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	681b      	ldr	r3, [r3, #0]
 80139da:	f042 0201 	orr.w	r2, r2, #1
 80139de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80139e0:	6878      	ldr	r0, [r7, #4]
 80139e2:	f001 fc31 	bl	8015248 <UART_CheckIdleState>
 80139e6:	4603      	mov	r3, r0
}
 80139e8:	4618      	mov	r0, r3
 80139ea:	3708      	adds	r7, #8
 80139ec:	46bd      	mov	sp, r7
 80139ee:	bd80      	pop	{r7, pc}

080139f0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80139f0:	b580      	push	{r7, lr}
 80139f2:	b082      	sub	sp, #8
 80139f4:	af00      	add	r7, sp, #0
 80139f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d101      	bne.n	8013a02 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80139fe:	2301      	movs	r3, #1
 8013a00:	e02e      	b.n	8013a60 <HAL_UART_DeInit+0x70>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	2224      	movs	r2, #36	; 0x24
 8013a06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	681b      	ldr	r3, [r3, #0]
 8013a0e:	681a      	ldr	r2, [r3, #0]
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	f022 0201 	bic.w	r2, r2, #1
 8013a18:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	2200      	movs	r2, #0
 8013a20:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	681b      	ldr	r3, [r3, #0]
 8013a26:	2200      	movs	r2, #0
 8013a28:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	681b      	ldr	r3, [r3, #0]
 8013a2e:	2200      	movs	r2, #0
 8013a30:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8013a32:	6878      	ldr	r0, [r7, #4]
 8013a34:	f7f7 fc58 	bl	800b2e8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	2200      	movs	r2, #0
 8013a3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->gState = HAL_UART_STATE_RESET;
 8013a40:	687b      	ldr	r3, [r7, #4]
 8013a42:	2200      	movs	r2, #0
 8013a44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_RESET;
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	2200      	movs	r2, #0
 8013a4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	2200      	movs	r2, #0
 8013a54:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8013a56:	687b      	ldr	r3, [r7, #4]
 8013a58:	2200      	movs	r2, #0
 8013a5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8013a5e:	2300      	movs	r3, #0
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	3708      	adds	r7, #8
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bd80      	pop	{r7, pc}

08013a68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8013a68:	b580      	push	{r7, lr}
 8013a6a:	b08a      	sub	sp, #40	; 0x28
 8013a6c:	af02      	add	r7, sp, #8
 8013a6e:	60f8      	str	r0, [r7, #12]
 8013a70:	60b9      	str	r1, [r7, #8]
 8013a72:	603b      	str	r3, [r7, #0]
 8013a74:	4613      	mov	r3, r2
 8013a76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8013a78:	68fb      	ldr	r3, [r7, #12]
 8013a7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013a7e:	2b20      	cmp	r3, #32
 8013a80:	f040 8083 	bne.w	8013b8a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8013a84:	68bb      	ldr	r3, [r7, #8]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d002      	beq.n	8013a90 <HAL_UART_Transmit+0x28>
 8013a8a:	88fb      	ldrh	r3, [r7, #6]
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d101      	bne.n	8013a94 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8013a90:	2301      	movs	r3, #1
 8013a92:	e07b      	b.n	8013b8c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8013a94:	68fb      	ldr	r3, [r7, #12]
 8013a96:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8013a9a:	2b01      	cmp	r3, #1
 8013a9c:	d101      	bne.n	8013aa2 <HAL_UART_Transmit+0x3a>
 8013a9e:	2302      	movs	r3, #2
 8013aa0:	e074      	b.n	8013b8c <HAL_UART_Transmit+0x124>
 8013aa2:	68fb      	ldr	r3, [r7, #12]
 8013aa4:	2201      	movs	r2, #1
 8013aa6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	2200      	movs	r2, #0
 8013aae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	2221      	movs	r2, #33	; 0x21
 8013ab6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8013aba:	f7f7 fe57 	bl	800b76c <HAL_GetTick>
 8013abe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	88fa      	ldrh	r2, [r7, #6]
 8013ac4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8013ac8:	68fb      	ldr	r3, [r7, #12]
 8013aca:	88fa      	ldrh	r2, [r7, #6]
 8013acc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	689b      	ldr	r3, [r3, #8]
 8013ad4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013ad8:	d108      	bne.n	8013aec <HAL_UART_Transmit+0x84>
 8013ada:	68fb      	ldr	r3, [r7, #12]
 8013adc:	691b      	ldr	r3, [r3, #16]
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d104      	bne.n	8013aec <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8013ae2:	2300      	movs	r3, #0
 8013ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8013ae6:	68bb      	ldr	r3, [r7, #8]
 8013ae8:	61bb      	str	r3, [r7, #24]
 8013aea:	e003      	b.n	8013af4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8013aec:	68bb      	ldr	r3, [r7, #8]
 8013aee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8013af0:	2300      	movs	r3, #0
 8013af2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	2200      	movs	r2, #0
 8013af8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8013afc:	e02c      	b.n	8013b58 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8013afe:	683b      	ldr	r3, [r7, #0]
 8013b00:	9300      	str	r3, [sp, #0]
 8013b02:	697b      	ldr	r3, [r7, #20]
 8013b04:	2200      	movs	r2, #0
 8013b06:	2180      	movs	r1, #128	; 0x80
 8013b08:	68f8      	ldr	r0, [r7, #12]
 8013b0a:	f001 fbe8 	bl	80152de <UART_WaitOnFlagUntilTimeout>
 8013b0e:	4603      	mov	r3, r0
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d001      	beq.n	8013b18 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8013b14:	2303      	movs	r3, #3
 8013b16:	e039      	b.n	8013b8c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8013b18:	69fb      	ldr	r3, [r7, #28]
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d10b      	bne.n	8013b36 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8013b1e:	69bb      	ldr	r3, [r7, #24]
 8013b20:	881b      	ldrh	r3, [r3, #0]
 8013b22:	461a      	mov	r2, r3
 8013b24:	68fb      	ldr	r3, [r7, #12]
 8013b26:	681b      	ldr	r3, [r3, #0]
 8013b28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8013b2c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8013b2e:	69bb      	ldr	r3, [r7, #24]
 8013b30:	3302      	adds	r3, #2
 8013b32:	61bb      	str	r3, [r7, #24]
 8013b34:	e007      	b.n	8013b46 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8013b36:	69fb      	ldr	r3, [r7, #28]
 8013b38:	781a      	ldrb	r2, [r3, #0]
 8013b3a:	68fb      	ldr	r3, [r7, #12]
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8013b40:	69fb      	ldr	r3, [r7, #28]
 8013b42:	3301      	adds	r3, #1
 8013b44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8013b46:	68fb      	ldr	r3, [r7, #12]
 8013b48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8013b4c:	b29b      	uxth	r3, r3
 8013b4e:	3b01      	subs	r3, #1
 8013b50:	b29a      	uxth	r2, r3
 8013b52:	68fb      	ldr	r3, [r7, #12]
 8013b54:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8013b5e:	b29b      	uxth	r3, r3
 8013b60:	2b00      	cmp	r3, #0
 8013b62:	d1cc      	bne.n	8013afe <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8013b64:	683b      	ldr	r3, [r7, #0]
 8013b66:	9300      	str	r3, [sp, #0]
 8013b68:	697b      	ldr	r3, [r7, #20]
 8013b6a:	2200      	movs	r2, #0
 8013b6c:	2140      	movs	r1, #64	; 0x40
 8013b6e:	68f8      	ldr	r0, [r7, #12]
 8013b70:	f001 fbb5 	bl	80152de <UART_WaitOnFlagUntilTimeout>
 8013b74:	4603      	mov	r3, r0
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d001      	beq.n	8013b7e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8013b7a:	2303      	movs	r3, #3
 8013b7c:	e006      	b.n	8013b8c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8013b7e:	68fb      	ldr	r3, [r7, #12]
 8013b80:	2220      	movs	r2, #32
 8013b82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8013b86:	2300      	movs	r3, #0
 8013b88:	e000      	b.n	8013b8c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8013b8a:	2302      	movs	r3, #2
  }
}
 8013b8c:	4618      	mov	r0, r3
 8013b8e:	3720      	adds	r7, #32
 8013b90:	46bd      	mov	sp, r7
 8013b92:	bd80      	pop	{r7, pc}

08013b94 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8013b94:	b580      	push	{r7, lr}
 8013b96:	b090      	sub	sp, #64	; 0x40
 8013b98:	af00      	add	r7, sp, #0
 8013b9a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8013b9c:	687b      	ldr	r3, [r7, #4]
 8013b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8013ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013baa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	681b      	ldr	r3, [r3, #0]
 8013bb0:	689b      	ldr	r3, [r3, #8]
 8013bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013bb6:	2b80      	cmp	r3, #128	; 0x80
 8013bb8:	d139      	bne.n	8013c2e <HAL_UART_DMAStop+0x9a>
 8013bba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013bbc:	2b21      	cmp	r3, #33	; 0x21
 8013bbe:	d136      	bne.n	8013c2e <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	3308      	adds	r3, #8
 8013bc6:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013bc8:	6a3b      	ldr	r3, [r7, #32]
 8013bca:	e853 3f00 	ldrex	r3, [r3]
 8013bce:	61fb      	str	r3, [r7, #28]
   return(result);
 8013bd0:	69fb      	ldr	r3, [r7, #28]
 8013bd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013bd6:	637b      	str	r3, [r7, #52]	; 0x34
 8013bd8:	687b      	ldr	r3, [r7, #4]
 8013bda:	681b      	ldr	r3, [r3, #0]
 8013bdc:	3308      	adds	r3, #8
 8013bde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013be0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013be2:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013be4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8013be6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013be8:	e841 2300 	strex	r3, r2, [r1]
 8013bec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8013bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d1e5      	bne.n	8013bc0 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d015      	beq.n	8013c28 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8013bfc:	687b      	ldr	r3, [r7, #4]
 8013bfe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013c00:	4618      	mov	r0, r3
 8013c02:	f7f9 f8bf 	bl	800cd84 <HAL_DMA_Abort>
 8013c06:	4603      	mov	r3, r0
 8013c08:	2b00      	cmp	r3, #0
 8013c0a:	d00d      	beq.n	8013c28 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013c10:	4618      	mov	r0, r3
 8013c12:	f7fa fd45 	bl	800e6a0 <HAL_DMA_GetError>
 8013c16:	4603      	mov	r3, r0
 8013c18:	2b20      	cmp	r3, #32
 8013c1a:	d105      	bne.n	8013c28 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	2210      	movs	r2, #16
 8013c20:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8013c24:	2303      	movs	r3, #3
 8013c26:	e044      	b.n	8013cb2 <HAL_UART_DMAStop+0x11e>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8013c28:	6878      	ldr	r0, [r7, #4]
 8013c2a:	f001 fcc9 	bl	80155c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	689b      	ldr	r3, [r3, #8]
 8013c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013c38:	2b40      	cmp	r3, #64	; 0x40
 8013c3a:	d139      	bne.n	8013cb0 <HAL_UART_DMAStop+0x11c>
 8013c3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013c3e:	2b22      	cmp	r3, #34	; 0x22
 8013c40:	d136      	bne.n	8013cb0 <HAL_UART_DMAStop+0x11c>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	681b      	ldr	r3, [r3, #0]
 8013c46:	3308      	adds	r3, #8
 8013c48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	e853 3f00 	ldrex	r3, [r3]
 8013c50:	60bb      	str	r3, [r7, #8]
   return(result);
 8013c52:	68bb      	ldr	r3, [r7, #8]
 8013c54:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013c58:	633b      	str	r3, [r7, #48]	; 0x30
 8013c5a:	687b      	ldr	r3, [r7, #4]
 8013c5c:	681b      	ldr	r3, [r3, #0]
 8013c5e:	3308      	adds	r3, #8
 8013c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013c62:	61ba      	str	r2, [r7, #24]
 8013c64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c66:	6979      	ldr	r1, [r7, #20]
 8013c68:	69ba      	ldr	r2, [r7, #24]
 8013c6a:	e841 2300 	strex	r3, r2, [r1]
 8013c6e:	613b      	str	r3, [r7, #16]
   return(result);
 8013c70:	693b      	ldr	r3, [r7, #16]
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d1e5      	bne.n	8013c42 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c7a:	2b00      	cmp	r3, #0
 8013c7c:	d015      	beq.n	8013caa <HAL_UART_DMAStop+0x116>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8013c7e:	687b      	ldr	r3, [r7, #4]
 8013c80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c82:	4618      	mov	r0, r3
 8013c84:	f7f9 f87e 	bl	800cd84 <HAL_DMA_Abort>
 8013c88:	4603      	mov	r3, r0
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	d00d      	beq.n	8013caa <HAL_UART_DMAStop+0x116>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013c92:	4618      	mov	r0, r3
 8013c94:	f7fa fd04 	bl	800e6a0 <HAL_DMA_GetError>
 8013c98:	4603      	mov	r3, r0
 8013c9a:	2b20      	cmp	r3, #32
 8013c9c:	d105      	bne.n	8013caa <HAL_UART_DMAStop+0x116>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	2210      	movs	r2, #16
 8013ca2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8013ca6:	2303      	movs	r3, #3
 8013ca8:	e003      	b.n	8013cb2 <HAL_UART_DMAStop+0x11e>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8013caa:	6878      	ldr	r0, [r7, #4]
 8013cac:	f001 fcca 	bl	8015644 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8013cb0:	2300      	movs	r3, #0
}
 8013cb2:	4618      	mov	r0, r3
 8013cb4:	3740      	adds	r7, #64	; 0x40
 8013cb6:	46bd      	mov	sp, r7
 8013cb8:	bd80      	pop	{r7, pc}
	...

08013cbc <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8013cbc:	b580      	push	{r7, lr}
 8013cbe:	b0a0      	sub	sp, #128	; 0x80
 8013cc0:	af00      	add	r7, sp, #0
 8013cc2:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013cca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013ccc:	e853 3f00 	ldrex	r3, [r3]
 8013cd0:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8013cd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8013cd4:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8013cd8:	67fb      	str	r3, [r7, #124]	; 0x7c
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	461a      	mov	r2, r3
 8013ce0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013ce2:	66bb      	str	r3, [r7, #104]	; 0x68
 8013ce4:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ce6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8013ce8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8013cea:	e841 2300 	strex	r3, r2, [r1]
 8013cee:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8013cf0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d1e6      	bne.n	8013cc4 <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	681b      	ldr	r3, [r3, #0]
 8013cfa:	3308      	adds	r3, #8
 8013cfc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013cfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013d00:	e853 3f00 	ldrex	r3, [r3]
 8013d04:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8013d06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013d08:	4b70      	ldr	r3, [pc, #448]	; (8013ecc <HAL_UART_Abort+0x210>)
 8013d0a:	4013      	ands	r3, r2
 8013d0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	3308      	adds	r3, #8
 8013d14:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8013d16:	657a      	str	r2, [r7, #84]	; 0x54
 8013d18:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d1a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013d1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8013d1e:	e841 2300 	strex	r3, r2, [r1]
 8013d22:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8013d24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013d26:	2b00      	cmp	r3, #0
 8013d28:	d1e5      	bne.n	8013cf6 <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013d2e:	2b01      	cmp	r3, #1
 8013d30:	d118      	bne.n	8013d64 <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	681b      	ldr	r3, [r3, #0]
 8013d36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013d3a:	e853 3f00 	ldrex	r3, [r3]
 8013d3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8013d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d42:	f023 0310 	bic.w	r3, r3, #16
 8013d46:	677b      	str	r3, [r7, #116]	; 0x74
 8013d48:	687b      	ldr	r3, [r7, #4]
 8013d4a:	681b      	ldr	r3, [r3, #0]
 8013d4c:	461a      	mov	r2, r3
 8013d4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8013d50:	643b      	str	r3, [r7, #64]	; 0x40
 8013d52:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013d56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8013d58:	e841 2300 	strex	r3, r2, [r1]
 8013d5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8013d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d1e6      	bne.n	8013d32 <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	681b      	ldr	r3, [r3, #0]
 8013d68:	689b      	ldr	r3, [r3, #8]
 8013d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013d6e:	2b80      	cmp	r3, #128	; 0x80
 8013d70:	d137      	bne.n	8013de2 <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	681b      	ldr	r3, [r3, #0]
 8013d76:	3308      	adds	r3, #8
 8013d78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013d7a:	6a3b      	ldr	r3, [r7, #32]
 8013d7c:	e853 3f00 	ldrex	r3, [r3]
 8013d80:	61fb      	str	r3, [r7, #28]
   return(result);
 8013d82:	69fb      	ldr	r3, [r7, #28]
 8013d84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8013d88:	673b      	str	r3, [r7, #112]	; 0x70
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	681b      	ldr	r3, [r3, #0]
 8013d8e:	3308      	adds	r3, #8
 8013d90:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8013d92:	62fa      	str	r2, [r7, #44]	; 0x2c
 8013d94:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013d96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8013d98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013d9a:	e841 2300 	strex	r3, r2, [r1]
 8013d9e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8013da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d1e5      	bne.n	8013d72 <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d019      	beq.n	8013de2 <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013db2:	2200      	movs	r2, #0
 8013db4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013dba:	4618      	mov	r0, r3
 8013dbc:	f7f8 ffe2 	bl	800cd84 <HAL_DMA_Abort>
 8013dc0:	4603      	mov	r3, r0
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d00d      	beq.n	8013de2 <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8013dc6:	687b      	ldr	r3, [r7, #4]
 8013dc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013dca:	4618      	mov	r0, r3
 8013dcc:	f7fa fc68 	bl	800e6a0 <HAL_DMA_GetError>
 8013dd0:	4603      	mov	r3, r0
 8013dd2:	2b20      	cmp	r3, #32
 8013dd4:	d105      	bne.n	8013de2 <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	2210      	movs	r2, #16
 8013dda:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8013dde:	2303      	movs	r3, #3
 8013de0:	e06f      	b.n	8013ec2 <HAL_UART_Abort+0x206>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	681b      	ldr	r3, [r3, #0]
 8013de6:	689b      	ldr	r3, [r3, #8]
 8013de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013dec:	2b40      	cmp	r3, #64	; 0x40
 8013dee:	d137      	bne.n	8013e60 <HAL_UART_Abort+0x1a4>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	681b      	ldr	r3, [r3, #0]
 8013df4:	3308      	adds	r3, #8
 8013df6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013df8:	68fb      	ldr	r3, [r7, #12]
 8013dfa:	e853 3f00 	ldrex	r3, [r3]
 8013dfe:	60bb      	str	r3, [r7, #8]
   return(result);
 8013e00:	68bb      	ldr	r3, [r7, #8]
 8013e02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013e06:	66fb      	str	r3, [r7, #108]	; 0x6c
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	3308      	adds	r3, #8
 8013e0e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8013e10:	61ba      	str	r2, [r7, #24]
 8013e12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e14:	6979      	ldr	r1, [r7, #20]
 8013e16:	69ba      	ldr	r2, [r7, #24]
 8013e18:	e841 2300 	strex	r3, r2, [r1]
 8013e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8013e1e:	693b      	ldr	r3, [r7, #16]
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d1e5      	bne.n	8013df0 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d019      	beq.n	8013e60 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013e30:	2200      	movs	r2, #0
 8013e32:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8013e34:	687b      	ldr	r3, [r7, #4]
 8013e36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013e38:	4618      	mov	r0, r3
 8013e3a:	f7f8 ffa3 	bl	800cd84 <HAL_DMA_Abort>
 8013e3e:	4603      	mov	r3, r0
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d00d      	beq.n	8013e60 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013e48:	4618      	mov	r0, r3
 8013e4a:	f7fa fc29 	bl	800e6a0 <HAL_DMA_GetError>
 8013e4e:	4603      	mov	r3, r0
 8013e50:	2b20      	cmp	r3, #32
 8013e52:	d105      	bne.n	8013e60 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	2210      	movs	r2, #16
 8013e58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8013e5c:	2303      	movs	r3, #3
 8013e5e:	e030      	b.n	8013ec2 <HAL_UART_Abort+0x206>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	2200      	movs	r2, #0
 8013e64:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  huart->RxXferCount = 0U;
 8013e68:	687b      	ldr	r3, [r7, #4]
 8013e6a:	2200      	movs	r2, #0
 8013e6c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	681b      	ldr	r3, [r3, #0]
 8013e74:	220f      	movs	r2, #15
 8013e76:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8013e78:	687b      	ldr	r3, [r7, #4]
 8013e7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8013e7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8013e80:	d107      	bne.n	8013e92 <HAL_UART_Abort+0x1d6>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	681b      	ldr	r3, [r3, #0]
 8013e86:	699a      	ldr	r2, [r3, #24]
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	681b      	ldr	r3, [r3, #0]
 8013e8c:	f042 0210 	orr.w	r2, r2, #16
 8013e90:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	681b      	ldr	r3, [r3, #0]
 8013e96:	699a      	ldr	r2, [r3, #24]
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	f042 0208 	orr.w	r2, r2, #8
 8013ea0:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	2220      	movs	r2, #32
 8013ea6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	2220      	movs	r2, #32
 8013eae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	2200      	movs	r2, #0
 8013eb6:	66da      	str	r2, [r3, #108]	; 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	2200      	movs	r2, #0
 8013ebc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 8013ec0:	2300      	movs	r3, #0
}
 8013ec2:	4618      	mov	r0, r3
 8013ec4:	3780      	adds	r7, #128	; 0x80
 8013ec6:	46bd      	mov	sp, r7
 8013ec8:	bd80      	pop	{r7, pc}
 8013eca:	bf00      	nop
 8013ecc:	ef7ffffe 	.word	0xef7ffffe

08013ed0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8013ed0:	b580      	push	{r7, lr}
 8013ed2:	b0ba      	sub	sp, #232	; 0xe8
 8013ed4:	af00      	add	r7, sp, #0
 8013ed6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	69db      	ldr	r3, [r3, #28]
 8013ede:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	681b      	ldr	r3, [r3, #0]
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8013eec:	687b      	ldr	r3, [r7, #4]
 8013eee:	681b      	ldr	r3, [r3, #0]
 8013ef0:	689b      	ldr	r3, [r3, #8]
 8013ef2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8013ef6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8013efa:	f640 030f 	movw	r3, #2063	; 0x80f
 8013efe:	4013      	ands	r3, r2
 8013f00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8013f04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d11b      	bne.n	8013f44 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8013f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013f10:	f003 0320 	and.w	r3, r3, #32
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d015      	beq.n	8013f44 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8013f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8013f1c:	f003 0320 	and.w	r3, r3, #32
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	d105      	bne.n	8013f30 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8013f24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d009      	beq.n	8013f44 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	f000 835a 	beq.w	80145ee <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013f3e:	6878      	ldr	r0, [r7, #4]
 8013f40:	4798      	blx	r3
      }
      return;
 8013f42:	e354      	b.n	80145ee <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8013f44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	f000 811f 	beq.w	801418c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8013f4e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8013f52:	4b8b      	ldr	r3, [pc, #556]	; (8014180 <HAL_UART_IRQHandler+0x2b0>)
 8013f54:	4013      	ands	r3, r2
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d106      	bne.n	8013f68 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8013f5a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8013f5e:	4b89      	ldr	r3, [pc, #548]	; (8014184 <HAL_UART_IRQHandler+0x2b4>)
 8013f60:	4013      	ands	r3, r2
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	f000 8112 	beq.w	801418c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013f6c:	f003 0301 	and.w	r3, r3, #1
 8013f70:	2b00      	cmp	r3, #0
 8013f72:	d011      	beq.n	8013f98 <HAL_UART_IRQHandler+0xc8>
 8013f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8013f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013f7c:	2b00      	cmp	r3, #0
 8013f7e:	d00b      	beq.n	8013f98 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	681b      	ldr	r3, [r3, #0]
 8013f84:	2201      	movs	r2, #1
 8013f86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013f8e:	f043 0201 	orr.w	r2, r3, #1
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013f9c:	f003 0302 	and.w	r3, r3, #2
 8013fa0:	2b00      	cmp	r3, #0
 8013fa2:	d011      	beq.n	8013fc8 <HAL_UART_IRQHandler+0xf8>
 8013fa4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013fa8:	f003 0301 	and.w	r3, r3, #1
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d00b      	beq.n	8013fc8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	681b      	ldr	r3, [r3, #0]
 8013fb4:	2202      	movs	r2, #2
 8013fb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013fbe:	f043 0204 	orr.w	r2, r3, #4
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013fcc:	f003 0304 	and.w	r3, r3, #4
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d011      	beq.n	8013ff8 <HAL_UART_IRQHandler+0x128>
 8013fd4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8013fd8:	f003 0301 	and.w	r3, r3, #1
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d00b      	beq.n	8013ff8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	681b      	ldr	r3, [r3, #0]
 8013fe4:	2204      	movs	r2, #4
 8013fe6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8013fee:	f043 0202 	orr.w	r2, r3, #2
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8013ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8013ffc:	f003 0308 	and.w	r3, r3, #8
 8014000:	2b00      	cmp	r3, #0
 8014002:	d017      	beq.n	8014034 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8014004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014008:	f003 0320 	and.w	r3, r3, #32
 801400c:	2b00      	cmp	r3, #0
 801400e:	d105      	bne.n	801401c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8014010:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8014014:	4b5a      	ldr	r3, [pc, #360]	; (8014180 <HAL_UART_IRQHandler+0x2b0>)
 8014016:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8014018:	2b00      	cmp	r3, #0
 801401a:	d00b      	beq.n	8014034 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801401c:	687b      	ldr	r3, [r7, #4]
 801401e:	681b      	ldr	r3, [r3, #0]
 8014020:	2208      	movs	r2, #8
 8014022:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801402a:	f043 0208 	orr.w	r2, r3, #8
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8014034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014038:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801403c:	2b00      	cmp	r3, #0
 801403e:	d012      	beq.n	8014066 <HAL_UART_IRQHandler+0x196>
 8014040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014044:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8014048:	2b00      	cmp	r3, #0
 801404a:	d00c      	beq.n	8014066 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	681b      	ldr	r3, [r3, #0]
 8014050:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8014054:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801405c:	f043 0220 	orr.w	r2, r3, #32
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801406c:	2b00      	cmp	r3, #0
 801406e:	f000 82c0 	beq.w	80145f2 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8014072:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014076:	f003 0320 	and.w	r3, r3, #32
 801407a:	2b00      	cmp	r3, #0
 801407c:	d013      	beq.n	80140a6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801407e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8014082:	f003 0320 	and.w	r3, r3, #32
 8014086:	2b00      	cmp	r3, #0
 8014088:	d105      	bne.n	8014096 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801408a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801408e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014092:	2b00      	cmp	r3, #0
 8014094:	d007      	beq.n	80140a6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801409a:	2b00      	cmp	r3, #0
 801409c:	d003      	beq.n	80140a6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80140a2:	6878      	ldr	r0, [r7, #4]
 80140a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80140a6:	687b      	ldr	r3, [r7, #4]
 80140a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80140ac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	681b      	ldr	r3, [r3, #0]
 80140b4:	689b      	ldr	r3, [r3, #8]
 80140b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80140ba:	2b40      	cmp	r3, #64	; 0x40
 80140bc:	d005      	beq.n	80140ca <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80140be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80140c2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d04f      	beq.n	801416a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80140ca:	6878      	ldr	r0, [r7, #4]
 80140cc:	f001 faba 	bl	8015644 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	681b      	ldr	r3, [r3, #0]
 80140d4:	689b      	ldr	r3, [r3, #8]
 80140d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80140da:	2b40      	cmp	r3, #64	; 0x40
 80140dc:	d141      	bne.n	8014162 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	3308      	adds	r3, #8
 80140e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80140e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80140ec:	e853 3f00 	ldrex	r3, [r3]
 80140f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80140f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80140f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80140fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	681b      	ldr	r3, [r3, #0]
 8014104:	3308      	adds	r3, #8
 8014106:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 801410a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 801410e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014112:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8014116:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801411a:	e841 2300 	strex	r3, r2, [r1]
 801411e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8014122:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8014126:	2b00      	cmp	r3, #0
 8014128:	d1d9      	bne.n	80140de <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801412e:	2b00      	cmp	r3, #0
 8014130:	d013      	beq.n	801415a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014136:	4a14      	ldr	r2, [pc, #80]	; (8014188 <HAL_UART_IRQHandler+0x2b8>)
 8014138:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801413e:	4618      	mov	r0, r3
 8014140:	f7f9 f93e 	bl	800d3c0 <HAL_DMA_Abort_IT>
 8014144:	4603      	mov	r3, r0
 8014146:	2b00      	cmp	r3, #0
 8014148:	d017      	beq.n	801417a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801414e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014150:	687a      	ldr	r2, [r7, #4]
 8014152:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8014154:	4610      	mov	r0, r2
 8014156:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014158:	e00f      	b.n	801417a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801415a:	6878      	ldr	r0, [r7, #4]
 801415c:	f003 fa94 	bl	8017688 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014160:	e00b      	b.n	801417a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014162:	6878      	ldr	r0, [r7, #4]
 8014164:	f003 fa90 	bl	8017688 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014168:	e007      	b.n	801417a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801416a:	6878      	ldr	r0, [r7, #4]
 801416c:	f003 fa8c 	bl	8017688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	2200      	movs	r2, #0
 8014174:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8014178:	e23b      	b.n	80145f2 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801417a:	bf00      	nop
    return;
 801417c:	e239      	b.n	80145f2 <HAL_UART_IRQHandler+0x722>
 801417e:	bf00      	nop
 8014180:	10000001 	.word	0x10000001
 8014184:	04000120 	.word	0x04000120
 8014188:	080158eb 	.word	0x080158eb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014190:	2b01      	cmp	r3, #1
 8014192:	f040 81ce 	bne.w	8014532 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8014196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801419a:	f003 0310 	and.w	r3, r3, #16
 801419e:	2b00      	cmp	r3, #0
 80141a0:	f000 81c7 	beq.w	8014532 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80141a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80141a8:	f003 0310 	and.w	r3, r3, #16
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	f000 81c0 	beq.w	8014532 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	2210      	movs	r2, #16
 80141b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80141ba:	687b      	ldr	r3, [r7, #4]
 80141bc:	681b      	ldr	r3, [r3, #0]
 80141be:	689b      	ldr	r3, [r3, #8]
 80141c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80141c4:	2b40      	cmp	r3, #64	; 0x40
 80141c6:	f040 813b 	bne.w	8014440 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	4a8b      	ldr	r2, [pc, #556]	; (8014400 <HAL_UART_IRQHandler+0x530>)
 80141d2:	4293      	cmp	r3, r2
 80141d4:	d059      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	4a89      	ldr	r2, [pc, #548]	; (8014404 <HAL_UART_IRQHandler+0x534>)
 80141de:	4293      	cmp	r3, r2
 80141e0:	d053      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80141e6:	681b      	ldr	r3, [r3, #0]
 80141e8:	4a87      	ldr	r2, [pc, #540]	; (8014408 <HAL_UART_IRQHandler+0x538>)
 80141ea:	4293      	cmp	r3, r2
 80141ec:	d04d      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80141f2:	681b      	ldr	r3, [r3, #0]
 80141f4:	4a85      	ldr	r2, [pc, #532]	; (801440c <HAL_UART_IRQHandler+0x53c>)
 80141f6:	4293      	cmp	r3, r2
 80141f8:	d047      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	4a83      	ldr	r2, [pc, #524]	; (8014410 <HAL_UART_IRQHandler+0x540>)
 8014202:	4293      	cmp	r3, r2
 8014204:	d041      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801420a:	681b      	ldr	r3, [r3, #0]
 801420c:	4a81      	ldr	r2, [pc, #516]	; (8014414 <HAL_UART_IRQHandler+0x544>)
 801420e:	4293      	cmp	r3, r2
 8014210:	d03b      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014216:	681b      	ldr	r3, [r3, #0]
 8014218:	4a7f      	ldr	r2, [pc, #508]	; (8014418 <HAL_UART_IRQHandler+0x548>)
 801421a:	4293      	cmp	r3, r2
 801421c:	d035      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014222:	681b      	ldr	r3, [r3, #0]
 8014224:	4a7d      	ldr	r2, [pc, #500]	; (801441c <HAL_UART_IRQHandler+0x54c>)
 8014226:	4293      	cmp	r3, r2
 8014228:	d02f      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801422e:	681b      	ldr	r3, [r3, #0]
 8014230:	4a7b      	ldr	r2, [pc, #492]	; (8014420 <HAL_UART_IRQHandler+0x550>)
 8014232:	4293      	cmp	r3, r2
 8014234:	d029      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	4a79      	ldr	r2, [pc, #484]	; (8014424 <HAL_UART_IRQHandler+0x554>)
 801423e:	4293      	cmp	r3, r2
 8014240:	d023      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 8014242:	687b      	ldr	r3, [r7, #4]
 8014244:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	4a77      	ldr	r2, [pc, #476]	; (8014428 <HAL_UART_IRQHandler+0x558>)
 801424a:	4293      	cmp	r3, r2
 801424c:	d01d      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	4a75      	ldr	r2, [pc, #468]	; (801442c <HAL_UART_IRQHandler+0x55c>)
 8014256:	4293      	cmp	r3, r2
 8014258:	d017      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801425e:	681b      	ldr	r3, [r3, #0]
 8014260:	4a73      	ldr	r2, [pc, #460]	; (8014430 <HAL_UART_IRQHandler+0x560>)
 8014262:	4293      	cmp	r3, r2
 8014264:	d011      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801426a:	681b      	ldr	r3, [r3, #0]
 801426c:	4a71      	ldr	r2, [pc, #452]	; (8014434 <HAL_UART_IRQHandler+0x564>)
 801426e:	4293      	cmp	r3, r2
 8014270:	d00b      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014276:	681b      	ldr	r3, [r3, #0]
 8014278:	4a6f      	ldr	r2, [pc, #444]	; (8014438 <HAL_UART_IRQHandler+0x568>)
 801427a:	4293      	cmp	r3, r2
 801427c:	d005      	beq.n	801428a <HAL_UART_IRQHandler+0x3ba>
 801427e:	687b      	ldr	r3, [r7, #4]
 8014280:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014282:	681b      	ldr	r3, [r3, #0]
 8014284:	4a6d      	ldr	r2, [pc, #436]	; (801443c <HAL_UART_IRQHandler+0x56c>)
 8014286:	4293      	cmp	r3, r2
 8014288:	d105      	bne.n	8014296 <HAL_UART_IRQHandler+0x3c6>
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801428e:	681b      	ldr	r3, [r3, #0]
 8014290:	685b      	ldr	r3, [r3, #4]
 8014292:	b29b      	uxth	r3, r3
 8014294:	e004      	b.n	80142a0 <HAL_UART_IRQHandler+0x3d0>
 8014296:	687b      	ldr	r3, [r7, #4]
 8014298:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801429a:	681b      	ldr	r3, [r3, #0]
 801429c:	685b      	ldr	r3, [r3, #4]
 801429e:	b29b      	uxth	r3, r3
 80142a0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80142a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	f000 81a4 	beq.w	80145f6 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80142b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80142b8:	429a      	cmp	r2, r3
 80142ba:	f080 819c 	bcs.w	80145f6 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80142c4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80142cc:	69db      	ldr	r3, [r3, #28]
 80142ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80142d2:	f000 8086 	beq.w	80143e2 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80142e2:	e853 3f00 	ldrex	r3, [r3]
 80142e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80142ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80142ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80142f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	461a      	mov	r2, r3
 80142fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8014300:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8014304:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014308:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 801430c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8014310:	e841 2300 	strex	r3, r2, [r1]
 8014314:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8014318:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801431c:	2b00      	cmp	r3, #0
 801431e:	d1da      	bne.n	80142d6 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	681b      	ldr	r3, [r3, #0]
 8014324:	3308      	adds	r3, #8
 8014326:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014328:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801432a:	e853 3f00 	ldrex	r3, [r3]
 801432e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8014330:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014332:	f023 0301 	bic.w	r3, r3, #1
 8014336:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	681b      	ldr	r3, [r3, #0]
 801433e:	3308      	adds	r3, #8
 8014340:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8014344:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8014348:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801434a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 801434c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014350:	e841 2300 	strex	r3, r2, [r1]
 8014354:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8014356:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014358:	2b00      	cmp	r3, #0
 801435a:	d1e1      	bne.n	8014320 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	681b      	ldr	r3, [r3, #0]
 8014360:	3308      	adds	r3, #8
 8014362:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014364:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8014366:	e853 3f00 	ldrex	r3, [r3]
 801436a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 801436c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801436e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8014372:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	3308      	adds	r3, #8
 801437c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8014380:	66fa      	str	r2, [r7, #108]	; 0x6c
 8014382:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014384:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8014386:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8014388:	e841 2300 	strex	r3, r2, [r1]
 801438c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 801438e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8014390:	2b00      	cmp	r3, #0
 8014392:	d1e3      	bne.n	801435c <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	2220      	movs	r2, #32
 8014398:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	2200      	movs	r2, #0
 80143a0:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80143a2:	687b      	ldr	r3, [r7, #4]
 80143a4:	681b      	ldr	r3, [r3, #0]
 80143a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80143aa:	e853 3f00 	ldrex	r3, [r3]
 80143ae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80143b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80143b2:	f023 0310 	bic.w	r3, r3, #16
 80143b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	681b      	ldr	r3, [r3, #0]
 80143be:	461a      	mov	r2, r3
 80143c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80143c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80143c6:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80143ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80143cc:	e841 2300 	strex	r3, r2, [r1]
 80143d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80143d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80143d4:	2b00      	cmp	r3, #0
 80143d6:	d1e4      	bne.n	80143a2 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80143dc:	4618      	mov	r0, r3
 80143de:	f7f8 fcd1 	bl	800cd84 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80143e2:	687b      	ldr	r3, [r7, #4]
 80143e4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80143ee:	b29b      	uxth	r3, r3
 80143f0:	1ad3      	subs	r3, r2, r3
 80143f2:	b29b      	uxth	r3, r3
 80143f4:	4619      	mov	r1, r3
 80143f6:	6878      	ldr	r0, [r7, #4]
 80143f8:	f003 f8d2 	bl	80175a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80143fc:	e0fb      	b.n	80145f6 <HAL_UART_IRQHandler+0x726>
 80143fe:	bf00      	nop
 8014400:	40020010 	.word	0x40020010
 8014404:	40020028 	.word	0x40020028
 8014408:	40020040 	.word	0x40020040
 801440c:	40020058 	.word	0x40020058
 8014410:	40020070 	.word	0x40020070
 8014414:	40020088 	.word	0x40020088
 8014418:	400200a0 	.word	0x400200a0
 801441c:	400200b8 	.word	0x400200b8
 8014420:	40020410 	.word	0x40020410
 8014424:	40020428 	.word	0x40020428
 8014428:	40020440 	.word	0x40020440
 801442c:	40020458 	.word	0x40020458
 8014430:	40020470 	.word	0x40020470
 8014434:	40020488 	.word	0x40020488
 8014438:	400204a0 	.word	0x400204a0
 801443c:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8014446:	687b      	ldr	r3, [r7, #4]
 8014448:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801444c:	b29b      	uxth	r3, r3
 801444e:	1ad3      	subs	r3, r2, r3
 8014450:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801445a:	b29b      	uxth	r3, r3
 801445c:	2b00      	cmp	r3, #0
 801445e:	f000 80cc 	beq.w	80145fa <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 8014462:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8014466:	2b00      	cmp	r3, #0
 8014468:	f000 80c7 	beq.w	80145fa <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	681b      	ldr	r3, [r3, #0]
 8014470:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014474:	e853 3f00 	ldrex	r3, [r3]
 8014478:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801447a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801447c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8014480:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	681b      	ldr	r3, [r3, #0]
 8014488:	461a      	mov	r2, r3
 801448a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801448e:	647b      	str	r3, [r7, #68]	; 0x44
 8014490:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014492:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8014494:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8014496:	e841 2300 	strex	r3, r2, [r1]
 801449a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801449c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801449e:	2b00      	cmp	r3, #0
 80144a0:	d1e4      	bne.n	801446c <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	681b      	ldr	r3, [r3, #0]
 80144a6:	3308      	adds	r3, #8
 80144a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144ac:	e853 3f00 	ldrex	r3, [r3]
 80144b0:	623b      	str	r3, [r7, #32]
   return(result);
 80144b2:	6a3a      	ldr	r2, [r7, #32]
 80144b4:	4b54      	ldr	r3, [pc, #336]	; (8014608 <HAL_UART_IRQHandler+0x738>)
 80144b6:	4013      	ands	r3, r2
 80144b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	681b      	ldr	r3, [r3, #0]
 80144c0:	3308      	adds	r3, #8
 80144c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80144c6:	633a      	str	r2, [r7, #48]	; 0x30
 80144c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80144ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80144cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80144ce:	e841 2300 	strex	r3, r2, [r1]
 80144d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80144d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d1e3      	bne.n	80144a2 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	2220      	movs	r2, #32
 80144de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	2200      	movs	r2, #0
 80144e6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	2200      	movs	r2, #0
 80144ec:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	681b      	ldr	r3, [r3, #0]
 80144f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144f4:	693b      	ldr	r3, [r7, #16]
 80144f6:	e853 3f00 	ldrex	r3, [r3]
 80144fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	f023 0310 	bic.w	r3, r3, #16
 8014502:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8014506:	687b      	ldr	r3, [r7, #4]
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	461a      	mov	r2, r3
 801450c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8014510:	61fb      	str	r3, [r7, #28]
 8014512:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014514:	69b9      	ldr	r1, [r7, #24]
 8014516:	69fa      	ldr	r2, [r7, #28]
 8014518:	e841 2300 	strex	r3, r2, [r1]
 801451c:	617b      	str	r3, [r7, #20]
   return(result);
 801451e:	697b      	ldr	r3, [r7, #20]
 8014520:	2b00      	cmp	r3, #0
 8014522:	d1e4      	bne.n	80144ee <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8014524:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8014528:	4619      	mov	r1, r3
 801452a:	6878      	ldr	r0, [r7, #4]
 801452c:	f003 f838 	bl	80175a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8014530:	e063      	b.n	80145fa <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8014532:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801453a:	2b00      	cmp	r3, #0
 801453c:	d00e      	beq.n	801455c <HAL_UART_IRQHandler+0x68c>
 801453e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8014546:	2b00      	cmp	r3, #0
 8014548:	d008      	beq.n	801455c <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801454a:	687b      	ldr	r3, [r7, #4]
 801454c:	681b      	ldr	r3, [r3, #0]
 801454e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8014552:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8014554:	6878      	ldr	r0, [r7, #4]
 8014556:	f001 fa09 	bl	801596c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801455a:	e051      	b.n	8014600 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801455c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014564:	2b00      	cmp	r3, #0
 8014566:	d014      	beq.n	8014592 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8014568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801456c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014570:	2b00      	cmp	r3, #0
 8014572:	d105      	bne.n	8014580 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8014574:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8014578:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801457c:	2b00      	cmp	r3, #0
 801457e:	d008      	beq.n	8014592 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014584:	2b00      	cmp	r3, #0
 8014586:	d03a      	beq.n	80145fe <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801458c:	6878      	ldr	r0, [r7, #4]
 801458e:	4798      	blx	r3
    }
    return;
 8014590:	e035      	b.n	80145fe <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8014592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8014596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801459a:	2b00      	cmp	r3, #0
 801459c:	d009      	beq.n	80145b2 <HAL_UART_IRQHandler+0x6e2>
 801459e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80145a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d003      	beq.n	80145b2 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 80145aa:	6878      	ldr	r0, [r7, #4]
 80145ac:	f001 f9b3 	bl	8015916 <UART_EndTransmit_IT>
    return;
 80145b0:	e026      	b.n	8014600 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80145b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80145b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d009      	beq.n	80145d2 <HAL_UART_IRQHandler+0x702>
 80145be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80145c2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d003      	beq.n	80145d2 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80145ca:	6878      	ldr	r0, [r7, #4]
 80145cc:	f001 f9e2 	bl	8015994 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80145d0:	e016      	b.n	8014600 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80145d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80145d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d010      	beq.n	8014600 <HAL_UART_IRQHandler+0x730>
 80145de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	da0c      	bge.n	8014600 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80145e6:	6878      	ldr	r0, [r7, #4]
 80145e8:	f001 f9ca 	bl	8015980 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80145ec:	e008      	b.n	8014600 <HAL_UART_IRQHandler+0x730>
      return;
 80145ee:	bf00      	nop
 80145f0:	e006      	b.n	8014600 <HAL_UART_IRQHandler+0x730>
    return;
 80145f2:	bf00      	nop
 80145f4:	e004      	b.n	8014600 <HAL_UART_IRQHandler+0x730>
      return;
 80145f6:	bf00      	nop
 80145f8:	e002      	b.n	8014600 <HAL_UART_IRQHandler+0x730>
      return;
 80145fa:	bf00      	nop
 80145fc:	e000      	b.n	8014600 <HAL_UART_IRQHandler+0x730>
    return;
 80145fe:	bf00      	nop
  }
}
 8014600:	37e8      	adds	r7, #232	; 0xe8
 8014602:	46bd      	mov	sp, r7
 8014604:	bd80      	pop	{r7, pc}
 8014606:	bf00      	nop
 8014608:	effffffe 	.word	0xeffffffe

0801460c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801460c:	b480      	push	{r7}
 801460e:	b083      	sub	sp, #12
 8014610:	af00      	add	r7, sp, #0
 8014612:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8014614:	bf00      	nop
 8014616:	370c      	adds	r7, #12
 8014618:	46bd      	mov	sp, r7
 801461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801461e:	4770      	bx	lr

08014620 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8014620:	b480      	push	{r7}
 8014622:	b083      	sub	sp, #12
 8014624:	af00      	add	r7, sp, #0
 8014626:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8014628:	bf00      	nop
 801462a:	370c      	adds	r7, #12
 801462c:	46bd      	mov	sp, r7
 801462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014632:	4770      	bx	lr

08014634 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8014638:	b092      	sub	sp, #72	; 0x48
 801463a:	af00      	add	r7, sp, #0
 801463c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801463e:	2300      	movs	r3, #0
 8014640:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8014644:	697b      	ldr	r3, [r7, #20]
 8014646:	689a      	ldr	r2, [r3, #8]
 8014648:	697b      	ldr	r3, [r7, #20]
 801464a:	691b      	ldr	r3, [r3, #16]
 801464c:	431a      	orrs	r2, r3
 801464e:	697b      	ldr	r3, [r7, #20]
 8014650:	695b      	ldr	r3, [r3, #20]
 8014652:	431a      	orrs	r2, r3
 8014654:	697b      	ldr	r3, [r7, #20]
 8014656:	69db      	ldr	r3, [r3, #28]
 8014658:	4313      	orrs	r3, r2
 801465a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801465c:	697b      	ldr	r3, [r7, #20]
 801465e:	681b      	ldr	r3, [r3, #0]
 8014660:	681a      	ldr	r2, [r3, #0]
 8014662:	4bbe      	ldr	r3, [pc, #760]	; (801495c <UART_SetConfig+0x328>)
 8014664:	4013      	ands	r3, r2
 8014666:	697a      	ldr	r2, [r7, #20]
 8014668:	6812      	ldr	r2, [r2, #0]
 801466a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801466c:	430b      	orrs	r3, r1
 801466e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014670:	697b      	ldr	r3, [r7, #20]
 8014672:	681b      	ldr	r3, [r3, #0]
 8014674:	685b      	ldr	r3, [r3, #4]
 8014676:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801467a:	697b      	ldr	r3, [r7, #20]
 801467c:	68da      	ldr	r2, [r3, #12]
 801467e:	697b      	ldr	r3, [r7, #20]
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	430a      	orrs	r2, r1
 8014684:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8014686:	697b      	ldr	r3, [r7, #20]
 8014688:	699b      	ldr	r3, [r3, #24]
 801468a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801468c:	697b      	ldr	r3, [r7, #20]
 801468e:	681b      	ldr	r3, [r3, #0]
 8014690:	4ab3      	ldr	r2, [pc, #716]	; (8014960 <UART_SetConfig+0x32c>)
 8014692:	4293      	cmp	r3, r2
 8014694:	d004      	beq.n	80146a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8014696:	697b      	ldr	r3, [r7, #20]
 8014698:	6a1b      	ldr	r3, [r3, #32]
 801469a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801469c:	4313      	orrs	r3, r2
 801469e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80146a0:	697b      	ldr	r3, [r7, #20]
 80146a2:	681b      	ldr	r3, [r3, #0]
 80146a4:	689a      	ldr	r2, [r3, #8]
 80146a6:	4baf      	ldr	r3, [pc, #700]	; (8014964 <UART_SetConfig+0x330>)
 80146a8:	4013      	ands	r3, r2
 80146aa:	697a      	ldr	r2, [r7, #20]
 80146ac:	6812      	ldr	r2, [r2, #0]
 80146ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80146b0:	430b      	orrs	r3, r1
 80146b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80146b4:	697b      	ldr	r3, [r7, #20]
 80146b6:	681b      	ldr	r3, [r3, #0]
 80146b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80146ba:	f023 010f 	bic.w	r1, r3, #15
 80146be:	697b      	ldr	r3, [r7, #20]
 80146c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80146c2:	697b      	ldr	r3, [r7, #20]
 80146c4:	681b      	ldr	r3, [r3, #0]
 80146c6:	430a      	orrs	r2, r1
 80146c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80146ca:	697b      	ldr	r3, [r7, #20]
 80146cc:	681b      	ldr	r3, [r3, #0]
 80146ce:	4aa6      	ldr	r2, [pc, #664]	; (8014968 <UART_SetConfig+0x334>)
 80146d0:	4293      	cmp	r3, r2
 80146d2:	d177      	bne.n	80147c4 <UART_SetConfig+0x190>
 80146d4:	4ba5      	ldr	r3, [pc, #660]	; (801496c <UART_SetConfig+0x338>)
 80146d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80146d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80146dc:	2b28      	cmp	r3, #40	; 0x28
 80146de:	d86d      	bhi.n	80147bc <UART_SetConfig+0x188>
 80146e0:	a201      	add	r2, pc, #4	; (adr r2, 80146e8 <UART_SetConfig+0xb4>)
 80146e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146e6:	bf00      	nop
 80146e8:	0801478d 	.word	0x0801478d
 80146ec:	080147bd 	.word	0x080147bd
 80146f0:	080147bd 	.word	0x080147bd
 80146f4:	080147bd 	.word	0x080147bd
 80146f8:	080147bd 	.word	0x080147bd
 80146fc:	080147bd 	.word	0x080147bd
 8014700:	080147bd 	.word	0x080147bd
 8014704:	080147bd 	.word	0x080147bd
 8014708:	08014795 	.word	0x08014795
 801470c:	080147bd 	.word	0x080147bd
 8014710:	080147bd 	.word	0x080147bd
 8014714:	080147bd 	.word	0x080147bd
 8014718:	080147bd 	.word	0x080147bd
 801471c:	080147bd 	.word	0x080147bd
 8014720:	080147bd 	.word	0x080147bd
 8014724:	080147bd 	.word	0x080147bd
 8014728:	0801479d 	.word	0x0801479d
 801472c:	080147bd 	.word	0x080147bd
 8014730:	080147bd 	.word	0x080147bd
 8014734:	080147bd 	.word	0x080147bd
 8014738:	080147bd 	.word	0x080147bd
 801473c:	080147bd 	.word	0x080147bd
 8014740:	080147bd 	.word	0x080147bd
 8014744:	080147bd 	.word	0x080147bd
 8014748:	080147a5 	.word	0x080147a5
 801474c:	080147bd 	.word	0x080147bd
 8014750:	080147bd 	.word	0x080147bd
 8014754:	080147bd 	.word	0x080147bd
 8014758:	080147bd 	.word	0x080147bd
 801475c:	080147bd 	.word	0x080147bd
 8014760:	080147bd 	.word	0x080147bd
 8014764:	080147bd 	.word	0x080147bd
 8014768:	080147ad 	.word	0x080147ad
 801476c:	080147bd 	.word	0x080147bd
 8014770:	080147bd 	.word	0x080147bd
 8014774:	080147bd 	.word	0x080147bd
 8014778:	080147bd 	.word	0x080147bd
 801477c:	080147bd 	.word	0x080147bd
 8014780:	080147bd 	.word	0x080147bd
 8014784:	080147bd 	.word	0x080147bd
 8014788:	080147b5 	.word	0x080147b5
 801478c:	2301      	movs	r3, #1
 801478e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014792:	e222      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014794:	2304      	movs	r3, #4
 8014796:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801479a:	e21e      	b.n	8014bda <UART_SetConfig+0x5a6>
 801479c:	2308      	movs	r3, #8
 801479e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80147a2:	e21a      	b.n	8014bda <UART_SetConfig+0x5a6>
 80147a4:	2310      	movs	r3, #16
 80147a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80147aa:	e216      	b.n	8014bda <UART_SetConfig+0x5a6>
 80147ac:	2320      	movs	r3, #32
 80147ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80147b2:	e212      	b.n	8014bda <UART_SetConfig+0x5a6>
 80147b4:	2340      	movs	r3, #64	; 0x40
 80147b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80147ba:	e20e      	b.n	8014bda <UART_SetConfig+0x5a6>
 80147bc:	2380      	movs	r3, #128	; 0x80
 80147be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80147c2:	e20a      	b.n	8014bda <UART_SetConfig+0x5a6>
 80147c4:	697b      	ldr	r3, [r7, #20]
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	4a69      	ldr	r2, [pc, #420]	; (8014970 <UART_SetConfig+0x33c>)
 80147ca:	4293      	cmp	r3, r2
 80147cc:	d130      	bne.n	8014830 <UART_SetConfig+0x1fc>
 80147ce:	4b67      	ldr	r3, [pc, #412]	; (801496c <UART_SetConfig+0x338>)
 80147d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80147d2:	f003 0307 	and.w	r3, r3, #7
 80147d6:	2b05      	cmp	r3, #5
 80147d8:	d826      	bhi.n	8014828 <UART_SetConfig+0x1f4>
 80147da:	a201      	add	r2, pc, #4	; (adr r2, 80147e0 <UART_SetConfig+0x1ac>)
 80147dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147e0:	080147f9 	.word	0x080147f9
 80147e4:	08014801 	.word	0x08014801
 80147e8:	08014809 	.word	0x08014809
 80147ec:	08014811 	.word	0x08014811
 80147f0:	08014819 	.word	0x08014819
 80147f4:	08014821 	.word	0x08014821
 80147f8:	2300      	movs	r3, #0
 80147fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80147fe:	e1ec      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014800:	2304      	movs	r3, #4
 8014802:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014806:	e1e8      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014808:	2308      	movs	r3, #8
 801480a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801480e:	e1e4      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014810:	2310      	movs	r3, #16
 8014812:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014816:	e1e0      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014818:	2320      	movs	r3, #32
 801481a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801481e:	e1dc      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014820:	2340      	movs	r3, #64	; 0x40
 8014822:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014826:	e1d8      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014828:	2380      	movs	r3, #128	; 0x80
 801482a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801482e:	e1d4      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014830:	697b      	ldr	r3, [r7, #20]
 8014832:	681b      	ldr	r3, [r3, #0]
 8014834:	4a4f      	ldr	r2, [pc, #316]	; (8014974 <UART_SetConfig+0x340>)
 8014836:	4293      	cmp	r3, r2
 8014838:	d130      	bne.n	801489c <UART_SetConfig+0x268>
 801483a:	4b4c      	ldr	r3, [pc, #304]	; (801496c <UART_SetConfig+0x338>)
 801483c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801483e:	f003 0307 	and.w	r3, r3, #7
 8014842:	2b05      	cmp	r3, #5
 8014844:	d826      	bhi.n	8014894 <UART_SetConfig+0x260>
 8014846:	a201      	add	r2, pc, #4	; (adr r2, 801484c <UART_SetConfig+0x218>)
 8014848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801484c:	08014865 	.word	0x08014865
 8014850:	0801486d 	.word	0x0801486d
 8014854:	08014875 	.word	0x08014875
 8014858:	0801487d 	.word	0x0801487d
 801485c:	08014885 	.word	0x08014885
 8014860:	0801488d 	.word	0x0801488d
 8014864:	2300      	movs	r3, #0
 8014866:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801486a:	e1b6      	b.n	8014bda <UART_SetConfig+0x5a6>
 801486c:	2304      	movs	r3, #4
 801486e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014872:	e1b2      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014874:	2308      	movs	r3, #8
 8014876:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801487a:	e1ae      	b.n	8014bda <UART_SetConfig+0x5a6>
 801487c:	2310      	movs	r3, #16
 801487e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014882:	e1aa      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014884:	2320      	movs	r3, #32
 8014886:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801488a:	e1a6      	b.n	8014bda <UART_SetConfig+0x5a6>
 801488c:	2340      	movs	r3, #64	; 0x40
 801488e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014892:	e1a2      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014894:	2380      	movs	r3, #128	; 0x80
 8014896:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801489a:	e19e      	b.n	8014bda <UART_SetConfig+0x5a6>
 801489c:	697b      	ldr	r3, [r7, #20]
 801489e:	681b      	ldr	r3, [r3, #0]
 80148a0:	4a35      	ldr	r2, [pc, #212]	; (8014978 <UART_SetConfig+0x344>)
 80148a2:	4293      	cmp	r3, r2
 80148a4:	d130      	bne.n	8014908 <UART_SetConfig+0x2d4>
 80148a6:	4b31      	ldr	r3, [pc, #196]	; (801496c <UART_SetConfig+0x338>)
 80148a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80148aa:	f003 0307 	and.w	r3, r3, #7
 80148ae:	2b05      	cmp	r3, #5
 80148b0:	d826      	bhi.n	8014900 <UART_SetConfig+0x2cc>
 80148b2:	a201      	add	r2, pc, #4	; (adr r2, 80148b8 <UART_SetConfig+0x284>)
 80148b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148b8:	080148d1 	.word	0x080148d1
 80148bc:	080148d9 	.word	0x080148d9
 80148c0:	080148e1 	.word	0x080148e1
 80148c4:	080148e9 	.word	0x080148e9
 80148c8:	080148f1 	.word	0x080148f1
 80148cc:	080148f9 	.word	0x080148f9
 80148d0:	2300      	movs	r3, #0
 80148d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80148d6:	e180      	b.n	8014bda <UART_SetConfig+0x5a6>
 80148d8:	2304      	movs	r3, #4
 80148da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80148de:	e17c      	b.n	8014bda <UART_SetConfig+0x5a6>
 80148e0:	2308      	movs	r3, #8
 80148e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80148e6:	e178      	b.n	8014bda <UART_SetConfig+0x5a6>
 80148e8:	2310      	movs	r3, #16
 80148ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80148ee:	e174      	b.n	8014bda <UART_SetConfig+0x5a6>
 80148f0:	2320      	movs	r3, #32
 80148f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80148f6:	e170      	b.n	8014bda <UART_SetConfig+0x5a6>
 80148f8:	2340      	movs	r3, #64	; 0x40
 80148fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80148fe:	e16c      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014900:	2380      	movs	r3, #128	; 0x80
 8014902:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014906:	e168      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014908:	697b      	ldr	r3, [r7, #20]
 801490a:	681b      	ldr	r3, [r3, #0]
 801490c:	4a1b      	ldr	r2, [pc, #108]	; (801497c <UART_SetConfig+0x348>)
 801490e:	4293      	cmp	r3, r2
 8014910:	d142      	bne.n	8014998 <UART_SetConfig+0x364>
 8014912:	4b16      	ldr	r3, [pc, #88]	; (801496c <UART_SetConfig+0x338>)
 8014914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014916:	f003 0307 	and.w	r3, r3, #7
 801491a:	2b05      	cmp	r3, #5
 801491c:	d838      	bhi.n	8014990 <UART_SetConfig+0x35c>
 801491e:	a201      	add	r2, pc, #4	; (adr r2, 8014924 <UART_SetConfig+0x2f0>)
 8014920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014924:	0801493d 	.word	0x0801493d
 8014928:	08014945 	.word	0x08014945
 801492c:	0801494d 	.word	0x0801494d
 8014930:	08014955 	.word	0x08014955
 8014934:	08014981 	.word	0x08014981
 8014938:	08014989 	.word	0x08014989
 801493c:	2300      	movs	r3, #0
 801493e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014942:	e14a      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014944:	2304      	movs	r3, #4
 8014946:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801494a:	e146      	b.n	8014bda <UART_SetConfig+0x5a6>
 801494c:	2308      	movs	r3, #8
 801494e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014952:	e142      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014954:	2310      	movs	r3, #16
 8014956:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801495a:	e13e      	b.n	8014bda <UART_SetConfig+0x5a6>
 801495c:	cfff69f3 	.word	0xcfff69f3
 8014960:	58000c00 	.word	0x58000c00
 8014964:	11fff4ff 	.word	0x11fff4ff
 8014968:	40011000 	.word	0x40011000
 801496c:	58024400 	.word	0x58024400
 8014970:	40004400 	.word	0x40004400
 8014974:	40004800 	.word	0x40004800
 8014978:	40004c00 	.word	0x40004c00
 801497c:	40005000 	.word	0x40005000
 8014980:	2320      	movs	r3, #32
 8014982:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014986:	e128      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014988:	2340      	movs	r3, #64	; 0x40
 801498a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801498e:	e124      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014990:	2380      	movs	r3, #128	; 0x80
 8014992:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014996:	e120      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014998:	697b      	ldr	r3, [r7, #20]
 801499a:	681b      	ldr	r3, [r3, #0]
 801499c:	4acb      	ldr	r2, [pc, #812]	; (8014ccc <UART_SetConfig+0x698>)
 801499e:	4293      	cmp	r3, r2
 80149a0:	d176      	bne.n	8014a90 <UART_SetConfig+0x45c>
 80149a2:	4bcb      	ldr	r3, [pc, #812]	; (8014cd0 <UART_SetConfig+0x69c>)
 80149a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80149a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80149aa:	2b28      	cmp	r3, #40	; 0x28
 80149ac:	d86c      	bhi.n	8014a88 <UART_SetConfig+0x454>
 80149ae:	a201      	add	r2, pc, #4	; (adr r2, 80149b4 <UART_SetConfig+0x380>)
 80149b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149b4:	08014a59 	.word	0x08014a59
 80149b8:	08014a89 	.word	0x08014a89
 80149bc:	08014a89 	.word	0x08014a89
 80149c0:	08014a89 	.word	0x08014a89
 80149c4:	08014a89 	.word	0x08014a89
 80149c8:	08014a89 	.word	0x08014a89
 80149cc:	08014a89 	.word	0x08014a89
 80149d0:	08014a89 	.word	0x08014a89
 80149d4:	08014a61 	.word	0x08014a61
 80149d8:	08014a89 	.word	0x08014a89
 80149dc:	08014a89 	.word	0x08014a89
 80149e0:	08014a89 	.word	0x08014a89
 80149e4:	08014a89 	.word	0x08014a89
 80149e8:	08014a89 	.word	0x08014a89
 80149ec:	08014a89 	.word	0x08014a89
 80149f0:	08014a89 	.word	0x08014a89
 80149f4:	08014a69 	.word	0x08014a69
 80149f8:	08014a89 	.word	0x08014a89
 80149fc:	08014a89 	.word	0x08014a89
 8014a00:	08014a89 	.word	0x08014a89
 8014a04:	08014a89 	.word	0x08014a89
 8014a08:	08014a89 	.word	0x08014a89
 8014a0c:	08014a89 	.word	0x08014a89
 8014a10:	08014a89 	.word	0x08014a89
 8014a14:	08014a71 	.word	0x08014a71
 8014a18:	08014a89 	.word	0x08014a89
 8014a1c:	08014a89 	.word	0x08014a89
 8014a20:	08014a89 	.word	0x08014a89
 8014a24:	08014a89 	.word	0x08014a89
 8014a28:	08014a89 	.word	0x08014a89
 8014a2c:	08014a89 	.word	0x08014a89
 8014a30:	08014a89 	.word	0x08014a89
 8014a34:	08014a79 	.word	0x08014a79
 8014a38:	08014a89 	.word	0x08014a89
 8014a3c:	08014a89 	.word	0x08014a89
 8014a40:	08014a89 	.word	0x08014a89
 8014a44:	08014a89 	.word	0x08014a89
 8014a48:	08014a89 	.word	0x08014a89
 8014a4c:	08014a89 	.word	0x08014a89
 8014a50:	08014a89 	.word	0x08014a89
 8014a54:	08014a81 	.word	0x08014a81
 8014a58:	2301      	movs	r3, #1
 8014a5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014a5e:	e0bc      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014a60:	2304      	movs	r3, #4
 8014a62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014a66:	e0b8      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014a68:	2308      	movs	r3, #8
 8014a6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014a6e:	e0b4      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014a70:	2310      	movs	r3, #16
 8014a72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014a76:	e0b0      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014a78:	2320      	movs	r3, #32
 8014a7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014a7e:	e0ac      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014a80:	2340      	movs	r3, #64	; 0x40
 8014a82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014a86:	e0a8      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014a88:	2380      	movs	r3, #128	; 0x80
 8014a8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014a8e:	e0a4      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014a90:	697b      	ldr	r3, [r7, #20]
 8014a92:	681b      	ldr	r3, [r3, #0]
 8014a94:	4a8f      	ldr	r2, [pc, #572]	; (8014cd4 <UART_SetConfig+0x6a0>)
 8014a96:	4293      	cmp	r3, r2
 8014a98:	d130      	bne.n	8014afc <UART_SetConfig+0x4c8>
 8014a9a:	4b8d      	ldr	r3, [pc, #564]	; (8014cd0 <UART_SetConfig+0x69c>)
 8014a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014a9e:	f003 0307 	and.w	r3, r3, #7
 8014aa2:	2b05      	cmp	r3, #5
 8014aa4:	d826      	bhi.n	8014af4 <UART_SetConfig+0x4c0>
 8014aa6:	a201      	add	r2, pc, #4	; (adr r2, 8014aac <UART_SetConfig+0x478>)
 8014aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014aac:	08014ac5 	.word	0x08014ac5
 8014ab0:	08014acd 	.word	0x08014acd
 8014ab4:	08014ad5 	.word	0x08014ad5
 8014ab8:	08014add 	.word	0x08014add
 8014abc:	08014ae5 	.word	0x08014ae5
 8014ac0:	08014aed 	.word	0x08014aed
 8014ac4:	2300      	movs	r3, #0
 8014ac6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014aca:	e086      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014acc:	2304      	movs	r3, #4
 8014ace:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014ad2:	e082      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014ad4:	2308      	movs	r3, #8
 8014ad6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014ada:	e07e      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014adc:	2310      	movs	r3, #16
 8014ade:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014ae2:	e07a      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014ae4:	2320      	movs	r3, #32
 8014ae6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014aea:	e076      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014aec:	2340      	movs	r3, #64	; 0x40
 8014aee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014af2:	e072      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014af4:	2380      	movs	r3, #128	; 0x80
 8014af6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014afa:	e06e      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014afc:	697b      	ldr	r3, [r7, #20]
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	4a75      	ldr	r2, [pc, #468]	; (8014cd8 <UART_SetConfig+0x6a4>)
 8014b02:	4293      	cmp	r3, r2
 8014b04:	d130      	bne.n	8014b68 <UART_SetConfig+0x534>
 8014b06:	4b72      	ldr	r3, [pc, #456]	; (8014cd0 <UART_SetConfig+0x69c>)
 8014b08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014b0a:	f003 0307 	and.w	r3, r3, #7
 8014b0e:	2b05      	cmp	r3, #5
 8014b10:	d826      	bhi.n	8014b60 <UART_SetConfig+0x52c>
 8014b12:	a201      	add	r2, pc, #4	; (adr r2, 8014b18 <UART_SetConfig+0x4e4>)
 8014b14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b18:	08014b31 	.word	0x08014b31
 8014b1c:	08014b39 	.word	0x08014b39
 8014b20:	08014b41 	.word	0x08014b41
 8014b24:	08014b49 	.word	0x08014b49
 8014b28:	08014b51 	.word	0x08014b51
 8014b2c:	08014b59 	.word	0x08014b59
 8014b30:	2300      	movs	r3, #0
 8014b32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014b36:	e050      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014b38:	2304      	movs	r3, #4
 8014b3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014b3e:	e04c      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014b40:	2308      	movs	r3, #8
 8014b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014b46:	e048      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014b48:	2310      	movs	r3, #16
 8014b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014b4e:	e044      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014b50:	2320      	movs	r3, #32
 8014b52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014b56:	e040      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014b58:	2340      	movs	r3, #64	; 0x40
 8014b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014b5e:	e03c      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014b60:	2380      	movs	r3, #128	; 0x80
 8014b62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014b66:	e038      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014b68:	697b      	ldr	r3, [r7, #20]
 8014b6a:	681b      	ldr	r3, [r3, #0]
 8014b6c:	4a5b      	ldr	r2, [pc, #364]	; (8014cdc <UART_SetConfig+0x6a8>)
 8014b6e:	4293      	cmp	r3, r2
 8014b70:	d130      	bne.n	8014bd4 <UART_SetConfig+0x5a0>
 8014b72:	4b57      	ldr	r3, [pc, #348]	; (8014cd0 <UART_SetConfig+0x69c>)
 8014b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014b76:	f003 0307 	and.w	r3, r3, #7
 8014b7a:	2b05      	cmp	r3, #5
 8014b7c:	d826      	bhi.n	8014bcc <UART_SetConfig+0x598>
 8014b7e:	a201      	add	r2, pc, #4	; (adr r2, 8014b84 <UART_SetConfig+0x550>)
 8014b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b84:	08014b9d 	.word	0x08014b9d
 8014b88:	08014ba5 	.word	0x08014ba5
 8014b8c:	08014bad 	.word	0x08014bad
 8014b90:	08014bb5 	.word	0x08014bb5
 8014b94:	08014bbd 	.word	0x08014bbd
 8014b98:	08014bc5 	.word	0x08014bc5
 8014b9c:	2302      	movs	r3, #2
 8014b9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014ba2:	e01a      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014ba4:	2304      	movs	r3, #4
 8014ba6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014baa:	e016      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014bac:	2308      	movs	r3, #8
 8014bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014bb2:	e012      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014bb4:	2310      	movs	r3, #16
 8014bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014bba:	e00e      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014bbc:	2320      	movs	r3, #32
 8014bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014bc2:	e00a      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014bc4:	2340      	movs	r3, #64	; 0x40
 8014bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014bca:	e006      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014bcc:	2380      	movs	r3, #128	; 0x80
 8014bce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8014bd2:	e002      	b.n	8014bda <UART_SetConfig+0x5a6>
 8014bd4:	2380      	movs	r3, #128	; 0x80
 8014bd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8014bda:	697b      	ldr	r3, [r7, #20]
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	4a3f      	ldr	r2, [pc, #252]	; (8014cdc <UART_SetConfig+0x6a8>)
 8014be0:	4293      	cmp	r3, r2
 8014be2:	f040 80f8 	bne.w	8014dd6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8014be6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8014bea:	2b20      	cmp	r3, #32
 8014bec:	dc46      	bgt.n	8014c7c <UART_SetConfig+0x648>
 8014bee:	2b02      	cmp	r3, #2
 8014bf0:	f2c0 8082 	blt.w	8014cf8 <UART_SetConfig+0x6c4>
 8014bf4:	3b02      	subs	r3, #2
 8014bf6:	2b1e      	cmp	r3, #30
 8014bf8:	d87e      	bhi.n	8014cf8 <UART_SetConfig+0x6c4>
 8014bfa:	a201      	add	r2, pc, #4	; (adr r2, 8014c00 <UART_SetConfig+0x5cc>)
 8014bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014c00:	08014c83 	.word	0x08014c83
 8014c04:	08014cf9 	.word	0x08014cf9
 8014c08:	08014c8b 	.word	0x08014c8b
 8014c0c:	08014cf9 	.word	0x08014cf9
 8014c10:	08014cf9 	.word	0x08014cf9
 8014c14:	08014cf9 	.word	0x08014cf9
 8014c18:	08014c9b 	.word	0x08014c9b
 8014c1c:	08014cf9 	.word	0x08014cf9
 8014c20:	08014cf9 	.word	0x08014cf9
 8014c24:	08014cf9 	.word	0x08014cf9
 8014c28:	08014cf9 	.word	0x08014cf9
 8014c2c:	08014cf9 	.word	0x08014cf9
 8014c30:	08014cf9 	.word	0x08014cf9
 8014c34:	08014cf9 	.word	0x08014cf9
 8014c38:	08014cab 	.word	0x08014cab
 8014c3c:	08014cf9 	.word	0x08014cf9
 8014c40:	08014cf9 	.word	0x08014cf9
 8014c44:	08014cf9 	.word	0x08014cf9
 8014c48:	08014cf9 	.word	0x08014cf9
 8014c4c:	08014cf9 	.word	0x08014cf9
 8014c50:	08014cf9 	.word	0x08014cf9
 8014c54:	08014cf9 	.word	0x08014cf9
 8014c58:	08014cf9 	.word	0x08014cf9
 8014c5c:	08014cf9 	.word	0x08014cf9
 8014c60:	08014cf9 	.word	0x08014cf9
 8014c64:	08014cf9 	.word	0x08014cf9
 8014c68:	08014cf9 	.word	0x08014cf9
 8014c6c:	08014cf9 	.word	0x08014cf9
 8014c70:	08014cf9 	.word	0x08014cf9
 8014c74:	08014cf9 	.word	0x08014cf9
 8014c78:	08014ceb 	.word	0x08014ceb
 8014c7c:	2b40      	cmp	r3, #64	; 0x40
 8014c7e:	d037      	beq.n	8014cf0 <UART_SetConfig+0x6bc>
 8014c80:	e03a      	b.n	8014cf8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8014c82:	f7fd fe85 	bl	8012990 <HAL_RCCEx_GetD3PCLK1Freq>
 8014c86:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8014c88:	e03c      	b.n	8014d04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014c8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8014c8e:	4618      	mov	r0, r3
 8014c90:	f7fd fe94 	bl	80129bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014c96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014c98:	e034      	b.n	8014d04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014c9a:	f107 0318 	add.w	r3, r7, #24
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	f7fd ffe0 	bl	8012c64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014ca4:	69fb      	ldr	r3, [r7, #28]
 8014ca6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014ca8:	e02c      	b.n	8014d04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014caa:	4b09      	ldr	r3, [pc, #36]	; (8014cd0 <UART_SetConfig+0x69c>)
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	f003 0320 	and.w	r3, r3, #32
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d016      	beq.n	8014ce4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014cb6:	4b06      	ldr	r3, [pc, #24]	; (8014cd0 <UART_SetConfig+0x69c>)
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	08db      	lsrs	r3, r3, #3
 8014cbc:	f003 0303 	and.w	r3, r3, #3
 8014cc0:	4a07      	ldr	r2, [pc, #28]	; (8014ce0 <UART_SetConfig+0x6ac>)
 8014cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8014cc6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014cc8:	e01c      	b.n	8014d04 <UART_SetConfig+0x6d0>
 8014cca:	bf00      	nop
 8014ccc:	40011400 	.word	0x40011400
 8014cd0:	58024400 	.word	0x58024400
 8014cd4:	40007800 	.word	0x40007800
 8014cd8:	40007c00 	.word	0x40007c00
 8014cdc:	58000c00 	.word	0x58000c00
 8014ce0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8014ce4:	4b9d      	ldr	r3, [pc, #628]	; (8014f5c <UART_SetConfig+0x928>)
 8014ce6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014ce8:	e00c      	b.n	8014d04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014cea:	4b9d      	ldr	r3, [pc, #628]	; (8014f60 <UART_SetConfig+0x92c>)
 8014cec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014cee:	e009      	b.n	8014d04 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014cf0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8014cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014cf6:	e005      	b.n	8014d04 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8014cfc:	2301      	movs	r3, #1
 8014cfe:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8014d02:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8014d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	f000 81de 	beq.w	80150c8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8014d0c:	697b      	ldr	r3, [r7, #20]
 8014d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d10:	4a94      	ldr	r2, [pc, #592]	; (8014f64 <UART_SetConfig+0x930>)
 8014d12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014d16:	461a      	mov	r2, r3
 8014d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014d1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8014d1e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014d20:	697b      	ldr	r3, [r7, #20]
 8014d22:	685a      	ldr	r2, [r3, #4]
 8014d24:	4613      	mov	r3, r2
 8014d26:	005b      	lsls	r3, r3, #1
 8014d28:	4413      	add	r3, r2
 8014d2a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014d2c:	429a      	cmp	r2, r3
 8014d2e:	d305      	bcc.n	8014d3c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8014d30:	697b      	ldr	r3, [r7, #20]
 8014d32:	685b      	ldr	r3, [r3, #4]
 8014d34:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8014d36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014d38:	429a      	cmp	r2, r3
 8014d3a:	d903      	bls.n	8014d44 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8014d3c:	2301      	movs	r3, #1
 8014d3e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8014d42:	e1c1      	b.n	80150c8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014d44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014d46:	2200      	movs	r2, #0
 8014d48:	60bb      	str	r3, [r7, #8]
 8014d4a:	60fa      	str	r2, [r7, #12]
 8014d4c:	697b      	ldr	r3, [r7, #20]
 8014d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d50:	4a84      	ldr	r2, [pc, #528]	; (8014f64 <UART_SetConfig+0x930>)
 8014d52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014d56:	b29b      	uxth	r3, r3
 8014d58:	2200      	movs	r2, #0
 8014d5a:	603b      	str	r3, [r7, #0]
 8014d5c:	607a      	str	r2, [r7, #4]
 8014d5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014d62:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8014d66:	f7f4 f8db 	bl	8008f20 <__aeabi_uldivmod>
 8014d6a:	4602      	mov	r2, r0
 8014d6c:	460b      	mov	r3, r1
 8014d6e:	4610      	mov	r0, r2
 8014d70:	4619      	mov	r1, r3
 8014d72:	f04f 0200 	mov.w	r2, #0
 8014d76:	f04f 0300 	mov.w	r3, #0
 8014d7a:	020b      	lsls	r3, r1, #8
 8014d7c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8014d80:	0202      	lsls	r2, r0, #8
 8014d82:	6979      	ldr	r1, [r7, #20]
 8014d84:	6849      	ldr	r1, [r1, #4]
 8014d86:	0849      	lsrs	r1, r1, #1
 8014d88:	2000      	movs	r0, #0
 8014d8a:	460c      	mov	r4, r1
 8014d8c:	4605      	mov	r5, r0
 8014d8e:	eb12 0804 	adds.w	r8, r2, r4
 8014d92:	eb43 0905 	adc.w	r9, r3, r5
 8014d96:	697b      	ldr	r3, [r7, #20]
 8014d98:	685b      	ldr	r3, [r3, #4]
 8014d9a:	2200      	movs	r2, #0
 8014d9c:	469a      	mov	sl, r3
 8014d9e:	4693      	mov	fp, r2
 8014da0:	4652      	mov	r2, sl
 8014da2:	465b      	mov	r3, fp
 8014da4:	4640      	mov	r0, r8
 8014da6:	4649      	mov	r1, r9
 8014da8:	f7f4 f8ba 	bl	8008f20 <__aeabi_uldivmod>
 8014dac:	4602      	mov	r2, r0
 8014dae:	460b      	mov	r3, r1
 8014db0:	4613      	mov	r3, r2
 8014db2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8014db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014db6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8014dba:	d308      	bcc.n	8014dce <UART_SetConfig+0x79a>
 8014dbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014dbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8014dc2:	d204      	bcs.n	8014dce <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8014dc4:	697b      	ldr	r3, [r7, #20]
 8014dc6:	681b      	ldr	r3, [r3, #0]
 8014dc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014dca:	60da      	str	r2, [r3, #12]
 8014dcc:	e17c      	b.n	80150c8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8014dce:	2301      	movs	r3, #1
 8014dd0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8014dd4:	e178      	b.n	80150c8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8014dd6:	697b      	ldr	r3, [r7, #20]
 8014dd8:	69db      	ldr	r3, [r3, #28]
 8014dda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8014dde:	f040 80c5 	bne.w	8014f6c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8014de2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8014de6:	2b20      	cmp	r3, #32
 8014de8:	dc48      	bgt.n	8014e7c <UART_SetConfig+0x848>
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	db7b      	blt.n	8014ee6 <UART_SetConfig+0x8b2>
 8014dee:	2b20      	cmp	r3, #32
 8014df0:	d879      	bhi.n	8014ee6 <UART_SetConfig+0x8b2>
 8014df2:	a201      	add	r2, pc, #4	; (adr r2, 8014df8 <UART_SetConfig+0x7c4>)
 8014df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014df8:	08014e83 	.word	0x08014e83
 8014dfc:	08014e8b 	.word	0x08014e8b
 8014e00:	08014ee7 	.word	0x08014ee7
 8014e04:	08014ee7 	.word	0x08014ee7
 8014e08:	08014e93 	.word	0x08014e93
 8014e0c:	08014ee7 	.word	0x08014ee7
 8014e10:	08014ee7 	.word	0x08014ee7
 8014e14:	08014ee7 	.word	0x08014ee7
 8014e18:	08014ea3 	.word	0x08014ea3
 8014e1c:	08014ee7 	.word	0x08014ee7
 8014e20:	08014ee7 	.word	0x08014ee7
 8014e24:	08014ee7 	.word	0x08014ee7
 8014e28:	08014ee7 	.word	0x08014ee7
 8014e2c:	08014ee7 	.word	0x08014ee7
 8014e30:	08014ee7 	.word	0x08014ee7
 8014e34:	08014ee7 	.word	0x08014ee7
 8014e38:	08014eb3 	.word	0x08014eb3
 8014e3c:	08014ee7 	.word	0x08014ee7
 8014e40:	08014ee7 	.word	0x08014ee7
 8014e44:	08014ee7 	.word	0x08014ee7
 8014e48:	08014ee7 	.word	0x08014ee7
 8014e4c:	08014ee7 	.word	0x08014ee7
 8014e50:	08014ee7 	.word	0x08014ee7
 8014e54:	08014ee7 	.word	0x08014ee7
 8014e58:	08014ee7 	.word	0x08014ee7
 8014e5c:	08014ee7 	.word	0x08014ee7
 8014e60:	08014ee7 	.word	0x08014ee7
 8014e64:	08014ee7 	.word	0x08014ee7
 8014e68:	08014ee7 	.word	0x08014ee7
 8014e6c:	08014ee7 	.word	0x08014ee7
 8014e70:	08014ee7 	.word	0x08014ee7
 8014e74:	08014ee7 	.word	0x08014ee7
 8014e78:	08014ed9 	.word	0x08014ed9
 8014e7c:	2b40      	cmp	r3, #64	; 0x40
 8014e7e:	d02e      	beq.n	8014ede <UART_SetConfig+0x8aa>
 8014e80:	e031      	b.n	8014ee6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014e82:	f7fc fdd1 	bl	8011a28 <HAL_RCC_GetPCLK1Freq>
 8014e86:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8014e88:	e033      	b.n	8014ef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8014e8a:	f7fc fde3 	bl	8011a54 <HAL_RCC_GetPCLK2Freq>
 8014e8e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8014e90:	e02f      	b.n	8014ef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014e92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8014e96:	4618      	mov	r0, r3
 8014e98:	f7fd fd90 	bl	80129bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014e9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014ea0:	e027      	b.n	8014ef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014ea2:	f107 0318 	add.w	r3, r7, #24
 8014ea6:	4618      	mov	r0, r3
 8014ea8:	f7fd fedc 	bl	8012c64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014eac:	69fb      	ldr	r3, [r7, #28]
 8014eae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014eb0:	e01f      	b.n	8014ef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014eb2:	4b2d      	ldr	r3, [pc, #180]	; (8014f68 <UART_SetConfig+0x934>)
 8014eb4:	681b      	ldr	r3, [r3, #0]
 8014eb6:	f003 0320 	and.w	r3, r3, #32
 8014eba:	2b00      	cmp	r3, #0
 8014ebc:	d009      	beq.n	8014ed2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014ebe:	4b2a      	ldr	r3, [pc, #168]	; (8014f68 <UART_SetConfig+0x934>)
 8014ec0:	681b      	ldr	r3, [r3, #0]
 8014ec2:	08db      	lsrs	r3, r3, #3
 8014ec4:	f003 0303 	and.w	r3, r3, #3
 8014ec8:	4a24      	ldr	r2, [pc, #144]	; (8014f5c <UART_SetConfig+0x928>)
 8014eca:	fa22 f303 	lsr.w	r3, r2, r3
 8014ece:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014ed0:	e00f      	b.n	8014ef2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8014ed2:	4b22      	ldr	r3, [pc, #136]	; (8014f5c <UART_SetConfig+0x928>)
 8014ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014ed6:	e00c      	b.n	8014ef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8014ed8:	4b21      	ldr	r3, [pc, #132]	; (8014f60 <UART_SetConfig+0x92c>)
 8014eda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014edc:	e009      	b.n	8014ef2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014ede:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8014ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8014ee4:	e005      	b.n	8014ef2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8014ee6:	2300      	movs	r3, #0
 8014ee8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8014eea:	2301      	movs	r3, #1
 8014eec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8014ef0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8014ef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014ef4:	2b00      	cmp	r3, #0
 8014ef6:	f000 80e7 	beq.w	80150c8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8014efa:	697b      	ldr	r3, [r7, #20]
 8014efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014efe:	4a19      	ldr	r2, [pc, #100]	; (8014f64 <UART_SetConfig+0x930>)
 8014f00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014f04:	461a      	mov	r2, r3
 8014f06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014f08:	fbb3 f3f2 	udiv	r3, r3, r2
 8014f0c:	005a      	lsls	r2, r3, #1
 8014f0e:	697b      	ldr	r3, [r7, #20]
 8014f10:	685b      	ldr	r3, [r3, #4]
 8014f12:	085b      	lsrs	r3, r3, #1
 8014f14:	441a      	add	r2, r3
 8014f16:	697b      	ldr	r3, [r7, #20]
 8014f18:	685b      	ldr	r3, [r3, #4]
 8014f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8014f1e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f22:	2b0f      	cmp	r3, #15
 8014f24:	d916      	bls.n	8014f54 <UART_SetConfig+0x920>
 8014f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014f2c:	d212      	bcs.n	8014f54 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8014f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f30:	b29b      	uxth	r3, r3
 8014f32:	f023 030f 	bic.w	r3, r3, #15
 8014f36:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8014f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014f3a:	085b      	lsrs	r3, r3, #1
 8014f3c:	b29b      	uxth	r3, r3
 8014f3e:	f003 0307 	and.w	r3, r3, #7
 8014f42:	b29a      	uxth	r2, r3
 8014f44:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8014f46:	4313      	orrs	r3, r2
 8014f48:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8014f4a:	697b      	ldr	r3, [r7, #20]
 8014f4c:	681b      	ldr	r3, [r3, #0]
 8014f4e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8014f50:	60da      	str	r2, [r3, #12]
 8014f52:	e0b9      	b.n	80150c8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8014f54:	2301      	movs	r3, #1
 8014f56:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8014f5a:	e0b5      	b.n	80150c8 <UART_SetConfig+0xa94>
 8014f5c:	03d09000 	.word	0x03d09000
 8014f60:	003d0900 	.word	0x003d0900
 8014f64:	24008490 	.word	0x24008490
 8014f68:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8014f6c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8014f70:	2b20      	cmp	r3, #32
 8014f72:	dc49      	bgt.n	8015008 <UART_SetConfig+0x9d4>
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	db7c      	blt.n	8015072 <UART_SetConfig+0xa3e>
 8014f78:	2b20      	cmp	r3, #32
 8014f7a:	d87a      	bhi.n	8015072 <UART_SetConfig+0xa3e>
 8014f7c:	a201      	add	r2, pc, #4	; (adr r2, 8014f84 <UART_SetConfig+0x950>)
 8014f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014f82:	bf00      	nop
 8014f84:	0801500f 	.word	0x0801500f
 8014f88:	08015017 	.word	0x08015017
 8014f8c:	08015073 	.word	0x08015073
 8014f90:	08015073 	.word	0x08015073
 8014f94:	0801501f 	.word	0x0801501f
 8014f98:	08015073 	.word	0x08015073
 8014f9c:	08015073 	.word	0x08015073
 8014fa0:	08015073 	.word	0x08015073
 8014fa4:	0801502f 	.word	0x0801502f
 8014fa8:	08015073 	.word	0x08015073
 8014fac:	08015073 	.word	0x08015073
 8014fb0:	08015073 	.word	0x08015073
 8014fb4:	08015073 	.word	0x08015073
 8014fb8:	08015073 	.word	0x08015073
 8014fbc:	08015073 	.word	0x08015073
 8014fc0:	08015073 	.word	0x08015073
 8014fc4:	0801503f 	.word	0x0801503f
 8014fc8:	08015073 	.word	0x08015073
 8014fcc:	08015073 	.word	0x08015073
 8014fd0:	08015073 	.word	0x08015073
 8014fd4:	08015073 	.word	0x08015073
 8014fd8:	08015073 	.word	0x08015073
 8014fdc:	08015073 	.word	0x08015073
 8014fe0:	08015073 	.word	0x08015073
 8014fe4:	08015073 	.word	0x08015073
 8014fe8:	08015073 	.word	0x08015073
 8014fec:	08015073 	.word	0x08015073
 8014ff0:	08015073 	.word	0x08015073
 8014ff4:	08015073 	.word	0x08015073
 8014ff8:	08015073 	.word	0x08015073
 8014ffc:	08015073 	.word	0x08015073
 8015000:	08015073 	.word	0x08015073
 8015004:	08015065 	.word	0x08015065
 8015008:	2b40      	cmp	r3, #64	; 0x40
 801500a:	d02e      	beq.n	801506a <UART_SetConfig+0xa36>
 801500c:	e031      	b.n	8015072 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801500e:	f7fc fd0b 	bl	8011a28 <HAL_RCC_GetPCLK1Freq>
 8015012:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8015014:	e033      	b.n	801507e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015016:	f7fc fd1d 	bl	8011a54 <HAL_RCC_GetPCLK2Freq>
 801501a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801501c:	e02f      	b.n	801507e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801501e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8015022:	4618      	mov	r0, r3
 8015024:	f7fd fcca 	bl	80129bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8015028:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801502a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801502c:	e027      	b.n	801507e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801502e:	f107 0318 	add.w	r3, r7, #24
 8015032:	4618      	mov	r0, r3
 8015034:	f7fd fe16 	bl	8012c64 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8015038:	69fb      	ldr	r3, [r7, #28]
 801503a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801503c:	e01f      	b.n	801507e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801503e:	4b2d      	ldr	r3, [pc, #180]	; (80150f4 <UART_SetConfig+0xac0>)
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	f003 0320 	and.w	r3, r3, #32
 8015046:	2b00      	cmp	r3, #0
 8015048:	d009      	beq.n	801505e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801504a:	4b2a      	ldr	r3, [pc, #168]	; (80150f4 <UART_SetConfig+0xac0>)
 801504c:	681b      	ldr	r3, [r3, #0]
 801504e:	08db      	lsrs	r3, r3, #3
 8015050:	f003 0303 	and.w	r3, r3, #3
 8015054:	4a28      	ldr	r2, [pc, #160]	; (80150f8 <UART_SetConfig+0xac4>)
 8015056:	fa22 f303 	lsr.w	r3, r2, r3
 801505a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801505c:	e00f      	b.n	801507e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 801505e:	4b26      	ldr	r3, [pc, #152]	; (80150f8 <UART_SetConfig+0xac4>)
 8015060:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015062:	e00c      	b.n	801507e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8015064:	4b25      	ldr	r3, [pc, #148]	; (80150fc <UART_SetConfig+0xac8>)
 8015066:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015068:	e009      	b.n	801507e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801506a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801506e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8015070:	e005      	b.n	801507e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8015072:	2300      	movs	r3, #0
 8015074:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8015076:	2301      	movs	r3, #1
 8015078:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 801507c:	bf00      	nop
    }

    if (pclk != 0U)
 801507e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015080:	2b00      	cmp	r3, #0
 8015082:	d021      	beq.n	80150c8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8015084:	697b      	ldr	r3, [r7, #20]
 8015086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015088:	4a1d      	ldr	r2, [pc, #116]	; (8015100 <UART_SetConfig+0xacc>)
 801508a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801508e:	461a      	mov	r2, r3
 8015090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015092:	fbb3 f2f2 	udiv	r2, r3, r2
 8015096:	697b      	ldr	r3, [r7, #20]
 8015098:	685b      	ldr	r3, [r3, #4]
 801509a:	085b      	lsrs	r3, r3, #1
 801509c:	441a      	add	r2, r3
 801509e:	697b      	ldr	r3, [r7, #20]
 80150a0:	685b      	ldr	r3, [r3, #4]
 80150a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80150a6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80150a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150aa:	2b0f      	cmp	r3, #15
 80150ac:	d909      	bls.n	80150c2 <UART_SetConfig+0xa8e>
 80150ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80150b4:	d205      	bcs.n	80150c2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80150b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80150b8:	b29a      	uxth	r2, r3
 80150ba:	697b      	ldr	r3, [r7, #20]
 80150bc:	681b      	ldr	r3, [r3, #0]
 80150be:	60da      	str	r2, [r3, #12]
 80150c0:	e002      	b.n	80150c8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80150c2:	2301      	movs	r3, #1
 80150c4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80150c8:	697b      	ldr	r3, [r7, #20]
 80150ca:	2201      	movs	r2, #1
 80150cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80150d0:	697b      	ldr	r3, [r7, #20]
 80150d2:	2201      	movs	r2, #1
 80150d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80150d8:	697b      	ldr	r3, [r7, #20]
 80150da:	2200      	movs	r2, #0
 80150dc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80150de:	697b      	ldr	r3, [r7, #20]
 80150e0:	2200      	movs	r2, #0
 80150e2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80150e4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80150e8:	4618      	mov	r0, r3
 80150ea:	3748      	adds	r7, #72	; 0x48
 80150ec:	46bd      	mov	sp, r7
 80150ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80150f2:	bf00      	nop
 80150f4:	58024400 	.word	0x58024400
 80150f8:	03d09000 	.word	0x03d09000
 80150fc:	003d0900 	.word	0x003d0900
 8015100:	24008490 	.word	0x24008490

08015104 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8015104:	b480      	push	{r7}
 8015106:	b083      	sub	sp, #12
 8015108:	af00      	add	r7, sp, #0
 801510a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015110:	f003 0301 	and.w	r3, r3, #1
 8015114:	2b00      	cmp	r3, #0
 8015116:	d00a      	beq.n	801512e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	681b      	ldr	r3, [r3, #0]
 801511c:	685b      	ldr	r3, [r3, #4]
 801511e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8015122:	687b      	ldr	r3, [r7, #4]
 8015124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	430a      	orrs	r2, r1
 801512c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015132:	f003 0302 	and.w	r3, r3, #2
 8015136:	2b00      	cmp	r3, #0
 8015138:	d00a      	beq.n	8015150 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	681b      	ldr	r3, [r3, #0]
 801513e:	685b      	ldr	r3, [r3, #4]
 8015140:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	681b      	ldr	r3, [r3, #0]
 801514c:	430a      	orrs	r2, r1
 801514e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015154:	f003 0304 	and.w	r3, r3, #4
 8015158:	2b00      	cmp	r3, #0
 801515a:	d00a      	beq.n	8015172 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	681b      	ldr	r3, [r3, #0]
 8015160:	685b      	ldr	r3, [r3, #4]
 8015162:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8015166:	687b      	ldr	r3, [r7, #4]
 8015168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	681b      	ldr	r3, [r3, #0]
 801516e:	430a      	orrs	r2, r1
 8015170:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015176:	f003 0308 	and.w	r3, r3, #8
 801517a:	2b00      	cmp	r3, #0
 801517c:	d00a      	beq.n	8015194 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	681b      	ldr	r3, [r3, #0]
 8015182:	685b      	ldr	r3, [r3, #4]
 8015184:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	681b      	ldr	r3, [r3, #0]
 8015190:	430a      	orrs	r2, r1
 8015192:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015198:	f003 0310 	and.w	r3, r3, #16
 801519c:	2b00      	cmp	r3, #0
 801519e:	d00a      	beq.n	80151b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	681b      	ldr	r3, [r3, #0]
 80151a4:	689b      	ldr	r3, [r3, #8]
 80151a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	430a      	orrs	r2, r1
 80151b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80151ba:	f003 0320 	and.w	r3, r3, #32
 80151be:	2b00      	cmp	r3, #0
 80151c0:	d00a      	beq.n	80151d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	681b      	ldr	r3, [r3, #0]
 80151c6:	689b      	ldr	r3, [r3, #8]
 80151c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80151d0:	687b      	ldr	r3, [r7, #4]
 80151d2:	681b      	ldr	r3, [r3, #0]
 80151d4:	430a      	orrs	r2, r1
 80151d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80151dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d01a      	beq.n	801521a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	681b      	ldr	r3, [r3, #0]
 80151e8:	685b      	ldr	r3, [r3, #4]
 80151ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	681b      	ldr	r3, [r3, #0]
 80151f6:	430a      	orrs	r2, r1
 80151f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80151fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015202:	d10a      	bne.n	801521a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	681b      	ldr	r3, [r3, #0]
 8015208:	685b      	ldr	r3, [r3, #4]
 801520a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	430a      	orrs	r2, r1
 8015218:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801521a:	687b      	ldr	r3, [r7, #4]
 801521c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801521e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015222:	2b00      	cmp	r3, #0
 8015224:	d00a      	beq.n	801523c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	681b      	ldr	r3, [r3, #0]
 801522a:	685b      	ldr	r3, [r3, #4]
 801522c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	681b      	ldr	r3, [r3, #0]
 8015238:	430a      	orrs	r2, r1
 801523a:	605a      	str	r2, [r3, #4]
  }
}
 801523c:	bf00      	nop
 801523e:	370c      	adds	r7, #12
 8015240:	46bd      	mov	sp, r7
 8015242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015246:	4770      	bx	lr

08015248 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015248:	b580      	push	{r7, lr}
 801524a:	b086      	sub	sp, #24
 801524c:	af02      	add	r7, sp, #8
 801524e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	2200      	movs	r2, #0
 8015254:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015258:	f7f6 fa88 	bl	800b76c <HAL_GetTick>
 801525c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	681b      	ldr	r3, [r3, #0]
 8015262:	681b      	ldr	r3, [r3, #0]
 8015264:	f003 0308 	and.w	r3, r3, #8
 8015268:	2b08      	cmp	r3, #8
 801526a:	d10e      	bne.n	801528a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801526c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015270:	9300      	str	r3, [sp, #0]
 8015272:	68fb      	ldr	r3, [r7, #12]
 8015274:	2200      	movs	r2, #0
 8015276:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801527a:	6878      	ldr	r0, [r7, #4]
 801527c:	f000 f82f 	bl	80152de <UART_WaitOnFlagUntilTimeout>
 8015280:	4603      	mov	r3, r0
 8015282:	2b00      	cmp	r3, #0
 8015284:	d001      	beq.n	801528a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015286:	2303      	movs	r3, #3
 8015288:	e025      	b.n	80152d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	f003 0304 	and.w	r3, r3, #4
 8015294:	2b04      	cmp	r3, #4
 8015296:	d10e      	bne.n	80152b6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015298:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801529c:	9300      	str	r3, [sp, #0]
 801529e:	68fb      	ldr	r3, [r7, #12]
 80152a0:	2200      	movs	r2, #0
 80152a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80152a6:	6878      	ldr	r0, [r7, #4]
 80152a8:	f000 f819 	bl	80152de <UART_WaitOnFlagUntilTimeout>
 80152ac:	4603      	mov	r3, r0
 80152ae:	2b00      	cmp	r3, #0
 80152b0:	d001      	beq.n	80152b6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80152b2:	2303      	movs	r3, #3
 80152b4:	e00f      	b.n	80152d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80152b6:	687b      	ldr	r3, [r7, #4]
 80152b8:	2220      	movs	r2, #32
 80152ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80152be:	687b      	ldr	r3, [r7, #4]
 80152c0:	2220      	movs	r2, #32
 80152c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	2200      	movs	r2, #0
 80152ca:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	2200      	movs	r2, #0
 80152d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80152d4:	2300      	movs	r3, #0
}
 80152d6:	4618      	mov	r0, r3
 80152d8:	3710      	adds	r7, #16
 80152da:	46bd      	mov	sp, r7
 80152dc:	bd80      	pop	{r7, pc}

080152de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80152de:	b580      	push	{r7, lr}
 80152e0:	b09c      	sub	sp, #112	; 0x70
 80152e2:	af00      	add	r7, sp, #0
 80152e4:	60f8      	str	r0, [r7, #12]
 80152e6:	60b9      	str	r1, [r7, #8]
 80152e8:	603b      	str	r3, [r7, #0]
 80152ea:	4613      	mov	r3, r2
 80152ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80152ee:	e0a9      	b.n	8015444 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80152f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80152f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80152f6:	f000 80a5 	beq.w	8015444 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80152fa:	f7f6 fa37 	bl	800b76c <HAL_GetTick>
 80152fe:	4602      	mov	r2, r0
 8015300:	683b      	ldr	r3, [r7, #0]
 8015302:	1ad3      	subs	r3, r2, r3
 8015304:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8015306:	429a      	cmp	r2, r3
 8015308:	d302      	bcc.n	8015310 <UART_WaitOnFlagUntilTimeout+0x32>
 801530a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801530c:	2b00      	cmp	r3, #0
 801530e:	d140      	bne.n	8015392 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8015310:	68fb      	ldr	r3, [r7, #12]
 8015312:	681b      	ldr	r3, [r3, #0]
 8015314:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015318:	e853 3f00 	ldrex	r3, [r3]
 801531c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801531e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015320:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8015324:	667b      	str	r3, [r7, #100]	; 0x64
 8015326:	68fb      	ldr	r3, [r7, #12]
 8015328:	681b      	ldr	r3, [r3, #0]
 801532a:	461a      	mov	r2, r3
 801532c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801532e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8015330:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015332:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8015334:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8015336:	e841 2300 	strex	r3, r2, [r1]
 801533a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 801533c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801533e:	2b00      	cmp	r3, #0
 8015340:	d1e6      	bne.n	8015310 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015342:	68fb      	ldr	r3, [r7, #12]
 8015344:	681b      	ldr	r3, [r3, #0]
 8015346:	3308      	adds	r3, #8
 8015348:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801534a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801534c:	e853 3f00 	ldrex	r3, [r3]
 8015350:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015354:	f023 0301 	bic.w	r3, r3, #1
 8015358:	663b      	str	r3, [r7, #96]	; 0x60
 801535a:	68fb      	ldr	r3, [r7, #12]
 801535c:	681b      	ldr	r3, [r3, #0]
 801535e:	3308      	adds	r3, #8
 8015360:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8015362:	64ba      	str	r2, [r7, #72]	; 0x48
 8015364:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015366:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015368:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801536a:	e841 2300 	strex	r3, r2, [r1]
 801536e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8015370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015372:	2b00      	cmp	r3, #0
 8015374:	d1e5      	bne.n	8015342 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8015376:	68fb      	ldr	r3, [r7, #12]
 8015378:	2220      	movs	r2, #32
 801537a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 801537e:	68fb      	ldr	r3, [r7, #12]
 8015380:	2220      	movs	r2, #32
 8015382:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8015386:	68fb      	ldr	r3, [r7, #12]
 8015388:	2200      	movs	r2, #0
 801538a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 801538e:	2303      	movs	r3, #3
 8015390:	e069      	b.n	8015466 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8015392:	68fb      	ldr	r3, [r7, #12]
 8015394:	681b      	ldr	r3, [r3, #0]
 8015396:	681b      	ldr	r3, [r3, #0]
 8015398:	f003 0304 	and.w	r3, r3, #4
 801539c:	2b00      	cmp	r3, #0
 801539e:	d051      	beq.n	8015444 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80153a0:	68fb      	ldr	r3, [r7, #12]
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	69db      	ldr	r3, [r3, #28]
 80153a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80153aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80153ae:	d149      	bne.n	8015444 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80153b0:	68fb      	ldr	r3, [r7, #12]
 80153b2:	681b      	ldr	r3, [r3, #0]
 80153b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80153b8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80153ba:	68fb      	ldr	r3, [r7, #12]
 80153bc:	681b      	ldr	r3, [r3, #0]
 80153be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153c2:	e853 3f00 	ldrex	r3, [r3]
 80153c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80153c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80153ce:	66fb      	str	r3, [r7, #108]	; 0x6c
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	461a      	mov	r2, r3
 80153d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80153d8:	637b      	str	r3, [r7, #52]	; 0x34
 80153da:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80153dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80153de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80153e0:	e841 2300 	strex	r3, r2, [r1]
 80153e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80153e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d1e6      	bne.n	80153ba <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80153ec:	68fb      	ldr	r3, [r7, #12]
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	3308      	adds	r3, #8
 80153f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80153f4:	697b      	ldr	r3, [r7, #20]
 80153f6:	e853 3f00 	ldrex	r3, [r3]
 80153fa:	613b      	str	r3, [r7, #16]
   return(result);
 80153fc:	693b      	ldr	r3, [r7, #16]
 80153fe:	f023 0301 	bic.w	r3, r3, #1
 8015402:	66bb      	str	r3, [r7, #104]	; 0x68
 8015404:	68fb      	ldr	r3, [r7, #12]
 8015406:	681b      	ldr	r3, [r3, #0]
 8015408:	3308      	adds	r3, #8
 801540a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801540c:	623a      	str	r2, [r7, #32]
 801540e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015410:	69f9      	ldr	r1, [r7, #28]
 8015412:	6a3a      	ldr	r2, [r7, #32]
 8015414:	e841 2300 	strex	r3, r2, [r1]
 8015418:	61bb      	str	r3, [r7, #24]
   return(result);
 801541a:	69bb      	ldr	r3, [r7, #24]
 801541c:	2b00      	cmp	r3, #0
 801541e:	d1e5      	bne.n	80153ec <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8015420:	68fb      	ldr	r3, [r7, #12]
 8015422:	2220      	movs	r2, #32
 8015424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8015428:	68fb      	ldr	r3, [r7, #12]
 801542a:	2220      	movs	r2, #32
 801542c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8015430:	68fb      	ldr	r3, [r7, #12]
 8015432:	2220      	movs	r2, #32
 8015434:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8015438:	68fb      	ldr	r3, [r7, #12]
 801543a:	2200      	movs	r2, #0
 801543c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8015440:	2303      	movs	r3, #3
 8015442:	e010      	b.n	8015466 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015444:	68fb      	ldr	r3, [r7, #12]
 8015446:	681b      	ldr	r3, [r3, #0]
 8015448:	69da      	ldr	r2, [r3, #28]
 801544a:	68bb      	ldr	r3, [r7, #8]
 801544c:	4013      	ands	r3, r2
 801544e:	68ba      	ldr	r2, [r7, #8]
 8015450:	429a      	cmp	r2, r3
 8015452:	bf0c      	ite	eq
 8015454:	2301      	moveq	r3, #1
 8015456:	2300      	movne	r3, #0
 8015458:	b2db      	uxtb	r3, r3
 801545a:	461a      	mov	r2, r3
 801545c:	79fb      	ldrb	r3, [r7, #7]
 801545e:	429a      	cmp	r2, r3
 8015460:	f43f af46 	beq.w	80152f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8015464:	2300      	movs	r3, #0
}
 8015466:	4618      	mov	r0, r3
 8015468:	3770      	adds	r7, #112	; 0x70
 801546a:	46bd      	mov	sp, r7
 801546c:	bd80      	pop	{r7, pc}
	...

08015470 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015470:	b580      	push	{r7, lr}
 8015472:	b096      	sub	sp, #88	; 0x58
 8015474:	af00      	add	r7, sp, #0
 8015476:	60f8      	str	r0, [r7, #12]
 8015478:	60b9      	str	r1, [r7, #8]
 801547a:	4613      	mov	r3, r2
 801547c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801547e:	68fb      	ldr	r3, [r7, #12]
 8015480:	68ba      	ldr	r2, [r7, #8]
 8015482:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8015484:	68fb      	ldr	r3, [r7, #12]
 8015486:	88fa      	ldrh	r2, [r7, #6]
 8015488:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	2200      	movs	r2, #0
 8015490:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8015494:	68fb      	ldr	r3, [r7, #12]
 8015496:	2222      	movs	r2, #34	; 0x22
 8015498:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d02c      	beq.n	80154fe <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80154a4:	68fb      	ldr	r3, [r7, #12]
 80154a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80154a8:	4a42      	ldr	r2, [pc, #264]	; (80155b4 <UART_Start_Receive_DMA+0x144>)
 80154aa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80154ac:	68fb      	ldr	r3, [r7, #12]
 80154ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80154b0:	4a41      	ldr	r2, [pc, #260]	; (80155b8 <UART_Start_Receive_DMA+0x148>)
 80154b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80154b4:	68fb      	ldr	r3, [r7, #12]
 80154b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80154b8:	4a40      	ldr	r2, [pc, #256]	; (80155bc <UART_Start_Receive_DMA+0x14c>)
 80154ba:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80154c0:	2200      	movs	r2, #0
 80154c2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80154c4:	68fb      	ldr	r3, [r7, #12]
 80154c6:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80154c8:	68fb      	ldr	r3, [r7, #12]
 80154ca:	681b      	ldr	r3, [r3, #0]
 80154cc:	3324      	adds	r3, #36	; 0x24
 80154ce:	4619      	mov	r1, r3
 80154d0:	68fb      	ldr	r3, [r7, #12]
 80154d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80154d4:	461a      	mov	r2, r3
 80154d6:	88fb      	ldrh	r3, [r7, #6]
 80154d8:	f7f7 f9ea 	bl	800c8b0 <HAL_DMA_Start_IT>
 80154dc:	4603      	mov	r3, r0
 80154de:	2b00      	cmp	r3, #0
 80154e0:	d00d      	beq.n	80154fe <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80154e2:	68fb      	ldr	r3, [r7, #12]
 80154e4:	2210      	movs	r2, #16
 80154e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80154ea:	68fb      	ldr	r3, [r7, #12]
 80154ec:	2200      	movs	r2, #0
 80154ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80154f2:	68fb      	ldr	r3, [r7, #12]
 80154f4:	2220      	movs	r2, #32
 80154f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_ERROR;
 80154fa:	2301      	movs	r3, #1
 80154fc:	e055      	b.n	80155aa <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 80154fe:	68fb      	ldr	r3, [r7, #12]
 8015500:	2200      	movs	r2, #0
 8015502:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8015506:	68fb      	ldr	r3, [r7, #12]
 8015508:	691b      	ldr	r3, [r3, #16]
 801550a:	2b00      	cmp	r3, #0
 801550c:	d018      	beq.n	8015540 <UART_Start_Receive_DMA+0xd0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	681b      	ldr	r3, [r3, #0]
 8015512:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015516:	e853 3f00 	ldrex	r3, [r3]
 801551a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 801551c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801551e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8015522:	657b      	str	r3, [r7, #84]	; 0x54
 8015524:	68fb      	ldr	r3, [r7, #12]
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	461a      	mov	r2, r3
 801552a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801552c:	64bb      	str	r3, [r7, #72]	; 0x48
 801552e:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015530:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8015532:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8015534:	e841 2300 	strex	r3, r2, [r1]
 8015538:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 801553a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801553c:	2b00      	cmp	r3, #0
 801553e:	d1e6      	bne.n	801550e <UART_Start_Receive_DMA+0x9e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015540:	68fb      	ldr	r3, [r7, #12]
 8015542:	681b      	ldr	r3, [r3, #0]
 8015544:	3308      	adds	r3, #8
 8015546:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801554a:	e853 3f00 	ldrex	r3, [r3]
 801554e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8015550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015552:	f043 0301 	orr.w	r3, r3, #1
 8015556:	653b      	str	r3, [r7, #80]	; 0x50
 8015558:	68fb      	ldr	r3, [r7, #12]
 801555a:	681b      	ldr	r3, [r3, #0]
 801555c:	3308      	adds	r3, #8
 801555e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8015560:	637a      	str	r2, [r7, #52]	; 0x34
 8015562:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015564:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015566:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015568:	e841 2300 	strex	r3, r2, [r1]
 801556c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801556e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015570:	2b00      	cmp	r3, #0
 8015572:	d1e5      	bne.n	8015540 <UART_Start_Receive_DMA+0xd0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8015574:	68fb      	ldr	r3, [r7, #12]
 8015576:	681b      	ldr	r3, [r3, #0]
 8015578:	3308      	adds	r3, #8
 801557a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801557c:	697b      	ldr	r3, [r7, #20]
 801557e:	e853 3f00 	ldrex	r3, [r3]
 8015582:	613b      	str	r3, [r7, #16]
   return(result);
 8015584:	693b      	ldr	r3, [r7, #16]
 8015586:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801558a:	64fb      	str	r3, [r7, #76]	; 0x4c
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	681b      	ldr	r3, [r3, #0]
 8015590:	3308      	adds	r3, #8
 8015592:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8015594:	623a      	str	r2, [r7, #32]
 8015596:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015598:	69f9      	ldr	r1, [r7, #28]
 801559a:	6a3a      	ldr	r2, [r7, #32]
 801559c:	e841 2300 	strex	r3, r2, [r1]
 80155a0:	61bb      	str	r3, [r7, #24]
   return(result);
 80155a2:	69bb      	ldr	r3, [r7, #24]
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d1e5      	bne.n	8015574 <UART_Start_Receive_DMA+0x104>

  return HAL_OK;
 80155a8:	2300      	movs	r3, #0
}
 80155aa:	4618      	mov	r0, r3
 80155ac:	3758      	adds	r7, #88	; 0x58
 80155ae:	46bd      	mov	sp, r7
 80155b0:	bd80      	pop	{r7, pc}
 80155b2:	bf00      	nop
 80155b4:	08015711 	.word	0x08015711
 80155b8:	08015833 	.word	0x08015833
 80155bc:	0801586b 	.word	0x0801586b

080155c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80155c0:	b480      	push	{r7}
 80155c2:	b08f      	sub	sp, #60	; 0x3c
 80155c4:	af00      	add	r7, sp, #0
 80155c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	681b      	ldr	r3, [r3, #0]
 80155cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80155ce:	6a3b      	ldr	r3, [r7, #32]
 80155d0:	e853 3f00 	ldrex	r3, [r3]
 80155d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80155d6:	69fb      	ldr	r3, [r7, #28]
 80155d8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80155dc:	637b      	str	r3, [r7, #52]	; 0x34
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	681b      	ldr	r3, [r3, #0]
 80155e2:	461a      	mov	r2, r3
 80155e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80155e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80155e8:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80155ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80155ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80155ee:	e841 2300 	strex	r3, r2, [r1]
 80155f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80155f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155f6:	2b00      	cmp	r3, #0
 80155f8:	d1e6      	bne.n	80155c8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	681b      	ldr	r3, [r3, #0]
 80155fe:	3308      	adds	r3, #8
 8015600:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015602:	68fb      	ldr	r3, [r7, #12]
 8015604:	e853 3f00 	ldrex	r3, [r3]
 8015608:	60bb      	str	r3, [r7, #8]
   return(result);
 801560a:	68bb      	ldr	r3, [r7, #8]
 801560c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8015610:	633b      	str	r3, [r7, #48]	; 0x30
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	681b      	ldr	r3, [r3, #0]
 8015616:	3308      	adds	r3, #8
 8015618:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801561a:	61ba      	str	r2, [r7, #24]
 801561c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801561e:	6979      	ldr	r1, [r7, #20]
 8015620:	69ba      	ldr	r2, [r7, #24]
 8015622:	e841 2300 	strex	r3, r2, [r1]
 8015626:	613b      	str	r3, [r7, #16]
   return(result);
 8015628:	693b      	ldr	r3, [r7, #16]
 801562a:	2b00      	cmp	r3, #0
 801562c:	d1e5      	bne.n	80155fa <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801562e:	687b      	ldr	r3, [r7, #4]
 8015630:	2220      	movs	r2, #32
 8015632:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8015636:	bf00      	nop
 8015638:	373c      	adds	r7, #60	; 0x3c
 801563a:	46bd      	mov	sp, r7
 801563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015640:	4770      	bx	lr
	...

08015644 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8015644:	b480      	push	{r7}
 8015646:	b095      	sub	sp, #84	; 0x54
 8015648:	af00      	add	r7, sp, #0
 801564a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	681b      	ldr	r3, [r3, #0]
 8015650:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015654:	e853 3f00 	ldrex	r3, [r3]
 8015658:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801565a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801565c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8015660:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	681b      	ldr	r3, [r3, #0]
 8015666:	461a      	mov	r2, r3
 8015668:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801566a:	643b      	str	r3, [r7, #64]	; 0x40
 801566c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801566e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8015670:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8015672:	e841 2300 	strex	r3, r2, [r1]
 8015676:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8015678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801567a:	2b00      	cmp	r3, #0
 801567c:	d1e6      	bne.n	801564c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	681b      	ldr	r3, [r3, #0]
 8015682:	3308      	adds	r3, #8
 8015684:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015686:	6a3b      	ldr	r3, [r7, #32]
 8015688:	e853 3f00 	ldrex	r3, [r3]
 801568c:	61fb      	str	r3, [r7, #28]
   return(result);
 801568e:	69fa      	ldr	r2, [r7, #28]
 8015690:	4b1e      	ldr	r3, [pc, #120]	; (801570c <UART_EndRxTransfer+0xc8>)
 8015692:	4013      	ands	r3, r2
 8015694:	64bb      	str	r3, [r7, #72]	; 0x48
 8015696:	687b      	ldr	r3, [r7, #4]
 8015698:	681b      	ldr	r3, [r3, #0]
 801569a:	3308      	adds	r3, #8
 801569c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801569e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80156a0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80156a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80156a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80156a6:	e841 2300 	strex	r3, r2, [r1]
 80156aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80156ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d1e5      	bne.n	801567e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80156b2:	687b      	ldr	r3, [r7, #4]
 80156b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156b6:	2b01      	cmp	r3, #1
 80156b8:	d118      	bne.n	80156ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80156c0:	68fb      	ldr	r3, [r7, #12]
 80156c2:	e853 3f00 	ldrex	r3, [r3]
 80156c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80156c8:	68bb      	ldr	r3, [r7, #8]
 80156ca:	f023 0310 	bic.w	r3, r3, #16
 80156ce:	647b      	str	r3, [r7, #68]	; 0x44
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	681b      	ldr	r3, [r3, #0]
 80156d4:	461a      	mov	r2, r3
 80156d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80156d8:	61bb      	str	r3, [r7, #24]
 80156da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80156dc:	6979      	ldr	r1, [r7, #20]
 80156de:	69ba      	ldr	r2, [r7, #24]
 80156e0:	e841 2300 	strex	r3, r2, [r1]
 80156e4:	613b      	str	r3, [r7, #16]
   return(result);
 80156e6:	693b      	ldr	r3, [r7, #16]
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d1e6      	bne.n	80156ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	2220      	movs	r2, #32
 80156f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	2200      	movs	r2, #0
 80156f8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	2200      	movs	r2, #0
 80156fe:	671a      	str	r2, [r3, #112]	; 0x70
}
 8015700:	bf00      	nop
 8015702:	3754      	adds	r7, #84	; 0x54
 8015704:	46bd      	mov	sp, r7
 8015706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801570a:	4770      	bx	lr
 801570c:	effffffe 	.word	0xeffffffe

08015710 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8015710:	b580      	push	{r7, lr}
 8015712:	b09c      	sub	sp, #112	; 0x70
 8015714:	af00      	add	r7, sp, #0
 8015716:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801571c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 801571e:	687b      	ldr	r3, [r7, #4]
 8015720:	69db      	ldr	r3, [r3, #28]
 8015722:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015726:	d071      	beq.n	801580c <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8015728:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801572a:	2200      	movs	r2, #0
 801572c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8015730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015732:	681b      	ldr	r3, [r3, #0]
 8015734:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015736:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015738:	e853 3f00 	ldrex	r3, [r3]
 801573c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 801573e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015740:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8015744:	66bb      	str	r3, [r7, #104]	; 0x68
 8015746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015748:	681b      	ldr	r3, [r3, #0]
 801574a:	461a      	mov	r2, r3
 801574c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801574e:	65bb      	str	r3, [r7, #88]	; 0x58
 8015750:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015752:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8015754:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8015756:	e841 2300 	strex	r3, r2, [r1]
 801575a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 801575c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801575e:	2b00      	cmp	r3, #0
 8015760:	d1e6      	bne.n	8015730 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015764:	681b      	ldr	r3, [r3, #0]
 8015766:	3308      	adds	r3, #8
 8015768:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801576a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801576c:	e853 3f00 	ldrex	r3, [r3]
 8015770:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8015772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015774:	f023 0301 	bic.w	r3, r3, #1
 8015778:	667b      	str	r3, [r7, #100]	; 0x64
 801577a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	3308      	adds	r3, #8
 8015780:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8015782:	647a      	str	r2, [r7, #68]	; 0x44
 8015784:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015786:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8015788:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801578a:	e841 2300 	strex	r3, r2, [r1]
 801578e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8015790:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015792:	2b00      	cmp	r3, #0
 8015794:	d1e5      	bne.n	8015762 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8015796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015798:	681b      	ldr	r3, [r3, #0]
 801579a:	3308      	adds	r3, #8
 801579c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801579e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157a0:	e853 3f00 	ldrex	r3, [r3]
 80157a4:	623b      	str	r3, [r7, #32]
   return(result);
 80157a6:	6a3b      	ldr	r3, [r7, #32]
 80157a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80157ac:	663b      	str	r3, [r7, #96]	; 0x60
 80157ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	3308      	adds	r3, #8
 80157b4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80157b6:	633a      	str	r2, [r7, #48]	; 0x30
 80157b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80157ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80157bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80157be:	e841 2300 	strex	r3, r2, [r1]
 80157c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80157c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d1e5      	bne.n	8015796 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80157ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80157cc:	2220      	movs	r2, #32
 80157ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80157d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80157d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80157d6:	2b01      	cmp	r3, #1
 80157d8:	d118      	bne.n	801580c <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80157da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80157e0:	693b      	ldr	r3, [r7, #16]
 80157e2:	e853 3f00 	ldrex	r3, [r3]
 80157e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80157e8:	68fb      	ldr	r3, [r7, #12]
 80157ea:	f023 0310 	bic.w	r3, r3, #16
 80157ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80157f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80157f2:	681b      	ldr	r3, [r3, #0]
 80157f4:	461a      	mov	r2, r3
 80157f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80157f8:	61fb      	str	r3, [r7, #28]
 80157fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80157fc:	69b9      	ldr	r1, [r7, #24]
 80157fe:	69fa      	ldr	r2, [r7, #28]
 8015800:	e841 2300 	strex	r3, r2, [r1]
 8015804:	617b      	str	r3, [r7, #20]
   return(result);
 8015806:	697b      	ldr	r3, [r7, #20]
 8015808:	2b00      	cmp	r3, #0
 801580a:	d1e6      	bne.n	80157da <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801580c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801580e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015810:	2b01      	cmp	r3, #1
 8015812:	d107      	bne.n	8015824 <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8015814:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8015816:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801581a:	4619      	mov	r1, r3
 801581c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 801581e:	f001 febf 	bl	80175a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8015822:	e002      	b.n	801582a <UART_DMAReceiveCplt+0x11a>
    HAL_UART_RxCpltCallback(huart);
 8015824:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8015826:	f7fe fef1 	bl	801460c <HAL_UART_RxCpltCallback>
}
 801582a:	bf00      	nop
 801582c:	3770      	adds	r7, #112	; 0x70
 801582e:	46bd      	mov	sp, r7
 8015830:	bd80      	pop	{r7, pc}

08015832 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8015832:	b580      	push	{r7, lr}
 8015834:	b084      	sub	sp, #16
 8015836:	af00      	add	r7, sp, #0
 8015838:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801583e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015844:	2b01      	cmp	r3, #1
 8015846:	d109      	bne.n	801585c <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801584e:	085b      	lsrs	r3, r3, #1
 8015850:	b29b      	uxth	r3, r3
 8015852:	4619      	mov	r1, r3
 8015854:	68f8      	ldr	r0, [r7, #12]
 8015856:	f001 fea3 	bl	80175a0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801585a:	e002      	b.n	8015862 <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 801585c:	68f8      	ldr	r0, [r7, #12]
 801585e:	f7fe fedf 	bl	8014620 <HAL_UART_RxHalfCpltCallback>
}
 8015862:	bf00      	nop
 8015864:	3710      	adds	r7, #16
 8015866:	46bd      	mov	sp, r7
 8015868:	bd80      	pop	{r7, pc}

0801586a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801586a:	b580      	push	{r7, lr}
 801586c:	b086      	sub	sp, #24
 801586e:	af00      	add	r7, sp, #0
 8015870:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8015872:	687b      	ldr	r3, [r7, #4]
 8015874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015876:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8015878:	697b      	ldr	r3, [r7, #20]
 801587a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801587e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8015880:	697b      	ldr	r3, [r7, #20]
 8015882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015886:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8015888:	697b      	ldr	r3, [r7, #20]
 801588a:	681b      	ldr	r3, [r3, #0]
 801588c:	689b      	ldr	r3, [r3, #8]
 801588e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015892:	2b80      	cmp	r3, #128	; 0x80
 8015894:	d109      	bne.n	80158aa <UART_DMAError+0x40>
 8015896:	693b      	ldr	r3, [r7, #16]
 8015898:	2b21      	cmp	r3, #33	; 0x21
 801589a:	d106      	bne.n	80158aa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 801589c:	697b      	ldr	r3, [r7, #20]
 801589e:	2200      	movs	r2, #0
 80158a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80158a4:	6978      	ldr	r0, [r7, #20]
 80158a6:	f7ff fe8b 	bl	80155c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80158aa:	697b      	ldr	r3, [r7, #20]
 80158ac:	681b      	ldr	r3, [r3, #0]
 80158ae:	689b      	ldr	r3, [r3, #8]
 80158b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80158b4:	2b40      	cmp	r3, #64	; 0x40
 80158b6:	d109      	bne.n	80158cc <UART_DMAError+0x62>
 80158b8:	68fb      	ldr	r3, [r7, #12]
 80158ba:	2b22      	cmp	r3, #34	; 0x22
 80158bc:	d106      	bne.n	80158cc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80158be:	697b      	ldr	r3, [r7, #20]
 80158c0:	2200      	movs	r2, #0
 80158c2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80158c6:	6978      	ldr	r0, [r7, #20]
 80158c8:	f7ff febc 	bl	8015644 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80158cc:	697b      	ldr	r3, [r7, #20]
 80158ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80158d2:	f043 0210 	orr.w	r2, r3, #16
 80158d6:	697b      	ldr	r3, [r7, #20]
 80158d8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80158dc:	6978      	ldr	r0, [r7, #20]
 80158de:	f001 fed3 	bl	8017688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80158e2:	bf00      	nop
 80158e4:	3718      	adds	r7, #24
 80158e6:	46bd      	mov	sp, r7
 80158e8:	bd80      	pop	{r7, pc}

080158ea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80158ea:	b580      	push	{r7, lr}
 80158ec:	b084      	sub	sp, #16
 80158ee:	af00      	add	r7, sp, #0
 80158f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80158f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80158f8:	68fb      	ldr	r3, [r7, #12]
 80158fa:	2200      	movs	r2, #0
 80158fc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8015900:	68fb      	ldr	r3, [r7, #12]
 8015902:	2200      	movs	r2, #0
 8015904:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8015908:	68f8      	ldr	r0, [r7, #12]
 801590a:	f001 febd 	bl	8017688 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801590e:	bf00      	nop
 8015910:	3710      	adds	r7, #16
 8015912:	46bd      	mov	sp, r7
 8015914:	bd80      	pop	{r7, pc}

08015916 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8015916:	b580      	push	{r7, lr}
 8015918:	b088      	sub	sp, #32
 801591a:	af00      	add	r7, sp, #0
 801591c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801591e:	687b      	ldr	r3, [r7, #4]
 8015920:	681b      	ldr	r3, [r3, #0]
 8015922:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015924:	68fb      	ldr	r3, [r7, #12]
 8015926:	e853 3f00 	ldrex	r3, [r3]
 801592a:	60bb      	str	r3, [r7, #8]
   return(result);
 801592c:	68bb      	ldr	r3, [r7, #8]
 801592e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015932:	61fb      	str	r3, [r7, #28]
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	681b      	ldr	r3, [r3, #0]
 8015938:	461a      	mov	r2, r3
 801593a:	69fb      	ldr	r3, [r7, #28]
 801593c:	61bb      	str	r3, [r7, #24]
 801593e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015940:	6979      	ldr	r1, [r7, #20]
 8015942:	69ba      	ldr	r2, [r7, #24]
 8015944:	e841 2300 	strex	r3, r2, [r1]
 8015948:	613b      	str	r3, [r7, #16]
   return(result);
 801594a:	693b      	ldr	r3, [r7, #16]
 801594c:	2b00      	cmp	r3, #0
 801594e:	d1e6      	bne.n	801591e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	2220      	movs	r2, #32
 8015954:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8015958:	687b      	ldr	r3, [r7, #4]
 801595a:	2200      	movs	r2, #0
 801595c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801595e:	6878      	ldr	r0, [r7, #4]
 8015960:	f001 fe52 	bl	8017608 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8015964:	bf00      	nop
 8015966:	3720      	adds	r7, #32
 8015968:	46bd      	mov	sp, r7
 801596a:	bd80      	pop	{r7, pc}

0801596c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801596c:	b480      	push	{r7}
 801596e:	b083      	sub	sp, #12
 8015970:	af00      	add	r7, sp, #0
 8015972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8015974:	bf00      	nop
 8015976:	370c      	adds	r7, #12
 8015978:	46bd      	mov	sp, r7
 801597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801597e:	4770      	bx	lr

08015980 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8015980:	b480      	push	{r7}
 8015982:	b083      	sub	sp, #12
 8015984:	af00      	add	r7, sp, #0
 8015986:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8015988:	bf00      	nop
 801598a:	370c      	adds	r7, #12
 801598c:	46bd      	mov	sp, r7
 801598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015992:	4770      	bx	lr

08015994 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8015994:	b480      	push	{r7}
 8015996:	b083      	sub	sp, #12
 8015998:	af00      	add	r7, sp, #0
 801599a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801599c:	bf00      	nop
 801599e:	370c      	adds	r7, #12
 80159a0:	46bd      	mov	sp, r7
 80159a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159a6:	4770      	bx	lr

080159a8 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 80159a8:	b580      	push	{r7, lr}
 80159aa:	b084      	sub	sp, #16
 80159ac:	af00      	add	r7, sp, #0
 80159ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80159b0:	687b      	ldr	r3, [r7, #4]
 80159b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80159b6:	2b01      	cmp	r3, #1
 80159b8:	d101      	bne.n	80159be <HAL_UARTEx_EnableFifoMode+0x16>
 80159ba:	2302      	movs	r3, #2
 80159bc:	e02b      	b.n	8015a16 <HAL_UARTEx_EnableFifoMode+0x6e>
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	2201      	movs	r2, #1
 80159c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80159c6:	687b      	ldr	r3, [r7, #4]
 80159c8:	2224      	movs	r2, #36	; 0x24
 80159ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80159ce:	687b      	ldr	r3, [r7, #4]
 80159d0:	681b      	ldr	r3, [r3, #0]
 80159d2:	681b      	ldr	r3, [r3, #0]
 80159d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	681b      	ldr	r3, [r3, #0]
 80159da:	681a      	ldr	r2, [r3, #0]
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	681b      	ldr	r3, [r3, #0]
 80159e0:	f022 0201 	bic.w	r2, r2, #1
 80159e4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80159e6:	68fb      	ldr	r3, [r7, #12]
 80159e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80159ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80159ee:	687b      	ldr	r3, [r7, #4]
 80159f0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80159f4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	681b      	ldr	r3, [r3, #0]
 80159fa:	68fa      	ldr	r2, [r7, #12]
 80159fc:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80159fe:	6878      	ldr	r0, [r7, #4]
 8015a00:	f000 f91e 	bl	8015c40 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	2220      	movs	r2, #32
 8015a08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	2200      	movs	r2, #0
 8015a10:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015a14:	2300      	movs	r3, #0
}
 8015a16:	4618      	mov	r0, r3
 8015a18:	3710      	adds	r7, #16
 8015a1a:	46bd      	mov	sp, r7
 8015a1c:	bd80      	pop	{r7, pc}

08015a1e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8015a1e:	b480      	push	{r7}
 8015a20:	b085      	sub	sp, #20
 8015a22:	af00      	add	r7, sp, #0
 8015a24:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015a26:	687b      	ldr	r3, [r7, #4]
 8015a28:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8015a2c:	2b01      	cmp	r3, #1
 8015a2e:	d101      	bne.n	8015a34 <HAL_UARTEx_DisableFifoMode+0x16>
 8015a30:	2302      	movs	r3, #2
 8015a32:	e027      	b.n	8015a84 <HAL_UARTEx_DisableFifoMode+0x66>
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	2201      	movs	r2, #1
 8015a38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	2224      	movs	r2, #36	; 0x24
 8015a40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015a44:	687b      	ldr	r3, [r7, #4]
 8015a46:	681b      	ldr	r3, [r3, #0]
 8015a48:	681b      	ldr	r3, [r3, #0]
 8015a4a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	681b      	ldr	r3, [r3, #0]
 8015a50:	681a      	ldr	r2, [r3, #0]
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	681b      	ldr	r3, [r3, #0]
 8015a56:	f022 0201 	bic.w	r2, r2, #1
 8015a5a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8015a5c:	68fb      	ldr	r3, [r7, #12]
 8015a5e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8015a62:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8015a64:	687b      	ldr	r3, [r7, #4]
 8015a66:	2200      	movs	r2, #0
 8015a68:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015a6a:	687b      	ldr	r3, [r7, #4]
 8015a6c:	681b      	ldr	r3, [r3, #0]
 8015a6e:	68fa      	ldr	r2, [r7, #12]
 8015a70:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015a72:	687b      	ldr	r3, [r7, #4]
 8015a74:	2220      	movs	r2, #32
 8015a76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015a7a:	687b      	ldr	r3, [r7, #4]
 8015a7c:	2200      	movs	r2, #0
 8015a7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015a82:	2300      	movs	r3, #0
}
 8015a84:	4618      	mov	r0, r3
 8015a86:	3714      	adds	r7, #20
 8015a88:	46bd      	mov	sp, r7
 8015a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a8e:	4770      	bx	lr

08015a90 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015a90:	b580      	push	{r7, lr}
 8015a92:	b084      	sub	sp, #16
 8015a94:	af00      	add	r7, sp, #0
 8015a96:	6078      	str	r0, [r7, #4]
 8015a98:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8015aa0:	2b01      	cmp	r3, #1
 8015aa2:	d101      	bne.n	8015aa8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8015aa4:	2302      	movs	r3, #2
 8015aa6:	e02d      	b.n	8015b04 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	2201      	movs	r2, #1
 8015aac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	2224      	movs	r2, #36	; 0x24
 8015ab4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	681b      	ldr	r3, [r3, #0]
 8015abc:	681b      	ldr	r3, [r3, #0]
 8015abe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	681b      	ldr	r3, [r3, #0]
 8015ac4:	681a      	ldr	r2, [r3, #0]
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	681b      	ldr	r3, [r3, #0]
 8015aca:	f022 0201 	bic.w	r2, r2, #1
 8015ace:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	681b      	ldr	r3, [r3, #0]
 8015ad4:	689b      	ldr	r3, [r3, #8]
 8015ad6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	683a      	ldr	r2, [r7, #0]
 8015ae0:	430a      	orrs	r2, r1
 8015ae2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015ae4:	6878      	ldr	r0, [r7, #4]
 8015ae6:	f000 f8ab 	bl	8015c40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	681b      	ldr	r3, [r3, #0]
 8015aee:	68fa      	ldr	r2, [r7, #12]
 8015af0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	2220      	movs	r2, #32
 8015af6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015afa:	687b      	ldr	r3, [r7, #4]
 8015afc:	2200      	movs	r2, #0
 8015afe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015b02:	2300      	movs	r3, #0
}
 8015b04:	4618      	mov	r0, r3
 8015b06:	3710      	adds	r7, #16
 8015b08:	46bd      	mov	sp, r7
 8015b0a:	bd80      	pop	{r7, pc}

08015b0c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8015b0c:	b580      	push	{r7, lr}
 8015b0e:	b084      	sub	sp, #16
 8015b10:	af00      	add	r7, sp, #0
 8015b12:	6078      	str	r0, [r7, #4]
 8015b14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8015b16:	687b      	ldr	r3, [r7, #4]
 8015b18:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8015b1c:	2b01      	cmp	r3, #1
 8015b1e:	d101      	bne.n	8015b24 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8015b20:	2302      	movs	r3, #2
 8015b22:	e02d      	b.n	8015b80 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8015b24:	687b      	ldr	r3, [r7, #4]
 8015b26:	2201      	movs	r2, #1
 8015b28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8015b2c:	687b      	ldr	r3, [r7, #4]
 8015b2e:	2224      	movs	r2, #36	; 0x24
 8015b30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8015b34:	687b      	ldr	r3, [r7, #4]
 8015b36:	681b      	ldr	r3, [r3, #0]
 8015b38:	681b      	ldr	r3, [r3, #0]
 8015b3a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	681b      	ldr	r3, [r3, #0]
 8015b40:	681a      	ldr	r2, [r3, #0]
 8015b42:	687b      	ldr	r3, [r7, #4]
 8015b44:	681b      	ldr	r3, [r3, #0]
 8015b46:	f022 0201 	bic.w	r2, r2, #1
 8015b4a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8015b4c:	687b      	ldr	r3, [r7, #4]
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	689b      	ldr	r3, [r3, #8]
 8015b52:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	681b      	ldr	r3, [r3, #0]
 8015b5a:	683a      	ldr	r2, [r7, #0]
 8015b5c:	430a      	orrs	r2, r1
 8015b5e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8015b60:	6878      	ldr	r0, [r7, #4]
 8015b62:	f000 f86d 	bl	8015c40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	68fa      	ldr	r2, [r7, #12]
 8015b6c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	2220      	movs	r2, #32
 8015b72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	2200      	movs	r2, #0
 8015b7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8015b7e:	2300      	movs	r3, #0
}
 8015b80:	4618      	mov	r0, r3
 8015b82:	3710      	adds	r7, #16
 8015b84:	46bd      	mov	sp, r7
 8015b86:	bd80      	pop	{r7, pc}

08015b88 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8015b88:	b580      	push	{r7, lr}
 8015b8a:	b08c      	sub	sp, #48	; 0x30
 8015b8c:	af00      	add	r7, sp, #0
 8015b8e:	60f8      	str	r0, [r7, #12]
 8015b90:	60b9      	str	r1, [r7, #8]
 8015b92:	4613      	mov	r3, r2
 8015b94:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8015b96:	68fb      	ldr	r3, [r7, #12]
 8015b98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015b9c:	2b20      	cmp	r3, #32
 8015b9e:	d14a      	bne.n	8015c36 <HAL_UARTEx_ReceiveToIdle_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8015ba0:	68bb      	ldr	r3, [r7, #8]
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d002      	beq.n	8015bac <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8015ba6:	88fb      	ldrh	r3, [r7, #6]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d101      	bne.n	8015bb0 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8015bac:	2301      	movs	r3, #1
 8015bae:	e043      	b.n	8015c38 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
    }

    __HAL_LOCK(huart);
 8015bb0:	68fb      	ldr	r3, [r7, #12]
 8015bb2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8015bb6:	2b01      	cmp	r3, #1
 8015bb8:	d101      	bne.n	8015bbe <HAL_UARTEx_ReceiveToIdle_DMA+0x36>
 8015bba:	2302      	movs	r3, #2
 8015bbc:	e03c      	b.n	8015c38 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
 8015bbe:	68fb      	ldr	r3, [r7, #12]
 8015bc0:	2201      	movs	r2, #1
 8015bc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8015bc6:	68fb      	ldr	r3, [r7, #12]
 8015bc8:	2201      	movs	r2, #1
 8015bca:	66da      	str	r2, [r3, #108]	; 0x6c

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8015bcc:	88fb      	ldrh	r3, [r7, #6]
 8015bce:	461a      	mov	r2, r3
 8015bd0:	68b9      	ldr	r1, [r7, #8]
 8015bd2:	68f8      	ldr	r0, [r7, #12]
 8015bd4:	f7ff fc4c 	bl	8015470 <UART_Start_Receive_DMA>
 8015bd8:	4603      	mov	r3, r0
 8015bda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8015bde:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d124      	bne.n	8015c30 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8015be6:	68fb      	ldr	r3, [r7, #12]
 8015be8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015bea:	2b01      	cmp	r3, #1
 8015bec:	d11d      	bne.n	8015c2a <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8015bee:	68fb      	ldr	r3, [r7, #12]
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	2210      	movs	r2, #16
 8015bf4:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8015bf6:	68fb      	ldr	r3, [r7, #12]
 8015bf8:	681b      	ldr	r3, [r3, #0]
 8015bfa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8015bfc:	69bb      	ldr	r3, [r7, #24]
 8015bfe:	e853 3f00 	ldrex	r3, [r3]
 8015c02:	617b      	str	r3, [r7, #20]
   return(result);
 8015c04:	697b      	ldr	r3, [r7, #20]
 8015c06:	f043 0310 	orr.w	r3, r3, #16
 8015c0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8015c0c:	68fb      	ldr	r3, [r7, #12]
 8015c0e:	681b      	ldr	r3, [r3, #0]
 8015c10:	461a      	mov	r2, r3
 8015c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c14:	627b      	str	r3, [r7, #36]	; 0x24
 8015c16:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8015c18:	6a39      	ldr	r1, [r7, #32]
 8015c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015c1c:	e841 2300 	strex	r3, r2, [r1]
 8015c20:	61fb      	str	r3, [r7, #28]
   return(result);
 8015c22:	69fb      	ldr	r3, [r7, #28]
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	d1e6      	bne.n	8015bf6 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8015c28:	e002      	b.n	8015c30 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8015c2a:	2301      	movs	r3, #1
 8015c2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8015c30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015c34:	e000      	b.n	8015c38 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8015c36:	2302      	movs	r3, #2
  }
}
 8015c38:	4618      	mov	r0, r3
 8015c3a:	3730      	adds	r7, #48	; 0x30
 8015c3c:	46bd      	mov	sp, r7
 8015c3e:	bd80      	pop	{r7, pc}

08015c40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8015c40:	b480      	push	{r7}
 8015c42:	b085      	sub	sp, #20
 8015c44:	af00      	add	r7, sp, #0
 8015c46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d108      	bne.n	8015c62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	2201      	movs	r2, #1
 8015c54:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	2201      	movs	r2, #1
 8015c5c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8015c60:	e031      	b.n	8015cc6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8015c62:	2310      	movs	r3, #16
 8015c64:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8015c66:	2310      	movs	r3, #16
 8015c68:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	681b      	ldr	r3, [r3, #0]
 8015c6e:	689b      	ldr	r3, [r3, #8]
 8015c70:	0e5b      	lsrs	r3, r3, #25
 8015c72:	b2db      	uxtb	r3, r3
 8015c74:	f003 0307 	and.w	r3, r3, #7
 8015c78:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8015c7a:	687b      	ldr	r3, [r7, #4]
 8015c7c:	681b      	ldr	r3, [r3, #0]
 8015c7e:	689b      	ldr	r3, [r3, #8]
 8015c80:	0f5b      	lsrs	r3, r3, #29
 8015c82:	b2db      	uxtb	r3, r3
 8015c84:	f003 0307 	and.w	r3, r3, #7
 8015c88:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015c8a:	7bbb      	ldrb	r3, [r7, #14]
 8015c8c:	7b3a      	ldrb	r2, [r7, #12]
 8015c8e:	4911      	ldr	r1, [pc, #68]	; (8015cd4 <UARTEx_SetNbDataToProcess+0x94>)
 8015c90:	5c8a      	ldrb	r2, [r1, r2]
 8015c92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8015c96:	7b3a      	ldrb	r2, [r7, #12]
 8015c98:	490f      	ldr	r1, [pc, #60]	; (8015cd8 <UARTEx_SetNbDataToProcess+0x98>)
 8015c9a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8015c9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8015ca0:	b29a      	uxth	r2, r3
 8015ca2:	687b      	ldr	r3, [r7, #4]
 8015ca4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015ca8:	7bfb      	ldrb	r3, [r7, #15]
 8015caa:	7b7a      	ldrb	r2, [r7, #13]
 8015cac:	4909      	ldr	r1, [pc, #36]	; (8015cd4 <UARTEx_SetNbDataToProcess+0x94>)
 8015cae:	5c8a      	ldrb	r2, [r1, r2]
 8015cb0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8015cb4:	7b7a      	ldrb	r2, [r7, #13]
 8015cb6:	4908      	ldr	r1, [pc, #32]	; (8015cd8 <UARTEx_SetNbDataToProcess+0x98>)
 8015cb8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8015cba:	fb93 f3f2 	sdiv	r3, r3, r2
 8015cbe:	b29a      	uxth	r2, r3
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8015cc6:	bf00      	nop
 8015cc8:	3714      	adds	r7, #20
 8015cca:	46bd      	mov	sp, r7
 8015ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cd0:	4770      	bx	lr
 8015cd2:	bf00      	nop
 8015cd4:	240084a8 	.word	0x240084a8
 8015cd8:	240084b0 	.word	0x240084b0

08015cdc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8015cdc:	b084      	sub	sp, #16
 8015cde:	b580      	push	{r7, lr}
 8015ce0:	b084      	sub	sp, #16
 8015ce2:	af00      	add	r7, sp, #0
 8015ce4:	6078      	str	r0, [r7, #4]
 8015ce6:	f107 001c 	add.w	r0, r7, #28
 8015cea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8015cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015cf0:	2b01      	cmp	r3, #1
 8015cf2:	d120      	bne.n	8015d36 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8015cf4:	687b      	ldr	r3, [r7, #4]
 8015cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015cf8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8015cfc:	687b      	ldr	r3, [r7, #4]
 8015cfe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	68da      	ldr	r2, [r3, #12]
 8015d04:	4b2a      	ldr	r3, [pc, #168]	; (8015db0 <USB_CoreInit+0xd4>)
 8015d06:	4013      	ands	r3, r2
 8015d08:	687a      	ldr	r2, [r7, #4]
 8015d0a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	68db      	ldr	r3, [r3, #12]
 8015d10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8015d14:	687b      	ldr	r3, [r7, #4]
 8015d16:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8015d18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015d1a:	2b01      	cmp	r3, #1
 8015d1c:	d105      	bne.n	8015d2a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	68db      	ldr	r3, [r3, #12]
 8015d22:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8015d2a:	6878      	ldr	r0, [r7, #4]
 8015d2c:	f001 fc04 	bl	8017538 <USB_CoreReset>
 8015d30:	4603      	mov	r3, r0
 8015d32:	73fb      	strb	r3, [r7, #15]
 8015d34:	e01a      	b.n	8015d6c <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	68db      	ldr	r3, [r3, #12]
 8015d3a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8015d42:	6878      	ldr	r0, [r7, #4]
 8015d44:	f001 fbf8 	bl	8017538 <USB_CoreReset>
 8015d48:	4603      	mov	r3, r0
 8015d4a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8015d4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8015d4e:	2b00      	cmp	r3, #0
 8015d50:	d106      	bne.n	8015d60 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015d56:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8015d5a:	687b      	ldr	r3, [r7, #4]
 8015d5c:	639a      	str	r2, [r3, #56]	; 0x38
 8015d5e:	e005      	b.n	8015d6c <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015d64:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8015d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015d6e:	2b01      	cmp	r3, #1
 8015d70:	d116      	bne.n	8015da0 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015d76:	b29a      	uxth	r2, r3
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8015d7c:	687b      	ldr	r3, [r7, #4]
 8015d7e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8015d80:	4b0c      	ldr	r3, [pc, #48]	; (8015db4 <USB_CoreInit+0xd8>)
 8015d82:	4313      	orrs	r3, r2
 8015d84:	687a      	ldr	r2, [r7, #4]
 8015d86:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	689b      	ldr	r3, [r3, #8]
 8015d8c:	f043 0206 	orr.w	r2, r3, #6
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8015d94:	687b      	ldr	r3, [r7, #4]
 8015d96:	689b      	ldr	r3, [r3, #8]
 8015d98:	f043 0220 	orr.w	r2, r3, #32
 8015d9c:	687b      	ldr	r3, [r7, #4]
 8015d9e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8015da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8015da2:	4618      	mov	r0, r3
 8015da4:	3710      	adds	r7, #16
 8015da6:	46bd      	mov	sp, r7
 8015da8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015dac:	b004      	add	sp, #16
 8015dae:	4770      	bx	lr
 8015db0:	ffbdffbf 	.word	0xffbdffbf
 8015db4:	03ee0000 	.word	0x03ee0000

08015db8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8015db8:	b480      	push	{r7}
 8015dba:	b087      	sub	sp, #28
 8015dbc:	af00      	add	r7, sp, #0
 8015dbe:	60f8      	str	r0, [r7, #12]
 8015dc0:	60b9      	str	r1, [r7, #8]
 8015dc2:	4613      	mov	r3, r2
 8015dc4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8015dc6:	79fb      	ldrb	r3, [r7, #7]
 8015dc8:	2b02      	cmp	r3, #2
 8015dca:	d165      	bne.n	8015e98 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8015dcc:	68bb      	ldr	r3, [r7, #8]
 8015dce:	4a41      	ldr	r2, [pc, #260]	; (8015ed4 <USB_SetTurnaroundTime+0x11c>)
 8015dd0:	4293      	cmp	r3, r2
 8015dd2:	d906      	bls.n	8015de2 <USB_SetTurnaroundTime+0x2a>
 8015dd4:	68bb      	ldr	r3, [r7, #8]
 8015dd6:	4a40      	ldr	r2, [pc, #256]	; (8015ed8 <USB_SetTurnaroundTime+0x120>)
 8015dd8:	4293      	cmp	r3, r2
 8015dda:	d202      	bcs.n	8015de2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8015ddc:	230f      	movs	r3, #15
 8015dde:	617b      	str	r3, [r7, #20]
 8015de0:	e062      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8015de2:	68bb      	ldr	r3, [r7, #8]
 8015de4:	4a3c      	ldr	r2, [pc, #240]	; (8015ed8 <USB_SetTurnaroundTime+0x120>)
 8015de6:	4293      	cmp	r3, r2
 8015de8:	d306      	bcc.n	8015df8 <USB_SetTurnaroundTime+0x40>
 8015dea:	68bb      	ldr	r3, [r7, #8]
 8015dec:	4a3b      	ldr	r2, [pc, #236]	; (8015edc <USB_SetTurnaroundTime+0x124>)
 8015dee:	4293      	cmp	r3, r2
 8015df0:	d202      	bcs.n	8015df8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8015df2:	230e      	movs	r3, #14
 8015df4:	617b      	str	r3, [r7, #20]
 8015df6:	e057      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8015df8:	68bb      	ldr	r3, [r7, #8]
 8015dfa:	4a38      	ldr	r2, [pc, #224]	; (8015edc <USB_SetTurnaroundTime+0x124>)
 8015dfc:	4293      	cmp	r3, r2
 8015dfe:	d306      	bcc.n	8015e0e <USB_SetTurnaroundTime+0x56>
 8015e00:	68bb      	ldr	r3, [r7, #8]
 8015e02:	4a37      	ldr	r2, [pc, #220]	; (8015ee0 <USB_SetTurnaroundTime+0x128>)
 8015e04:	4293      	cmp	r3, r2
 8015e06:	d202      	bcs.n	8015e0e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8015e08:	230d      	movs	r3, #13
 8015e0a:	617b      	str	r3, [r7, #20]
 8015e0c:	e04c      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8015e0e:	68bb      	ldr	r3, [r7, #8]
 8015e10:	4a33      	ldr	r2, [pc, #204]	; (8015ee0 <USB_SetTurnaroundTime+0x128>)
 8015e12:	4293      	cmp	r3, r2
 8015e14:	d306      	bcc.n	8015e24 <USB_SetTurnaroundTime+0x6c>
 8015e16:	68bb      	ldr	r3, [r7, #8]
 8015e18:	4a32      	ldr	r2, [pc, #200]	; (8015ee4 <USB_SetTurnaroundTime+0x12c>)
 8015e1a:	4293      	cmp	r3, r2
 8015e1c:	d802      	bhi.n	8015e24 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8015e1e:	230c      	movs	r3, #12
 8015e20:	617b      	str	r3, [r7, #20]
 8015e22:	e041      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8015e24:	68bb      	ldr	r3, [r7, #8]
 8015e26:	4a2f      	ldr	r2, [pc, #188]	; (8015ee4 <USB_SetTurnaroundTime+0x12c>)
 8015e28:	4293      	cmp	r3, r2
 8015e2a:	d906      	bls.n	8015e3a <USB_SetTurnaroundTime+0x82>
 8015e2c:	68bb      	ldr	r3, [r7, #8]
 8015e2e:	4a2e      	ldr	r2, [pc, #184]	; (8015ee8 <USB_SetTurnaroundTime+0x130>)
 8015e30:	4293      	cmp	r3, r2
 8015e32:	d802      	bhi.n	8015e3a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8015e34:	230b      	movs	r3, #11
 8015e36:	617b      	str	r3, [r7, #20]
 8015e38:	e036      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8015e3a:	68bb      	ldr	r3, [r7, #8]
 8015e3c:	4a2a      	ldr	r2, [pc, #168]	; (8015ee8 <USB_SetTurnaroundTime+0x130>)
 8015e3e:	4293      	cmp	r3, r2
 8015e40:	d906      	bls.n	8015e50 <USB_SetTurnaroundTime+0x98>
 8015e42:	68bb      	ldr	r3, [r7, #8]
 8015e44:	4a29      	ldr	r2, [pc, #164]	; (8015eec <USB_SetTurnaroundTime+0x134>)
 8015e46:	4293      	cmp	r3, r2
 8015e48:	d802      	bhi.n	8015e50 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8015e4a:	230a      	movs	r3, #10
 8015e4c:	617b      	str	r3, [r7, #20]
 8015e4e:	e02b      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8015e50:	68bb      	ldr	r3, [r7, #8]
 8015e52:	4a26      	ldr	r2, [pc, #152]	; (8015eec <USB_SetTurnaroundTime+0x134>)
 8015e54:	4293      	cmp	r3, r2
 8015e56:	d906      	bls.n	8015e66 <USB_SetTurnaroundTime+0xae>
 8015e58:	68bb      	ldr	r3, [r7, #8]
 8015e5a:	4a25      	ldr	r2, [pc, #148]	; (8015ef0 <USB_SetTurnaroundTime+0x138>)
 8015e5c:	4293      	cmp	r3, r2
 8015e5e:	d202      	bcs.n	8015e66 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8015e60:	2309      	movs	r3, #9
 8015e62:	617b      	str	r3, [r7, #20]
 8015e64:	e020      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8015e66:	68bb      	ldr	r3, [r7, #8]
 8015e68:	4a21      	ldr	r2, [pc, #132]	; (8015ef0 <USB_SetTurnaroundTime+0x138>)
 8015e6a:	4293      	cmp	r3, r2
 8015e6c:	d306      	bcc.n	8015e7c <USB_SetTurnaroundTime+0xc4>
 8015e6e:	68bb      	ldr	r3, [r7, #8]
 8015e70:	4a20      	ldr	r2, [pc, #128]	; (8015ef4 <USB_SetTurnaroundTime+0x13c>)
 8015e72:	4293      	cmp	r3, r2
 8015e74:	d802      	bhi.n	8015e7c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8015e76:	2308      	movs	r3, #8
 8015e78:	617b      	str	r3, [r7, #20]
 8015e7a:	e015      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8015e7c:	68bb      	ldr	r3, [r7, #8]
 8015e7e:	4a1d      	ldr	r2, [pc, #116]	; (8015ef4 <USB_SetTurnaroundTime+0x13c>)
 8015e80:	4293      	cmp	r3, r2
 8015e82:	d906      	bls.n	8015e92 <USB_SetTurnaroundTime+0xda>
 8015e84:	68bb      	ldr	r3, [r7, #8]
 8015e86:	4a1c      	ldr	r2, [pc, #112]	; (8015ef8 <USB_SetTurnaroundTime+0x140>)
 8015e88:	4293      	cmp	r3, r2
 8015e8a:	d202      	bcs.n	8015e92 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8015e8c:	2307      	movs	r3, #7
 8015e8e:	617b      	str	r3, [r7, #20]
 8015e90:	e00a      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8015e92:	2306      	movs	r3, #6
 8015e94:	617b      	str	r3, [r7, #20]
 8015e96:	e007      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8015e98:	79fb      	ldrb	r3, [r7, #7]
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d102      	bne.n	8015ea4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8015e9e:	2309      	movs	r3, #9
 8015ea0:	617b      	str	r3, [r7, #20]
 8015ea2:	e001      	b.n	8015ea8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8015ea4:	2309      	movs	r3, #9
 8015ea6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8015ea8:	68fb      	ldr	r3, [r7, #12]
 8015eaa:	68db      	ldr	r3, [r3, #12]
 8015eac:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8015eb0:	68fb      	ldr	r3, [r7, #12]
 8015eb2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8015eb4:	68fb      	ldr	r3, [r7, #12]
 8015eb6:	68da      	ldr	r2, [r3, #12]
 8015eb8:	697b      	ldr	r3, [r7, #20]
 8015eba:	029b      	lsls	r3, r3, #10
 8015ebc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8015ec0:	431a      	orrs	r2, r3
 8015ec2:	68fb      	ldr	r3, [r7, #12]
 8015ec4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8015ec6:	2300      	movs	r3, #0
}
 8015ec8:	4618      	mov	r0, r3
 8015eca:	371c      	adds	r7, #28
 8015ecc:	46bd      	mov	sp, r7
 8015ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ed2:	4770      	bx	lr
 8015ed4:	00d8acbf 	.word	0x00d8acbf
 8015ed8:	00e4e1c0 	.word	0x00e4e1c0
 8015edc:	00f42400 	.word	0x00f42400
 8015ee0:	01067380 	.word	0x01067380
 8015ee4:	011a499f 	.word	0x011a499f
 8015ee8:	01312cff 	.word	0x01312cff
 8015eec:	014ca43f 	.word	0x014ca43f
 8015ef0:	016e3600 	.word	0x016e3600
 8015ef4:	01a6ab1f 	.word	0x01a6ab1f
 8015ef8:	01e84800 	.word	0x01e84800

08015efc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8015efc:	b480      	push	{r7}
 8015efe:	b083      	sub	sp, #12
 8015f00:	af00      	add	r7, sp, #0
 8015f02:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	689b      	ldr	r3, [r3, #8]
 8015f08:	f043 0201 	orr.w	r2, r3, #1
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8015f10:	2300      	movs	r3, #0
}
 8015f12:	4618      	mov	r0, r3
 8015f14:	370c      	adds	r7, #12
 8015f16:	46bd      	mov	sp, r7
 8015f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f1c:	4770      	bx	lr

08015f1e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8015f1e:	b480      	push	{r7}
 8015f20:	b083      	sub	sp, #12
 8015f22:	af00      	add	r7, sp, #0
 8015f24:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	689b      	ldr	r3, [r3, #8]
 8015f2a:	f023 0201 	bic.w	r2, r3, #1
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8015f32:	2300      	movs	r3, #0
}
 8015f34:	4618      	mov	r0, r3
 8015f36:	370c      	adds	r7, #12
 8015f38:	46bd      	mov	sp, r7
 8015f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f3e:	4770      	bx	lr

08015f40 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8015f40:	b580      	push	{r7, lr}
 8015f42:	b084      	sub	sp, #16
 8015f44:	af00      	add	r7, sp, #0
 8015f46:	6078      	str	r0, [r7, #4]
 8015f48:	460b      	mov	r3, r1
 8015f4a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8015f4c:	2300      	movs	r3, #0
 8015f4e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8015f50:	687b      	ldr	r3, [r7, #4]
 8015f52:	68db      	ldr	r3, [r3, #12]
 8015f54:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8015f5c:	78fb      	ldrb	r3, [r7, #3]
 8015f5e:	2b01      	cmp	r3, #1
 8015f60:	d115      	bne.n	8015f8e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8015f62:	687b      	ldr	r3, [r7, #4]
 8015f64:	68db      	ldr	r3, [r3, #12]
 8015f66:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8015f6e:	2001      	movs	r0, #1
 8015f70:	f7f5 fc08 	bl	800b784 <HAL_Delay>
      ms++;
 8015f74:	68fb      	ldr	r3, [r7, #12]
 8015f76:	3301      	adds	r3, #1
 8015f78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8015f7a:	6878      	ldr	r0, [r7, #4]
 8015f7c:	f001 fa4b 	bl	8017416 <USB_GetMode>
 8015f80:	4603      	mov	r3, r0
 8015f82:	2b01      	cmp	r3, #1
 8015f84:	d01e      	beq.n	8015fc4 <USB_SetCurrentMode+0x84>
 8015f86:	68fb      	ldr	r3, [r7, #12]
 8015f88:	2b31      	cmp	r3, #49	; 0x31
 8015f8a:	d9f0      	bls.n	8015f6e <USB_SetCurrentMode+0x2e>
 8015f8c:	e01a      	b.n	8015fc4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8015f8e:	78fb      	ldrb	r3, [r7, #3]
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d115      	bne.n	8015fc0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	68db      	ldr	r3, [r3, #12]
 8015f98:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8015f9c:	687b      	ldr	r3, [r7, #4]
 8015f9e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8015fa0:	2001      	movs	r0, #1
 8015fa2:	f7f5 fbef 	bl	800b784 <HAL_Delay>
      ms++;
 8015fa6:	68fb      	ldr	r3, [r7, #12]
 8015fa8:	3301      	adds	r3, #1
 8015faa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8015fac:	6878      	ldr	r0, [r7, #4]
 8015fae:	f001 fa32 	bl	8017416 <USB_GetMode>
 8015fb2:	4603      	mov	r3, r0
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d005      	beq.n	8015fc4 <USB_SetCurrentMode+0x84>
 8015fb8:	68fb      	ldr	r3, [r7, #12]
 8015fba:	2b31      	cmp	r3, #49	; 0x31
 8015fbc:	d9f0      	bls.n	8015fa0 <USB_SetCurrentMode+0x60>
 8015fbe:	e001      	b.n	8015fc4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8015fc0:	2301      	movs	r3, #1
 8015fc2:	e005      	b.n	8015fd0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8015fc4:	68fb      	ldr	r3, [r7, #12]
 8015fc6:	2b32      	cmp	r3, #50	; 0x32
 8015fc8:	d101      	bne.n	8015fce <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8015fca:	2301      	movs	r3, #1
 8015fcc:	e000      	b.n	8015fd0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8015fce:	2300      	movs	r3, #0
}
 8015fd0:	4618      	mov	r0, r3
 8015fd2:	3710      	adds	r7, #16
 8015fd4:	46bd      	mov	sp, r7
 8015fd6:	bd80      	pop	{r7, pc}

08015fd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8015fd8:	b084      	sub	sp, #16
 8015fda:	b580      	push	{r7, lr}
 8015fdc:	b086      	sub	sp, #24
 8015fde:	af00      	add	r7, sp, #0
 8015fe0:	6078      	str	r0, [r7, #4]
 8015fe2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8015fe6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8015fea:	2300      	movs	r3, #0
 8015fec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8015ff2:	2300      	movs	r3, #0
 8015ff4:	613b      	str	r3, [r7, #16]
 8015ff6:	e009      	b.n	801600c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8015ff8:	687a      	ldr	r2, [r7, #4]
 8015ffa:	693b      	ldr	r3, [r7, #16]
 8015ffc:	3340      	adds	r3, #64	; 0x40
 8015ffe:	009b      	lsls	r3, r3, #2
 8016000:	4413      	add	r3, r2
 8016002:	2200      	movs	r2, #0
 8016004:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8016006:	693b      	ldr	r3, [r7, #16]
 8016008:	3301      	adds	r3, #1
 801600a:	613b      	str	r3, [r7, #16]
 801600c:	693b      	ldr	r3, [r7, #16]
 801600e:	2b0e      	cmp	r3, #14
 8016010:	d9f2      	bls.n	8015ff8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8016012:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016014:	2b00      	cmp	r3, #0
 8016016:	d11c      	bne.n	8016052 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8016018:	68fb      	ldr	r3, [r7, #12]
 801601a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801601e:	685b      	ldr	r3, [r3, #4]
 8016020:	68fa      	ldr	r2, [r7, #12]
 8016022:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8016026:	f043 0302 	orr.w	r3, r3, #2
 801602a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016030:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8016038:	687b      	ldr	r3, [r7, #4]
 801603a:	681b      	ldr	r3, [r3, #0]
 801603c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8016044:	687b      	ldr	r3, [r7, #4]
 8016046:	681b      	ldr	r3, [r3, #0]
 8016048:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	601a      	str	r2, [r3, #0]
 8016050:	e005      	b.n	801605e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8016052:	687b      	ldr	r3, [r7, #4]
 8016054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016056:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016064:	461a      	mov	r2, r3
 8016066:	2300      	movs	r3, #0
 8016068:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 801606a:	68fb      	ldr	r3, [r7, #12]
 801606c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016070:	4619      	mov	r1, r3
 8016072:	68fb      	ldr	r3, [r7, #12]
 8016074:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016078:	461a      	mov	r2, r3
 801607a:	680b      	ldr	r3, [r1, #0]
 801607c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801607e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016080:	2b01      	cmp	r3, #1
 8016082:	d10c      	bne.n	801609e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8016084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016086:	2b00      	cmp	r3, #0
 8016088:	d104      	bne.n	8016094 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 801608a:	2100      	movs	r1, #0
 801608c:	6878      	ldr	r0, [r7, #4]
 801608e:	f000 f965 	bl	801635c <USB_SetDevSpeed>
 8016092:	e008      	b.n	80160a6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8016094:	2101      	movs	r1, #1
 8016096:	6878      	ldr	r0, [r7, #4]
 8016098:	f000 f960 	bl	801635c <USB_SetDevSpeed>
 801609c:	e003      	b.n	80160a6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801609e:	2103      	movs	r1, #3
 80160a0:	6878      	ldr	r0, [r7, #4]
 80160a2:	f000 f95b 	bl	801635c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80160a6:	2110      	movs	r1, #16
 80160a8:	6878      	ldr	r0, [r7, #4]
 80160aa:	f000 f8f3 	bl	8016294 <USB_FlushTxFifo>
 80160ae:	4603      	mov	r3, r0
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	d001      	beq.n	80160b8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80160b4:	2301      	movs	r3, #1
 80160b6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80160b8:	6878      	ldr	r0, [r7, #4]
 80160ba:	f000 f91f 	bl	80162fc <USB_FlushRxFifo>
 80160be:	4603      	mov	r3, r0
 80160c0:	2b00      	cmp	r3, #0
 80160c2:	d001      	beq.n	80160c8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80160c4:	2301      	movs	r3, #1
 80160c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80160c8:	68fb      	ldr	r3, [r7, #12]
 80160ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80160ce:	461a      	mov	r2, r3
 80160d0:	2300      	movs	r3, #0
 80160d2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80160d4:	68fb      	ldr	r3, [r7, #12]
 80160d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80160da:	461a      	mov	r2, r3
 80160dc:	2300      	movs	r3, #0
 80160de:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80160e0:	68fb      	ldr	r3, [r7, #12]
 80160e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80160e6:	461a      	mov	r2, r3
 80160e8:	2300      	movs	r3, #0
 80160ea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80160ec:	2300      	movs	r3, #0
 80160ee:	613b      	str	r3, [r7, #16]
 80160f0:	e043      	b.n	801617a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80160f2:	693b      	ldr	r3, [r7, #16]
 80160f4:	015a      	lsls	r2, r3, #5
 80160f6:	68fb      	ldr	r3, [r7, #12]
 80160f8:	4413      	add	r3, r2
 80160fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80160fe:	681b      	ldr	r3, [r3, #0]
 8016100:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016104:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8016108:	d118      	bne.n	801613c <USB_DevInit+0x164>
    {
      if (i == 0U)
 801610a:	693b      	ldr	r3, [r7, #16]
 801610c:	2b00      	cmp	r3, #0
 801610e:	d10a      	bne.n	8016126 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8016110:	693b      	ldr	r3, [r7, #16]
 8016112:	015a      	lsls	r2, r3, #5
 8016114:	68fb      	ldr	r3, [r7, #12]
 8016116:	4413      	add	r3, r2
 8016118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801611c:	461a      	mov	r2, r3
 801611e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8016122:	6013      	str	r3, [r2, #0]
 8016124:	e013      	b.n	801614e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8016126:	693b      	ldr	r3, [r7, #16]
 8016128:	015a      	lsls	r2, r3, #5
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	4413      	add	r3, r2
 801612e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016132:	461a      	mov	r2, r3
 8016134:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8016138:	6013      	str	r3, [r2, #0]
 801613a:	e008      	b.n	801614e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801613c:	693b      	ldr	r3, [r7, #16]
 801613e:	015a      	lsls	r2, r3, #5
 8016140:	68fb      	ldr	r3, [r7, #12]
 8016142:	4413      	add	r3, r2
 8016144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016148:	461a      	mov	r2, r3
 801614a:	2300      	movs	r3, #0
 801614c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 801614e:	693b      	ldr	r3, [r7, #16]
 8016150:	015a      	lsls	r2, r3, #5
 8016152:	68fb      	ldr	r3, [r7, #12]
 8016154:	4413      	add	r3, r2
 8016156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801615a:	461a      	mov	r2, r3
 801615c:	2300      	movs	r3, #0
 801615e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8016160:	693b      	ldr	r3, [r7, #16]
 8016162:	015a      	lsls	r2, r3, #5
 8016164:	68fb      	ldr	r3, [r7, #12]
 8016166:	4413      	add	r3, r2
 8016168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801616c:	461a      	mov	r2, r3
 801616e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8016172:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8016174:	693b      	ldr	r3, [r7, #16]
 8016176:	3301      	adds	r3, #1
 8016178:	613b      	str	r3, [r7, #16]
 801617a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801617c:	693a      	ldr	r2, [r7, #16]
 801617e:	429a      	cmp	r2, r3
 8016180:	d3b7      	bcc.n	80160f2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8016182:	2300      	movs	r3, #0
 8016184:	613b      	str	r3, [r7, #16]
 8016186:	e043      	b.n	8016210 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8016188:	693b      	ldr	r3, [r7, #16]
 801618a:	015a      	lsls	r2, r3, #5
 801618c:	68fb      	ldr	r3, [r7, #12]
 801618e:	4413      	add	r3, r2
 8016190:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016194:	681b      	ldr	r3, [r3, #0]
 8016196:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801619a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801619e:	d118      	bne.n	80161d2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80161a0:	693b      	ldr	r3, [r7, #16]
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d10a      	bne.n	80161bc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80161a6:	693b      	ldr	r3, [r7, #16]
 80161a8:	015a      	lsls	r2, r3, #5
 80161aa:	68fb      	ldr	r3, [r7, #12]
 80161ac:	4413      	add	r3, r2
 80161ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80161b2:	461a      	mov	r2, r3
 80161b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80161b8:	6013      	str	r3, [r2, #0]
 80161ba:	e013      	b.n	80161e4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80161bc:	693b      	ldr	r3, [r7, #16]
 80161be:	015a      	lsls	r2, r3, #5
 80161c0:	68fb      	ldr	r3, [r7, #12]
 80161c2:	4413      	add	r3, r2
 80161c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80161c8:	461a      	mov	r2, r3
 80161ca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80161ce:	6013      	str	r3, [r2, #0]
 80161d0:	e008      	b.n	80161e4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80161d2:	693b      	ldr	r3, [r7, #16]
 80161d4:	015a      	lsls	r2, r3, #5
 80161d6:	68fb      	ldr	r3, [r7, #12]
 80161d8:	4413      	add	r3, r2
 80161da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80161de:	461a      	mov	r2, r3
 80161e0:	2300      	movs	r3, #0
 80161e2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80161e4:	693b      	ldr	r3, [r7, #16]
 80161e6:	015a      	lsls	r2, r3, #5
 80161e8:	68fb      	ldr	r3, [r7, #12]
 80161ea:	4413      	add	r3, r2
 80161ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80161f0:	461a      	mov	r2, r3
 80161f2:	2300      	movs	r3, #0
 80161f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80161f6:	693b      	ldr	r3, [r7, #16]
 80161f8:	015a      	lsls	r2, r3, #5
 80161fa:	68fb      	ldr	r3, [r7, #12]
 80161fc:	4413      	add	r3, r2
 80161fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016202:	461a      	mov	r2, r3
 8016204:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8016208:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801620a:	693b      	ldr	r3, [r7, #16]
 801620c:	3301      	adds	r3, #1
 801620e:	613b      	str	r3, [r7, #16]
 8016210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016212:	693a      	ldr	r2, [r7, #16]
 8016214:	429a      	cmp	r2, r3
 8016216:	d3b7      	bcc.n	8016188 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8016218:	68fb      	ldr	r3, [r7, #12]
 801621a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801621e:	691b      	ldr	r3, [r3, #16]
 8016220:	68fa      	ldr	r2, [r7, #12]
 8016222:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8016226:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801622a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	2200      	movs	r2, #0
 8016230:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8016238:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801623a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801623c:	2b00      	cmp	r3, #0
 801623e:	d105      	bne.n	801624c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	699b      	ldr	r3, [r3, #24]
 8016244:	f043 0210 	orr.w	r2, r3, #16
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	699a      	ldr	r2, [r3, #24]
 8016250:	4b0e      	ldr	r3, [pc, #56]	; (801628c <USB_DevInit+0x2b4>)
 8016252:	4313      	orrs	r3, r2
 8016254:	687a      	ldr	r2, [r7, #4]
 8016256:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8016258:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801625a:	2b00      	cmp	r3, #0
 801625c:	d005      	beq.n	801626a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801625e:	687b      	ldr	r3, [r7, #4]
 8016260:	699b      	ldr	r3, [r3, #24]
 8016262:	f043 0208 	orr.w	r2, r3, #8
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 801626a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801626c:	2b01      	cmp	r3, #1
 801626e:	d105      	bne.n	801627c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	699a      	ldr	r2, [r3, #24]
 8016274:	4b06      	ldr	r3, [pc, #24]	; (8016290 <USB_DevInit+0x2b8>)
 8016276:	4313      	orrs	r3, r2
 8016278:	687a      	ldr	r2, [r7, #4]
 801627a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 801627c:	7dfb      	ldrb	r3, [r7, #23]
}
 801627e:	4618      	mov	r0, r3
 8016280:	3718      	adds	r7, #24
 8016282:	46bd      	mov	sp, r7
 8016284:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8016288:	b004      	add	sp, #16
 801628a:	4770      	bx	lr
 801628c:	803c3800 	.word	0x803c3800
 8016290:	40000004 	.word	0x40000004

08016294 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8016294:	b480      	push	{r7}
 8016296:	b085      	sub	sp, #20
 8016298:	af00      	add	r7, sp, #0
 801629a:	6078      	str	r0, [r7, #4]
 801629c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801629e:	2300      	movs	r3, #0
 80162a0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80162a2:	68fb      	ldr	r3, [r7, #12]
 80162a4:	3301      	adds	r3, #1
 80162a6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80162a8:	68fb      	ldr	r3, [r7, #12]
 80162aa:	4a13      	ldr	r2, [pc, #76]	; (80162f8 <USB_FlushTxFifo+0x64>)
 80162ac:	4293      	cmp	r3, r2
 80162ae:	d901      	bls.n	80162b4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80162b0:	2303      	movs	r3, #3
 80162b2:	e01b      	b.n	80162ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	691b      	ldr	r3, [r3, #16]
 80162b8:	2b00      	cmp	r3, #0
 80162ba:	daf2      	bge.n	80162a2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80162bc:	2300      	movs	r3, #0
 80162be:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80162c0:	683b      	ldr	r3, [r7, #0]
 80162c2:	019b      	lsls	r3, r3, #6
 80162c4:	f043 0220 	orr.w	r2, r3, #32
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80162cc:	68fb      	ldr	r3, [r7, #12]
 80162ce:	3301      	adds	r3, #1
 80162d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80162d2:	68fb      	ldr	r3, [r7, #12]
 80162d4:	4a08      	ldr	r2, [pc, #32]	; (80162f8 <USB_FlushTxFifo+0x64>)
 80162d6:	4293      	cmp	r3, r2
 80162d8:	d901      	bls.n	80162de <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80162da:	2303      	movs	r3, #3
 80162dc:	e006      	b.n	80162ec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	691b      	ldr	r3, [r3, #16]
 80162e2:	f003 0320 	and.w	r3, r3, #32
 80162e6:	2b20      	cmp	r3, #32
 80162e8:	d0f0      	beq.n	80162cc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80162ea:	2300      	movs	r3, #0
}
 80162ec:	4618      	mov	r0, r3
 80162ee:	3714      	adds	r7, #20
 80162f0:	46bd      	mov	sp, r7
 80162f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162f6:	4770      	bx	lr
 80162f8:	00030d40 	.word	0x00030d40

080162fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80162fc:	b480      	push	{r7}
 80162fe:	b085      	sub	sp, #20
 8016300:	af00      	add	r7, sp, #0
 8016302:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8016304:	2300      	movs	r3, #0
 8016306:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8016308:	68fb      	ldr	r3, [r7, #12]
 801630a:	3301      	adds	r3, #1
 801630c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801630e:	68fb      	ldr	r3, [r7, #12]
 8016310:	4a11      	ldr	r2, [pc, #68]	; (8016358 <USB_FlushRxFifo+0x5c>)
 8016312:	4293      	cmp	r3, r2
 8016314:	d901      	bls.n	801631a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8016316:	2303      	movs	r3, #3
 8016318:	e018      	b.n	801634c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801631a:	687b      	ldr	r3, [r7, #4]
 801631c:	691b      	ldr	r3, [r3, #16]
 801631e:	2b00      	cmp	r3, #0
 8016320:	daf2      	bge.n	8016308 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8016322:	2300      	movs	r3, #0
 8016324:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	2210      	movs	r2, #16
 801632a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	3301      	adds	r3, #1
 8016330:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8016332:	68fb      	ldr	r3, [r7, #12]
 8016334:	4a08      	ldr	r2, [pc, #32]	; (8016358 <USB_FlushRxFifo+0x5c>)
 8016336:	4293      	cmp	r3, r2
 8016338:	d901      	bls.n	801633e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801633a:	2303      	movs	r3, #3
 801633c:	e006      	b.n	801634c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	691b      	ldr	r3, [r3, #16]
 8016342:	f003 0310 	and.w	r3, r3, #16
 8016346:	2b10      	cmp	r3, #16
 8016348:	d0f0      	beq.n	801632c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801634a:	2300      	movs	r3, #0
}
 801634c:	4618      	mov	r0, r3
 801634e:	3714      	adds	r7, #20
 8016350:	46bd      	mov	sp, r7
 8016352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016356:	4770      	bx	lr
 8016358:	00030d40 	.word	0x00030d40

0801635c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 801635c:	b480      	push	{r7}
 801635e:	b085      	sub	sp, #20
 8016360:	af00      	add	r7, sp, #0
 8016362:	6078      	str	r0, [r7, #4]
 8016364:	460b      	mov	r3, r1
 8016366:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 801636c:	68fb      	ldr	r3, [r7, #12]
 801636e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016372:	681a      	ldr	r2, [r3, #0]
 8016374:	78fb      	ldrb	r3, [r7, #3]
 8016376:	68f9      	ldr	r1, [r7, #12]
 8016378:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801637c:	4313      	orrs	r3, r2
 801637e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8016380:	2300      	movs	r3, #0
}
 8016382:	4618      	mov	r0, r3
 8016384:	3714      	adds	r7, #20
 8016386:	46bd      	mov	sp, r7
 8016388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801638c:	4770      	bx	lr

0801638e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 801638e:	b480      	push	{r7}
 8016390:	b087      	sub	sp, #28
 8016392:	af00      	add	r7, sp, #0
 8016394:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016396:	687b      	ldr	r3, [r7, #4]
 8016398:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801639a:	693b      	ldr	r3, [r7, #16]
 801639c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80163a0:	689b      	ldr	r3, [r3, #8]
 80163a2:	f003 0306 	and.w	r3, r3, #6
 80163a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80163a8:	68fb      	ldr	r3, [r7, #12]
 80163aa:	2b00      	cmp	r3, #0
 80163ac:	d102      	bne.n	80163b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80163ae:	2300      	movs	r3, #0
 80163b0:	75fb      	strb	r3, [r7, #23]
 80163b2:	e00a      	b.n	80163ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80163b4:	68fb      	ldr	r3, [r7, #12]
 80163b6:	2b02      	cmp	r3, #2
 80163b8:	d002      	beq.n	80163c0 <USB_GetDevSpeed+0x32>
 80163ba:	68fb      	ldr	r3, [r7, #12]
 80163bc:	2b06      	cmp	r3, #6
 80163be:	d102      	bne.n	80163c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80163c0:	2302      	movs	r3, #2
 80163c2:	75fb      	strb	r3, [r7, #23]
 80163c4:	e001      	b.n	80163ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80163c6:	230f      	movs	r3, #15
 80163c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80163ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80163cc:	4618      	mov	r0, r3
 80163ce:	371c      	adds	r7, #28
 80163d0:	46bd      	mov	sp, r7
 80163d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163d6:	4770      	bx	lr

080163d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80163d8:	b480      	push	{r7}
 80163da:	b085      	sub	sp, #20
 80163dc:	af00      	add	r7, sp, #0
 80163de:	6078      	str	r0, [r7, #4]
 80163e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80163e2:	687b      	ldr	r3, [r7, #4]
 80163e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80163e6:	683b      	ldr	r3, [r7, #0]
 80163e8:	781b      	ldrb	r3, [r3, #0]
 80163ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80163ec:	683b      	ldr	r3, [r7, #0]
 80163ee:	785b      	ldrb	r3, [r3, #1]
 80163f0:	2b01      	cmp	r3, #1
 80163f2:	d139      	bne.n	8016468 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80163f4:	68fb      	ldr	r3, [r7, #12]
 80163f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80163fa:	69da      	ldr	r2, [r3, #28]
 80163fc:	683b      	ldr	r3, [r7, #0]
 80163fe:	781b      	ldrb	r3, [r3, #0]
 8016400:	f003 030f 	and.w	r3, r3, #15
 8016404:	2101      	movs	r1, #1
 8016406:	fa01 f303 	lsl.w	r3, r1, r3
 801640a:	b29b      	uxth	r3, r3
 801640c:	68f9      	ldr	r1, [r7, #12]
 801640e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8016412:	4313      	orrs	r3, r2
 8016414:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8016416:	68bb      	ldr	r3, [r7, #8]
 8016418:	015a      	lsls	r2, r3, #5
 801641a:	68fb      	ldr	r3, [r7, #12]
 801641c:	4413      	add	r3, r2
 801641e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8016428:	2b00      	cmp	r3, #0
 801642a:	d153      	bne.n	80164d4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801642c:	68bb      	ldr	r3, [r7, #8]
 801642e:	015a      	lsls	r2, r3, #5
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	4413      	add	r3, r2
 8016434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016438:	681a      	ldr	r2, [r3, #0]
 801643a:	683b      	ldr	r3, [r7, #0]
 801643c:	68db      	ldr	r3, [r3, #12]
 801643e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8016442:	683b      	ldr	r3, [r7, #0]
 8016444:	791b      	ldrb	r3, [r3, #4]
 8016446:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8016448:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801644a:	68bb      	ldr	r3, [r7, #8]
 801644c:	059b      	lsls	r3, r3, #22
 801644e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8016450:	431a      	orrs	r2, r3
 8016452:	68bb      	ldr	r3, [r7, #8]
 8016454:	0159      	lsls	r1, r3, #5
 8016456:	68fb      	ldr	r3, [r7, #12]
 8016458:	440b      	add	r3, r1
 801645a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801645e:	4619      	mov	r1, r3
 8016460:	4b20      	ldr	r3, [pc, #128]	; (80164e4 <USB_ActivateEndpoint+0x10c>)
 8016462:	4313      	orrs	r3, r2
 8016464:	600b      	str	r3, [r1, #0]
 8016466:	e035      	b.n	80164d4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8016468:	68fb      	ldr	r3, [r7, #12]
 801646a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801646e:	69da      	ldr	r2, [r3, #28]
 8016470:	683b      	ldr	r3, [r7, #0]
 8016472:	781b      	ldrb	r3, [r3, #0]
 8016474:	f003 030f 	and.w	r3, r3, #15
 8016478:	2101      	movs	r1, #1
 801647a:	fa01 f303 	lsl.w	r3, r1, r3
 801647e:	041b      	lsls	r3, r3, #16
 8016480:	68f9      	ldr	r1, [r7, #12]
 8016482:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8016486:	4313      	orrs	r3, r2
 8016488:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801648a:	68bb      	ldr	r3, [r7, #8]
 801648c:	015a      	lsls	r2, r3, #5
 801648e:	68fb      	ldr	r3, [r7, #12]
 8016490:	4413      	add	r3, r2
 8016492:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016496:	681b      	ldr	r3, [r3, #0]
 8016498:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801649c:	2b00      	cmp	r3, #0
 801649e:	d119      	bne.n	80164d4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80164a0:	68bb      	ldr	r3, [r7, #8]
 80164a2:	015a      	lsls	r2, r3, #5
 80164a4:	68fb      	ldr	r3, [r7, #12]
 80164a6:	4413      	add	r3, r2
 80164a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80164ac:	681a      	ldr	r2, [r3, #0]
 80164ae:	683b      	ldr	r3, [r7, #0]
 80164b0:	68db      	ldr	r3, [r3, #12]
 80164b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80164b6:	683b      	ldr	r3, [r7, #0]
 80164b8:	791b      	ldrb	r3, [r3, #4]
 80164ba:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80164bc:	430b      	orrs	r3, r1
 80164be:	431a      	orrs	r2, r3
 80164c0:	68bb      	ldr	r3, [r7, #8]
 80164c2:	0159      	lsls	r1, r3, #5
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	440b      	add	r3, r1
 80164c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80164cc:	4619      	mov	r1, r3
 80164ce:	4b05      	ldr	r3, [pc, #20]	; (80164e4 <USB_ActivateEndpoint+0x10c>)
 80164d0:	4313      	orrs	r3, r2
 80164d2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80164d4:	2300      	movs	r3, #0
}
 80164d6:	4618      	mov	r0, r3
 80164d8:	3714      	adds	r7, #20
 80164da:	46bd      	mov	sp, r7
 80164dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164e0:	4770      	bx	lr
 80164e2:	bf00      	nop
 80164e4:	10008000 	.word	0x10008000

080164e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80164e8:	b480      	push	{r7}
 80164ea:	b085      	sub	sp, #20
 80164ec:	af00      	add	r7, sp, #0
 80164ee:	6078      	str	r0, [r7, #4]
 80164f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80164f6:	683b      	ldr	r3, [r7, #0]
 80164f8:	781b      	ldrb	r3, [r3, #0]
 80164fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80164fc:	683b      	ldr	r3, [r7, #0]
 80164fe:	785b      	ldrb	r3, [r3, #1]
 8016500:	2b01      	cmp	r3, #1
 8016502:	d161      	bne.n	80165c8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8016504:	68bb      	ldr	r3, [r7, #8]
 8016506:	015a      	lsls	r2, r3, #5
 8016508:	68fb      	ldr	r3, [r7, #12]
 801650a:	4413      	add	r3, r2
 801650c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016510:	681b      	ldr	r3, [r3, #0]
 8016512:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016516:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801651a:	d11f      	bne.n	801655c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801651c:	68bb      	ldr	r3, [r7, #8]
 801651e:	015a      	lsls	r2, r3, #5
 8016520:	68fb      	ldr	r3, [r7, #12]
 8016522:	4413      	add	r3, r2
 8016524:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016528:	681b      	ldr	r3, [r3, #0]
 801652a:	68ba      	ldr	r2, [r7, #8]
 801652c:	0151      	lsls	r1, r2, #5
 801652e:	68fa      	ldr	r2, [r7, #12]
 8016530:	440a      	add	r2, r1
 8016532:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016536:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801653a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801653c:	68bb      	ldr	r3, [r7, #8]
 801653e:	015a      	lsls	r2, r3, #5
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	4413      	add	r3, r2
 8016544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016548:	681b      	ldr	r3, [r3, #0]
 801654a:	68ba      	ldr	r2, [r7, #8]
 801654c:	0151      	lsls	r1, r2, #5
 801654e:	68fa      	ldr	r2, [r7, #12]
 8016550:	440a      	add	r2, r1
 8016552:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016556:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801655a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016562:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8016564:	683b      	ldr	r3, [r7, #0]
 8016566:	781b      	ldrb	r3, [r3, #0]
 8016568:	f003 030f 	and.w	r3, r3, #15
 801656c:	2101      	movs	r1, #1
 801656e:	fa01 f303 	lsl.w	r3, r1, r3
 8016572:	b29b      	uxth	r3, r3
 8016574:	43db      	mvns	r3, r3
 8016576:	68f9      	ldr	r1, [r7, #12]
 8016578:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801657c:	4013      	ands	r3, r2
 801657e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8016580:	68fb      	ldr	r3, [r7, #12]
 8016582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016586:	69da      	ldr	r2, [r3, #28]
 8016588:	683b      	ldr	r3, [r7, #0]
 801658a:	781b      	ldrb	r3, [r3, #0]
 801658c:	f003 030f 	and.w	r3, r3, #15
 8016590:	2101      	movs	r1, #1
 8016592:	fa01 f303 	lsl.w	r3, r1, r3
 8016596:	b29b      	uxth	r3, r3
 8016598:	43db      	mvns	r3, r3
 801659a:	68f9      	ldr	r1, [r7, #12]
 801659c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80165a0:	4013      	ands	r3, r2
 80165a2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80165a4:	68bb      	ldr	r3, [r7, #8]
 80165a6:	015a      	lsls	r2, r3, #5
 80165a8:	68fb      	ldr	r3, [r7, #12]
 80165aa:	4413      	add	r3, r2
 80165ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80165b0:	681a      	ldr	r2, [r3, #0]
 80165b2:	68bb      	ldr	r3, [r7, #8]
 80165b4:	0159      	lsls	r1, r3, #5
 80165b6:	68fb      	ldr	r3, [r7, #12]
 80165b8:	440b      	add	r3, r1
 80165ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80165be:	4619      	mov	r1, r3
 80165c0:	4b35      	ldr	r3, [pc, #212]	; (8016698 <USB_DeactivateEndpoint+0x1b0>)
 80165c2:	4013      	ands	r3, r2
 80165c4:	600b      	str	r3, [r1, #0]
 80165c6:	e060      	b.n	801668a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80165c8:	68bb      	ldr	r3, [r7, #8]
 80165ca:	015a      	lsls	r2, r3, #5
 80165cc:	68fb      	ldr	r3, [r7, #12]
 80165ce:	4413      	add	r3, r2
 80165d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80165da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80165de:	d11f      	bne.n	8016620 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80165e0:	68bb      	ldr	r3, [r7, #8]
 80165e2:	015a      	lsls	r2, r3, #5
 80165e4:	68fb      	ldr	r3, [r7, #12]
 80165e6:	4413      	add	r3, r2
 80165e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80165ec:	681b      	ldr	r3, [r3, #0]
 80165ee:	68ba      	ldr	r2, [r7, #8]
 80165f0:	0151      	lsls	r1, r2, #5
 80165f2:	68fa      	ldr	r2, [r7, #12]
 80165f4:	440a      	add	r2, r1
 80165f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80165fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80165fe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8016600:	68bb      	ldr	r3, [r7, #8]
 8016602:	015a      	lsls	r2, r3, #5
 8016604:	68fb      	ldr	r3, [r7, #12]
 8016606:	4413      	add	r3, r2
 8016608:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801660c:	681b      	ldr	r3, [r3, #0]
 801660e:	68ba      	ldr	r2, [r7, #8]
 8016610:	0151      	lsls	r1, r2, #5
 8016612:	68fa      	ldr	r2, [r7, #12]
 8016614:	440a      	add	r2, r1
 8016616:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801661a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801661e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016626:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8016628:	683b      	ldr	r3, [r7, #0]
 801662a:	781b      	ldrb	r3, [r3, #0]
 801662c:	f003 030f 	and.w	r3, r3, #15
 8016630:	2101      	movs	r1, #1
 8016632:	fa01 f303 	lsl.w	r3, r1, r3
 8016636:	041b      	lsls	r3, r3, #16
 8016638:	43db      	mvns	r3, r3
 801663a:	68f9      	ldr	r1, [r7, #12]
 801663c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8016640:	4013      	ands	r3, r2
 8016642:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8016644:	68fb      	ldr	r3, [r7, #12]
 8016646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801664a:	69da      	ldr	r2, [r3, #28]
 801664c:	683b      	ldr	r3, [r7, #0]
 801664e:	781b      	ldrb	r3, [r3, #0]
 8016650:	f003 030f 	and.w	r3, r3, #15
 8016654:	2101      	movs	r1, #1
 8016656:	fa01 f303 	lsl.w	r3, r1, r3
 801665a:	041b      	lsls	r3, r3, #16
 801665c:	43db      	mvns	r3, r3
 801665e:	68f9      	ldr	r1, [r7, #12]
 8016660:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8016664:	4013      	ands	r3, r2
 8016666:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8016668:	68bb      	ldr	r3, [r7, #8]
 801666a:	015a      	lsls	r2, r3, #5
 801666c:	68fb      	ldr	r3, [r7, #12]
 801666e:	4413      	add	r3, r2
 8016670:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016674:	681a      	ldr	r2, [r3, #0]
 8016676:	68bb      	ldr	r3, [r7, #8]
 8016678:	0159      	lsls	r1, r3, #5
 801667a:	68fb      	ldr	r3, [r7, #12]
 801667c:	440b      	add	r3, r1
 801667e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016682:	4619      	mov	r1, r3
 8016684:	4b05      	ldr	r3, [pc, #20]	; (801669c <USB_DeactivateEndpoint+0x1b4>)
 8016686:	4013      	ands	r3, r2
 8016688:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801668a:	2300      	movs	r3, #0
}
 801668c:	4618      	mov	r0, r3
 801668e:	3714      	adds	r7, #20
 8016690:	46bd      	mov	sp, r7
 8016692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016696:	4770      	bx	lr
 8016698:	ec337800 	.word	0xec337800
 801669c:	eff37800 	.word	0xeff37800

080166a0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80166a0:	b580      	push	{r7, lr}
 80166a2:	b08a      	sub	sp, #40	; 0x28
 80166a4:	af02      	add	r7, sp, #8
 80166a6:	60f8      	str	r0, [r7, #12]
 80166a8:	60b9      	str	r1, [r7, #8]
 80166aa:	4613      	mov	r3, r2
 80166ac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80166ae:	68fb      	ldr	r3, [r7, #12]
 80166b0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80166b2:	68bb      	ldr	r3, [r7, #8]
 80166b4:	781b      	ldrb	r3, [r3, #0]
 80166b6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80166b8:	68bb      	ldr	r3, [r7, #8]
 80166ba:	785b      	ldrb	r3, [r3, #1]
 80166bc:	2b01      	cmp	r3, #1
 80166be:	f040 8163 	bne.w	8016988 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80166c2:	68bb      	ldr	r3, [r7, #8]
 80166c4:	699b      	ldr	r3, [r3, #24]
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	d132      	bne.n	8016730 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80166ca:	69bb      	ldr	r3, [r7, #24]
 80166cc:	015a      	lsls	r2, r3, #5
 80166ce:	69fb      	ldr	r3, [r7, #28]
 80166d0:	4413      	add	r3, r2
 80166d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80166d6:	691a      	ldr	r2, [r3, #16]
 80166d8:	69bb      	ldr	r3, [r7, #24]
 80166da:	0159      	lsls	r1, r3, #5
 80166dc:	69fb      	ldr	r3, [r7, #28]
 80166de:	440b      	add	r3, r1
 80166e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80166e4:	4619      	mov	r1, r3
 80166e6:	4ba5      	ldr	r3, [pc, #660]	; (801697c <USB_EPStartXfer+0x2dc>)
 80166e8:	4013      	ands	r3, r2
 80166ea:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80166ec:	69bb      	ldr	r3, [r7, #24]
 80166ee:	015a      	lsls	r2, r3, #5
 80166f0:	69fb      	ldr	r3, [r7, #28]
 80166f2:	4413      	add	r3, r2
 80166f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80166f8:	691b      	ldr	r3, [r3, #16]
 80166fa:	69ba      	ldr	r2, [r7, #24]
 80166fc:	0151      	lsls	r1, r2, #5
 80166fe:	69fa      	ldr	r2, [r7, #28]
 8016700:	440a      	add	r2, r1
 8016702:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016706:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801670a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801670c:	69bb      	ldr	r3, [r7, #24]
 801670e:	015a      	lsls	r2, r3, #5
 8016710:	69fb      	ldr	r3, [r7, #28]
 8016712:	4413      	add	r3, r2
 8016714:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016718:	691a      	ldr	r2, [r3, #16]
 801671a:	69bb      	ldr	r3, [r7, #24]
 801671c:	0159      	lsls	r1, r3, #5
 801671e:	69fb      	ldr	r3, [r7, #28]
 8016720:	440b      	add	r3, r1
 8016722:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016726:	4619      	mov	r1, r3
 8016728:	4b95      	ldr	r3, [pc, #596]	; (8016980 <USB_EPStartXfer+0x2e0>)
 801672a:	4013      	ands	r3, r2
 801672c:	610b      	str	r3, [r1, #16]
 801672e:	e074      	b.n	801681a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8016730:	69bb      	ldr	r3, [r7, #24]
 8016732:	015a      	lsls	r2, r3, #5
 8016734:	69fb      	ldr	r3, [r7, #28]
 8016736:	4413      	add	r3, r2
 8016738:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801673c:	691a      	ldr	r2, [r3, #16]
 801673e:	69bb      	ldr	r3, [r7, #24]
 8016740:	0159      	lsls	r1, r3, #5
 8016742:	69fb      	ldr	r3, [r7, #28]
 8016744:	440b      	add	r3, r1
 8016746:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801674a:	4619      	mov	r1, r3
 801674c:	4b8c      	ldr	r3, [pc, #560]	; (8016980 <USB_EPStartXfer+0x2e0>)
 801674e:	4013      	ands	r3, r2
 8016750:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8016752:	69bb      	ldr	r3, [r7, #24]
 8016754:	015a      	lsls	r2, r3, #5
 8016756:	69fb      	ldr	r3, [r7, #28]
 8016758:	4413      	add	r3, r2
 801675a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801675e:	691a      	ldr	r2, [r3, #16]
 8016760:	69bb      	ldr	r3, [r7, #24]
 8016762:	0159      	lsls	r1, r3, #5
 8016764:	69fb      	ldr	r3, [r7, #28]
 8016766:	440b      	add	r3, r1
 8016768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801676c:	4619      	mov	r1, r3
 801676e:	4b83      	ldr	r3, [pc, #524]	; (801697c <USB_EPStartXfer+0x2dc>)
 8016770:	4013      	ands	r3, r2
 8016772:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8016774:	69bb      	ldr	r3, [r7, #24]
 8016776:	015a      	lsls	r2, r3, #5
 8016778:	69fb      	ldr	r3, [r7, #28]
 801677a:	4413      	add	r3, r2
 801677c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016780:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8016782:	68bb      	ldr	r3, [r7, #8]
 8016784:	6999      	ldr	r1, [r3, #24]
 8016786:	68bb      	ldr	r3, [r7, #8]
 8016788:	68db      	ldr	r3, [r3, #12]
 801678a:	440b      	add	r3, r1
 801678c:	1e59      	subs	r1, r3, #1
 801678e:	68bb      	ldr	r3, [r7, #8]
 8016790:	68db      	ldr	r3, [r3, #12]
 8016792:	fbb1 f3f3 	udiv	r3, r1, r3
 8016796:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8016798:	4b7a      	ldr	r3, [pc, #488]	; (8016984 <USB_EPStartXfer+0x2e4>)
 801679a:	400b      	ands	r3, r1
 801679c:	69b9      	ldr	r1, [r7, #24]
 801679e:	0148      	lsls	r0, r1, #5
 80167a0:	69f9      	ldr	r1, [r7, #28]
 80167a2:	4401      	add	r1, r0
 80167a4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80167a8:	4313      	orrs	r3, r2
 80167aa:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80167ac:	69bb      	ldr	r3, [r7, #24]
 80167ae:	015a      	lsls	r2, r3, #5
 80167b0:	69fb      	ldr	r3, [r7, #28]
 80167b2:	4413      	add	r3, r2
 80167b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80167b8:	691a      	ldr	r2, [r3, #16]
 80167ba:	68bb      	ldr	r3, [r7, #8]
 80167bc:	699b      	ldr	r3, [r3, #24]
 80167be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80167c2:	69b9      	ldr	r1, [r7, #24]
 80167c4:	0148      	lsls	r0, r1, #5
 80167c6:	69f9      	ldr	r1, [r7, #28]
 80167c8:	4401      	add	r1, r0
 80167ca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80167ce:	4313      	orrs	r3, r2
 80167d0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80167d2:	68bb      	ldr	r3, [r7, #8]
 80167d4:	791b      	ldrb	r3, [r3, #4]
 80167d6:	2b01      	cmp	r3, #1
 80167d8:	d11f      	bne.n	801681a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80167da:	69bb      	ldr	r3, [r7, #24]
 80167dc:	015a      	lsls	r2, r3, #5
 80167de:	69fb      	ldr	r3, [r7, #28]
 80167e0:	4413      	add	r3, r2
 80167e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80167e6:	691b      	ldr	r3, [r3, #16]
 80167e8:	69ba      	ldr	r2, [r7, #24]
 80167ea:	0151      	lsls	r1, r2, #5
 80167ec:	69fa      	ldr	r2, [r7, #28]
 80167ee:	440a      	add	r2, r1
 80167f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80167f4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80167f8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80167fa:	69bb      	ldr	r3, [r7, #24]
 80167fc:	015a      	lsls	r2, r3, #5
 80167fe:	69fb      	ldr	r3, [r7, #28]
 8016800:	4413      	add	r3, r2
 8016802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016806:	691b      	ldr	r3, [r3, #16]
 8016808:	69ba      	ldr	r2, [r7, #24]
 801680a:	0151      	lsls	r1, r2, #5
 801680c:	69fa      	ldr	r2, [r7, #28]
 801680e:	440a      	add	r2, r1
 8016810:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016814:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8016818:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 801681a:	79fb      	ldrb	r3, [r7, #7]
 801681c:	2b01      	cmp	r3, #1
 801681e:	d14b      	bne.n	80168b8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8016820:	68bb      	ldr	r3, [r7, #8]
 8016822:	695b      	ldr	r3, [r3, #20]
 8016824:	2b00      	cmp	r3, #0
 8016826:	d009      	beq.n	801683c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8016828:	69bb      	ldr	r3, [r7, #24]
 801682a:	015a      	lsls	r2, r3, #5
 801682c:	69fb      	ldr	r3, [r7, #28]
 801682e:	4413      	add	r3, r2
 8016830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016834:	461a      	mov	r2, r3
 8016836:	68bb      	ldr	r3, [r7, #8]
 8016838:	695b      	ldr	r3, [r3, #20]
 801683a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801683c:	68bb      	ldr	r3, [r7, #8]
 801683e:	791b      	ldrb	r3, [r3, #4]
 8016840:	2b01      	cmp	r3, #1
 8016842:	d128      	bne.n	8016896 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8016844:	69fb      	ldr	r3, [r7, #28]
 8016846:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801684a:	689b      	ldr	r3, [r3, #8]
 801684c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016850:	2b00      	cmp	r3, #0
 8016852:	d110      	bne.n	8016876 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8016854:	69bb      	ldr	r3, [r7, #24]
 8016856:	015a      	lsls	r2, r3, #5
 8016858:	69fb      	ldr	r3, [r7, #28]
 801685a:	4413      	add	r3, r2
 801685c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016860:	681b      	ldr	r3, [r3, #0]
 8016862:	69ba      	ldr	r2, [r7, #24]
 8016864:	0151      	lsls	r1, r2, #5
 8016866:	69fa      	ldr	r2, [r7, #28]
 8016868:	440a      	add	r2, r1
 801686a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801686e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8016872:	6013      	str	r3, [r2, #0]
 8016874:	e00f      	b.n	8016896 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8016876:	69bb      	ldr	r3, [r7, #24]
 8016878:	015a      	lsls	r2, r3, #5
 801687a:	69fb      	ldr	r3, [r7, #28]
 801687c:	4413      	add	r3, r2
 801687e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016882:	681b      	ldr	r3, [r3, #0]
 8016884:	69ba      	ldr	r2, [r7, #24]
 8016886:	0151      	lsls	r1, r2, #5
 8016888:	69fa      	ldr	r2, [r7, #28]
 801688a:	440a      	add	r2, r1
 801688c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016890:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8016894:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8016896:	69bb      	ldr	r3, [r7, #24]
 8016898:	015a      	lsls	r2, r3, #5
 801689a:	69fb      	ldr	r3, [r7, #28]
 801689c:	4413      	add	r3, r2
 801689e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80168a2:	681b      	ldr	r3, [r3, #0]
 80168a4:	69ba      	ldr	r2, [r7, #24]
 80168a6:	0151      	lsls	r1, r2, #5
 80168a8:	69fa      	ldr	r2, [r7, #28]
 80168aa:	440a      	add	r2, r1
 80168ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80168b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80168b4:	6013      	str	r3, [r2, #0]
 80168b6:	e137      	b.n	8016b28 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80168b8:	69bb      	ldr	r3, [r7, #24]
 80168ba:	015a      	lsls	r2, r3, #5
 80168bc:	69fb      	ldr	r3, [r7, #28]
 80168be:	4413      	add	r3, r2
 80168c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80168c4:	681b      	ldr	r3, [r3, #0]
 80168c6:	69ba      	ldr	r2, [r7, #24]
 80168c8:	0151      	lsls	r1, r2, #5
 80168ca:	69fa      	ldr	r2, [r7, #28]
 80168cc:	440a      	add	r2, r1
 80168ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80168d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80168d6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80168d8:	68bb      	ldr	r3, [r7, #8]
 80168da:	791b      	ldrb	r3, [r3, #4]
 80168dc:	2b01      	cmp	r3, #1
 80168de:	d015      	beq.n	801690c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80168e0:	68bb      	ldr	r3, [r7, #8]
 80168e2:	699b      	ldr	r3, [r3, #24]
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	f000 811f 	beq.w	8016b28 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80168ea:	69fb      	ldr	r3, [r7, #28]
 80168ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80168f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80168f2:	68bb      	ldr	r3, [r7, #8]
 80168f4:	781b      	ldrb	r3, [r3, #0]
 80168f6:	f003 030f 	and.w	r3, r3, #15
 80168fa:	2101      	movs	r1, #1
 80168fc:	fa01 f303 	lsl.w	r3, r1, r3
 8016900:	69f9      	ldr	r1, [r7, #28]
 8016902:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8016906:	4313      	orrs	r3, r2
 8016908:	634b      	str	r3, [r1, #52]	; 0x34
 801690a:	e10d      	b.n	8016b28 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801690c:	69fb      	ldr	r3, [r7, #28]
 801690e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016912:	689b      	ldr	r3, [r3, #8]
 8016914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016918:	2b00      	cmp	r3, #0
 801691a:	d110      	bne.n	801693e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801691c:	69bb      	ldr	r3, [r7, #24]
 801691e:	015a      	lsls	r2, r3, #5
 8016920:	69fb      	ldr	r3, [r7, #28]
 8016922:	4413      	add	r3, r2
 8016924:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016928:	681b      	ldr	r3, [r3, #0]
 801692a:	69ba      	ldr	r2, [r7, #24]
 801692c:	0151      	lsls	r1, r2, #5
 801692e:	69fa      	ldr	r2, [r7, #28]
 8016930:	440a      	add	r2, r1
 8016932:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016936:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801693a:	6013      	str	r3, [r2, #0]
 801693c:	e00f      	b.n	801695e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801693e:	69bb      	ldr	r3, [r7, #24]
 8016940:	015a      	lsls	r2, r3, #5
 8016942:	69fb      	ldr	r3, [r7, #28]
 8016944:	4413      	add	r3, r2
 8016946:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801694a:	681b      	ldr	r3, [r3, #0]
 801694c:	69ba      	ldr	r2, [r7, #24]
 801694e:	0151      	lsls	r1, r2, #5
 8016950:	69fa      	ldr	r2, [r7, #28]
 8016952:	440a      	add	r2, r1
 8016954:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801695c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801695e:	68bb      	ldr	r3, [r7, #8]
 8016960:	6919      	ldr	r1, [r3, #16]
 8016962:	68bb      	ldr	r3, [r7, #8]
 8016964:	781a      	ldrb	r2, [r3, #0]
 8016966:	68bb      	ldr	r3, [r7, #8]
 8016968:	699b      	ldr	r3, [r3, #24]
 801696a:	b298      	uxth	r0, r3
 801696c:	79fb      	ldrb	r3, [r7, #7]
 801696e:	9300      	str	r3, [sp, #0]
 8016970:	4603      	mov	r3, r0
 8016972:	68f8      	ldr	r0, [r7, #12]
 8016974:	f000 faea 	bl	8016f4c <USB_WritePacket>
 8016978:	e0d6      	b.n	8016b28 <USB_EPStartXfer+0x488>
 801697a:	bf00      	nop
 801697c:	e007ffff 	.word	0xe007ffff
 8016980:	fff80000 	.word	0xfff80000
 8016984:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8016988:	69bb      	ldr	r3, [r7, #24]
 801698a:	015a      	lsls	r2, r3, #5
 801698c:	69fb      	ldr	r3, [r7, #28]
 801698e:	4413      	add	r3, r2
 8016990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016994:	691a      	ldr	r2, [r3, #16]
 8016996:	69bb      	ldr	r3, [r7, #24]
 8016998:	0159      	lsls	r1, r3, #5
 801699a:	69fb      	ldr	r3, [r7, #28]
 801699c:	440b      	add	r3, r1
 801699e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80169a2:	4619      	mov	r1, r3
 80169a4:	4b63      	ldr	r3, [pc, #396]	; (8016b34 <USB_EPStartXfer+0x494>)
 80169a6:	4013      	ands	r3, r2
 80169a8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80169aa:	69bb      	ldr	r3, [r7, #24]
 80169ac:	015a      	lsls	r2, r3, #5
 80169ae:	69fb      	ldr	r3, [r7, #28]
 80169b0:	4413      	add	r3, r2
 80169b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80169b6:	691a      	ldr	r2, [r3, #16]
 80169b8:	69bb      	ldr	r3, [r7, #24]
 80169ba:	0159      	lsls	r1, r3, #5
 80169bc:	69fb      	ldr	r3, [r7, #28]
 80169be:	440b      	add	r3, r1
 80169c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80169c4:	4619      	mov	r1, r3
 80169c6:	4b5c      	ldr	r3, [pc, #368]	; (8016b38 <USB_EPStartXfer+0x498>)
 80169c8:	4013      	ands	r3, r2
 80169ca:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 80169cc:	68bb      	ldr	r3, [r7, #8]
 80169ce:	699b      	ldr	r3, [r3, #24]
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d123      	bne.n	8016a1c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80169d4:	69bb      	ldr	r3, [r7, #24]
 80169d6:	015a      	lsls	r2, r3, #5
 80169d8:	69fb      	ldr	r3, [r7, #28]
 80169da:	4413      	add	r3, r2
 80169dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80169e0:	691a      	ldr	r2, [r3, #16]
 80169e2:	68bb      	ldr	r3, [r7, #8]
 80169e4:	68db      	ldr	r3, [r3, #12]
 80169e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80169ea:	69b9      	ldr	r1, [r7, #24]
 80169ec:	0148      	lsls	r0, r1, #5
 80169ee:	69f9      	ldr	r1, [r7, #28]
 80169f0:	4401      	add	r1, r0
 80169f2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80169f6:	4313      	orrs	r3, r2
 80169f8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80169fa:	69bb      	ldr	r3, [r7, #24]
 80169fc:	015a      	lsls	r2, r3, #5
 80169fe:	69fb      	ldr	r3, [r7, #28]
 8016a00:	4413      	add	r3, r2
 8016a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016a06:	691b      	ldr	r3, [r3, #16]
 8016a08:	69ba      	ldr	r2, [r7, #24]
 8016a0a:	0151      	lsls	r1, r2, #5
 8016a0c:	69fa      	ldr	r2, [r7, #28]
 8016a0e:	440a      	add	r2, r1
 8016a10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016a14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016a18:	6113      	str	r3, [r2, #16]
 8016a1a:	e037      	b.n	8016a8c <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8016a1c:	68bb      	ldr	r3, [r7, #8]
 8016a1e:	699a      	ldr	r2, [r3, #24]
 8016a20:	68bb      	ldr	r3, [r7, #8]
 8016a22:	68db      	ldr	r3, [r3, #12]
 8016a24:	4413      	add	r3, r2
 8016a26:	1e5a      	subs	r2, r3, #1
 8016a28:	68bb      	ldr	r3, [r7, #8]
 8016a2a:	68db      	ldr	r3, [r3, #12]
 8016a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8016a30:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8016a32:	68bb      	ldr	r3, [r7, #8]
 8016a34:	68db      	ldr	r3, [r3, #12]
 8016a36:	8afa      	ldrh	r2, [r7, #22]
 8016a38:	fb03 f202 	mul.w	r2, r3, r2
 8016a3c:	68bb      	ldr	r3, [r7, #8]
 8016a3e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8016a40:	69bb      	ldr	r3, [r7, #24]
 8016a42:	015a      	lsls	r2, r3, #5
 8016a44:	69fb      	ldr	r3, [r7, #28]
 8016a46:	4413      	add	r3, r2
 8016a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016a4c:	691a      	ldr	r2, [r3, #16]
 8016a4e:	8afb      	ldrh	r3, [r7, #22]
 8016a50:	04d9      	lsls	r1, r3, #19
 8016a52:	4b3a      	ldr	r3, [pc, #232]	; (8016b3c <USB_EPStartXfer+0x49c>)
 8016a54:	400b      	ands	r3, r1
 8016a56:	69b9      	ldr	r1, [r7, #24]
 8016a58:	0148      	lsls	r0, r1, #5
 8016a5a:	69f9      	ldr	r1, [r7, #28]
 8016a5c:	4401      	add	r1, r0
 8016a5e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8016a62:	4313      	orrs	r3, r2
 8016a64:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8016a66:	69bb      	ldr	r3, [r7, #24]
 8016a68:	015a      	lsls	r2, r3, #5
 8016a6a:	69fb      	ldr	r3, [r7, #28]
 8016a6c:	4413      	add	r3, r2
 8016a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016a72:	691a      	ldr	r2, [r3, #16]
 8016a74:	68bb      	ldr	r3, [r7, #8]
 8016a76:	69db      	ldr	r3, [r3, #28]
 8016a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016a7c:	69b9      	ldr	r1, [r7, #24]
 8016a7e:	0148      	lsls	r0, r1, #5
 8016a80:	69f9      	ldr	r1, [r7, #28]
 8016a82:	4401      	add	r1, r0
 8016a84:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8016a88:	4313      	orrs	r3, r2
 8016a8a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8016a8c:	79fb      	ldrb	r3, [r7, #7]
 8016a8e:	2b01      	cmp	r3, #1
 8016a90:	d10d      	bne.n	8016aae <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8016a92:	68bb      	ldr	r3, [r7, #8]
 8016a94:	691b      	ldr	r3, [r3, #16]
 8016a96:	2b00      	cmp	r3, #0
 8016a98:	d009      	beq.n	8016aae <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8016a9a:	68bb      	ldr	r3, [r7, #8]
 8016a9c:	6919      	ldr	r1, [r3, #16]
 8016a9e:	69bb      	ldr	r3, [r7, #24]
 8016aa0:	015a      	lsls	r2, r3, #5
 8016aa2:	69fb      	ldr	r3, [r7, #28]
 8016aa4:	4413      	add	r3, r2
 8016aa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016aaa:	460a      	mov	r2, r1
 8016aac:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8016aae:	68bb      	ldr	r3, [r7, #8]
 8016ab0:	791b      	ldrb	r3, [r3, #4]
 8016ab2:	2b01      	cmp	r3, #1
 8016ab4:	d128      	bne.n	8016b08 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8016ab6:	69fb      	ldr	r3, [r7, #28]
 8016ab8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016abc:	689b      	ldr	r3, [r3, #8]
 8016abe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d110      	bne.n	8016ae8 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8016ac6:	69bb      	ldr	r3, [r7, #24]
 8016ac8:	015a      	lsls	r2, r3, #5
 8016aca:	69fb      	ldr	r3, [r7, #28]
 8016acc:	4413      	add	r3, r2
 8016ace:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	69ba      	ldr	r2, [r7, #24]
 8016ad6:	0151      	lsls	r1, r2, #5
 8016ad8:	69fa      	ldr	r2, [r7, #28]
 8016ada:	440a      	add	r2, r1
 8016adc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016ae0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8016ae4:	6013      	str	r3, [r2, #0]
 8016ae6:	e00f      	b.n	8016b08 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8016ae8:	69bb      	ldr	r3, [r7, #24]
 8016aea:	015a      	lsls	r2, r3, #5
 8016aec:	69fb      	ldr	r3, [r7, #28]
 8016aee:	4413      	add	r3, r2
 8016af0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016af4:	681b      	ldr	r3, [r3, #0]
 8016af6:	69ba      	ldr	r2, [r7, #24]
 8016af8:	0151      	lsls	r1, r2, #5
 8016afa:	69fa      	ldr	r2, [r7, #28]
 8016afc:	440a      	add	r2, r1
 8016afe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016b02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8016b06:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8016b08:	69bb      	ldr	r3, [r7, #24]
 8016b0a:	015a      	lsls	r2, r3, #5
 8016b0c:	69fb      	ldr	r3, [r7, #28]
 8016b0e:	4413      	add	r3, r2
 8016b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016b14:	681b      	ldr	r3, [r3, #0]
 8016b16:	69ba      	ldr	r2, [r7, #24]
 8016b18:	0151      	lsls	r1, r2, #5
 8016b1a:	69fa      	ldr	r2, [r7, #28]
 8016b1c:	440a      	add	r2, r1
 8016b1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016b22:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8016b26:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8016b28:	2300      	movs	r3, #0
}
 8016b2a:	4618      	mov	r0, r3
 8016b2c:	3720      	adds	r7, #32
 8016b2e:	46bd      	mov	sp, r7
 8016b30:	bd80      	pop	{r7, pc}
 8016b32:	bf00      	nop
 8016b34:	fff80000 	.word	0xfff80000
 8016b38:	e007ffff 	.word	0xe007ffff
 8016b3c:	1ff80000 	.word	0x1ff80000

08016b40 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8016b40:	b480      	push	{r7}
 8016b42:	b087      	sub	sp, #28
 8016b44:	af00      	add	r7, sp, #0
 8016b46:	60f8      	str	r0, [r7, #12]
 8016b48:	60b9      	str	r1, [r7, #8]
 8016b4a:	4613      	mov	r3, r2
 8016b4c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016b4e:	68fb      	ldr	r3, [r7, #12]
 8016b50:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8016b52:	68bb      	ldr	r3, [r7, #8]
 8016b54:	781b      	ldrb	r3, [r3, #0]
 8016b56:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8016b58:	68bb      	ldr	r3, [r7, #8]
 8016b5a:	785b      	ldrb	r3, [r3, #1]
 8016b5c:	2b01      	cmp	r3, #1
 8016b5e:	f040 80ce 	bne.w	8016cfe <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8016b62:	68bb      	ldr	r3, [r7, #8]
 8016b64:	699b      	ldr	r3, [r3, #24]
 8016b66:	2b00      	cmp	r3, #0
 8016b68:	d132      	bne.n	8016bd0 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8016b6a:	693b      	ldr	r3, [r7, #16]
 8016b6c:	015a      	lsls	r2, r3, #5
 8016b6e:	697b      	ldr	r3, [r7, #20]
 8016b70:	4413      	add	r3, r2
 8016b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016b76:	691a      	ldr	r2, [r3, #16]
 8016b78:	693b      	ldr	r3, [r7, #16]
 8016b7a:	0159      	lsls	r1, r3, #5
 8016b7c:	697b      	ldr	r3, [r7, #20]
 8016b7e:	440b      	add	r3, r1
 8016b80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016b84:	4619      	mov	r1, r3
 8016b86:	4b9a      	ldr	r3, [pc, #616]	; (8016df0 <USB_EP0StartXfer+0x2b0>)
 8016b88:	4013      	ands	r3, r2
 8016b8a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8016b8c:	693b      	ldr	r3, [r7, #16]
 8016b8e:	015a      	lsls	r2, r3, #5
 8016b90:	697b      	ldr	r3, [r7, #20]
 8016b92:	4413      	add	r3, r2
 8016b94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016b98:	691b      	ldr	r3, [r3, #16]
 8016b9a:	693a      	ldr	r2, [r7, #16]
 8016b9c:	0151      	lsls	r1, r2, #5
 8016b9e:	697a      	ldr	r2, [r7, #20]
 8016ba0:	440a      	add	r2, r1
 8016ba2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016ba6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016baa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8016bac:	693b      	ldr	r3, [r7, #16]
 8016bae:	015a      	lsls	r2, r3, #5
 8016bb0:	697b      	ldr	r3, [r7, #20]
 8016bb2:	4413      	add	r3, r2
 8016bb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016bb8:	691a      	ldr	r2, [r3, #16]
 8016bba:	693b      	ldr	r3, [r7, #16]
 8016bbc:	0159      	lsls	r1, r3, #5
 8016bbe:	697b      	ldr	r3, [r7, #20]
 8016bc0:	440b      	add	r3, r1
 8016bc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016bc6:	4619      	mov	r1, r3
 8016bc8:	4b8a      	ldr	r3, [pc, #552]	; (8016df4 <USB_EP0StartXfer+0x2b4>)
 8016bca:	4013      	ands	r3, r2
 8016bcc:	610b      	str	r3, [r1, #16]
 8016bce:	e04e      	b.n	8016c6e <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8016bd0:	693b      	ldr	r3, [r7, #16]
 8016bd2:	015a      	lsls	r2, r3, #5
 8016bd4:	697b      	ldr	r3, [r7, #20]
 8016bd6:	4413      	add	r3, r2
 8016bd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016bdc:	691a      	ldr	r2, [r3, #16]
 8016bde:	693b      	ldr	r3, [r7, #16]
 8016be0:	0159      	lsls	r1, r3, #5
 8016be2:	697b      	ldr	r3, [r7, #20]
 8016be4:	440b      	add	r3, r1
 8016be6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016bea:	4619      	mov	r1, r3
 8016bec:	4b81      	ldr	r3, [pc, #516]	; (8016df4 <USB_EP0StartXfer+0x2b4>)
 8016bee:	4013      	ands	r3, r2
 8016bf0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8016bf2:	693b      	ldr	r3, [r7, #16]
 8016bf4:	015a      	lsls	r2, r3, #5
 8016bf6:	697b      	ldr	r3, [r7, #20]
 8016bf8:	4413      	add	r3, r2
 8016bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016bfe:	691a      	ldr	r2, [r3, #16]
 8016c00:	693b      	ldr	r3, [r7, #16]
 8016c02:	0159      	lsls	r1, r3, #5
 8016c04:	697b      	ldr	r3, [r7, #20]
 8016c06:	440b      	add	r3, r1
 8016c08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016c0c:	4619      	mov	r1, r3
 8016c0e:	4b78      	ldr	r3, [pc, #480]	; (8016df0 <USB_EP0StartXfer+0x2b0>)
 8016c10:	4013      	ands	r3, r2
 8016c12:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8016c14:	68bb      	ldr	r3, [r7, #8]
 8016c16:	699a      	ldr	r2, [r3, #24]
 8016c18:	68bb      	ldr	r3, [r7, #8]
 8016c1a:	68db      	ldr	r3, [r3, #12]
 8016c1c:	429a      	cmp	r2, r3
 8016c1e:	d903      	bls.n	8016c28 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8016c20:	68bb      	ldr	r3, [r7, #8]
 8016c22:	68da      	ldr	r2, [r3, #12]
 8016c24:	68bb      	ldr	r3, [r7, #8]
 8016c26:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8016c28:	693b      	ldr	r3, [r7, #16]
 8016c2a:	015a      	lsls	r2, r3, #5
 8016c2c:	697b      	ldr	r3, [r7, #20]
 8016c2e:	4413      	add	r3, r2
 8016c30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016c34:	691b      	ldr	r3, [r3, #16]
 8016c36:	693a      	ldr	r2, [r7, #16]
 8016c38:	0151      	lsls	r1, r2, #5
 8016c3a:	697a      	ldr	r2, [r7, #20]
 8016c3c:	440a      	add	r2, r1
 8016c3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016c42:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016c46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8016c48:	693b      	ldr	r3, [r7, #16]
 8016c4a:	015a      	lsls	r2, r3, #5
 8016c4c:	697b      	ldr	r3, [r7, #20]
 8016c4e:	4413      	add	r3, r2
 8016c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016c54:	691a      	ldr	r2, [r3, #16]
 8016c56:	68bb      	ldr	r3, [r7, #8]
 8016c58:	699b      	ldr	r3, [r3, #24]
 8016c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016c5e:	6939      	ldr	r1, [r7, #16]
 8016c60:	0148      	lsls	r0, r1, #5
 8016c62:	6979      	ldr	r1, [r7, #20]
 8016c64:	4401      	add	r1, r0
 8016c66:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8016c6a:	4313      	orrs	r3, r2
 8016c6c:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8016c6e:	79fb      	ldrb	r3, [r7, #7]
 8016c70:	2b01      	cmp	r3, #1
 8016c72:	d11e      	bne.n	8016cb2 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8016c74:	68bb      	ldr	r3, [r7, #8]
 8016c76:	695b      	ldr	r3, [r3, #20]
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	d009      	beq.n	8016c90 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8016c7c:	693b      	ldr	r3, [r7, #16]
 8016c7e:	015a      	lsls	r2, r3, #5
 8016c80:	697b      	ldr	r3, [r7, #20]
 8016c82:	4413      	add	r3, r2
 8016c84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016c88:	461a      	mov	r2, r3
 8016c8a:	68bb      	ldr	r3, [r7, #8]
 8016c8c:	695b      	ldr	r3, [r3, #20]
 8016c8e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8016c90:	693b      	ldr	r3, [r7, #16]
 8016c92:	015a      	lsls	r2, r3, #5
 8016c94:	697b      	ldr	r3, [r7, #20]
 8016c96:	4413      	add	r3, r2
 8016c98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016c9c:	681b      	ldr	r3, [r3, #0]
 8016c9e:	693a      	ldr	r2, [r7, #16]
 8016ca0:	0151      	lsls	r1, r2, #5
 8016ca2:	697a      	ldr	r2, [r7, #20]
 8016ca4:	440a      	add	r2, r1
 8016ca6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016caa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8016cae:	6013      	str	r3, [r2, #0]
 8016cb0:	e097      	b.n	8016de2 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8016cb2:	693b      	ldr	r3, [r7, #16]
 8016cb4:	015a      	lsls	r2, r3, #5
 8016cb6:	697b      	ldr	r3, [r7, #20]
 8016cb8:	4413      	add	r3, r2
 8016cba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	693a      	ldr	r2, [r7, #16]
 8016cc2:	0151      	lsls	r1, r2, #5
 8016cc4:	697a      	ldr	r2, [r7, #20]
 8016cc6:	440a      	add	r2, r1
 8016cc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016ccc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8016cd0:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8016cd2:	68bb      	ldr	r3, [r7, #8]
 8016cd4:	699b      	ldr	r3, [r3, #24]
 8016cd6:	2b00      	cmp	r3, #0
 8016cd8:	f000 8083 	beq.w	8016de2 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8016cdc:	697b      	ldr	r3, [r7, #20]
 8016cde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8016ce2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016ce4:	68bb      	ldr	r3, [r7, #8]
 8016ce6:	781b      	ldrb	r3, [r3, #0]
 8016ce8:	f003 030f 	and.w	r3, r3, #15
 8016cec:	2101      	movs	r1, #1
 8016cee:	fa01 f303 	lsl.w	r3, r1, r3
 8016cf2:	6979      	ldr	r1, [r7, #20]
 8016cf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8016cf8:	4313      	orrs	r3, r2
 8016cfa:	634b      	str	r3, [r1, #52]	; 0x34
 8016cfc:	e071      	b.n	8016de2 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8016cfe:	693b      	ldr	r3, [r7, #16]
 8016d00:	015a      	lsls	r2, r3, #5
 8016d02:	697b      	ldr	r3, [r7, #20]
 8016d04:	4413      	add	r3, r2
 8016d06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016d0a:	691a      	ldr	r2, [r3, #16]
 8016d0c:	693b      	ldr	r3, [r7, #16]
 8016d0e:	0159      	lsls	r1, r3, #5
 8016d10:	697b      	ldr	r3, [r7, #20]
 8016d12:	440b      	add	r3, r1
 8016d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016d18:	4619      	mov	r1, r3
 8016d1a:	4b36      	ldr	r3, [pc, #216]	; (8016df4 <USB_EP0StartXfer+0x2b4>)
 8016d1c:	4013      	ands	r3, r2
 8016d1e:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8016d20:	693b      	ldr	r3, [r7, #16]
 8016d22:	015a      	lsls	r2, r3, #5
 8016d24:	697b      	ldr	r3, [r7, #20]
 8016d26:	4413      	add	r3, r2
 8016d28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016d2c:	691a      	ldr	r2, [r3, #16]
 8016d2e:	693b      	ldr	r3, [r7, #16]
 8016d30:	0159      	lsls	r1, r3, #5
 8016d32:	697b      	ldr	r3, [r7, #20]
 8016d34:	440b      	add	r3, r1
 8016d36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016d3a:	4619      	mov	r1, r3
 8016d3c:	4b2c      	ldr	r3, [pc, #176]	; (8016df0 <USB_EP0StartXfer+0x2b0>)
 8016d3e:	4013      	ands	r3, r2
 8016d40:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8016d42:	68bb      	ldr	r3, [r7, #8]
 8016d44:	699b      	ldr	r3, [r3, #24]
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d003      	beq.n	8016d52 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8016d4a:	68bb      	ldr	r3, [r7, #8]
 8016d4c:	68da      	ldr	r2, [r3, #12]
 8016d4e:	68bb      	ldr	r3, [r7, #8]
 8016d50:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8016d52:	68bb      	ldr	r3, [r7, #8]
 8016d54:	68da      	ldr	r2, [r3, #12]
 8016d56:	68bb      	ldr	r3, [r7, #8]
 8016d58:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8016d5a:	693b      	ldr	r3, [r7, #16]
 8016d5c:	015a      	lsls	r2, r3, #5
 8016d5e:	697b      	ldr	r3, [r7, #20]
 8016d60:	4413      	add	r3, r2
 8016d62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016d66:	691b      	ldr	r3, [r3, #16]
 8016d68:	693a      	ldr	r2, [r7, #16]
 8016d6a:	0151      	lsls	r1, r2, #5
 8016d6c:	697a      	ldr	r2, [r7, #20]
 8016d6e:	440a      	add	r2, r1
 8016d70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016d74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8016d78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8016d7a:	693b      	ldr	r3, [r7, #16]
 8016d7c:	015a      	lsls	r2, r3, #5
 8016d7e:	697b      	ldr	r3, [r7, #20]
 8016d80:	4413      	add	r3, r2
 8016d82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016d86:	691a      	ldr	r2, [r3, #16]
 8016d88:	68bb      	ldr	r3, [r7, #8]
 8016d8a:	69db      	ldr	r3, [r3, #28]
 8016d8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8016d90:	6939      	ldr	r1, [r7, #16]
 8016d92:	0148      	lsls	r0, r1, #5
 8016d94:	6979      	ldr	r1, [r7, #20]
 8016d96:	4401      	add	r1, r0
 8016d98:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8016d9c:	4313      	orrs	r3, r2
 8016d9e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8016da0:	79fb      	ldrb	r3, [r7, #7]
 8016da2:	2b01      	cmp	r3, #1
 8016da4:	d10d      	bne.n	8016dc2 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8016da6:	68bb      	ldr	r3, [r7, #8]
 8016da8:	691b      	ldr	r3, [r3, #16]
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d009      	beq.n	8016dc2 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8016dae:	68bb      	ldr	r3, [r7, #8]
 8016db0:	6919      	ldr	r1, [r3, #16]
 8016db2:	693b      	ldr	r3, [r7, #16]
 8016db4:	015a      	lsls	r2, r3, #5
 8016db6:	697b      	ldr	r3, [r7, #20]
 8016db8:	4413      	add	r3, r2
 8016dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016dbe:	460a      	mov	r2, r1
 8016dc0:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8016dc2:	693b      	ldr	r3, [r7, #16]
 8016dc4:	015a      	lsls	r2, r3, #5
 8016dc6:	697b      	ldr	r3, [r7, #20]
 8016dc8:	4413      	add	r3, r2
 8016dca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	693a      	ldr	r2, [r7, #16]
 8016dd2:	0151      	lsls	r1, r2, #5
 8016dd4:	697a      	ldr	r2, [r7, #20]
 8016dd6:	440a      	add	r2, r1
 8016dd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016ddc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8016de0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8016de2:	2300      	movs	r3, #0
}
 8016de4:	4618      	mov	r0, r3
 8016de6:	371c      	adds	r7, #28
 8016de8:	46bd      	mov	sp, r7
 8016dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dee:	4770      	bx	lr
 8016df0:	e007ffff 	.word	0xe007ffff
 8016df4:	fff80000 	.word	0xfff80000

08016df8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8016df8:	b480      	push	{r7}
 8016dfa:	b087      	sub	sp, #28
 8016dfc:	af00      	add	r7, sp, #0
 8016dfe:	6078      	str	r0, [r7, #4]
 8016e00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8016e02:	2300      	movs	r3, #0
 8016e04:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8016e06:	2300      	movs	r3, #0
 8016e08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016e0a:	687b      	ldr	r3, [r7, #4]
 8016e0c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8016e0e:	683b      	ldr	r3, [r7, #0]
 8016e10:	785b      	ldrb	r3, [r3, #1]
 8016e12:	2b01      	cmp	r3, #1
 8016e14:	d14a      	bne.n	8016eac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8016e16:	683b      	ldr	r3, [r7, #0]
 8016e18:	781b      	ldrb	r3, [r3, #0]
 8016e1a:	015a      	lsls	r2, r3, #5
 8016e1c:	693b      	ldr	r3, [r7, #16]
 8016e1e:	4413      	add	r3, r2
 8016e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016e24:	681b      	ldr	r3, [r3, #0]
 8016e26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016e2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8016e2e:	f040 8086 	bne.w	8016f3e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8016e32:	683b      	ldr	r3, [r7, #0]
 8016e34:	781b      	ldrb	r3, [r3, #0]
 8016e36:	015a      	lsls	r2, r3, #5
 8016e38:	693b      	ldr	r3, [r7, #16]
 8016e3a:	4413      	add	r3, r2
 8016e3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016e40:	681b      	ldr	r3, [r3, #0]
 8016e42:	683a      	ldr	r2, [r7, #0]
 8016e44:	7812      	ldrb	r2, [r2, #0]
 8016e46:	0151      	lsls	r1, r2, #5
 8016e48:	693a      	ldr	r2, [r7, #16]
 8016e4a:	440a      	add	r2, r1
 8016e4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016e50:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8016e54:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8016e56:	683b      	ldr	r3, [r7, #0]
 8016e58:	781b      	ldrb	r3, [r3, #0]
 8016e5a:	015a      	lsls	r2, r3, #5
 8016e5c:	693b      	ldr	r3, [r7, #16]
 8016e5e:	4413      	add	r3, r2
 8016e60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016e64:	681b      	ldr	r3, [r3, #0]
 8016e66:	683a      	ldr	r2, [r7, #0]
 8016e68:	7812      	ldrb	r2, [r2, #0]
 8016e6a:	0151      	lsls	r1, r2, #5
 8016e6c:	693a      	ldr	r2, [r7, #16]
 8016e6e:	440a      	add	r2, r1
 8016e70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8016e74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8016e78:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8016e7a:	68fb      	ldr	r3, [r7, #12]
 8016e7c:	3301      	adds	r3, #1
 8016e7e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8016e80:	68fb      	ldr	r3, [r7, #12]
 8016e82:	f242 7210 	movw	r2, #10000	; 0x2710
 8016e86:	4293      	cmp	r3, r2
 8016e88:	d902      	bls.n	8016e90 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8016e8a:	2301      	movs	r3, #1
 8016e8c:	75fb      	strb	r3, [r7, #23]
          break;
 8016e8e:	e056      	b.n	8016f3e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8016e90:	683b      	ldr	r3, [r7, #0]
 8016e92:	781b      	ldrb	r3, [r3, #0]
 8016e94:	015a      	lsls	r2, r3, #5
 8016e96:	693b      	ldr	r3, [r7, #16]
 8016e98:	4413      	add	r3, r2
 8016e9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8016e9e:	681b      	ldr	r3, [r3, #0]
 8016ea0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016ea4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8016ea8:	d0e7      	beq.n	8016e7a <USB_EPStopXfer+0x82>
 8016eaa:	e048      	b.n	8016f3e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8016eac:	683b      	ldr	r3, [r7, #0]
 8016eae:	781b      	ldrb	r3, [r3, #0]
 8016eb0:	015a      	lsls	r2, r3, #5
 8016eb2:	693b      	ldr	r3, [r7, #16]
 8016eb4:	4413      	add	r3, r2
 8016eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016eba:	681b      	ldr	r3, [r3, #0]
 8016ebc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016ec0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8016ec4:	d13b      	bne.n	8016f3e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8016ec6:	683b      	ldr	r3, [r7, #0]
 8016ec8:	781b      	ldrb	r3, [r3, #0]
 8016eca:	015a      	lsls	r2, r3, #5
 8016ecc:	693b      	ldr	r3, [r7, #16]
 8016ece:	4413      	add	r3, r2
 8016ed0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016ed4:	681b      	ldr	r3, [r3, #0]
 8016ed6:	683a      	ldr	r2, [r7, #0]
 8016ed8:	7812      	ldrb	r2, [r2, #0]
 8016eda:	0151      	lsls	r1, r2, #5
 8016edc:	693a      	ldr	r2, [r7, #16]
 8016ede:	440a      	add	r2, r1
 8016ee0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016ee4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8016ee8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8016eea:	683b      	ldr	r3, [r7, #0]
 8016eec:	781b      	ldrb	r3, [r3, #0]
 8016eee:	015a      	lsls	r2, r3, #5
 8016ef0:	693b      	ldr	r3, [r7, #16]
 8016ef2:	4413      	add	r3, r2
 8016ef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	683a      	ldr	r2, [r7, #0]
 8016efc:	7812      	ldrb	r2, [r2, #0]
 8016efe:	0151      	lsls	r1, r2, #5
 8016f00:	693a      	ldr	r2, [r7, #16]
 8016f02:	440a      	add	r2, r1
 8016f04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8016f08:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8016f0c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8016f0e:	68fb      	ldr	r3, [r7, #12]
 8016f10:	3301      	adds	r3, #1
 8016f12:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8016f14:	68fb      	ldr	r3, [r7, #12]
 8016f16:	f242 7210 	movw	r2, #10000	; 0x2710
 8016f1a:	4293      	cmp	r3, r2
 8016f1c:	d902      	bls.n	8016f24 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8016f1e:	2301      	movs	r3, #1
 8016f20:	75fb      	strb	r3, [r7, #23]
          break;
 8016f22:	e00c      	b.n	8016f3e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8016f24:	683b      	ldr	r3, [r7, #0]
 8016f26:	781b      	ldrb	r3, [r3, #0]
 8016f28:	015a      	lsls	r2, r3, #5
 8016f2a:	693b      	ldr	r3, [r7, #16]
 8016f2c:	4413      	add	r3, r2
 8016f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8016f32:	681b      	ldr	r3, [r3, #0]
 8016f34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016f38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8016f3c:	d0e7      	beq.n	8016f0e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8016f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016f40:	4618      	mov	r0, r3
 8016f42:	371c      	adds	r7, #28
 8016f44:	46bd      	mov	sp, r7
 8016f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f4a:	4770      	bx	lr

08016f4c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8016f4c:	b480      	push	{r7}
 8016f4e:	b089      	sub	sp, #36	; 0x24
 8016f50:	af00      	add	r7, sp, #0
 8016f52:	60f8      	str	r0, [r7, #12]
 8016f54:	60b9      	str	r1, [r7, #8]
 8016f56:	4611      	mov	r1, r2
 8016f58:	461a      	mov	r2, r3
 8016f5a:	460b      	mov	r3, r1
 8016f5c:	71fb      	strb	r3, [r7, #7]
 8016f5e:	4613      	mov	r3, r2
 8016f60:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016f62:	68fb      	ldr	r3, [r7, #12]
 8016f64:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8016f66:	68bb      	ldr	r3, [r7, #8]
 8016f68:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8016f6a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016f6e:	2b00      	cmp	r3, #0
 8016f70:	d123      	bne.n	8016fba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8016f72:	88bb      	ldrh	r3, [r7, #4]
 8016f74:	3303      	adds	r3, #3
 8016f76:	089b      	lsrs	r3, r3, #2
 8016f78:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8016f7a:	2300      	movs	r3, #0
 8016f7c:	61bb      	str	r3, [r7, #24]
 8016f7e:	e018      	b.n	8016fb2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8016f80:	79fb      	ldrb	r3, [r7, #7]
 8016f82:	031a      	lsls	r2, r3, #12
 8016f84:	697b      	ldr	r3, [r7, #20]
 8016f86:	4413      	add	r3, r2
 8016f88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8016f8c:	461a      	mov	r2, r3
 8016f8e:	69fb      	ldr	r3, [r7, #28]
 8016f90:	681b      	ldr	r3, [r3, #0]
 8016f92:	6013      	str	r3, [r2, #0]
      pSrc++;
 8016f94:	69fb      	ldr	r3, [r7, #28]
 8016f96:	3301      	adds	r3, #1
 8016f98:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8016f9a:	69fb      	ldr	r3, [r7, #28]
 8016f9c:	3301      	adds	r3, #1
 8016f9e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8016fa0:	69fb      	ldr	r3, [r7, #28]
 8016fa2:	3301      	adds	r3, #1
 8016fa4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8016fa6:	69fb      	ldr	r3, [r7, #28]
 8016fa8:	3301      	adds	r3, #1
 8016faa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8016fac:	69bb      	ldr	r3, [r7, #24]
 8016fae:	3301      	adds	r3, #1
 8016fb0:	61bb      	str	r3, [r7, #24]
 8016fb2:	69ba      	ldr	r2, [r7, #24]
 8016fb4:	693b      	ldr	r3, [r7, #16]
 8016fb6:	429a      	cmp	r2, r3
 8016fb8:	d3e2      	bcc.n	8016f80 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8016fba:	2300      	movs	r3, #0
}
 8016fbc:	4618      	mov	r0, r3
 8016fbe:	3724      	adds	r7, #36	; 0x24
 8016fc0:	46bd      	mov	sp, r7
 8016fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fc6:	4770      	bx	lr

08016fc8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8016fc8:	b480      	push	{r7}
 8016fca:	b08b      	sub	sp, #44	; 0x2c
 8016fcc:	af00      	add	r7, sp, #0
 8016fce:	60f8      	str	r0, [r7, #12]
 8016fd0:	60b9      	str	r1, [r7, #8]
 8016fd2:	4613      	mov	r3, r2
 8016fd4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016fd6:	68fb      	ldr	r3, [r7, #12]
 8016fd8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8016fda:	68bb      	ldr	r3, [r7, #8]
 8016fdc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8016fde:	88fb      	ldrh	r3, [r7, #6]
 8016fe0:	089b      	lsrs	r3, r3, #2
 8016fe2:	b29b      	uxth	r3, r3
 8016fe4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8016fe6:	88fb      	ldrh	r3, [r7, #6]
 8016fe8:	f003 0303 	and.w	r3, r3, #3
 8016fec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8016fee:	2300      	movs	r3, #0
 8016ff0:	623b      	str	r3, [r7, #32]
 8016ff2:	e014      	b.n	801701e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8016ff4:	69bb      	ldr	r3, [r7, #24]
 8016ff6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8016ffa:	681a      	ldr	r2, [r3, #0]
 8016ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ffe:	601a      	str	r2, [r3, #0]
    pDest++;
 8017000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017002:	3301      	adds	r3, #1
 8017004:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8017006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017008:	3301      	adds	r3, #1
 801700a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801700c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801700e:	3301      	adds	r3, #1
 8017010:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8017012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017014:	3301      	adds	r3, #1
 8017016:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8017018:	6a3b      	ldr	r3, [r7, #32]
 801701a:	3301      	adds	r3, #1
 801701c:	623b      	str	r3, [r7, #32]
 801701e:	6a3a      	ldr	r2, [r7, #32]
 8017020:	697b      	ldr	r3, [r7, #20]
 8017022:	429a      	cmp	r2, r3
 8017024:	d3e6      	bcc.n	8016ff4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8017026:	8bfb      	ldrh	r3, [r7, #30]
 8017028:	2b00      	cmp	r3, #0
 801702a:	d01e      	beq.n	801706a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801702c:	2300      	movs	r3, #0
 801702e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8017030:	69bb      	ldr	r3, [r7, #24]
 8017032:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8017036:	461a      	mov	r2, r3
 8017038:	f107 0310 	add.w	r3, r7, #16
 801703c:	6812      	ldr	r2, [r2, #0]
 801703e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8017040:	693a      	ldr	r2, [r7, #16]
 8017042:	6a3b      	ldr	r3, [r7, #32]
 8017044:	b2db      	uxtb	r3, r3
 8017046:	00db      	lsls	r3, r3, #3
 8017048:	fa22 f303 	lsr.w	r3, r2, r3
 801704c:	b2da      	uxtb	r2, r3
 801704e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017050:	701a      	strb	r2, [r3, #0]
      i++;
 8017052:	6a3b      	ldr	r3, [r7, #32]
 8017054:	3301      	adds	r3, #1
 8017056:	623b      	str	r3, [r7, #32]
      pDest++;
 8017058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801705a:	3301      	adds	r3, #1
 801705c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 801705e:	8bfb      	ldrh	r3, [r7, #30]
 8017060:	3b01      	subs	r3, #1
 8017062:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8017064:	8bfb      	ldrh	r3, [r7, #30]
 8017066:	2b00      	cmp	r3, #0
 8017068:	d1ea      	bne.n	8017040 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801706a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801706c:	4618      	mov	r0, r3
 801706e:	372c      	adds	r7, #44	; 0x2c
 8017070:	46bd      	mov	sp, r7
 8017072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017076:	4770      	bx	lr

08017078 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8017078:	b480      	push	{r7}
 801707a:	b085      	sub	sp, #20
 801707c:	af00      	add	r7, sp, #0
 801707e:	6078      	str	r0, [r7, #4]
 8017080:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8017086:	683b      	ldr	r3, [r7, #0]
 8017088:	781b      	ldrb	r3, [r3, #0]
 801708a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801708c:	683b      	ldr	r3, [r7, #0]
 801708e:	785b      	ldrb	r3, [r3, #1]
 8017090:	2b01      	cmp	r3, #1
 8017092:	d12c      	bne.n	80170ee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8017094:	68bb      	ldr	r3, [r7, #8]
 8017096:	015a      	lsls	r2, r3, #5
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	4413      	add	r3, r2
 801709c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80170a0:	681b      	ldr	r3, [r3, #0]
 80170a2:	2b00      	cmp	r3, #0
 80170a4:	db12      	blt.n	80170cc <USB_EPSetStall+0x54>
 80170a6:	68bb      	ldr	r3, [r7, #8]
 80170a8:	2b00      	cmp	r3, #0
 80170aa:	d00f      	beq.n	80170cc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80170ac:	68bb      	ldr	r3, [r7, #8]
 80170ae:	015a      	lsls	r2, r3, #5
 80170b0:	68fb      	ldr	r3, [r7, #12]
 80170b2:	4413      	add	r3, r2
 80170b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80170b8:	681b      	ldr	r3, [r3, #0]
 80170ba:	68ba      	ldr	r2, [r7, #8]
 80170bc:	0151      	lsls	r1, r2, #5
 80170be:	68fa      	ldr	r2, [r7, #12]
 80170c0:	440a      	add	r2, r1
 80170c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80170c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80170ca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80170cc:	68bb      	ldr	r3, [r7, #8]
 80170ce:	015a      	lsls	r2, r3, #5
 80170d0:	68fb      	ldr	r3, [r7, #12]
 80170d2:	4413      	add	r3, r2
 80170d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80170d8:	681b      	ldr	r3, [r3, #0]
 80170da:	68ba      	ldr	r2, [r7, #8]
 80170dc:	0151      	lsls	r1, r2, #5
 80170de:	68fa      	ldr	r2, [r7, #12]
 80170e0:	440a      	add	r2, r1
 80170e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80170e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80170ea:	6013      	str	r3, [r2, #0]
 80170ec:	e02b      	b.n	8017146 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80170ee:	68bb      	ldr	r3, [r7, #8]
 80170f0:	015a      	lsls	r2, r3, #5
 80170f2:	68fb      	ldr	r3, [r7, #12]
 80170f4:	4413      	add	r3, r2
 80170f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80170fa:	681b      	ldr	r3, [r3, #0]
 80170fc:	2b00      	cmp	r3, #0
 80170fe:	db12      	blt.n	8017126 <USB_EPSetStall+0xae>
 8017100:	68bb      	ldr	r3, [r7, #8]
 8017102:	2b00      	cmp	r3, #0
 8017104:	d00f      	beq.n	8017126 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8017106:	68bb      	ldr	r3, [r7, #8]
 8017108:	015a      	lsls	r2, r3, #5
 801710a:	68fb      	ldr	r3, [r7, #12]
 801710c:	4413      	add	r3, r2
 801710e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8017112:	681b      	ldr	r3, [r3, #0]
 8017114:	68ba      	ldr	r2, [r7, #8]
 8017116:	0151      	lsls	r1, r2, #5
 8017118:	68fa      	ldr	r2, [r7, #12]
 801711a:	440a      	add	r2, r1
 801711c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8017120:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8017124:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8017126:	68bb      	ldr	r3, [r7, #8]
 8017128:	015a      	lsls	r2, r3, #5
 801712a:	68fb      	ldr	r3, [r7, #12]
 801712c:	4413      	add	r3, r2
 801712e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8017132:	681b      	ldr	r3, [r3, #0]
 8017134:	68ba      	ldr	r2, [r7, #8]
 8017136:	0151      	lsls	r1, r2, #5
 8017138:	68fa      	ldr	r2, [r7, #12]
 801713a:	440a      	add	r2, r1
 801713c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8017140:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8017144:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8017146:	2300      	movs	r3, #0
}
 8017148:	4618      	mov	r0, r3
 801714a:	3714      	adds	r7, #20
 801714c:	46bd      	mov	sp, r7
 801714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017152:	4770      	bx	lr

08017154 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8017154:	b480      	push	{r7}
 8017156:	b085      	sub	sp, #20
 8017158:	af00      	add	r7, sp, #0
 801715a:	6078      	str	r0, [r7, #4]
 801715c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801715e:	687b      	ldr	r3, [r7, #4]
 8017160:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8017162:	683b      	ldr	r3, [r7, #0]
 8017164:	781b      	ldrb	r3, [r3, #0]
 8017166:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8017168:	683b      	ldr	r3, [r7, #0]
 801716a:	785b      	ldrb	r3, [r3, #1]
 801716c:	2b01      	cmp	r3, #1
 801716e:	d128      	bne.n	80171c2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8017170:	68bb      	ldr	r3, [r7, #8]
 8017172:	015a      	lsls	r2, r3, #5
 8017174:	68fb      	ldr	r3, [r7, #12]
 8017176:	4413      	add	r3, r2
 8017178:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801717c:	681b      	ldr	r3, [r3, #0]
 801717e:	68ba      	ldr	r2, [r7, #8]
 8017180:	0151      	lsls	r1, r2, #5
 8017182:	68fa      	ldr	r2, [r7, #12]
 8017184:	440a      	add	r2, r1
 8017186:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801718a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801718e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8017190:	683b      	ldr	r3, [r7, #0]
 8017192:	791b      	ldrb	r3, [r3, #4]
 8017194:	2b03      	cmp	r3, #3
 8017196:	d003      	beq.n	80171a0 <USB_EPClearStall+0x4c>
 8017198:	683b      	ldr	r3, [r7, #0]
 801719a:	791b      	ldrb	r3, [r3, #4]
 801719c:	2b02      	cmp	r3, #2
 801719e:	d138      	bne.n	8017212 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80171a0:	68bb      	ldr	r3, [r7, #8]
 80171a2:	015a      	lsls	r2, r3, #5
 80171a4:	68fb      	ldr	r3, [r7, #12]
 80171a6:	4413      	add	r3, r2
 80171a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80171ac:	681b      	ldr	r3, [r3, #0]
 80171ae:	68ba      	ldr	r2, [r7, #8]
 80171b0:	0151      	lsls	r1, r2, #5
 80171b2:	68fa      	ldr	r2, [r7, #12]
 80171b4:	440a      	add	r2, r1
 80171b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80171ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80171be:	6013      	str	r3, [r2, #0]
 80171c0:	e027      	b.n	8017212 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80171c2:	68bb      	ldr	r3, [r7, #8]
 80171c4:	015a      	lsls	r2, r3, #5
 80171c6:	68fb      	ldr	r3, [r7, #12]
 80171c8:	4413      	add	r3, r2
 80171ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	68ba      	ldr	r2, [r7, #8]
 80171d2:	0151      	lsls	r1, r2, #5
 80171d4:	68fa      	ldr	r2, [r7, #12]
 80171d6:	440a      	add	r2, r1
 80171d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80171dc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80171e0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80171e2:	683b      	ldr	r3, [r7, #0]
 80171e4:	791b      	ldrb	r3, [r3, #4]
 80171e6:	2b03      	cmp	r3, #3
 80171e8:	d003      	beq.n	80171f2 <USB_EPClearStall+0x9e>
 80171ea:	683b      	ldr	r3, [r7, #0]
 80171ec:	791b      	ldrb	r3, [r3, #4]
 80171ee:	2b02      	cmp	r3, #2
 80171f0:	d10f      	bne.n	8017212 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80171f2:	68bb      	ldr	r3, [r7, #8]
 80171f4:	015a      	lsls	r2, r3, #5
 80171f6:	68fb      	ldr	r3, [r7, #12]
 80171f8:	4413      	add	r3, r2
 80171fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80171fe:	681b      	ldr	r3, [r3, #0]
 8017200:	68ba      	ldr	r2, [r7, #8]
 8017202:	0151      	lsls	r1, r2, #5
 8017204:	68fa      	ldr	r2, [r7, #12]
 8017206:	440a      	add	r2, r1
 8017208:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801720c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8017210:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8017212:	2300      	movs	r3, #0
}
 8017214:	4618      	mov	r0, r3
 8017216:	3714      	adds	r7, #20
 8017218:	46bd      	mov	sp, r7
 801721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801721e:	4770      	bx	lr

08017220 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8017220:	b480      	push	{r7}
 8017222:	b085      	sub	sp, #20
 8017224:	af00      	add	r7, sp, #0
 8017226:	6078      	str	r0, [r7, #4]
 8017228:	460b      	mov	r3, r1
 801722a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8017230:	68fb      	ldr	r3, [r7, #12]
 8017232:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017236:	681b      	ldr	r3, [r3, #0]
 8017238:	68fa      	ldr	r2, [r7, #12]
 801723a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801723e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8017242:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8017244:	68fb      	ldr	r3, [r7, #12]
 8017246:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801724a:	681a      	ldr	r2, [r3, #0]
 801724c:	78fb      	ldrb	r3, [r7, #3]
 801724e:	011b      	lsls	r3, r3, #4
 8017250:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8017254:	68f9      	ldr	r1, [r7, #12]
 8017256:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801725a:	4313      	orrs	r3, r2
 801725c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801725e:	2300      	movs	r3, #0
}
 8017260:	4618      	mov	r0, r3
 8017262:	3714      	adds	r7, #20
 8017264:	46bd      	mov	sp, r7
 8017266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801726a:	4770      	bx	lr

0801726c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 801726c:	b480      	push	{r7}
 801726e:	b085      	sub	sp, #20
 8017270:	af00      	add	r7, sp, #0
 8017272:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8017274:	687b      	ldr	r3, [r7, #4]
 8017276:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8017278:	68fb      	ldr	r3, [r7, #12]
 801727a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801727e:	681b      	ldr	r3, [r3, #0]
 8017280:	68fa      	ldr	r2, [r7, #12]
 8017282:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017286:	f023 0303 	bic.w	r3, r3, #3
 801728a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801728c:	68fb      	ldr	r3, [r7, #12]
 801728e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017292:	685b      	ldr	r3, [r3, #4]
 8017294:	68fa      	ldr	r2, [r7, #12]
 8017296:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801729a:	f023 0302 	bic.w	r3, r3, #2
 801729e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80172a0:	2300      	movs	r3, #0
}
 80172a2:	4618      	mov	r0, r3
 80172a4:	3714      	adds	r7, #20
 80172a6:	46bd      	mov	sp, r7
 80172a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172ac:	4770      	bx	lr

080172ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80172ae:	b480      	push	{r7}
 80172b0:	b085      	sub	sp, #20
 80172b2:	af00      	add	r7, sp, #0
 80172b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80172b6:	687b      	ldr	r3, [r7, #4]
 80172b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80172ba:	68fb      	ldr	r3, [r7, #12]
 80172bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80172c0:	681b      	ldr	r3, [r3, #0]
 80172c2:	68fa      	ldr	r2, [r7, #12]
 80172c4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80172c8:	f023 0303 	bic.w	r3, r3, #3
 80172cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80172ce:	68fb      	ldr	r3, [r7, #12]
 80172d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80172d4:	685b      	ldr	r3, [r3, #4]
 80172d6:	68fa      	ldr	r2, [r7, #12]
 80172d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80172dc:	f043 0302 	orr.w	r3, r3, #2
 80172e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80172e2:	2300      	movs	r3, #0
}
 80172e4:	4618      	mov	r0, r3
 80172e6:	3714      	adds	r7, #20
 80172e8:	46bd      	mov	sp, r7
 80172ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172ee:	4770      	bx	lr

080172f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80172f0:	b480      	push	{r7}
 80172f2:	b085      	sub	sp, #20
 80172f4:	af00      	add	r7, sp, #0
 80172f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80172f8:	687b      	ldr	r3, [r7, #4]
 80172fa:	695b      	ldr	r3, [r3, #20]
 80172fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80172fe:	687b      	ldr	r3, [r7, #4]
 8017300:	699b      	ldr	r3, [r3, #24]
 8017302:	68fa      	ldr	r2, [r7, #12]
 8017304:	4013      	ands	r3, r2
 8017306:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8017308:	68fb      	ldr	r3, [r7, #12]
}
 801730a:	4618      	mov	r0, r3
 801730c:	3714      	adds	r7, #20
 801730e:	46bd      	mov	sp, r7
 8017310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017314:	4770      	bx	lr

08017316 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8017316:	b480      	push	{r7}
 8017318:	b085      	sub	sp, #20
 801731a:	af00      	add	r7, sp, #0
 801731c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8017322:	68fb      	ldr	r3, [r7, #12]
 8017324:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017328:	699b      	ldr	r3, [r3, #24]
 801732a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801732c:	68fb      	ldr	r3, [r7, #12]
 801732e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017332:	69db      	ldr	r3, [r3, #28]
 8017334:	68ba      	ldr	r2, [r7, #8]
 8017336:	4013      	ands	r3, r2
 8017338:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801733a:	68bb      	ldr	r3, [r7, #8]
 801733c:	0c1b      	lsrs	r3, r3, #16
}
 801733e:	4618      	mov	r0, r3
 8017340:	3714      	adds	r7, #20
 8017342:	46bd      	mov	sp, r7
 8017344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017348:	4770      	bx	lr

0801734a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 801734a:	b480      	push	{r7}
 801734c:	b085      	sub	sp, #20
 801734e:	af00      	add	r7, sp, #0
 8017350:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8017356:	68fb      	ldr	r3, [r7, #12]
 8017358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801735c:	699b      	ldr	r3, [r3, #24]
 801735e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8017360:	68fb      	ldr	r3, [r7, #12]
 8017362:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8017366:	69db      	ldr	r3, [r3, #28]
 8017368:	68ba      	ldr	r2, [r7, #8]
 801736a:	4013      	ands	r3, r2
 801736c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801736e:	68bb      	ldr	r3, [r7, #8]
 8017370:	b29b      	uxth	r3, r3
}
 8017372:	4618      	mov	r0, r3
 8017374:	3714      	adds	r7, #20
 8017376:	46bd      	mov	sp, r7
 8017378:	f85d 7b04 	ldr.w	r7, [sp], #4
 801737c:	4770      	bx	lr

0801737e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801737e:	b480      	push	{r7}
 8017380:	b085      	sub	sp, #20
 8017382:	af00      	add	r7, sp, #0
 8017384:	6078      	str	r0, [r7, #4]
 8017386:	460b      	mov	r3, r1
 8017388:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801738a:	687b      	ldr	r3, [r7, #4]
 801738c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801738e:	78fb      	ldrb	r3, [r7, #3]
 8017390:	015a      	lsls	r2, r3, #5
 8017392:	68fb      	ldr	r3, [r7, #12]
 8017394:	4413      	add	r3, r2
 8017396:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801739a:	689b      	ldr	r3, [r3, #8]
 801739c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801739e:	68fb      	ldr	r3, [r7, #12]
 80173a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80173a4:	695b      	ldr	r3, [r3, #20]
 80173a6:	68ba      	ldr	r2, [r7, #8]
 80173a8:	4013      	ands	r3, r2
 80173aa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80173ac:	68bb      	ldr	r3, [r7, #8]
}
 80173ae:	4618      	mov	r0, r3
 80173b0:	3714      	adds	r7, #20
 80173b2:	46bd      	mov	sp, r7
 80173b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173b8:	4770      	bx	lr

080173ba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80173ba:	b480      	push	{r7}
 80173bc:	b087      	sub	sp, #28
 80173be:	af00      	add	r7, sp, #0
 80173c0:	6078      	str	r0, [r7, #4]
 80173c2:	460b      	mov	r3, r1
 80173c4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80173c6:	687b      	ldr	r3, [r7, #4]
 80173c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80173ca:	697b      	ldr	r3, [r7, #20]
 80173cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80173d0:	691b      	ldr	r3, [r3, #16]
 80173d2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80173d4:	697b      	ldr	r3, [r7, #20]
 80173d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80173da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80173dc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80173de:	78fb      	ldrb	r3, [r7, #3]
 80173e0:	f003 030f 	and.w	r3, r3, #15
 80173e4:	68fa      	ldr	r2, [r7, #12]
 80173e6:	fa22 f303 	lsr.w	r3, r2, r3
 80173ea:	01db      	lsls	r3, r3, #7
 80173ec:	b2db      	uxtb	r3, r3
 80173ee:	693a      	ldr	r2, [r7, #16]
 80173f0:	4313      	orrs	r3, r2
 80173f2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80173f4:	78fb      	ldrb	r3, [r7, #3]
 80173f6:	015a      	lsls	r2, r3, #5
 80173f8:	697b      	ldr	r3, [r7, #20]
 80173fa:	4413      	add	r3, r2
 80173fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8017400:	689b      	ldr	r3, [r3, #8]
 8017402:	693a      	ldr	r2, [r7, #16]
 8017404:	4013      	ands	r3, r2
 8017406:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8017408:	68bb      	ldr	r3, [r7, #8]
}
 801740a:	4618      	mov	r0, r3
 801740c:	371c      	adds	r7, #28
 801740e:	46bd      	mov	sp, r7
 8017410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017414:	4770      	bx	lr

08017416 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8017416:	b480      	push	{r7}
 8017418:	b083      	sub	sp, #12
 801741a:	af00      	add	r7, sp, #0
 801741c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801741e:	687b      	ldr	r3, [r7, #4]
 8017420:	695b      	ldr	r3, [r3, #20]
 8017422:	f003 0301 	and.w	r3, r3, #1
}
 8017426:	4618      	mov	r0, r3
 8017428:	370c      	adds	r7, #12
 801742a:	46bd      	mov	sp, r7
 801742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017430:	4770      	bx	lr
	...

08017434 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8017434:	b480      	push	{r7}
 8017436:	b085      	sub	sp, #20
 8017438:	af00      	add	r7, sp, #0
 801743a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801743c:	687b      	ldr	r3, [r7, #4]
 801743e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8017440:	68fb      	ldr	r3, [r7, #12]
 8017442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8017446:	681a      	ldr	r2, [r3, #0]
 8017448:	68fb      	ldr	r3, [r7, #12]
 801744a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801744e:	4619      	mov	r1, r3
 8017450:	4b09      	ldr	r3, [pc, #36]	; (8017478 <USB_ActivateSetup+0x44>)
 8017452:	4013      	ands	r3, r2
 8017454:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8017456:	68fb      	ldr	r3, [r7, #12]
 8017458:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801745c:	685b      	ldr	r3, [r3, #4]
 801745e:	68fa      	ldr	r2, [r7, #12]
 8017460:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8017464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8017468:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801746a:	2300      	movs	r3, #0
}
 801746c:	4618      	mov	r0, r3
 801746e:	3714      	adds	r7, #20
 8017470:	46bd      	mov	sp, r7
 8017472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017476:	4770      	bx	lr
 8017478:	fffff800 	.word	0xfffff800

0801747c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 801747c:	b480      	push	{r7}
 801747e:	b087      	sub	sp, #28
 8017480:	af00      	add	r7, sp, #0
 8017482:	60f8      	str	r0, [r7, #12]
 8017484:	460b      	mov	r3, r1
 8017486:	607a      	str	r2, [r7, #4]
 8017488:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801748a:	68fb      	ldr	r3, [r7, #12]
 801748c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 801748e:	68fb      	ldr	r3, [r7, #12]
 8017490:	333c      	adds	r3, #60	; 0x3c
 8017492:	3304      	adds	r3, #4
 8017494:	681b      	ldr	r3, [r3, #0]
 8017496:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8017498:	693b      	ldr	r3, [r7, #16]
 801749a:	4a26      	ldr	r2, [pc, #152]	; (8017534 <USB_EP0_OutStart+0xb8>)
 801749c:	4293      	cmp	r3, r2
 801749e:	d90a      	bls.n	80174b6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80174a0:	697b      	ldr	r3, [r7, #20]
 80174a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80174a6:	681b      	ldr	r3, [r3, #0]
 80174a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80174ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80174b0:	d101      	bne.n	80174b6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80174b2:	2300      	movs	r3, #0
 80174b4:	e037      	b.n	8017526 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80174b6:	697b      	ldr	r3, [r7, #20]
 80174b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80174bc:	461a      	mov	r2, r3
 80174be:	2300      	movs	r3, #0
 80174c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80174c2:	697b      	ldr	r3, [r7, #20]
 80174c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80174c8:	691b      	ldr	r3, [r3, #16]
 80174ca:	697a      	ldr	r2, [r7, #20]
 80174cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80174d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80174d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80174d6:	697b      	ldr	r3, [r7, #20]
 80174d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80174dc:	691b      	ldr	r3, [r3, #16]
 80174de:	697a      	ldr	r2, [r7, #20]
 80174e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80174e4:	f043 0318 	orr.w	r3, r3, #24
 80174e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80174ea:	697b      	ldr	r3, [r7, #20]
 80174ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80174f0:	691b      	ldr	r3, [r3, #16]
 80174f2:	697a      	ldr	r2, [r7, #20]
 80174f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80174f8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80174fc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80174fe:	7afb      	ldrb	r3, [r7, #11]
 8017500:	2b01      	cmp	r3, #1
 8017502:	d10f      	bne.n	8017524 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8017504:	697b      	ldr	r3, [r7, #20]
 8017506:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801750a:	461a      	mov	r2, r3
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8017510:	697b      	ldr	r3, [r7, #20]
 8017512:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8017516:	681b      	ldr	r3, [r3, #0]
 8017518:	697a      	ldr	r2, [r7, #20]
 801751a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801751e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8017522:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8017524:	2300      	movs	r3, #0
}
 8017526:	4618      	mov	r0, r3
 8017528:	371c      	adds	r7, #28
 801752a:	46bd      	mov	sp, r7
 801752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017530:	4770      	bx	lr
 8017532:	bf00      	nop
 8017534:	4f54300a 	.word	0x4f54300a

08017538 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8017538:	b480      	push	{r7}
 801753a:	b085      	sub	sp, #20
 801753c:	af00      	add	r7, sp, #0
 801753e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8017540:	2300      	movs	r3, #0
 8017542:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8017544:	68fb      	ldr	r3, [r7, #12]
 8017546:	3301      	adds	r3, #1
 8017548:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801754a:	68fb      	ldr	r3, [r7, #12]
 801754c:	4a13      	ldr	r2, [pc, #76]	; (801759c <USB_CoreReset+0x64>)
 801754e:	4293      	cmp	r3, r2
 8017550:	d901      	bls.n	8017556 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8017552:	2303      	movs	r3, #3
 8017554:	e01b      	b.n	801758e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	691b      	ldr	r3, [r3, #16]
 801755a:	2b00      	cmp	r3, #0
 801755c:	daf2      	bge.n	8017544 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801755e:	2300      	movs	r3, #0
 8017560:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8017562:	687b      	ldr	r3, [r7, #4]
 8017564:	691b      	ldr	r3, [r3, #16]
 8017566:	f043 0201 	orr.w	r2, r3, #1
 801756a:	687b      	ldr	r3, [r7, #4]
 801756c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801756e:	68fb      	ldr	r3, [r7, #12]
 8017570:	3301      	adds	r3, #1
 8017572:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8017574:	68fb      	ldr	r3, [r7, #12]
 8017576:	4a09      	ldr	r2, [pc, #36]	; (801759c <USB_CoreReset+0x64>)
 8017578:	4293      	cmp	r3, r2
 801757a:	d901      	bls.n	8017580 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801757c:	2303      	movs	r3, #3
 801757e:	e006      	b.n	801758e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	691b      	ldr	r3, [r3, #16]
 8017584:	f003 0301 	and.w	r3, r3, #1
 8017588:	2b01      	cmp	r3, #1
 801758a:	d0f0      	beq.n	801756e <USB_CoreReset+0x36>

  return HAL_OK;
 801758c:	2300      	movs	r3, #0
}
 801758e:	4618      	mov	r0, r3
 8017590:	3714      	adds	r7, #20
 8017592:	46bd      	mov	sp, r7
 8017594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017598:	4770      	bx	lr
 801759a:	bf00      	nop
 801759c:	00030d40 	.word	0x00030d40

080175a0 <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80175a0:	b580      	push	{r7, lr}
 80175a2:	b086      	sub	sp, #24
 80175a4:	af02      	add	r7, sp, #8
 80175a6:	6078      	str	r0, [r7, #4]
 80175a8:	460b      	mov	r3, r1
 80175aa:	807b      	strh	r3, [r7, #2]
#if DUALCOREFUZZ == 0

  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 80175ac:	4b12      	ldr	r3, [pc, #72]	; (80175f8 <HAL_UARTEx_RxEventCallback+0x58>)
 80175ae:	60fb      	str	r3, [r7, #12]
#endif

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80175b0:	2300      	movs	r3, #0
 80175b2:	60bb      	str	r3, [r7, #8]

	if(huart==&huart4)
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	4a11      	ldr	r2, [pc, #68]	; (80175fc <HAL_UARTEx_RxEventCallback+0x5c>)
 80175b8:	4293      	cmp	r3, r2
 80175ba:	d111      	bne.n	80175e0 <HAL_UARTEx_RxEventCallback+0x40>
	{
		modbusRxCount = Size;  //MODBUS_MAX_FRAME_SIZE - DMA1_Channel5->CNDTR;
 80175bc:	4a10      	ldr	r2, [pc, #64]	; (8017600 <HAL_UARTEx_RxEventCallback+0x60>)
 80175be:	887b      	ldrh	r3, [r7, #2]
 80175c0:	8013      	strh	r3, [r2, #0]
		//xSemaphoreGiveFromISR(xFrameReadySemaphore, NULL);
		//notify the fuzzer that data has arrived to through USART
		xTaskNotifyIndexedFromISR(AFLfuzzer.xTaskFuzzer,2,1,eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 80175c2:	68fb      	ldr	r3, [r7, #12]
 80175c4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80175c8:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 80175cc:	f107 0308 	add.w	r3, r7, #8
 80175d0:	9301      	str	r3, [sp, #4]
 80175d2:	2300      	movs	r3, #0
 80175d4:	9300      	str	r3, [sp, #0]
 80175d6:	2303      	movs	r3, #3
 80175d8:	2201      	movs	r2, #1
 80175da:	2102      	movs	r1, #2
 80175dc:	f7ec ffb8 	bl	8004550 <xTaskGenericNotifyFromISR>
		//portYIELD_FROM_ISR( xHigherPriorityTaskWoken );

		//xTaskNotifyFromISR(AFLfuzzer.xTaskTarget,0,eSetValueWithOverwrite, &xHigherPriorityTaskWoken); //notify that data arrived
	}

    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80175e0:	68bb      	ldr	r3, [r7, #8]
 80175e2:	2b00      	cmp	r3, #0
 80175e4:	d003      	beq.n	80175ee <HAL_UARTEx_RxEventCallback+0x4e>
 80175e6:	4b07      	ldr	r3, [pc, #28]	; (8017604 <HAL_UARTEx_RxEventCallback+0x64>)
 80175e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80175ec:	601a      	str	r2, [r3, #0]

}
 80175ee:	bf00      	nop
 80175f0:	3710      	adds	r7, #16
 80175f2:	46bd      	mov	sp, r7
 80175f4:	bd80      	pop	{r7, pc}
 80175f6:	bf00      	nop
 80175f8:	24020000 	.word	0x24020000
 80175fc:	240116e8 	.word	0x240116e8
 8017600:	24033500 	.word	0x24033500
 8017604:	e000ed04 	.word	0xe000ed04

08017608 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8017608:	b580      	push	{r7, lr}
 801760a:	b086      	sub	sp, #24
 801760c:	af02      	add	r7, sp, #8
 801760e:	6078      	str	r0, [r7, #4]
#if DUALCOREFUZZ == 0

  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8017610:	4b18      	ldr	r3, [pc, #96]	; (8017674 <HAL_UART_TxCpltCallback+0x6c>)
 8017612:	60fb      	str	r3, [r7, #12]
#endif

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8017614:	2300      	movs	r3, #0
 8017616:	60bb      	str	r3, [r7, #8]


  if(huart==&huart4)
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	4a17      	ldr	r2, [pc, #92]	; (8017678 <HAL_UART_TxCpltCallback+0x70>)
 801761c:	4293      	cmp	r3, r2
 801761e:	d11e      	bne.n	801765e <HAL_UART_TxCpltCallback+0x56>
  {

	  while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8017620:	e002      	b.n	8017628 <HAL_UART_TxCpltCallback+0x20>
	 	   {
	 	  					HAL_UART_DMAStop(&huart4);
 8017622:	4815      	ldr	r0, [pc, #84]	; (8017678 <HAL_UART_TxCpltCallback+0x70>)
 8017624:	f7fc fab6 	bl	8013b94 <HAL_UART_DMAStop>
	  while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 8017628:	f44f 7280 	mov.w	r2, #256	; 0x100
 801762c:	4913      	ldr	r1, [pc, #76]	; (801767c <HAL_UART_TxCpltCallback+0x74>)
 801762e:	4812      	ldr	r0, [pc, #72]	; (8017678 <HAL_UART_TxCpltCallback+0x70>)
 8017630:	f7fe faaa 	bl	8015b88 <HAL_UARTEx_ReceiveToIdle_DMA>
 8017634:	4603      	mov	r3, r0
 8017636:	2b00      	cmp	r3, #0
 8017638:	d1f3      	bne.n	8017622 <HAL_UART_TxCpltCallback+0x1a>
	 	    }
	    modbusRxCount = 0;
 801763a:	4b11      	ldr	r3, [pc, #68]	; (8017680 <HAL_UART_TxCpltCallback+0x78>)
 801763c:	2200      	movs	r2, #0
 801763e:	801a      	strh	r2, [r3, #0]
	    xTaskNotifyIndexedFromISR(AFLfuzzer.xTaskFuzzer,0,FAULT_NONE_RTOS,eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8017640:	68fb      	ldr	r3, [r7, #12]
 8017642:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8017646:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 801764a:	f107 0308 	add.w	r3, r7, #8
 801764e:	9301      	str	r3, [sp, #4]
 8017650:	2300      	movs	r3, #0
 8017652:	9300      	str	r3, [sp, #0]
 8017654:	2303      	movs	r3, #3
 8017656:	2208      	movs	r2, #8
 8017658:	2100      	movs	r1, #0
 801765a:	f7ec ff79 	bl	8004550 <xTaskGenericNotifyFromISR>
	    //notify that the test finished

  }

  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 801765e:	68bb      	ldr	r3, [r7, #8]
 8017660:	2b00      	cmp	r3, #0
 8017662:	d003      	beq.n	801766c <HAL_UART_TxCpltCallback+0x64>
 8017664:	4b07      	ldr	r3, [pc, #28]	; (8017684 <HAL_UART_TxCpltCallback+0x7c>)
 8017666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801766a:	601a      	str	r2, [r3, #0]

}
 801766c:	bf00      	nop
 801766e:	3710      	adds	r7, #16
 8017670:	46bd      	mov	sp, r7
 8017672:	bd80      	pop	{r7, pc}
 8017674:	24020000 	.word	0x24020000
 8017678:	240116e8 	.word	0x240116e8
 801767c:	24033300 	.word	0x24033300
 8017680:	24033500 	.word	0x24033500
 8017684:	e000ed04 	.word	0xe000ed04

08017688 <HAL_UART_ErrorCallback>:



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8017688:	b580      	push	{r7, lr}
 801768a:	b082      	sub	sp, #8
 801768c:	af00      	add	r7, sp, #0
 801768e:	6078      	str	r0, [r7, #4]

	 if(huart==&huart4)
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	4a0e      	ldr	r2, [pc, #56]	; (80176cc <HAL_UART_ErrorCallback+0x44>)
 8017694:	4293      	cmp	r3, r2
 8017696:	d115      	bne.n	80176c4 <HAL_UART_ErrorCallback+0x3c>
	 {
	   HAL_UART_DMAStop(&huart4);
 8017698:	480c      	ldr	r0, [pc, #48]	; (80176cc <HAL_UART_ErrorCallback+0x44>)
 801769a:	f7fc fa7b 	bl	8013b94 <HAL_UART_DMAStop>
	   while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 801769e:	e008      	b.n	80176b2 <HAL_UART_ErrorCallback+0x2a>
	   {
	  	   HAL_UART_Abort(&huart4);
 80176a0:	480a      	ldr	r0, [pc, #40]	; (80176cc <HAL_UART_ErrorCallback+0x44>)
 80176a2:	f7fc fb0b 	bl	8013cbc <HAL_UART_Abort>
	  	   HAL_UART_DeInit(&huart4);
 80176a6:	4809      	ldr	r0, [pc, #36]	; (80176cc <HAL_UART_ErrorCallback+0x44>)
 80176a8:	f7fc f9a2 	bl	80139f0 <HAL_UART_DeInit>
	  	   HAL_UART_Init(&huart4);
 80176ac:	4807      	ldr	r0, [pc, #28]	; (80176cc <HAL_UART_ErrorCallback+0x44>)
 80176ae:	f7fc f94f 	bl	8013950 <HAL_UART_Init>
	   while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 80176b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80176b6:	4906      	ldr	r1, [pc, #24]	; (80176d0 <HAL_UART_ErrorCallback+0x48>)
 80176b8:	4804      	ldr	r0, [pc, #16]	; (80176cc <HAL_UART_ErrorCallback+0x44>)
 80176ba:	f7fe fa65 	bl	8015b88 <HAL_UARTEx_ReceiveToIdle_DMA>
 80176be:	4603      	mov	r3, r0
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d1ed      	bne.n	80176a0 <HAL_UART_ErrorCallback+0x18>

  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );

*/

}
 80176c4:	bf00      	nop
 80176c6:	3708      	adds	r7, #8
 80176c8:	46bd      	mov	sp, r7
 80176ca:	bd80      	pop	{r7, pc}
 80176cc:	240116e8 	.word	0x240116e8
 80176d0:	24033300 	.word	0x24033300

080176d4 <modbusSlaveHandler>:
    memcpy(&modbusMemory[address], value, len);
}


void modbusSlaveHandler()
{
 80176d4:	b580      	push	{r7, lr}
 80176d6:	af00      	add	r7, sp, #0


       //ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait for data coming from USART


       if(!modbusSlaveCheckFrameSize())
 80176d8:	f7f2 fc6c 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80176dc:	f000 f8c0 	bl	8017860 <modbusSlaveCheckFrameSize>
 80176e0:	4603      	mov	r3, r0
 80176e2:	2b00      	cmp	r3, #0
 80176e4:	d104      	bne.n	80176f0 <modbusSlaveHandler+0x1c>
       {
           modbusSlaveStartReceiving();
 80176e6:	f7f2 fc65 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80176ea:	f000 f893 	bl	8017814 <modbusSlaveStartReceiving>
           //continue;
           return;
 80176ee:	e01d      	b.n	801772c <modbusSlaveHandler+0x58>
       }
       if(!modbusSlaveCheckID())
 80176f0:	f7f2 fc60 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80176f4:	f000 f8e2 	bl	80178bc <modbusSlaveCheckID>
 80176f8:	4603      	mov	r3, r0
 80176fa:	2b00      	cmp	r3, #0
 80176fc:	d104      	bne.n	8017708 <modbusSlaveHandler+0x34>
       {
           modbusSlaveStartReceiving();
 80176fe:	f7f2 fc59 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017702:	f000 f887 	bl	8017814 <modbusSlaveStartReceiving>
           //continue;
           return;
 8017706:	e011      	b.n	801772c <modbusSlaveHandler+0x58>
       }
       if(!modbusSlaveCheckCRC())
 8017708:	f7f2 fc54 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 801770c:	f000 f906 	bl	801791c <modbusSlaveCheckCRC>
 8017710:	4603      	mov	r3, r0
 8017712:	2b00      	cmp	r3, #0
 8017714:	d104      	bne.n	8017720 <modbusSlaveHandler+0x4c>
       {
           modbusSlaveStartReceiving();
 8017716:	f7f2 fc4d 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 801771a:	f000 f87b 	bl	8017814 <modbusSlaveStartReceiving>
           //continue;
           return;
 801771e:	e005      	b.n	801772c <modbusSlaveHandler+0x58>
       }
       //uint16_t answerLen =
       modbusSlaveParseFrame();
 8017720:	f7f2 fc48 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017724:	f000 f9e6 	bl	8017af4 <modbusSlaveParseFrame>
       modbusSlaveStartReceiving();
 8017728:	f000 f874 	bl	8017814 <modbusSlaveStartReceiving>
 801772c:	f7f2 fc42 	bl	8009fb4 <__sanitizer_cov_trace_pc>

       //modbusSlaveStartTransmitting(answerLen);
    //}
}
 8017730:	bd80      	pop	{r7, pc}

08017732 <SytemCall_1_code>:




void SytemCall_1_code()
{
 8017732:	b580      	push	{r7, lr}
 8017734:	af00      	add	r7, sp, #0
	modbusSlaveHardwareInit();
 8017736:	f7f2 fc3d 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 801773a:	f000 f803 	bl	8017744 <modbusSlaveHardwareInit>
}
 801773e:	bf00      	nop
 8017740:	bd80      	pop	{r7, pc}
	...

08017744 <modbusSlaveHardwareInit>:

uint8_t modbusSlaveHardwareInit(void)
{
 8017744:	b590      	push	{r4, r7, lr}
 8017746:	b083      	sub	sp, #12
 8017748:	af00      	add	r7, sp, #0

	uint8_t status = 0;
 801774a:	f7f2 fc33 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 801774e:	2300      	movs	r3, #0
 8017750:	71fb      	strb	r3, [r7, #7]
	modbusRxCount = 0;
 8017752:	4b20      	ldr	r3, [pc, #128]	; (80177d4 <modbusSlaveHardwareInit+0x90>)
 8017754:	4619      	mov	r1, r3
 8017756:	08cb      	lsrs	r3, r1, #3
 8017758:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 801775c:	f993 3000 	ldrsb.w	r3, [r3]
 8017760:	2b00      	cmp	r3, #0
 8017762:	bf14      	ite	ne
 8017764:	2201      	movne	r2, #1
 8017766:	2200      	moveq	r2, #0
 8017768:	b2d2      	uxtb	r2, r2
 801776a:	2b01      	cmp	r3, #1
 801776c:	bfd4      	ite	le
 801776e:	2301      	movle	r3, #1
 8017770:	2300      	movgt	r3, #0
 8017772:	b2db      	uxtb	r3, r3
 8017774:	4013      	ands	r3, r2
 8017776:	b2db      	uxtb	r3, r3
 8017778:	2b00      	cmp	r3, #0
 801777a:	d002      	beq.n	8017782 <modbusSlaveHardwareInit+0x3e>
 801777c:	4608      	mov	r0, r1
 801777e:	f7f1 fe5b 	bl	8009438 <__asan_report_store2>
 8017782:	4b14      	ldr	r3, [pc, #80]	; (80177d4 <modbusSlaveHardwareInit+0x90>)
 8017784:	2200      	movs	r2, #0
 8017786:	801a      	strh	r2, [r3, #0]

	HAL_UART_Abort(&huart4);
 8017788:	4813      	ldr	r0, [pc, #76]	; (80177d8 <modbusSlaveHardwareInit+0x94>)
 801778a:	f7fc fa97 	bl	8013cbc <HAL_UART_Abort>
	HAL_UART_DeInit(&huart4);
 801778e:	4812      	ldr	r0, [pc, #72]	; (80177d8 <modbusSlaveHardwareInit+0x94>)
 8017790:	f7fc f92e 	bl	80139f0 <HAL_UART_DeInit>
	HAL_UART_Init(&huart4);
 8017794:	4810      	ldr	r0, [pc, #64]	; (80177d8 <modbusSlaveHardwareInit+0x94>)
 8017796:	f7fc f8db 	bl	8013950 <HAL_UART_Init>


	while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 801779a:	e004      	b.n	80177a6 <modbusSlaveHardwareInit+0x62>
	{
		  HAL_UART_DMAStop(&huart4);
 801779c:	f7f2 fc0a 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80177a0:	480d      	ldr	r0, [pc, #52]	; (80177d8 <modbusSlaveHardwareInit+0x94>)
 80177a2:	f7fc f9f7 	bl	8013b94 <HAL_UART_DMAStop>
	while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 80177a6:	f7f2 fc05 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80177aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80177ae:	490b      	ldr	r1, [pc, #44]	; (80177dc <modbusSlaveHardwareInit+0x98>)
 80177b0:	4809      	ldr	r0, [pc, #36]	; (80177d8 <modbusSlaveHardwareInit+0x94>)
 80177b2:	f7fe f9e9 	bl	8015b88 <HAL_UARTEx_ReceiveToIdle_DMA>
 80177b6:	4603      	mov	r3, r0
 80177b8:	2b00      	cmp	r3, #0
 80177ba:	d1ef      	bne.n	801779c <modbusSlaveHardwareInit+0x58>
	}

    status = 1;
 80177bc:	f7f2 fbfa 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80177c0:	2301      	movs	r3, #1
 80177c2:	71fb      	strb	r3, [r7, #7]
    return status;
 80177c4:	79fc      	ldrb	r4, [r7, #7]
 80177c6:	f7f2 fbf5 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80177ca:	4623      	mov	r3, r4
}
 80177cc:	4618      	mov	r0, r3
 80177ce:	370c      	adds	r7, #12
 80177d0:	46bd      	mov	sp, r7
 80177d2:	bd90      	pop	{r4, r7, pc}
 80177d4:	24033500 	.word	0x24033500
 80177d8:	240116e8 	.word	0x240116e8
 80177dc:	24033300 	.word	0x24033300

080177e0 <SytemCall_2_code>:


void SytemCall_2_code()
{
 80177e0:	b580      	push	{r7, lr}
 80177e2:	af00      	add	r7, sp, #0
	while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 80177e4:	e004      	b.n	80177f0 <SytemCall_2_code+0x10>
	{
	 					HAL_UART_DMAStop(&huart4);
 80177e6:	f7f2 fbe5 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80177ea:	4808      	ldr	r0, [pc, #32]	; (801780c <SytemCall_2_code+0x2c>)
 80177ec:	f7fc f9d2 	bl	8013b94 <HAL_UART_DMAStop>
	while(HAL_UARTEx_ReceiveToIdle_DMA(&huart4, modbusRxTxBuffer, MODBUS_MAX_FRAME_SIZE) != HAL_OK)
 80177f0:	f7f2 fbe0 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80177f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80177f8:	4905      	ldr	r1, [pc, #20]	; (8017810 <SytemCall_2_code+0x30>)
 80177fa:	4804      	ldr	r0, [pc, #16]	; (801780c <SytemCall_2_code+0x2c>)
 80177fc:	f7fe f9c4 	bl	8015b88 <HAL_UARTEx_ReceiveToIdle_DMA>
 8017800:	4603      	mov	r3, r0
 8017802:	2b00      	cmp	r3, #0
 8017804:	d1ef      	bne.n	80177e6 <SytemCall_2_code+0x6>
	}
}
 8017806:	f7f2 fbd5 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 801780a:	bd80      	pop	{r7, pc}
 801780c:	240116e8 	.word	0x240116e8
 8017810:	24033300 	.word	0x24033300

08017814 <modbusSlaveStartReceiving>:




void modbusSlaveStartReceiving(void)
{
 8017814:	b580      	push	{r7, lr}
 8017816:	af00      	add	r7, sp, #0
     DMA1_Channel5->CCR |= DMA_CCR_EN;
     MODBUS_SLAVE_USART->CR1 |= USART_CR1_RTOIE;
     */


     SytemCall_2(); // configures serial por to recive data
 8017818:	f7f2 fbcc 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 801781c:	f7f0 fbff 	bl	800801e <MPU_SytemCall_2>

     modbusRxCount = 0;
 8017820:	4b0e      	ldr	r3, [pc, #56]	; (801785c <modbusSlaveStartReceiving+0x48>)
 8017822:	4619      	mov	r1, r3
 8017824:	08cb      	lsrs	r3, r1, #3
 8017826:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 801782a:	f993 3000 	ldrsb.w	r3, [r3]
 801782e:	2b00      	cmp	r3, #0
 8017830:	bf14      	ite	ne
 8017832:	2201      	movne	r2, #1
 8017834:	2200      	moveq	r2, #0
 8017836:	b2d2      	uxtb	r2, r2
 8017838:	2b01      	cmp	r3, #1
 801783a:	bfd4      	ite	le
 801783c:	2301      	movle	r3, #1
 801783e:	2300      	movgt	r3, #0
 8017840:	b2db      	uxtb	r3, r3
 8017842:	4013      	ands	r3, r2
 8017844:	b2db      	uxtb	r3, r3
 8017846:	2b00      	cmp	r3, #0
 8017848:	d002      	beq.n	8017850 <modbusSlaveStartReceiving+0x3c>
 801784a:	4608      	mov	r0, r1
 801784c:	f7f1 fdf4 	bl	8009438 <__asan_report_store2>
 8017850:	4b02      	ldr	r3, [pc, #8]	; (801785c <modbusSlaveStartReceiving+0x48>)
 8017852:	2200      	movs	r2, #0
 8017854:	801a      	strh	r2, [r3, #0]


}
 8017856:	bf00      	nop
 8017858:	bd80      	pop	{r7, pc}
 801785a:	bf00      	nop
 801785c:	24033500 	.word	0x24033500

08017860 <modbusSlaveCheckFrameSize>:
    */
	HAL_UART_Transmit_DMA(&huart4, modbusRxTxBuffer, bytesNum);
}

uint8_t modbusSlaveCheckFrameSize(void)
{
 8017860:	b598      	push	{r3, r4, r7, lr}
 8017862:	af00      	add	r7, sp, #0
    if(modbusRxCount > MODBUS_MIN_FRAME_SIZE)
 8017864:	f7f2 fba6 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017868:	4b13      	ldr	r3, [pc, #76]	; (80178b8 <modbusSlaveCheckFrameSize+0x58>)
 801786a:	4619      	mov	r1, r3
 801786c:	08cb      	lsrs	r3, r1, #3
 801786e:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8017872:	f993 3000 	ldrsb.w	r3, [r3]
 8017876:	2b00      	cmp	r3, #0
 8017878:	bf14      	ite	ne
 801787a:	2201      	movne	r2, #1
 801787c:	2200      	moveq	r2, #0
 801787e:	b2d2      	uxtb	r2, r2
 8017880:	2b01      	cmp	r3, #1
 8017882:	bfd4      	ite	le
 8017884:	2301      	movle	r3, #1
 8017886:	2300      	movgt	r3, #0
 8017888:	b2db      	uxtb	r3, r3
 801788a:	4013      	ands	r3, r2
 801788c:	b2db      	uxtb	r3, r3
 801788e:	2b00      	cmp	r3, #0
 8017890:	d002      	beq.n	8017898 <modbusSlaveCheckFrameSize+0x38>
 8017892:	4608      	mov	r0, r1
 8017894:	f7f1 fde8 	bl	8009468 <__asan_report_load2>
 8017898:	4b07      	ldr	r3, [pc, #28]	; (80178b8 <modbusSlaveCheckFrameSize+0x58>)
 801789a:	881b      	ldrh	r3, [r3, #0]
 801789c:	2b05      	cmp	r3, #5
 801789e:	d903      	bls.n	80178a8 <modbusSlaveCheckFrameSize+0x48>
        return 1;
 80178a0:	f7f2 fb88 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80178a4:	2401      	movs	r4, #1
 80178a6:	e002      	b.n	80178ae <modbusSlaveCheckFrameSize+0x4e>
    return 0;
 80178a8:	f7f2 fb84 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80178ac:	2400      	movs	r4, #0
 80178ae:	f7f2 fb81 	bl	8009fb4 <__sanitizer_cov_trace_pc>
}
 80178b2:	4623      	mov	r3, r4
 80178b4:	4618      	mov	r0, r3
 80178b6:	bd98      	pop	{r3, r4, r7, pc}
 80178b8:	24033500 	.word	0x24033500

080178bc <modbusSlaveCheckID>:

uint8_t modbusSlaveCheckID(void)
{
 80178bc:	b598      	push	{r3, r4, r7, lr}
 80178be:	af00      	add	r7, sp, #0
    if(modbusRxTxBuffer[0] == MODBUS_SLAVE_ADDRESS)
 80178c0:	f7f2 fb78 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80178c4:	4b14      	ldr	r3, [pc, #80]	; (8017918 <modbusSlaveCheckID+0x5c>)
 80178c6:	08da      	lsrs	r2, r3, #3
 80178c8:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 80178cc:	f992 2000 	ldrsb.w	r2, [r2]
 80178d0:	2a00      	cmp	r2, #0
 80178d2:	bf14      	ite	ne
 80178d4:	2101      	movne	r1, #1
 80178d6:	2100      	moveq	r1, #0
 80178d8:	b2c9      	uxtb	r1, r1
 80178da:	f003 0007 	and.w	r0, r3, #7
 80178de:	b240      	sxtb	r0, r0
 80178e0:	4290      	cmp	r0, r2
 80178e2:	bfac      	ite	ge
 80178e4:	2201      	movge	r2, #1
 80178e6:	2200      	movlt	r2, #0
 80178e8:	b2d2      	uxtb	r2, r2
 80178ea:	400a      	ands	r2, r1
 80178ec:	b2d2      	uxtb	r2, r2
 80178ee:	2a00      	cmp	r2, #0
 80178f0:	d002      	beq.n	80178f8 <modbusSlaveCheckID+0x3c>
 80178f2:	4618      	mov	r0, r3
 80178f4:	f7f1 fdac 	bl	8009450 <__asan_report_load1>
 80178f8:	4b07      	ldr	r3, [pc, #28]	; (8017918 <modbusSlaveCheckID+0x5c>)
 80178fa:	781b      	ldrb	r3, [r3, #0]
 80178fc:	2b01      	cmp	r3, #1
 80178fe:	d103      	bne.n	8017908 <modbusSlaveCheckID+0x4c>
        return 1;
 8017900:	f7f2 fb58 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017904:	2401      	movs	r4, #1
 8017906:	e002      	b.n	801790e <modbusSlaveCheckID+0x52>
    return 0;
 8017908:	f7f2 fb54 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 801790c:	2400      	movs	r4, #0
 801790e:	f7f2 fb51 	bl	8009fb4 <__sanitizer_cov_trace_pc>
}
 8017912:	4623      	mov	r3, r4
 8017914:	4618      	mov	r0, r3
 8017916:	bd98      	pop	{r3, r4, r7, pc}
 8017918:	24033300 	.word	0x24033300

0801791c <modbusSlaveCheckCRC>:

uint8_t modbusSlaveCheckCRC(void)
{
 801791c:	b5b0      	push	{r4, r5, r7, lr}
 801791e:	b082      	sub	sp, #8
 8017920:	af00      	add	r7, sp, #0
    uint16_t recievedCRC = modbusRxTxBuffer[modbusRxCount - 1] << 8 | modbusRxTxBuffer[modbusRxCount - 2];
 8017922:	f7f2 fb47 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017926:	4b3d      	ldr	r3, [pc, #244]	; (8017a1c <modbusSlaveCheckCRC+0x100>)
 8017928:	4619      	mov	r1, r3
 801792a:	08cb      	lsrs	r3, r1, #3
 801792c:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8017930:	f993 3000 	ldrsb.w	r3, [r3]
 8017934:	2b00      	cmp	r3, #0
 8017936:	bf14      	ite	ne
 8017938:	2201      	movne	r2, #1
 801793a:	2200      	moveq	r2, #0
 801793c:	b2d2      	uxtb	r2, r2
 801793e:	2b01      	cmp	r3, #1
 8017940:	bfd4      	ite	le
 8017942:	2301      	movle	r3, #1
 8017944:	2300      	movgt	r3, #0
 8017946:	b2db      	uxtb	r3, r3
 8017948:	4013      	ands	r3, r2
 801794a:	b2db      	uxtb	r3, r3
 801794c:	2b00      	cmp	r3, #0
 801794e:	d002      	beq.n	8017956 <modbusSlaveCheckCRC+0x3a>
 8017950:	4608      	mov	r0, r1
 8017952:	f7f1 fd89 	bl	8009468 <__asan_report_load2>
 8017956:	4b31      	ldr	r3, [pc, #196]	; (8017a1c <modbusSlaveCheckCRC+0x100>)
 8017958:	881b      	ldrh	r3, [r3, #0]
 801795a:	1e5a      	subs	r2, r3, #1
 801795c:	4b30      	ldr	r3, [pc, #192]	; (8017a20 <modbusSlaveCheckCRC+0x104>)
 801795e:	4413      	add	r3, r2
 8017960:	08d9      	lsrs	r1, r3, #3
 8017962:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017966:	f991 1000 	ldrsb.w	r1, [r1]
 801796a:	2900      	cmp	r1, #0
 801796c:	bf14      	ite	ne
 801796e:	2001      	movne	r0, #1
 8017970:	2000      	moveq	r0, #0
 8017972:	b2c0      	uxtb	r0, r0
 8017974:	f003 0407 	and.w	r4, r3, #7
 8017978:	b264      	sxtb	r4, r4
 801797a:	428c      	cmp	r4, r1
 801797c:	bfac      	ite	ge
 801797e:	2101      	movge	r1, #1
 8017980:	2100      	movlt	r1, #0
 8017982:	b2c9      	uxtb	r1, r1
 8017984:	4001      	ands	r1, r0
 8017986:	b2c9      	uxtb	r1, r1
 8017988:	2900      	cmp	r1, #0
 801798a:	d002      	beq.n	8017992 <modbusSlaveCheckCRC+0x76>
 801798c:	4618      	mov	r0, r3
 801798e:	f7f1 fd5f 	bl	8009450 <__asan_report_load1>
 8017992:	4b23      	ldr	r3, [pc, #140]	; (8017a20 <modbusSlaveCheckCRC+0x104>)
 8017994:	5c9b      	ldrb	r3, [r3, r2]
 8017996:	021b      	lsls	r3, r3, #8
 8017998:	b218      	sxth	r0, r3
 801799a:	4b20      	ldr	r3, [pc, #128]	; (8017a1c <modbusSlaveCheckCRC+0x100>)
 801799c:	881b      	ldrh	r3, [r3, #0]
 801799e:	1e9a      	subs	r2, r3, #2
 80179a0:	4b1f      	ldr	r3, [pc, #124]	; (8017a20 <modbusSlaveCheckCRC+0x104>)
 80179a2:	4413      	add	r3, r2
 80179a4:	08d9      	lsrs	r1, r3, #3
 80179a6:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 80179aa:	f991 1000 	ldrsb.w	r1, [r1]
 80179ae:	2900      	cmp	r1, #0
 80179b0:	bf14      	ite	ne
 80179b2:	2401      	movne	r4, #1
 80179b4:	2400      	moveq	r4, #0
 80179b6:	b2e4      	uxtb	r4, r4
 80179b8:	f003 0507 	and.w	r5, r3, #7
 80179bc:	b26d      	sxtb	r5, r5
 80179be:	428d      	cmp	r5, r1
 80179c0:	bfac      	ite	ge
 80179c2:	2101      	movge	r1, #1
 80179c4:	2100      	movlt	r1, #0
 80179c6:	b2c9      	uxtb	r1, r1
 80179c8:	4021      	ands	r1, r4
 80179ca:	b2c9      	uxtb	r1, r1
 80179cc:	2900      	cmp	r1, #0
 80179ce:	d002      	beq.n	80179d6 <modbusSlaveCheckCRC+0xba>
 80179d0:	4618      	mov	r0, r3
 80179d2:	f7f1 fd3d 	bl	8009450 <__asan_report_load1>
 80179d6:	4b12      	ldr	r3, [pc, #72]	; (8017a20 <modbusSlaveCheckCRC+0x104>)
 80179d8:	5c9b      	ldrb	r3, [r3, r2]
 80179da:	b21b      	sxth	r3, r3
 80179dc:	4303      	orrs	r3, r0
 80179de:	b21b      	sxth	r3, r3
 80179e0:	80bb      	strh	r3, [r7, #4]
    uint16_t calculatedCRC = modbusSlaveGetCRC(modbusRxTxBuffer, modbusRxCount - 2);
 80179e2:	4b0e      	ldr	r3, [pc, #56]	; (8017a1c <modbusSlaveCheckCRC+0x100>)
 80179e4:	881b      	ldrh	r3, [r3, #0]
 80179e6:	3b02      	subs	r3, #2
 80179e8:	b29b      	uxth	r3, r3
 80179ea:	4619      	mov	r1, r3
 80179ec:	480c      	ldr	r0, [pc, #48]	; (8017a20 <modbusSlaveCheckCRC+0x104>)
 80179ee:	f000 f819 	bl	8017a24 <modbusSlaveGetCRC>
 80179f2:	4603      	mov	r3, r0
 80179f4:	80fb      	strh	r3, [r7, #6]
    if(recievedCRC == calculatedCRC)
 80179f6:	88ba      	ldrh	r2, [r7, #4]
 80179f8:	88fb      	ldrh	r3, [r7, #6]
 80179fa:	429a      	cmp	r2, r3
 80179fc:	d103      	bne.n	8017a06 <modbusSlaveCheckCRC+0xea>
        return 1;
 80179fe:	f7f2 fad9 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017a02:	2401      	movs	r4, #1
 8017a04:	e002      	b.n	8017a0c <modbusSlaveCheckCRC+0xf0>
    return 1;
 8017a06:	f7f2 fad5 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017a0a:	2401      	movs	r4, #1
 8017a0c:	f7f2 fad2 	bl	8009fb4 <__sanitizer_cov_trace_pc>
}
 8017a10:	4623      	mov	r3, r4
 8017a12:	4618      	mov	r0, r3
 8017a14:	3708      	adds	r7, #8
 8017a16:	46bd      	mov	sp, r7
 8017a18:	bdb0      	pop	{r4, r5, r7, pc}
 8017a1a:	bf00      	nop
 8017a1c:	24033500 	.word	0x24033500
 8017a20:	24033300 	.word	0x24033300

08017a24 <modbusSlaveGetCRC>:

uint16_t modbusSlaveGetCRC(uint8_t * buffer, uint16_t len)
{
 8017a24:	b590      	push	{r4, r7, lr}
 8017a26:	b085      	sub	sp, #20
 8017a28:	af00      	add	r7, sp, #0
 8017a2a:	6078      	str	r0, [r7, #4]
 8017a2c:	460b      	mov	r3, r1
 8017a2e:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 8017a30:	f7f2 fac0 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017a34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017a38:	81fb      	strh	r3, [r7, #14]
			}
			else
				crc >>= 1;
		}
	}*/
	return crc;
 8017a3a:	89fc      	ldrh	r4, [r7, #14]
 8017a3c:	f7f2 faba 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017a40:	4623      	mov	r3, r4
}
 8017a42:	4618      	mov	r0, r3
 8017a44:	3714      	adds	r7, #20
 8017a46:	46bd      	mov	sp, r7
 8017a48:	bd90      	pop	{r4, r7, pc}
	...

08017a4c <modbusSlaveErrorSet>:

uint16_t modbusSlaveErrorSet(uint8_t error)
{
 8017a4c:	b590      	push	{r4, r7, lr}
 8017a4e:	b083      	sub	sp, #12
 8017a50:	af00      	add	r7, sp, #0
 8017a52:	4603      	mov	r3, r0
 8017a54:	71fb      	strb	r3, [r7, #7]
    modbusRxTxBuffer[1] |= 0x80;
 8017a56:	f7f2 faad 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017a5a:	4b23      	ldr	r3, [pc, #140]	; (8017ae8 <modbusSlaveErrorSet+0x9c>)
 8017a5c:	08da      	lsrs	r2, r3, #3
 8017a5e:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017a62:	f992 2000 	ldrsb.w	r2, [r2]
 8017a66:	2a00      	cmp	r2, #0
 8017a68:	bf14      	ite	ne
 8017a6a:	2101      	movne	r1, #1
 8017a6c:	2100      	moveq	r1, #0
 8017a6e:	b2c9      	uxtb	r1, r1
 8017a70:	f003 0007 	and.w	r0, r3, #7
 8017a74:	b240      	sxtb	r0, r0
 8017a76:	4290      	cmp	r0, r2
 8017a78:	bfac      	ite	ge
 8017a7a:	2201      	movge	r2, #1
 8017a7c:	2200      	movlt	r2, #0
 8017a7e:	b2d2      	uxtb	r2, r2
 8017a80:	400a      	ands	r2, r1
 8017a82:	b2d2      	uxtb	r2, r2
 8017a84:	2a00      	cmp	r2, #0
 8017a86:	d002      	beq.n	8017a8e <modbusSlaveErrorSet+0x42>
 8017a88:	4618      	mov	r0, r3
 8017a8a:	f7f1 fce1 	bl	8009450 <__asan_report_load1>
 8017a8e:	4b17      	ldr	r3, [pc, #92]	; (8017aec <modbusSlaveErrorSet+0xa0>)
 8017a90:	785b      	ldrb	r3, [r3, #1]
 8017a92:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8017a96:	b2da      	uxtb	r2, r3
 8017a98:	4b14      	ldr	r3, [pc, #80]	; (8017aec <modbusSlaveErrorSet+0xa0>)
 8017a9a:	705a      	strb	r2, [r3, #1]
    modbusRxTxBuffer[2] = error;
 8017a9c:	4b14      	ldr	r3, [pc, #80]	; (8017af0 <modbusSlaveErrorSet+0xa4>)
 8017a9e:	08da      	lsrs	r2, r3, #3
 8017aa0:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017aa4:	f992 2000 	ldrsb.w	r2, [r2]
 8017aa8:	2a00      	cmp	r2, #0
 8017aaa:	bf14      	ite	ne
 8017aac:	2101      	movne	r1, #1
 8017aae:	2100      	moveq	r1, #0
 8017ab0:	b2c9      	uxtb	r1, r1
 8017ab2:	f003 0007 	and.w	r0, r3, #7
 8017ab6:	b240      	sxtb	r0, r0
 8017ab8:	4290      	cmp	r0, r2
 8017aba:	bfac      	ite	ge
 8017abc:	2201      	movge	r2, #1
 8017abe:	2200      	movlt	r2, #0
 8017ac0:	b2d2      	uxtb	r2, r2
 8017ac2:	400a      	ands	r2, r1
 8017ac4:	b2d2      	uxtb	r2, r2
 8017ac6:	2a00      	cmp	r2, #0
 8017ac8:	d002      	beq.n	8017ad0 <modbusSlaveErrorSet+0x84>
 8017aca:	4618      	mov	r0, r3
 8017acc:	f7f1 fca8 	bl	8009420 <__asan_report_store1>
 8017ad0:	4a06      	ldr	r2, [pc, #24]	; (8017aec <modbusSlaveErrorSet+0xa0>)
 8017ad2:	79fb      	ldrb	r3, [r7, #7]
 8017ad4:	7093      	strb	r3, [r2, #2]
    return MODBUS_MIN_FRAME_SIZE;
 8017ad6:	2405      	movs	r4, #5
 8017ad8:	f7f2 fa6c 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017adc:	4623      	mov	r3, r4
}
 8017ade:	4618      	mov	r0, r3
 8017ae0:	370c      	adds	r7, #12
 8017ae2:	46bd      	mov	sp, r7
 8017ae4:	bd90      	pop	{r4, r7, pc}
 8017ae6:	bf00      	nop
 8017ae8:	24033301 	.word	0x24033301
 8017aec:	24033300 	.word	0x24033300
 8017af0:	24033302 	.word	0x24033302

08017af4 <modbusSlaveParseFrame>:

uint16_t modbusSlaveParseFrame(void)
{
 8017af4:	b5b0      	push	{r4, r5, r7, lr}
 8017af6:	b086      	sub	sp, #24
 8017af8:	af00      	add	r7, sp, #0
    uint8_t command = modbusRxTxBuffer[1];
 8017afa:	f7f2 fa5b 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017afe:	4ba2      	ldr	r3, [pc, #648]	; (8017d88 <modbusSlaveParseFrame+0x294>)
 8017b00:	08da      	lsrs	r2, r3, #3
 8017b02:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017b06:	f992 2000 	ldrsb.w	r2, [r2]
 8017b0a:	2a00      	cmp	r2, #0
 8017b0c:	bf14      	ite	ne
 8017b0e:	2101      	movne	r1, #1
 8017b10:	2100      	moveq	r1, #0
 8017b12:	b2c9      	uxtb	r1, r1
 8017b14:	f003 0007 	and.w	r0, r3, #7
 8017b18:	b240      	sxtb	r0, r0
 8017b1a:	4290      	cmp	r0, r2
 8017b1c:	bfac      	ite	ge
 8017b1e:	2201      	movge	r2, #1
 8017b20:	2200      	movlt	r2, #0
 8017b22:	b2d2      	uxtb	r2, r2
 8017b24:	400a      	ands	r2, r1
 8017b26:	b2d2      	uxtb	r2, r2
 8017b28:	2a00      	cmp	r2, #0
 8017b2a:	d002      	beq.n	8017b32 <modbusSlaveParseFrame+0x3e>
 8017b2c:	4618      	mov	r0, r3
 8017b2e:	f7f1 fc8f 	bl	8009450 <__asan_report_load1>
 8017b32:	4b96      	ldr	r3, [pc, #600]	; (8017d8c <modbusSlaveParseFrame+0x298>)
 8017b34:	785b      	ldrb	r3, [r3, #1]
 8017b36:	717b      	strb	r3, [r7, #5]
    uint16_t answerLen = 0;
 8017b38:	2300      	movs	r3, #0
 8017b3a:	80fb      	strh	r3, [r7, #6]
    if(command == 0x03)
 8017b3c:	797b      	ldrb	r3, [r7, #5]
 8017b3e:	2b03      	cmp	r3, #3
 8017b40:	f040 8166 	bne.w	8017e10 <modbusSlaveParseFrame+0x31c>
    {
        uint16_t startAddr = modbusRxTxBuffer[2] << 8 | modbusRxTxBuffer[3];
 8017b44:	f7f2 fa36 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017b48:	4b91      	ldr	r3, [pc, #580]	; (8017d90 <modbusSlaveParseFrame+0x29c>)
 8017b4a:	08da      	lsrs	r2, r3, #3
 8017b4c:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017b50:	f992 2000 	ldrsb.w	r2, [r2]
 8017b54:	2a00      	cmp	r2, #0
 8017b56:	bf14      	ite	ne
 8017b58:	2101      	movne	r1, #1
 8017b5a:	2100      	moveq	r1, #0
 8017b5c:	b2c9      	uxtb	r1, r1
 8017b5e:	f003 0007 	and.w	r0, r3, #7
 8017b62:	b240      	sxtb	r0, r0
 8017b64:	4290      	cmp	r0, r2
 8017b66:	bfac      	ite	ge
 8017b68:	2201      	movge	r2, #1
 8017b6a:	2200      	movlt	r2, #0
 8017b6c:	b2d2      	uxtb	r2, r2
 8017b6e:	400a      	ands	r2, r1
 8017b70:	b2d2      	uxtb	r2, r2
 8017b72:	2a00      	cmp	r2, #0
 8017b74:	d002      	beq.n	8017b7c <modbusSlaveParseFrame+0x88>
 8017b76:	4618      	mov	r0, r3
 8017b78:	f7f1 fc6a 	bl	8009450 <__asan_report_load1>
 8017b7c:	4b83      	ldr	r3, [pc, #524]	; (8017d8c <modbusSlaveParseFrame+0x298>)
 8017b7e:	789b      	ldrb	r3, [r3, #2]
 8017b80:	021b      	lsls	r3, r3, #8
 8017b82:	b219      	sxth	r1, r3
 8017b84:	4b83      	ldr	r3, [pc, #524]	; (8017d94 <modbusSlaveParseFrame+0x2a0>)
 8017b86:	08da      	lsrs	r2, r3, #3
 8017b88:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017b8c:	f992 2000 	ldrsb.w	r2, [r2]
 8017b90:	2a00      	cmp	r2, #0
 8017b92:	bf14      	ite	ne
 8017b94:	2001      	movne	r0, #1
 8017b96:	2000      	moveq	r0, #0
 8017b98:	b2c0      	uxtb	r0, r0
 8017b9a:	f003 0407 	and.w	r4, r3, #7
 8017b9e:	b264      	sxtb	r4, r4
 8017ba0:	4294      	cmp	r4, r2
 8017ba2:	bfac      	ite	ge
 8017ba4:	2201      	movge	r2, #1
 8017ba6:	2200      	movlt	r2, #0
 8017ba8:	b2d2      	uxtb	r2, r2
 8017baa:	4002      	ands	r2, r0
 8017bac:	b2d2      	uxtb	r2, r2
 8017bae:	2a00      	cmp	r2, #0
 8017bb0:	d002      	beq.n	8017bb8 <modbusSlaveParseFrame+0xc4>
 8017bb2:	4618      	mov	r0, r3
 8017bb4:	f7f1 fc4c 	bl	8009450 <__asan_report_load1>
 8017bb8:	4b74      	ldr	r3, [pc, #464]	; (8017d8c <modbusSlaveParseFrame+0x298>)
 8017bba:	78db      	ldrb	r3, [r3, #3]
 8017bbc:	b21b      	sxth	r3, r3
 8017bbe:	430b      	orrs	r3, r1
 8017bc0:	b21b      	sxth	r3, r3
 8017bc2:	827b      	strh	r3, [r7, #18]
        uint16_t regNum = modbusRxTxBuffer[4] << 8 | modbusRxTxBuffer[5];
 8017bc4:	4b74      	ldr	r3, [pc, #464]	; (8017d98 <modbusSlaveParseFrame+0x2a4>)
 8017bc6:	08da      	lsrs	r2, r3, #3
 8017bc8:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017bcc:	f992 2000 	ldrsb.w	r2, [r2]
 8017bd0:	2a00      	cmp	r2, #0
 8017bd2:	bf14      	ite	ne
 8017bd4:	2101      	movne	r1, #1
 8017bd6:	2100      	moveq	r1, #0
 8017bd8:	b2c9      	uxtb	r1, r1
 8017bda:	f003 0007 	and.w	r0, r3, #7
 8017bde:	b240      	sxtb	r0, r0
 8017be0:	4290      	cmp	r0, r2
 8017be2:	bfac      	ite	ge
 8017be4:	2201      	movge	r2, #1
 8017be6:	2200      	movlt	r2, #0
 8017be8:	b2d2      	uxtb	r2, r2
 8017bea:	400a      	ands	r2, r1
 8017bec:	b2d2      	uxtb	r2, r2
 8017bee:	2a00      	cmp	r2, #0
 8017bf0:	d002      	beq.n	8017bf8 <modbusSlaveParseFrame+0x104>
 8017bf2:	4618      	mov	r0, r3
 8017bf4:	f7f1 fc2c 	bl	8009450 <__asan_report_load1>
 8017bf8:	4b64      	ldr	r3, [pc, #400]	; (8017d8c <modbusSlaveParseFrame+0x298>)
 8017bfa:	791b      	ldrb	r3, [r3, #4]
 8017bfc:	021b      	lsls	r3, r3, #8
 8017bfe:	b219      	sxth	r1, r3
 8017c00:	4b66      	ldr	r3, [pc, #408]	; (8017d9c <modbusSlaveParseFrame+0x2a8>)
 8017c02:	08da      	lsrs	r2, r3, #3
 8017c04:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017c08:	f992 2000 	ldrsb.w	r2, [r2]
 8017c0c:	2a00      	cmp	r2, #0
 8017c0e:	bf14      	ite	ne
 8017c10:	2001      	movne	r0, #1
 8017c12:	2000      	moveq	r0, #0
 8017c14:	b2c0      	uxtb	r0, r0
 8017c16:	f003 0407 	and.w	r4, r3, #7
 8017c1a:	b264      	sxtb	r4, r4
 8017c1c:	4294      	cmp	r4, r2
 8017c1e:	bfac      	ite	ge
 8017c20:	2201      	movge	r2, #1
 8017c22:	2200      	movlt	r2, #0
 8017c24:	b2d2      	uxtb	r2, r2
 8017c26:	4002      	ands	r2, r0
 8017c28:	b2d2      	uxtb	r2, r2
 8017c2a:	2a00      	cmp	r2, #0
 8017c2c:	d002      	beq.n	8017c34 <modbusSlaveParseFrame+0x140>
 8017c2e:	4618      	mov	r0, r3
 8017c30:	f7f1 fc0e 	bl	8009450 <__asan_report_load1>
 8017c34:	4b55      	ldr	r3, [pc, #340]	; (8017d8c <modbusSlaveParseFrame+0x298>)
 8017c36:	795b      	ldrb	r3, [r3, #5]
 8017c38:	b21b      	sxth	r3, r3
 8017c3a:	430b      	orrs	r3, r1
 8017c3c:	b21b      	sxth	r3, r3
 8017c3e:	82bb      	strh	r3, [r7, #20]
        if(((startAddr + regNum) > MODBUS_SLAVE_REGISTERS_NUM) || (regNum > 126))
 8017c40:	8a7a      	ldrh	r2, [r7, #18]
 8017c42:	8abb      	ldrh	r3, [r7, #20]
 8017c44:	4413      	add	r3, r2
 8017c46:	2b80      	cmp	r3, #128	; 0x80
 8017c48:	dc04      	bgt.n	8017c54 <modbusSlaveParseFrame+0x160>
 8017c4a:	f7f2 f9b3 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017c4e:	8abb      	ldrh	r3, [r7, #20]
 8017c50:	2b7e      	cmp	r3, #126	; 0x7e
 8017c52:	d907      	bls.n	8017c64 <modbusSlaveParseFrame+0x170>
            answerLen = modbusSlaveErrorSet(0x02);
 8017c54:	f7f2 f9ae 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017c58:	2002      	movs	r0, #2
 8017c5a:	f7ff fef7 	bl	8017a4c <modbusSlaveErrorSet>
 8017c5e:	4603      	mov	r3, r0
 8017c60:	80fb      	strh	r3, [r7, #6]
 8017c62:	e2d1      	b.n	8018208 <modbusSlaveParseFrame+0x714>
        else
        {
            for(uint16_t reg = 0; reg < regNum; reg++)
 8017c64:	f7f2 f9a6 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017c68:	2300      	movs	r3, #0
 8017c6a:	813b      	strh	r3, [r7, #8]
 8017c6c:	e0a0      	b.n	8017db0 <modbusSlaveParseFrame+0x2bc>
            {
                modbusRxTxBuffer[3 + (reg << 1)] = (uint8_t)(modbusMemory[startAddr + reg] >> 8);
 8017c6e:	f7f2 f9a1 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017c72:	8a7a      	ldrh	r2, [r7, #18]
 8017c74:	893b      	ldrh	r3, [r7, #8]
 8017c76:	441a      	add	r2, r3
 8017c78:	0053      	lsls	r3, r2, #1
 8017c7a:	4949      	ldr	r1, [pc, #292]	; (8017da0 <modbusSlaveParseFrame+0x2ac>)
 8017c7c:	440b      	add	r3, r1
 8017c7e:	08d9      	lsrs	r1, r3, #3
 8017c80:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017c84:	f991 1000 	ldrsb.w	r1, [r1]
 8017c88:	2900      	cmp	r1, #0
 8017c8a:	bf14      	ite	ne
 8017c8c:	2001      	movne	r0, #1
 8017c8e:	2000      	moveq	r0, #0
 8017c90:	b2c0      	uxtb	r0, r0
 8017c92:	f003 0407 	and.w	r4, r3, #7
 8017c96:	b264      	sxtb	r4, r4
 8017c98:	3401      	adds	r4, #1
 8017c9a:	b264      	sxtb	r4, r4
 8017c9c:	428c      	cmp	r4, r1
 8017c9e:	bfac      	ite	ge
 8017ca0:	2101      	movge	r1, #1
 8017ca2:	2100      	movlt	r1, #0
 8017ca4:	b2c9      	uxtb	r1, r1
 8017ca6:	4001      	ands	r1, r0
 8017ca8:	b2c9      	uxtb	r1, r1
 8017caa:	2900      	cmp	r1, #0
 8017cac:	d002      	beq.n	8017cb4 <modbusSlaveParseFrame+0x1c0>
 8017cae:	4618      	mov	r0, r3
 8017cb0:	f7f1 fbda 	bl	8009468 <__asan_report_load2>
 8017cb4:	4b3a      	ldr	r3, [pc, #232]	; (8017da0 <modbusSlaveParseFrame+0x2ac>)
 8017cb6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8017cba:	0a1b      	lsrs	r3, r3, #8
 8017cbc:	b299      	uxth	r1, r3
 8017cbe:	893b      	ldrh	r3, [r7, #8]
 8017cc0:	005b      	lsls	r3, r3, #1
 8017cc2:	1cda      	adds	r2, r3, #3
 8017cc4:	b2cd      	uxtb	r5, r1
 8017cc6:	4b31      	ldr	r3, [pc, #196]	; (8017d8c <modbusSlaveParseFrame+0x298>)
 8017cc8:	4413      	add	r3, r2
 8017cca:	08d9      	lsrs	r1, r3, #3
 8017ccc:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017cd0:	f991 1000 	ldrsb.w	r1, [r1]
 8017cd4:	2900      	cmp	r1, #0
 8017cd6:	bf14      	ite	ne
 8017cd8:	2001      	movne	r0, #1
 8017cda:	2000      	moveq	r0, #0
 8017cdc:	b2c0      	uxtb	r0, r0
 8017cde:	f003 0407 	and.w	r4, r3, #7
 8017ce2:	b264      	sxtb	r4, r4
 8017ce4:	428c      	cmp	r4, r1
 8017ce6:	bfac      	ite	ge
 8017ce8:	2101      	movge	r1, #1
 8017cea:	2100      	movlt	r1, #0
 8017cec:	b2c9      	uxtb	r1, r1
 8017cee:	4001      	ands	r1, r0
 8017cf0:	b2c9      	uxtb	r1, r1
 8017cf2:	2900      	cmp	r1, #0
 8017cf4:	d002      	beq.n	8017cfc <modbusSlaveParseFrame+0x208>
 8017cf6:	4618      	mov	r0, r3
 8017cf8:	f7f1 fb92 	bl	8009420 <__asan_report_store1>
 8017cfc:	4b23      	ldr	r3, [pc, #140]	; (8017d8c <modbusSlaveParseFrame+0x298>)
 8017cfe:	4629      	mov	r1, r5
 8017d00:	5499      	strb	r1, [r3, r2]
                modbusRxTxBuffer[4 + (reg << 1)] = (uint8_t)(modbusMemory[startAddr + reg]);
 8017d02:	8a7a      	ldrh	r2, [r7, #18]
 8017d04:	893b      	ldrh	r3, [r7, #8]
 8017d06:	441a      	add	r2, r3
 8017d08:	0053      	lsls	r3, r2, #1
 8017d0a:	4925      	ldr	r1, [pc, #148]	; (8017da0 <modbusSlaveParseFrame+0x2ac>)
 8017d0c:	440b      	add	r3, r1
 8017d0e:	08d9      	lsrs	r1, r3, #3
 8017d10:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017d14:	f991 1000 	ldrsb.w	r1, [r1]
 8017d18:	2900      	cmp	r1, #0
 8017d1a:	bf14      	ite	ne
 8017d1c:	2001      	movne	r0, #1
 8017d1e:	2000      	moveq	r0, #0
 8017d20:	b2c0      	uxtb	r0, r0
 8017d22:	f003 0407 	and.w	r4, r3, #7
 8017d26:	b264      	sxtb	r4, r4
 8017d28:	3401      	adds	r4, #1
 8017d2a:	b264      	sxtb	r4, r4
 8017d2c:	428c      	cmp	r4, r1
 8017d2e:	bfac      	ite	ge
 8017d30:	2101      	movge	r1, #1
 8017d32:	2100      	movlt	r1, #0
 8017d34:	b2c9      	uxtb	r1, r1
 8017d36:	4001      	ands	r1, r0
 8017d38:	b2c9      	uxtb	r1, r1
 8017d3a:	2900      	cmp	r1, #0
 8017d3c:	d002      	beq.n	8017d44 <modbusSlaveParseFrame+0x250>
 8017d3e:	4618      	mov	r0, r3
 8017d40:	f7f1 fb92 	bl	8009468 <__asan_report_load2>
 8017d44:	4b16      	ldr	r3, [pc, #88]	; (8017da0 <modbusSlaveParseFrame+0x2ac>)
 8017d46:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8017d4a:	893b      	ldrh	r3, [r7, #8]
 8017d4c:	005b      	lsls	r3, r3, #1
 8017d4e:	1d1a      	adds	r2, r3, #4
 8017d50:	b2cd      	uxtb	r5, r1
 8017d52:	4b0e      	ldr	r3, [pc, #56]	; (8017d8c <modbusSlaveParseFrame+0x298>)
 8017d54:	4413      	add	r3, r2
 8017d56:	08d9      	lsrs	r1, r3, #3
 8017d58:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017d5c:	f991 1000 	ldrsb.w	r1, [r1]
 8017d60:	2900      	cmp	r1, #0
 8017d62:	bf14      	ite	ne
 8017d64:	2001      	movne	r0, #1
 8017d66:	2000      	moveq	r0, #0
 8017d68:	b2c0      	uxtb	r0, r0
 8017d6a:	f003 0407 	and.w	r4, r3, #7
 8017d6e:	b264      	sxtb	r4, r4
 8017d70:	428c      	cmp	r4, r1
 8017d72:	bfac      	ite	ge
 8017d74:	2101      	movge	r1, #1
 8017d76:	2100      	movlt	r1, #0
 8017d78:	b2c9      	uxtb	r1, r1
 8017d7a:	4001      	ands	r1, r0
 8017d7c:	b2c9      	uxtb	r1, r1
 8017d7e:	2900      	cmp	r1, #0
 8017d80:	d010      	beq.n	8017da4 <modbusSlaveParseFrame+0x2b0>
 8017d82:	4618      	mov	r0, r3
 8017d84:	f7f1 fb4c 	bl	8009420 <__asan_report_store1>
 8017d88:	24033301 	.word	0x24033301
 8017d8c:	24033300 	.word	0x24033300
 8017d90:	24033302 	.word	0x24033302
 8017d94:	24033303 	.word	0x24033303
 8017d98:	24033304 	.word	0x24033304
 8017d9c:	24033305 	.word	0x24033305
 8017da0:	24033100 	.word	0x24033100
 8017da4:	4ba2      	ldr	r3, [pc, #648]	; (8018030 <modbusSlaveParseFrame+0x53c>)
 8017da6:	4629      	mov	r1, r5
 8017da8:	5499      	strb	r1, [r3, r2]
            for(uint16_t reg = 0; reg < regNum; reg++)
 8017daa:	893b      	ldrh	r3, [r7, #8]
 8017dac:	3301      	adds	r3, #1
 8017dae:	813b      	strh	r3, [r7, #8]
 8017db0:	f7f2 f900 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017db4:	893a      	ldrh	r2, [r7, #8]
 8017db6:	8abb      	ldrh	r3, [r7, #20]
 8017db8:	429a      	cmp	r2, r3
 8017dba:	f4ff af58 	bcc.w	8017c6e <modbusSlaveParseFrame+0x17a>
            }
            modbusRxTxBuffer[2] = regNum << 1;
 8017dbe:	f7f2 f8f9 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017dc2:	8abb      	ldrh	r3, [r7, #20]
 8017dc4:	b2db      	uxtb	r3, r3
 8017dc6:	005b      	lsls	r3, r3, #1
 8017dc8:	b2dc      	uxtb	r4, r3
 8017dca:	4b9a      	ldr	r3, [pc, #616]	; (8018034 <modbusSlaveParseFrame+0x540>)
 8017dcc:	08da      	lsrs	r2, r3, #3
 8017dce:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017dd2:	f992 2000 	ldrsb.w	r2, [r2]
 8017dd6:	2a00      	cmp	r2, #0
 8017dd8:	bf14      	ite	ne
 8017dda:	2101      	movne	r1, #1
 8017ddc:	2100      	moveq	r1, #0
 8017dde:	b2c9      	uxtb	r1, r1
 8017de0:	f003 0007 	and.w	r0, r3, #7
 8017de4:	b240      	sxtb	r0, r0
 8017de6:	4290      	cmp	r0, r2
 8017de8:	bfac      	ite	ge
 8017dea:	2201      	movge	r2, #1
 8017dec:	2200      	movlt	r2, #0
 8017dee:	b2d2      	uxtb	r2, r2
 8017df0:	400a      	ands	r2, r1
 8017df2:	b2d2      	uxtb	r2, r2
 8017df4:	2a00      	cmp	r2, #0
 8017df6:	d002      	beq.n	8017dfe <modbusSlaveParseFrame+0x30a>
 8017df8:	4618      	mov	r0, r3
 8017dfa:	f7f1 fb11 	bl	8009420 <__asan_report_store1>
 8017dfe:	4b8c      	ldr	r3, [pc, #560]	; (8018030 <modbusSlaveParseFrame+0x53c>)
 8017e00:	4622      	mov	r2, r4
 8017e02:	709a      	strb	r2, [r3, #2]
            answerLen =  MODBUS_MIN_FRAME_SIZE + modbusRxTxBuffer[2];
 8017e04:	4b8a      	ldr	r3, [pc, #552]	; (8018030 <modbusSlaveParseFrame+0x53c>)
 8017e06:	789b      	ldrb	r3, [r3, #2]
 8017e08:	b29b      	uxth	r3, r3
 8017e0a:	3305      	adds	r3, #5
 8017e0c:	80fb      	strh	r3, [r7, #6]
 8017e0e:	e1fb      	b.n	8018208 <modbusSlaveParseFrame+0x714>
        }
    }
    else if (command == 0x06)
 8017e10:	f7f2 f8d0 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017e14:	797b      	ldrb	r3, [r7, #5]
 8017e16:	2b06      	cmp	r3, #6
 8017e18:	f040 80ca 	bne.w	8017fb0 <modbusSlaveParseFrame+0x4bc>
    {
        uint16_t startAddr = modbusRxTxBuffer[2] << 8 | modbusRxTxBuffer[3];
 8017e1c:	f7f2 f8ca 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017e20:	4b84      	ldr	r3, [pc, #528]	; (8018034 <modbusSlaveParseFrame+0x540>)
 8017e22:	08da      	lsrs	r2, r3, #3
 8017e24:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017e28:	f992 2000 	ldrsb.w	r2, [r2]
 8017e2c:	2a00      	cmp	r2, #0
 8017e2e:	bf14      	ite	ne
 8017e30:	2101      	movne	r1, #1
 8017e32:	2100      	moveq	r1, #0
 8017e34:	b2c9      	uxtb	r1, r1
 8017e36:	f003 0007 	and.w	r0, r3, #7
 8017e3a:	b240      	sxtb	r0, r0
 8017e3c:	4290      	cmp	r0, r2
 8017e3e:	bfac      	ite	ge
 8017e40:	2201      	movge	r2, #1
 8017e42:	2200      	movlt	r2, #0
 8017e44:	b2d2      	uxtb	r2, r2
 8017e46:	400a      	ands	r2, r1
 8017e48:	b2d2      	uxtb	r2, r2
 8017e4a:	2a00      	cmp	r2, #0
 8017e4c:	d002      	beq.n	8017e54 <modbusSlaveParseFrame+0x360>
 8017e4e:	4618      	mov	r0, r3
 8017e50:	f7f1 fafe 	bl	8009450 <__asan_report_load1>
 8017e54:	4b76      	ldr	r3, [pc, #472]	; (8018030 <modbusSlaveParseFrame+0x53c>)
 8017e56:	789b      	ldrb	r3, [r3, #2]
 8017e58:	021b      	lsls	r3, r3, #8
 8017e5a:	b219      	sxth	r1, r3
 8017e5c:	4b76      	ldr	r3, [pc, #472]	; (8018038 <modbusSlaveParseFrame+0x544>)
 8017e5e:	08da      	lsrs	r2, r3, #3
 8017e60:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017e64:	f992 2000 	ldrsb.w	r2, [r2]
 8017e68:	2a00      	cmp	r2, #0
 8017e6a:	bf14      	ite	ne
 8017e6c:	2001      	movne	r0, #1
 8017e6e:	2000      	moveq	r0, #0
 8017e70:	b2c0      	uxtb	r0, r0
 8017e72:	f003 0407 	and.w	r4, r3, #7
 8017e76:	b264      	sxtb	r4, r4
 8017e78:	4294      	cmp	r4, r2
 8017e7a:	bfac      	ite	ge
 8017e7c:	2201      	movge	r2, #1
 8017e7e:	2200      	movlt	r2, #0
 8017e80:	b2d2      	uxtb	r2, r2
 8017e82:	4002      	ands	r2, r0
 8017e84:	b2d2      	uxtb	r2, r2
 8017e86:	2a00      	cmp	r2, #0
 8017e88:	d002      	beq.n	8017e90 <modbusSlaveParseFrame+0x39c>
 8017e8a:	4618      	mov	r0, r3
 8017e8c:	f7f1 fae0 	bl	8009450 <__asan_report_load1>
 8017e90:	4b67      	ldr	r3, [pc, #412]	; (8018030 <modbusSlaveParseFrame+0x53c>)
 8017e92:	78db      	ldrb	r3, [r3, #3]
 8017e94:	b21b      	sxth	r3, r3
 8017e96:	430b      	orrs	r3, r1
 8017e98:	b21b      	sxth	r3, r3
 8017e9a:	823b      	strh	r3, [r7, #16]
        if(startAddr > MODBUS_SLAVE_REGISTERS_NUM)
 8017e9c:	8a3b      	ldrh	r3, [r7, #16]
 8017e9e:	2b80      	cmp	r3, #128	; 0x80
 8017ea0:	d907      	bls.n	8017eb2 <modbusSlaveParseFrame+0x3be>
            answerLen = modbusSlaveErrorSet(0x02);
 8017ea2:	f7f2 f887 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017ea6:	2002      	movs	r0, #2
 8017ea8:	f7ff fdd0 	bl	8017a4c <modbusSlaveErrorSet>
 8017eac:	4603      	mov	r3, r0
 8017eae:	80fb      	strh	r3, [r7, #6]
 8017eb0:	e1aa      	b.n	8018208 <modbusSlaveParseFrame+0x714>
        else
        {
            modbusMemory[startAddr] = modbusRxTxBuffer[4] << 8 | modbusRxTxBuffer[5];
 8017eb2:	f7f2 f87f 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017eb6:	4b61      	ldr	r3, [pc, #388]	; (801803c <modbusSlaveParseFrame+0x548>)
 8017eb8:	08da      	lsrs	r2, r3, #3
 8017eba:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017ebe:	f992 2000 	ldrsb.w	r2, [r2]
 8017ec2:	2a00      	cmp	r2, #0
 8017ec4:	bf14      	ite	ne
 8017ec6:	2101      	movne	r1, #1
 8017ec8:	2100      	moveq	r1, #0
 8017eca:	b2c9      	uxtb	r1, r1
 8017ecc:	f003 0007 	and.w	r0, r3, #7
 8017ed0:	b240      	sxtb	r0, r0
 8017ed2:	4290      	cmp	r0, r2
 8017ed4:	bfac      	ite	ge
 8017ed6:	2201      	movge	r2, #1
 8017ed8:	2200      	movlt	r2, #0
 8017eda:	b2d2      	uxtb	r2, r2
 8017edc:	400a      	ands	r2, r1
 8017ede:	b2d2      	uxtb	r2, r2
 8017ee0:	2a00      	cmp	r2, #0
 8017ee2:	d002      	beq.n	8017eea <modbusSlaveParseFrame+0x3f6>
 8017ee4:	4618      	mov	r0, r3
 8017ee6:	f7f1 fab3 	bl	8009450 <__asan_report_load1>
 8017eea:	4b51      	ldr	r3, [pc, #324]	; (8018030 <modbusSlaveParseFrame+0x53c>)
 8017eec:	791b      	ldrb	r3, [r3, #4]
 8017eee:	021b      	lsls	r3, r3, #8
 8017ef0:	b219      	sxth	r1, r3
 8017ef2:	4b53      	ldr	r3, [pc, #332]	; (8018040 <modbusSlaveParseFrame+0x54c>)
 8017ef4:	08da      	lsrs	r2, r3, #3
 8017ef6:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017efa:	f992 2000 	ldrsb.w	r2, [r2]
 8017efe:	2a00      	cmp	r2, #0
 8017f00:	bf14      	ite	ne
 8017f02:	2001      	movne	r0, #1
 8017f04:	2000      	moveq	r0, #0
 8017f06:	b2c0      	uxtb	r0, r0
 8017f08:	f003 0407 	and.w	r4, r3, #7
 8017f0c:	b264      	sxtb	r4, r4
 8017f0e:	4294      	cmp	r4, r2
 8017f10:	bfac      	ite	ge
 8017f12:	2201      	movge	r2, #1
 8017f14:	2200      	movlt	r2, #0
 8017f16:	b2d2      	uxtb	r2, r2
 8017f18:	4002      	ands	r2, r0
 8017f1a:	b2d2      	uxtb	r2, r2
 8017f1c:	2a00      	cmp	r2, #0
 8017f1e:	d002      	beq.n	8017f26 <modbusSlaveParseFrame+0x432>
 8017f20:	4618      	mov	r0, r3
 8017f22:	f7f1 fa95 	bl	8009450 <__asan_report_load1>
 8017f26:	4b42      	ldr	r3, [pc, #264]	; (8018030 <modbusSlaveParseFrame+0x53c>)
 8017f28:	795b      	ldrb	r3, [r3, #5]
 8017f2a:	b21b      	sxth	r3, r3
 8017f2c:	430b      	orrs	r3, r1
 8017f2e:	b21b      	sxth	r3, r3
 8017f30:	8a3a      	ldrh	r2, [r7, #16]
 8017f32:	b29d      	uxth	r5, r3
 8017f34:	0053      	lsls	r3, r2, #1
 8017f36:	4943      	ldr	r1, [pc, #268]	; (8018044 <modbusSlaveParseFrame+0x550>)
 8017f38:	440b      	add	r3, r1
 8017f3a:	08d9      	lsrs	r1, r3, #3
 8017f3c:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8017f40:	f991 1000 	ldrsb.w	r1, [r1]
 8017f44:	2900      	cmp	r1, #0
 8017f46:	bf14      	ite	ne
 8017f48:	2001      	movne	r0, #1
 8017f4a:	2000      	moveq	r0, #0
 8017f4c:	b2c0      	uxtb	r0, r0
 8017f4e:	f003 0407 	and.w	r4, r3, #7
 8017f52:	b264      	sxtb	r4, r4
 8017f54:	3401      	adds	r4, #1
 8017f56:	b264      	sxtb	r4, r4
 8017f58:	428c      	cmp	r4, r1
 8017f5a:	bfac      	ite	ge
 8017f5c:	2101      	movge	r1, #1
 8017f5e:	2100      	movlt	r1, #0
 8017f60:	b2c9      	uxtb	r1, r1
 8017f62:	4001      	ands	r1, r0
 8017f64:	b2c9      	uxtb	r1, r1
 8017f66:	2900      	cmp	r1, #0
 8017f68:	d002      	beq.n	8017f70 <modbusSlaveParseFrame+0x47c>
 8017f6a:	4618      	mov	r0, r3
 8017f6c:	f7f1 fa64 	bl	8009438 <__asan_report_store2>
 8017f70:	4b34      	ldr	r3, [pc, #208]	; (8018044 <modbusSlaveParseFrame+0x550>)
 8017f72:	4629      	mov	r1, r5
 8017f74:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            answerLen = modbusRxCount;
 8017f78:	4b33      	ldr	r3, [pc, #204]	; (8018048 <modbusSlaveParseFrame+0x554>)
 8017f7a:	4619      	mov	r1, r3
 8017f7c:	08cb      	lsrs	r3, r1, #3
 8017f7e:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8017f82:	f993 3000 	ldrsb.w	r3, [r3]
 8017f86:	2b00      	cmp	r3, #0
 8017f88:	bf14      	ite	ne
 8017f8a:	2201      	movne	r2, #1
 8017f8c:	2200      	moveq	r2, #0
 8017f8e:	b2d2      	uxtb	r2, r2
 8017f90:	2b01      	cmp	r3, #1
 8017f92:	bfd4      	ite	le
 8017f94:	2301      	movle	r3, #1
 8017f96:	2300      	movgt	r3, #0
 8017f98:	b2db      	uxtb	r3, r3
 8017f9a:	4013      	ands	r3, r2
 8017f9c:	b2db      	uxtb	r3, r3
 8017f9e:	2b00      	cmp	r3, #0
 8017fa0:	d002      	beq.n	8017fa8 <modbusSlaveParseFrame+0x4b4>
 8017fa2:	4608      	mov	r0, r1
 8017fa4:	f7f1 fa60 	bl	8009468 <__asan_report_load2>
 8017fa8:	4b27      	ldr	r3, [pc, #156]	; (8018048 <modbusSlaveParseFrame+0x554>)
 8017faa:	881b      	ldrh	r3, [r3, #0]
 8017fac:	80fb      	strh	r3, [r7, #6]
 8017fae:	e12b      	b.n	8018208 <modbusSlaveParseFrame+0x714>
        }
    }
    else if(command == 0x10)
 8017fb0:	f7f2 f800 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017fb4:	797b      	ldrb	r3, [r7, #5]
 8017fb6:	2b10      	cmp	r3, #16
 8017fb8:	f040 811f 	bne.w	80181fa <modbusSlaveParseFrame+0x706>
    {
        uint16_t startAddr = modbusRxTxBuffer[2] << 8 | modbusRxTxBuffer[3];
 8017fbc:	f7f1 fffa 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8017fc0:	4b1c      	ldr	r3, [pc, #112]	; (8018034 <modbusSlaveParseFrame+0x540>)
 8017fc2:	08da      	lsrs	r2, r3, #3
 8017fc4:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8017fc8:	f992 2000 	ldrsb.w	r2, [r2]
 8017fcc:	2a00      	cmp	r2, #0
 8017fce:	bf14      	ite	ne
 8017fd0:	2101      	movne	r1, #1
 8017fd2:	2100      	moveq	r1, #0
 8017fd4:	b2c9      	uxtb	r1, r1
 8017fd6:	f003 0007 	and.w	r0, r3, #7
 8017fda:	b240      	sxtb	r0, r0
 8017fdc:	4290      	cmp	r0, r2
 8017fde:	bfac      	ite	ge
 8017fe0:	2201      	movge	r2, #1
 8017fe2:	2200      	movlt	r2, #0
 8017fe4:	b2d2      	uxtb	r2, r2
 8017fe6:	400a      	ands	r2, r1
 8017fe8:	b2d2      	uxtb	r2, r2
 8017fea:	2a00      	cmp	r2, #0
 8017fec:	d002      	beq.n	8017ff4 <modbusSlaveParseFrame+0x500>
 8017fee:	4618      	mov	r0, r3
 8017ff0:	f7f1 fa2e 	bl	8009450 <__asan_report_load1>
 8017ff4:	4b0e      	ldr	r3, [pc, #56]	; (8018030 <modbusSlaveParseFrame+0x53c>)
 8017ff6:	789b      	ldrb	r3, [r3, #2]
 8017ff8:	021b      	lsls	r3, r3, #8
 8017ffa:	b219      	sxth	r1, r3
 8017ffc:	4b0e      	ldr	r3, [pc, #56]	; (8018038 <modbusSlaveParseFrame+0x544>)
 8017ffe:	08da      	lsrs	r2, r3, #3
 8018000:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8018004:	f992 2000 	ldrsb.w	r2, [r2]
 8018008:	2a00      	cmp	r2, #0
 801800a:	bf14      	ite	ne
 801800c:	2001      	movne	r0, #1
 801800e:	2000      	moveq	r0, #0
 8018010:	b2c0      	uxtb	r0, r0
 8018012:	f003 0407 	and.w	r4, r3, #7
 8018016:	b264      	sxtb	r4, r4
 8018018:	4294      	cmp	r4, r2
 801801a:	bfac      	ite	ge
 801801c:	2201      	movge	r2, #1
 801801e:	2200      	movlt	r2, #0
 8018020:	b2d2      	uxtb	r2, r2
 8018022:	4002      	ands	r2, r0
 8018024:	b2d2      	uxtb	r2, r2
 8018026:	2a00      	cmp	r2, #0
 8018028:	d010      	beq.n	801804c <modbusSlaveParseFrame+0x558>
 801802a:	4618      	mov	r0, r3
 801802c:	f7f1 fa10 	bl	8009450 <__asan_report_load1>
 8018030:	24033300 	.word	0x24033300
 8018034:	24033302 	.word	0x24033302
 8018038:	24033303 	.word	0x24033303
 801803c:	24033304 	.word	0x24033304
 8018040:	24033305 	.word	0x24033305
 8018044:	24033100 	.word	0x24033100
 8018048:	24033500 	.word	0x24033500
 801804c:	4b9b      	ldr	r3, [pc, #620]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 801804e:	78db      	ldrb	r3, [r3, #3]
 8018050:	b21b      	sxth	r3, r3
 8018052:	430b      	orrs	r3, r1
 8018054:	b21b      	sxth	r3, r3
 8018056:	81bb      	strh	r3, [r7, #12]
        uint16_t regNum = modbusRxTxBuffer[4] << 8 | modbusRxTxBuffer[5];
 8018058:	4b99      	ldr	r3, [pc, #612]	; (80182c0 <modbusSlaveParseFrame+0x7cc>)
 801805a:	08da      	lsrs	r2, r3, #3
 801805c:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 8018060:	f992 2000 	ldrsb.w	r2, [r2]
 8018064:	2a00      	cmp	r2, #0
 8018066:	bf14      	ite	ne
 8018068:	2101      	movne	r1, #1
 801806a:	2100      	moveq	r1, #0
 801806c:	b2c9      	uxtb	r1, r1
 801806e:	f003 0007 	and.w	r0, r3, #7
 8018072:	b240      	sxtb	r0, r0
 8018074:	4290      	cmp	r0, r2
 8018076:	bfac      	ite	ge
 8018078:	2201      	movge	r2, #1
 801807a:	2200      	movlt	r2, #0
 801807c:	b2d2      	uxtb	r2, r2
 801807e:	400a      	ands	r2, r1
 8018080:	b2d2      	uxtb	r2, r2
 8018082:	2a00      	cmp	r2, #0
 8018084:	d002      	beq.n	801808c <modbusSlaveParseFrame+0x598>
 8018086:	4618      	mov	r0, r3
 8018088:	f7f1 f9e2 	bl	8009450 <__asan_report_load1>
 801808c:	4b8b      	ldr	r3, [pc, #556]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 801808e:	791b      	ldrb	r3, [r3, #4]
 8018090:	021b      	lsls	r3, r3, #8
 8018092:	b219      	sxth	r1, r3
 8018094:	4b8b      	ldr	r3, [pc, #556]	; (80182c4 <modbusSlaveParseFrame+0x7d0>)
 8018096:	08da      	lsrs	r2, r3, #3
 8018098:	f102 52dc 	add.w	r2, r2, #461373440	; 0x1b800000
 801809c:	f992 2000 	ldrsb.w	r2, [r2]
 80180a0:	2a00      	cmp	r2, #0
 80180a2:	bf14      	ite	ne
 80180a4:	2001      	movne	r0, #1
 80180a6:	2000      	moveq	r0, #0
 80180a8:	b2c0      	uxtb	r0, r0
 80180aa:	f003 0407 	and.w	r4, r3, #7
 80180ae:	b264      	sxtb	r4, r4
 80180b0:	4294      	cmp	r4, r2
 80180b2:	bfac      	ite	ge
 80180b4:	2201      	movge	r2, #1
 80180b6:	2200      	movlt	r2, #0
 80180b8:	b2d2      	uxtb	r2, r2
 80180ba:	4002      	ands	r2, r0
 80180bc:	b2d2      	uxtb	r2, r2
 80180be:	2a00      	cmp	r2, #0
 80180c0:	d002      	beq.n	80180c8 <modbusSlaveParseFrame+0x5d4>
 80180c2:	4618      	mov	r0, r3
 80180c4:	f7f1 f9c4 	bl	8009450 <__asan_report_load1>
 80180c8:	4b7c      	ldr	r3, [pc, #496]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 80180ca:	795b      	ldrb	r3, [r3, #5]
 80180cc:	b21b      	sxth	r3, r3
 80180ce:	430b      	orrs	r3, r1
 80180d0:	b21b      	sxth	r3, r3
 80180d2:	81fb      	strh	r3, [r7, #14]
        if(((startAddr + regNum) > MODBUS_SLAVE_REGISTERS_NUM) || (regNum > 126))
 80180d4:	89ba      	ldrh	r2, [r7, #12]
 80180d6:	89fb      	ldrh	r3, [r7, #14]
 80180d8:	4413      	add	r3, r2
 80180da:	2b80      	cmp	r3, #128	; 0x80
 80180dc:	dc04      	bgt.n	80180e8 <modbusSlaveParseFrame+0x5f4>
 80180de:	f7f1 ff69 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80180e2:	89fb      	ldrh	r3, [r7, #14]
 80180e4:	2b7e      	cmp	r3, #126	; 0x7e
 80180e6:	d907      	bls.n	80180f8 <modbusSlaveParseFrame+0x604>
            answerLen = modbusSlaveErrorSet(0x02);
 80180e8:	f7f1 ff64 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80180ec:	2002      	movs	r0, #2
 80180ee:	f7ff fcad 	bl	8017a4c <modbusSlaveErrorSet>
 80180f2:	4603      	mov	r3, r0
 80180f4:	80fb      	strh	r3, [r7, #6]
 80180f6:	e087      	b.n	8018208 <modbusSlaveParseFrame+0x714>
        else
        {
            for(uint16_t reg = 0; reg < regNum; reg++)
 80180f8:	f7f1 ff5c 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80180fc:	2300      	movs	r3, #0
 80180fe:	817b      	strh	r3, [r7, #10]
 8018100:	e070      	b.n	80181e4 <modbusSlaveParseFrame+0x6f0>
            {
                modbusMemory[startAddr + reg] = modbusRxTxBuffer[7 + (reg << 1)] << 8 | modbusRxTxBuffer[8 + (reg << 1)];
 8018102:	f7f1 ff57 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 8018106:	897b      	ldrh	r3, [r7, #10]
 8018108:	005b      	lsls	r3, r3, #1
 801810a:	1dda      	adds	r2, r3, #7
 801810c:	4b6b      	ldr	r3, [pc, #428]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 801810e:	4413      	add	r3, r2
 8018110:	08d9      	lsrs	r1, r3, #3
 8018112:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8018116:	f991 1000 	ldrsb.w	r1, [r1]
 801811a:	2900      	cmp	r1, #0
 801811c:	bf14      	ite	ne
 801811e:	2001      	movne	r0, #1
 8018120:	2000      	moveq	r0, #0
 8018122:	b2c0      	uxtb	r0, r0
 8018124:	f003 0407 	and.w	r4, r3, #7
 8018128:	b264      	sxtb	r4, r4
 801812a:	428c      	cmp	r4, r1
 801812c:	bfac      	ite	ge
 801812e:	2101      	movge	r1, #1
 8018130:	2100      	movlt	r1, #0
 8018132:	b2c9      	uxtb	r1, r1
 8018134:	4001      	ands	r1, r0
 8018136:	b2c9      	uxtb	r1, r1
 8018138:	2900      	cmp	r1, #0
 801813a:	d002      	beq.n	8018142 <modbusSlaveParseFrame+0x64e>
 801813c:	4618      	mov	r0, r3
 801813e:	f7f1 f987 	bl	8009450 <__asan_report_load1>
 8018142:	4b5e      	ldr	r3, [pc, #376]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 8018144:	5c9b      	ldrb	r3, [r3, r2]
 8018146:	021b      	lsls	r3, r3, #8
 8018148:	b218      	sxth	r0, r3
 801814a:	897b      	ldrh	r3, [r7, #10]
 801814c:	005b      	lsls	r3, r3, #1
 801814e:	f103 0208 	add.w	r2, r3, #8
 8018152:	4b5a      	ldr	r3, [pc, #360]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 8018154:	4413      	add	r3, r2
 8018156:	08d9      	lsrs	r1, r3, #3
 8018158:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 801815c:	f991 1000 	ldrsb.w	r1, [r1]
 8018160:	2900      	cmp	r1, #0
 8018162:	bf14      	ite	ne
 8018164:	2401      	movne	r4, #1
 8018166:	2400      	moveq	r4, #0
 8018168:	b2e4      	uxtb	r4, r4
 801816a:	f003 0507 	and.w	r5, r3, #7
 801816e:	b26d      	sxtb	r5, r5
 8018170:	428d      	cmp	r5, r1
 8018172:	bfac      	ite	ge
 8018174:	2101      	movge	r1, #1
 8018176:	2100      	movlt	r1, #0
 8018178:	b2c9      	uxtb	r1, r1
 801817a:	4021      	ands	r1, r4
 801817c:	b2c9      	uxtb	r1, r1
 801817e:	2900      	cmp	r1, #0
 8018180:	d002      	beq.n	8018188 <modbusSlaveParseFrame+0x694>
 8018182:	4618      	mov	r0, r3
 8018184:	f7f1 f964 	bl	8009450 <__asan_report_load1>
 8018188:	4b4c      	ldr	r3, [pc, #304]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 801818a:	5c9b      	ldrb	r3, [r3, r2]
 801818c:	b21b      	sxth	r3, r3
 801818e:	4303      	orrs	r3, r0
 8018190:	b219      	sxth	r1, r3
 8018192:	89ba      	ldrh	r2, [r7, #12]
 8018194:	897b      	ldrh	r3, [r7, #10]
 8018196:	441a      	add	r2, r3
 8018198:	b28d      	uxth	r5, r1
 801819a:	0053      	lsls	r3, r2, #1
 801819c:	494a      	ldr	r1, [pc, #296]	; (80182c8 <modbusSlaveParseFrame+0x7d4>)
 801819e:	440b      	add	r3, r1
 80181a0:	08d9      	lsrs	r1, r3, #3
 80181a2:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 80181a6:	f991 1000 	ldrsb.w	r1, [r1]
 80181aa:	2900      	cmp	r1, #0
 80181ac:	bf14      	ite	ne
 80181ae:	2001      	movne	r0, #1
 80181b0:	2000      	moveq	r0, #0
 80181b2:	b2c0      	uxtb	r0, r0
 80181b4:	f003 0407 	and.w	r4, r3, #7
 80181b8:	b264      	sxtb	r4, r4
 80181ba:	3401      	adds	r4, #1
 80181bc:	b264      	sxtb	r4, r4
 80181be:	428c      	cmp	r4, r1
 80181c0:	bfac      	ite	ge
 80181c2:	2101      	movge	r1, #1
 80181c4:	2100      	movlt	r1, #0
 80181c6:	b2c9      	uxtb	r1, r1
 80181c8:	4001      	ands	r1, r0
 80181ca:	b2c9      	uxtb	r1, r1
 80181cc:	2900      	cmp	r1, #0
 80181ce:	d002      	beq.n	80181d6 <modbusSlaveParseFrame+0x6e2>
 80181d0:	4618      	mov	r0, r3
 80181d2:	f7f1 f931 	bl	8009438 <__asan_report_store2>
 80181d6:	4b3c      	ldr	r3, [pc, #240]	; (80182c8 <modbusSlaveParseFrame+0x7d4>)
 80181d8:	4629      	mov	r1, r5
 80181da:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for(uint16_t reg = 0; reg < regNum; reg++)
 80181de:	897b      	ldrh	r3, [r7, #10]
 80181e0:	3301      	adds	r3, #1
 80181e2:	817b      	strh	r3, [r7, #10]
 80181e4:	f7f1 fee6 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80181e8:	897a      	ldrh	r2, [r7, #10]
 80181ea:	89fb      	ldrh	r3, [r7, #14]
 80181ec:	429a      	cmp	r2, r3
 80181ee:	d388      	bcc.n	8018102 <modbusSlaveParseFrame+0x60e>
            }
            answerLen = 8;
 80181f0:	f7f1 fee0 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80181f4:	2308      	movs	r3, #8
 80181f6:	80fb      	strh	r3, [r7, #6]
 80181f8:	e006      	b.n	8018208 <modbusSlaveParseFrame+0x714>
        }
    }
    else
    {
        answerLen = modbusSlaveErrorSet(0x01);
 80181fa:	f7f1 fedb 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80181fe:	2001      	movs	r0, #1
 8018200:	f7ff fc24 	bl	8017a4c <modbusSlaveErrorSet>
 8018204:	4603      	mov	r3, r0
 8018206:	80fb      	strh	r3, [r7, #6]
    }
    uint16_t crc = modbusSlaveGetCRC(modbusRxTxBuffer, answerLen - 2);
 8018208:	f7f1 fed4 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 801820c:	88fb      	ldrh	r3, [r7, #6]
 801820e:	3b02      	subs	r3, #2
 8018210:	b29b      	uxth	r3, r3
 8018212:	4619      	mov	r1, r3
 8018214:	4829      	ldr	r0, [pc, #164]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 8018216:	f7ff fc05 	bl	8017a24 <modbusSlaveGetCRC>
 801821a:	4603      	mov	r3, r0
 801821c:	82fb      	strh	r3, [r7, #22]
    modbusRxTxBuffer[answerLen - 2] = crc;
 801821e:	88fb      	ldrh	r3, [r7, #6]
 8018220:	1e9a      	subs	r2, r3, #2
 8018222:	8afb      	ldrh	r3, [r7, #22]
 8018224:	b2dd      	uxtb	r5, r3
 8018226:	4b25      	ldr	r3, [pc, #148]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 8018228:	4413      	add	r3, r2
 801822a:	08d9      	lsrs	r1, r3, #3
 801822c:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8018230:	f991 1000 	ldrsb.w	r1, [r1]
 8018234:	2900      	cmp	r1, #0
 8018236:	bf14      	ite	ne
 8018238:	2001      	movne	r0, #1
 801823a:	2000      	moveq	r0, #0
 801823c:	b2c0      	uxtb	r0, r0
 801823e:	f003 0407 	and.w	r4, r3, #7
 8018242:	b264      	sxtb	r4, r4
 8018244:	428c      	cmp	r4, r1
 8018246:	bfac      	ite	ge
 8018248:	2101      	movge	r1, #1
 801824a:	2100      	movlt	r1, #0
 801824c:	b2c9      	uxtb	r1, r1
 801824e:	4001      	ands	r1, r0
 8018250:	b2c9      	uxtb	r1, r1
 8018252:	2900      	cmp	r1, #0
 8018254:	d002      	beq.n	801825c <modbusSlaveParseFrame+0x768>
 8018256:	4618      	mov	r0, r3
 8018258:	f7f1 f8e2 	bl	8009420 <__asan_report_store1>
 801825c:	4b17      	ldr	r3, [pc, #92]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 801825e:	4629      	mov	r1, r5
 8018260:	5499      	strb	r1, [r3, r2]
    modbusRxTxBuffer[answerLen - 1] = crc >> 8;
 8018262:	8afb      	ldrh	r3, [r7, #22]
 8018264:	0a1b      	lsrs	r3, r3, #8
 8018266:	b299      	uxth	r1, r3
 8018268:	88fb      	ldrh	r3, [r7, #6]
 801826a:	1e5a      	subs	r2, r3, #1
 801826c:	b2cd      	uxtb	r5, r1
 801826e:	4b13      	ldr	r3, [pc, #76]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 8018270:	4413      	add	r3, r2
 8018272:	08d9      	lsrs	r1, r3, #3
 8018274:	f101 51dc 	add.w	r1, r1, #461373440	; 0x1b800000
 8018278:	f991 1000 	ldrsb.w	r1, [r1]
 801827c:	2900      	cmp	r1, #0
 801827e:	bf14      	ite	ne
 8018280:	2001      	movne	r0, #1
 8018282:	2000      	moveq	r0, #0
 8018284:	b2c0      	uxtb	r0, r0
 8018286:	f003 0407 	and.w	r4, r3, #7
 801828a:	b264      	sxtb	r4, r4
 801828c:	428c      	cmp	r4, r1
 801828e:	bfac      	ite	ge
 8018290:	2101      	movge	r1, #1
 8018292:	2100      	movlt	r1, #0
 8018294:	b2c9      	uxtb	r1, r1
 8018296:	4001      	ands	r1, r0
 8018298:	b2c9      	uxtb	r1, r1
 801829a:	2900      	cmp	r1, #0
 801829c:	d002      	beq.n	80182a4 <modbusSlaveParseFrame+0x7b0>
 801829e:	4618      	mov	r0, r3
 80182a0:	f7f1 f8be 	bl	8009420 <__asan_report_store1>
 80182a4:	4b05      	ldr	r3, [pc, #20]	; (80182bc <modbusSlaveParseFrame+0x7c8>)
 80182a6:	4629      	mov	r1, r5
 80182a8:	5499      	strb	r1, [r3, r2]
    return answerLen;
 80182aa:	88fc      	ldrh	r4, [r7, #6]
 80182ac:	f7f1 fe82 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80182b0:	4623      	mov	r3, r4
}
 80182b2:	4618      	mov	r0, r3
 80182b4:	3718      	adds	r7, #24
 80182b6:	46bd      	mov	sp, r7
 80182b8:	bdb0      	pop	{r4, r5, r7, pc}
 80182ba:	bf00      	nop
 80182bc:	24033300 	.word	0x24033300
 80182c0:	24033304 	.word	0x24033304
 80182c4:	24033305 	.word	0x24033305
 80182c8:	24033100 	.word	0x24033100

080182cc <_sub_D_00099_0>:
 80182cc:	b580      	push	{r7, lr}
 80182ce:	af00      	add	r7, sp, #0
 80182d0:	f7f1 fe70 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80182d4:	2101      	movs	r1, #1
 80182d6:	4802      	ldr	r0, [pc, #8]	; (80182e0 <_sub_D_00099_0+0x14>)
 80182d8:	f7f1 f9cd 	bl	8009676 <__asan_unregister_globals>
 80182dc:	bd80      	pop	{r7, pc}
 80182de:	bf00      	nop
 80182e0:	24008020 	.word	0x24008020

080182e4 <_sub_I_00099_1>:
 80182e4:	b580      	push	{r7, lr}
 80182e6:	af00      	add	r7, sp, #0
 80182e8:	f7f1 fe64 	bl	8009fb4 <__sanitizer_cov_trace_pc>
 80182ec:	f7f1 f8c8 	bl	8009480 <__asan_init>
 80182f0:	f7f1 f9ba 	bl	8009668 <__asan_version_mismatch_check_v8>
 80182f4:	2101      	movs	r1, #1
 80182f6:	4802      	ldr	r0, [pc, #8]	; (8018300 <_sub_I_00099_1+0x1c>)
 80182f8:	f7f1 f9c4 	bl	8009684 <__asan_register_globals>
 80182fc:	bd80      	pop	{r7, pc}
 80182fe:	bf00      	nop
 8018300:	24008020 	.word	0x24008020

08018304 <targetTask>:
}
#endif

//this is the Modbus task
static void targetTask( void * pvParameters )
{
 8018304:	b580      	push	{r7, lr}
 8018306:	b086      	sub	sp, #24
 8018308:	af02      	add	r7, sp, #8
 801830a:	6078      	str	r0, [r7, #4]
	/* Unused parameters. */
	//( void ) pvParameters;

   #if DUALCOREFUZZ == 0
   //uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
   Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 801830c:	4b15      	ldr	r3, [pc, #84]	; (8018364 <targetTask+0x60>)
 801830e:	60fb      	str	r3, [r7, #12]
   #endif


    AFLfuzzer.xTypeEx = EX_NO_EX;
 8018310:	68fb      	ldr	r3, [r7, #12]
 8018312:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018316:	2200      	movs	r2, #0
 8018318:	f883 2874 	strb.w	r2, [r3, #2164]	; 0x874
     * you need a physical connection between UART2 TX (PD5) -> UART4 RX (PD0)
     * reference to physical connectors of Nucleo-H743 https://os.mbed.com/platforms/ST-Nucleo-H743ZI/
     * ****/


    SytemCall_1(); //modbusSlaveHardwareInit();  // this only starts receiving data, the HW is initialized in
 801831c:	f7ef fe70 	bl	8008000 <MPU_SytemCall_1>

    xTaskNotifyIndexed(AFLfuzzer.xTaskFuzzer,2,1,eSetValueWithOverwrite); //notify the fuzzer task the target is ready
 8018320:	68fb      	ldr	r3, [r7, #12]
 8018322:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018326:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 801832a:	2300      	movs	r3, #0
 801832c:	9300      	str	r3, [sp, #0]
 801832e:	2303      	movs	r3, #3
 8018330:	2201      	movs	r2, #1
 8018332:	2102      	movs	r1, #2
 8018334:	f7f0 f819 	bl	800836a <MPU_xTaskGenericNotify>

    while(1)
    {


    	ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait for data coming from USART
 8018338:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801833c:	2101      	movs	r1, #1
 801833e:	2000      	movs	r0, #0
 8018340:	f7f0 f84a 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
        modbusSlaveHandler(); //entry point of DMA Modbus library
 8018344:	f7ff f9c6 	bl	80176d4 <modbusSlaveHandler>
        xTaskNotifyIndexed(AFLfuzzer.xTaskFuzzer,0,FAULT_NONE_RTOS,eSetValueWithOverwrite);//notify that the test finished
 8018348:	68fb      	ldr	r3, [r7, #12]
 801834a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801834e:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 8018352:	2300      	movs	r3, #0
 8018354:	9300      	str	r3, [sp, #0]
 8018356:	2303      	movs	r3, #3
 8018358:	2208      	movs	r2, #8
 801835a:	2100      	movs	r1, #0
 801835c:	f7f0 f805 	bl	800836a <MPU_xTaskGenericNotify>
    	ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait for data coming from USART
 8018360:	e7ea      	b.n	8018338 <targetTask+0x34>
 8018362:	bf00      	nop
 8018364:	24020000 	.word	0x24020000

08018368 <spawnNewTarget>:
}



static void spawnNewTarget()
{
 8018368:	b580      	push	{r7, lr}
 801836a:	b0aa      	sub	sp, #168	; 0xa8
 801836c:	af00      	add	r7, sp, #0
   #if DUALCOREFUZZ == 0
   //uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
   Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 801836e:	4b29      	ldr	r3, [pc, #164]	; (8018414 <spawnNewTarget+0xac>)
 8018370:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   #endif

   TaskParameters_t targetTaskParameters =
 8018374:	1d3b      	adds	r3, r7, #4
 8018376:	22a0      	movs	r2, #160	; 0xa0
 8018378:	2100      	movs	r1, #0
 801837a:	4618      	mov	r0, r3
 801837c:	f003 f988 	bl	801b690 <memset>
 8018380:	4b25      	ldr	r3, [pc, #148]	; (8018418 <spawnNewTarget+0xb0>)
 8018382:	607b      	str	r3, [r7, #4]
 8018384:	4b25      	ldr	r3, [pc, #148]	; (801841c <spawnNewTarget+0xb4>)
 8018386:	60bb      	str	r3, [r7, #8]
 8018388:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801838c:	81bb      	strh	r3, [r7, #12]
 801838e:	2314      	movs	r3, #20
 8018390:	617b      	str	r3, [r7, #20]
 8018392:	4b23      	ldr	r3, [pc, #140]	; (8018420 <spawnNewTarget+0xb8>)
 8018394:	61bb      	str	r3, [r7, #24]
 8018396:	4b1f      	ldr	r3, [pc, #124]	; (8018414 <spawnNewTarget+0xac>)
 8018398:	61fb      	str	r3, [r7, #28]
 801839a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801839e:	623b      	str	r3, [r7, #32]
 80183a0:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80183a4:	627b      	str	r3, [r7, #36]	; 0x24
 80183a6:	4b1f      	ldr	r3, [pc, #124]	; (8018424 <spawnNewTarget+0xbc>)
 80183a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80183aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80183ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80183b0:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80183b4:	633b      	str	r3, [r7, #48]	; 0x30
 80183b6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80183ba:	637b      	str	r3, [r7, #52]	; 0x34
 80183bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80183c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80183c2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80183c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80183c8:	4b17      	ldr	r3, [pc, #92]	; (8018428 <spawnNewTarget+0xc0>)
 80183ca:	643b      	str	r3, [r7, #64]	; 0x40
 80183cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80183d0:	647b      	str	r3, [r7, #68]	; 0x44
 80183d2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80183d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80183d8:	4b14      	ldr	r3, [pc, #80]	; (801842c <spawnNewTarget+0xc4>)
 80183da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80183dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80183e0:	653b      	str	r3, [r7, #80]	; 0x50
 80183e2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80183e6:	657b      	str	r3, [r7, #84]	; 0x54
 80183e8:	4b11      	ldr	r3, [pc, #68]	; (8018430 <spawnNewTarget+0xc8>)
 80183ea:	65bb      	str	r3, [r7, #88]	; 0x58
 80183ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80183f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80183f2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80183f6:	663b      	str	r3, [r7, #96]	; 0x60

   };


   //create a new task
   xTaskCreateRestricted( &( targetTaskParameters ), &AFLfuzzer.xTaskTarget );
 80183f8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80183fc:	f646 0370 	movw	r3, #26736	; 0x6870
 8018400:	4413      	add	r3, r2
 8018402:	1d3a      	adds	r2, r7, #4
 8018404:	4619      	mov	r1, r3
 8018406:	4610      	mov	r0, r2
 8018408:	f7ea fef9 	bl	80031fe <xTaskCreateRestricted>

}
 801840c:	bf00      	nop
 801840e:	37a8      	adds	r7, #168	; 0xa8
 8018410:	46bd      	mov	sp, r7
 8018412:	bd80      	pop	{r7, pc}
 8018414:	24020000 	.word	0x24020000
 8018418:	08018305 	.word	0x08018305
 801841c:	240083c0 	.word	0x240083c0
 8018420:	24031000 	.word	0x24031000
 8018424:	24036000 	.word	0x24036000
 8018428:	24033100 	.word	0x24033100
 801842c:	24033300 	.word	0x24033300
 8018430:	24033500 	.word	0x24033500

08018434 <fuzzerTask>:

uint16_t *indexdifP;
uint8_t  bufferDMA[550];
static void fuzzerTask( void * pvParameters )
{
 8018434:	b580      	push	{r7, lr}
 8018436:	b090      	sub	sp, #64	; 0x40
 8018438:	af02      	add	r7, sp, #8
 801843a:	6078      	str	r0, [r7, #4]
	/* Unused parameters. */
	( void ) pvParameters;
	uint32_t notificationvalue;
	uint32_t numberofcycles;
	int i;
	int refreshtarget = 0;
 801843c:	2300      	movs	r3, #0
 801843e:	62fb      	str	r3, [r7, #44]	; 0x2c

    #if DUALCOREFUZZ == 0
	//uint16_t *paflbitmap =  (uint16_t *)DTCMRAMORIGIN;
    Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 8018440:	4bb1      	ldr	r3, [pc, #708]	; (8018708 <fuzzerTask+0x2d4>)
 8018442:	62bb      	str	r3, [r7, #40]	; 0x28
    uint16_t *paflbitmap =  pAFLfuzzer->aflbmp;
 8018444:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018446:	627b      	str	r3, [r7, #36]	; 0x24
    #endif

    indexdifP = &AFLfuzzer.indexdif;
 8018448:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801844a:	f646 0362 	movw	r3, #26722	; 0x6862
 801844e:	4413      	add	r3, r2
 8018450:	4aae      	ldr	r2, [pc, #696]	; (801870c <fuzzerTask+0x2d8>)
 8018452:	6013      	str	r3, [r2, #0]

    		   AFLfuzzer.receiving = false;
	           HAL_UART_Receive_IT(&huart3, AFLfuzzer.inputAFL.uxBuffer, 4);
	           //HAL_UARTEx_ReceiveToIdle_DMA(&huart3, bufferDMA, MAX_BUFFER_INPUT);
    #endif
	MX_USB_DEVICE_Init();
 8018454:	f002 fa4e 	bl	801a8f4 <MX_USB_DEVICE_Init>
	error_cnt = 0;
 8018458:	4bad      	ldr	r3, [pc, #692]	; (8018710 <fuzzerTask+0x2dc>)
 801845a:	2200      	movs	r2, #0
 801845c:	601a      	str	r2, [r3, #0]
	 * 1: Notification from USB USART driver to the fuzzer task when data has arrived
	 * 2: Notification from target to fuzzer to signal readiness to execute the test
	 * ********/

	/**Lets poison the AFLfuzzer structure**/
	uint32_t *HelperShadow =  (uint32_t *)( ((uint32_t)pAFLfuzzer>>3) + McuASAN_CONFIG_APP_MEM_OFFSET);
 801845e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018460:	08db      	lsrs	r3, r3, #3
 8018462:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8018466:	623b      	str	r3, [r7, #32]
	uint32_t HelperShadowSize = AFLINPUTREGION_SIZE>>3;
 8018468:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 801846c:	61fb      	str	r3, [r7, #28]
	memset((void *)HelperShadow, 0xff,HelperShadowSize);
 801846e:	69fa      	ldr	r2, [r7, #28]
 8018470:	21ff      	movs	r1, #255	; 0xff
 8018472:	6a38      	ldr	r0, [r7, #32]
 8018474:	f003 f90c 	bl	801b690 <memset>
	// the only section that should be accessible by the target is the input buffer, so lets un-poison it
	HelperShadow =  (uint32_t *)( ((uint32_t)(&AFLfuzzer.inputAFL.uxBuffer)>>3) + McuASAN_CONFIG_APP_MEM_OFFSET);
 8018478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801847a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801847e:	08db      	lsrs	r3, r3, #3
 8018480:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 8018484:	623b      	str	r3, [r7, #32]
	HelperShadowSize = MAX_BUFFER_INPUT>>3;
 8018486:	f44f 7380 	mov.w	r3, #256	; 0x100
 801848a:	61fb      	str	r3, [r7, #28]
	memset((void *)HelperShadow, 0x00,HelperShadowSize);
 801848c:	69fa      	ldr	r2, [r7, #28]
 801848e:	2100      	movs	r1, #0
 8018490:	6a38      	ldr	r0, [r7, #32]
 8018492:	f003 f8fd 	bl	801b690 <memset>

	//the address of the fuzzer  needs access as well
	HelperShadow =  (uint32_t *)( ((uint32_t)(&AFLfuzzer.xTaskFuzzer)>>3) + McuASAN_CONFIG_APP_MEM_OFFSET);
 8018496:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018498:	f646 036c 	movw	r3, #26732	; 0x686c
 801849c:	4413      	add	r3, r2
 801849e:	08db      	lsrs	r3, r3, #3
 80184a0:	f103 53dc 	add.w	r3, r3, #461373440	; 0x1b800000
 80184a4:	623b      	str	r3, [r7, #32]
	HelperShadowSize = MAX_BUFFER_INPUT>>3;
 80184a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80184aa:	61fb      	str	r3, [r7, #28]
	memset((void *)HelperShadow, 0x00,4);
 80184ac:	2204      	movs	r2, #4
 80184ae:	2100      	movs	r1, #0
 80184b0:	6a38      	ldr	r0, [r7, #32]
 80184b2:	f003 f8ed 	bl	801b690 <memset>

	//these redzones are MPU protected
	memset(redzone1,0xaa,sizeof(redzone1));
 80184b6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80184ba:	21aa      	movs	r1, #170	; 0xaa
 80184bc:	4895      	ldr	r0, [pc, #596]	; (8018714 <fuzzerTask+0x2e0>)
 80184be:	f003 f8e7 	bl	801b690 <memset>
	memset(redzone2,0xbb,sizeof(redzone2));
 80184c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80184c6:	21bb      	movs	r1, #187	; 0xbb
 80184c8:	4893      	ldr	r0, [pc, #588]	; (8018718 <fuzzerTask+0x2e4>)
 80184ca:	f003 f8e1 	bl	801b690 <memset>
	memset(redzone3,0xbb,sizeof(redzone3));
 80184ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80184d2:	21bb      	movs	r1, #187	; 0xbb
 80184d4:	4891      	ldr	r0, [pc, #580]	; (801871c <fuzzerTask+0x2e8>)
 80184d6:	f003 f8db 	bl	801b690 <memset>

	numberofcycles = 0;
 80184da:	2300      	movs	r3, #0
 80184dc:	637b      	str	r3, [r7, #52]	; 0x34
	spawnNewTarget(); // we pass 0 since we don't need to delete the semaphore the first time
 80184de:	f7ff ff43 	bl	8018368 <spawnNewTarget>
	// wait for the target task notification when ready
	ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT/2);
 80184e2:	220a      	movs	r2, #10
 80184e4:	2101      	movs	r1, #1
 80184e6:	2002      	movs	r0, #2
 80184e8:	f7ef ff76 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>

	for( ; ; )
	{

		// we will wait for a notification on index 1 when fuzzing data has arrived through USB-CDC
		ulTaskNotifyTakeIndexed(1,pdTRUE, portMAX_DELAY);
 80184ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80184f0:	2101      	movs	r1, #1
 80184f2:	2001      	movs	r0, #1
 80184f4:	f7ef ff70 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
		{

			//send the payload through USART2 TX  pin PD5
			HAL_UART_Transmit(&huart2,&AFLfuzzer.inputAFL.uxBuffer[4] , AFLfuzzer.inputAFL.u32availablenopad-4, 100);
 80184f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80184fa:	f246 0104 	movw	r1, #24580	; 0x6004
 80184fe:	4419      	add	r1, r3
 8018500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018502:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018506:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 801850a:	b29b      	uxth	r3, r3
 801850c:	3b04      	subs	r3, #4
 801850e:	b29a      	uxth	r2, r3
 8018510:	2364      	movs	r3, #100	; 0x64
 8018512:	4883      	ldr	r0, [pc, #524]	; (8018720 <fuzzerTask+0x2ec>)
 8018514:	f7fb faa8 	bl	8013a68 <HAL_UART_Transmit>
			while(ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT) != 1) //check if data was received by the target through USART on index 2
 8018518:	e023      	b.n	8018562 <fuzzerTask+0x12e>
			{
				//if we do not receive  a confirmation we delete and recreate the target
				// the target will reconfigure USART4 in RX DMA mode
				 vTaskDelete(AFLfuzzer.xTaskTarget);
 801851a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801851c:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018520:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8018524:	4618      	mov	r0, r3
 8018526:	f7ef fdf7 	bl	8008118 <MPU_vTaskDelete>
				 taskYIELD(); //lets the kernel clean the TCB
 801852a:	df01      	svc	1
				 numberofcycles = 0;
 801852c:	2300      	movs	r3, #0
 801852e:	637b      	str	r3, [r7, #52]	; 0x34
				 spawnNewTarget();
 8018530:	f7ff ff1a 	bl	8018368 <spawnNewTarget>
				 // wait for the target task notification when ready
				 ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT/2);
 8018534:	220a      	movs	r2, #10
 8018536:	2101      	movs	r1, #1
 8018538:	2002      	movs	r0, #2
 801853a:	f7ef ff4d 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
				 //send the payload through USART TX  pin PD5
				 HAL_UART_Transmit(&huart2,&AFLfuzzer.inputAFL.uxBuffer[4] , AFLfuzzer.inputAFL.u32availablenopad-4, 100);
 801853e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018540:	f246 0104 	movw	r1, #24580	; 0x6004
 8018544:	4419      	add	r1, r3
 8018546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018548:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801854c:	f8d3 380c 	ldr.w	r3, [r3, #2060]	; 0x80c
 8018550:	b29b      	uxth	r3, r3
 8018552:	3b04      	subs	r3, #4
 8018554:	b29a      	uxth	r2, r3
 8018556:	2364      	movs	r3, #100	; 0x64
 8018558:	4871      	ldr	r0, [pc, #452]	; (8018720 <fuzzerTask+0x2ec>)
 801855a:	f7fb fa85 	bl	8013a68 <HAL_UART_Transmit>

				 refreshtarget = 0;
 801855e:	2300      	movs	r3, #0
 8018560:	62fb      	str	r3, [r7, #44]	; 0x2c
			while(ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT) != 1) //check if data was received by the target through USART on index 2
 8018562:	2214      	movs	r2, #20
 8018564:	2101      	movs	r1, #1
 8018566:	2002      	movs	r0, #2
 8018568:	f7ef ff36 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
 801856c:	4603      	mov	r3, r0
 801856e:	2b01      	cmp	r3, #1
 8018570:	d1d3      	bne.n	801851a <fuzzerTask+0xe6>

			}


			AFLfuzzer.previousGuard = 0;
 8018572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018574:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018578:	2200      	movs	r2, #0
 801857a:	f8a3 2858 	strh.w	r2, [r3, #2136]	; 0x858
			memset(paflbitmap, 0, AFL_BITMAP_SIZE_BYTES);
 801857e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8018582:	2100      	movs	r1, #0
 8018584:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018586:	f003 f883 	bl	801b690 <memset>
			memset(AFLfuzzer.afldiff,0,AFL_BITMAP_SIZE_BYTES/4);
 801858a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801858c:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8018590:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8018594:	2100      	movs	r1, #0
 8018596:	4618      	mov	r0, r3
 8018598:	f003 f87a 	bl	801b690 <memset>
			AFLfuzzer.indexdif = 0;
 801859c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801859e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80185a2:	2200      	movs	r2, #0
 80185a4:	f8a3 2862 	strh.w	r2, [r3, #2146]	; 0x862


			// notify the MODBUS task (target) that data has arrived through USART
			// we need this synchronization back and forward for robustness when working with real peripherals
			// and channels that can trigger hardware errors and hang during fuzzing
			 xTaskNotify(AFLfuzzer.xTaskTarget,0,eSetValueWithOverwrite);
 80185a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185aa:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80185ae:	f8d3 0870 	ldr.w	r0, [r3, #2160]	; 0x870
 80185b2:	2300      	movs	r3, #0
 80185b4:	9300      	str	r3, [sp, #0]
 80185b6:	2303      	movs	r3, #3
 80185b8:	2200      	movs	r2, #0
 80185ba:	2100      	movs	r1, #0
 80185bc:	f7ef fed5 	bl	800836a <MPU_xTaskGenericNotify>

			 //we will wait on Index 0 for notification from target task when testing finished
			 notificationvalue = ulTaskNotifyTakeIndexed(0,pdTRUE, TARGET_TIMEOUT);
 80185c0:	2214      	movs	r2, #20
 80185c2:	2101      	movs	r1, #1
 80185c4:	2000      	movs	r0, #0
 80185c6:	f7ef ff07 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
 80185ca:	61b8      	str	r0, [r7, #24]

			 if (notificationvalue == 0) // TIMEOUT
 80185cc:	69bb      	ldr	r3, [r7, #24]
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	d11c      	bne.n	801860c <fuzzerTask+0x1d8>
			 {
				 AFLfuzzer.aflheader[0] = FAULT_TMOUT;
 80185d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185d4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80185d8:	461a      	mov	r2, r3
 80185da:	2301      	movs	r3, #1
 80185dc:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
				 printf("Target timeout, starting a new target process...\n");
 80185e0:	4850      	ldr	r0, [pc, #320]	; (8018724 <fuzzerTask+0x2f0>)
 80185e2:	f003 f9c3 	bl	801b96c <puts>
			     //We need to kill the target task and spawn a new target
				 vTaskDelete(AFLfuzzer.xTaskTarget);
 80185e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185e8:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80185ec:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 80185f0:	4618      	mov	r0, r3
 80185f2:	f7ef fd91 	bl	8008118 <MPU_vTaskDelete>
				 taskYIELD(); //lets the kernel clean the TCB
 80185f6:	df01      	svc	1
				 numberofcycles = 0;
 80185f8:	2300      	movs	r3, #0
 80185fa:	637b      	str	r3, [r7, #52]	; 0x34
				 spawnNewTarget();
 80185fc:	f7ff feb4 	bl	8018368 <spawnNewTarget>
				 // wait for the target task notification when ready
				 ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT/2);
 8018600:	220a      	movs	r2, #10
 8018602:	2101      	movs	r1, #1
 8018604:	2002      	movs	r0, #2
 8018606:	f7ef fee7 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
 801860a:	e0b7      	b.n	801877c <fuzzerTask+0x348>


			 }
			 else if(notificationvalue == FAULT_ASAN)
 801860c:	69bb      	ldr	r3, [r7, #24]
 801860e:	2b09      	cmp	r3, #9
 8018610:	d13d      	bne.n	801868e <fuzzerTask+0x25a>
			 {

				 i= 0;
 8018612:	2300      	movs	r3, #0
 8018614:	633b      	str	r3, [r7, #48]	; 0x30
				 while(i<McuASAN_MAX_NUMBER_ALLOCS) //clean malloc allocations if any
 8018616:	e015      	b.n	8018644 <fuzzerTask+0x210>
				 {
					 if(AFLfuzzer.allocs[i])
 8018618:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801861a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801861c:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8018620:	440b      	add	r3, r1
 8018622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018626:	2b00      	cmp	r3, #0
 8018628:	d009      	beq.n	801863e <fuzzerTask+0x20a>
				     {
						 free(AFLfuzzer.allocs[i]);
 801862a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801862c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801862e:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8018632:	440b      	add	r3, r1
 8018634:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018638:	4618      	mov	r0, r3
 801863a:	f003 f813 	bl	801b664 <free>
					 }
					 i++;
 801863e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018640:	3301      	adds	r3, #1
 8018642:	633b      	str	r3, [r7, #48]	; 0x30
				 while(i<McuASAN_MAX_NUMBER_ALLOCS) //clean malloc allocations if any
 8018644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018646:	2b09      	cmp	r3, #9
 8018648:	dde6      	ble.n	8018618 <fuzzerTask+0x1e4>
				  }
				  notificationvalue = FAULT_CRASH;
 801864a:	2302      	movs	r3, #2
 801864c:	61bb      	str	r3, [r7, #24]
				  AFLfuzzer.aflheader[0] = notificationvalue;
 801864e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018650:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018654:	461a      	mov	r2, r3
 8018656:	69bb      	ldr	r3, [r7, #24]
 8018658:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
				  printf("ASAN violation %s \n", (char *)EX_str[AFLfuzzer.xTypeEx]);
 801865c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801865e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018662:	f893 3874 	ldrb.w	r3, [r3, #2164]	; 0x874
 8018666:	461a      	mov	r2, r3
 8018668:	4b2f      	ldr	r3, [pc, #188]	; (8018728 <fuzzerTask+0x2f4>)
 801866a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801866e:	4619      	mov	r1, r3
 8018670:	482e      	ldr	r0, [pc, #184]	; (801872c <fuzzerTask+0x2f8>)
 8018672:	f003 f8f5 	bl	801b860 <iprintf>
				  vTaskDelete(AFLfuzzer.xTaskTarget);
 8018676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018678:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801867c:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8018680:	4618      	mov	r0, r3
 8018682:	f7ef fd49 	bl	8008118 <MPU_vTaskDelete>
				  taskYIELD();
 8018686:	df01      	svc	1
				  refreshtarget = 1;
 8018688:	2301      	movs	r3, #1
 801868a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801868c:	e076      	b.n	801877c <fuzzerTask+0x348>
			 }
			 else if(notificationvalue == FAULT_CRASH)
 801868e:	69bb      	ldr	r3, [r7, #24]
 8018690:	2b02      	cmp	r3, #2
 8018692:	d11d      	bne.n	80186d0 <fuzzerTask+0x29c>
			 {
				 AFLfuzzer.aflheader[0] = notificationvalue;
 8018694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018696:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801869a:	461a      	mov	r2, r3
 801869c:	69bb      	ldr	r3, [r7, #24]
 801869e:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814
				 printf("T. crash at: 0x%x, %s \n", (unsigned int)AFLfuzzer.PCcrash, (char *)EX_str[AFLfuzzer.xTypeEx]);
 80186a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186a4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80186a8:	f8d3 1868 	ldr.w	r1, [r3, #2152]	; 0x868
 80186ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186ae:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80186b2:	f893 3874 	ldrb.w	r3, [r3, #2164]	; 0x874
 80186b6:	461a      	mov	r2, r3
 80186b8:	4b1b      	ldr	r3, [pc, #108]	; (8018728 <fuzzerTask+0x2f4>)
 80186ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80186be:	461a      	mov	r2, r3
 80186c0:	481b      	ldr	r0, [pc, #108]	; (8018730 <fuzzerTask+0x2fc>)
 80186c2:	f003 f8cd 	bl	801b860 <iprintf>
				 //The target process was already killed in the Fault Handler ISR,
				 //We need to spawn a new target task
				 numberofcycles = 0;
 80186c6:	2300      	movs	r3, #0
 80186c8:	637b      	str	r3, [r7, #52]	; 0x34
				 refreshtarget = 1;
 80186ca:	2301      	movs	r3, #1
 80186cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80186ce:	e055      	b.n	801877c <fuzzerTask+0x348>


			 }
			 else if (notificationvalue == FAULT_NONE_RTOS)
 80186d0:	69bb      	ldr	r3, [r7, #24]
 80186d2:	2b08      	cmp	r3, #8
 80186d4:	d152      	bne.n	801877c <fuzzerTask+0x348>
			 {
				 // we need this because 0 means timeout for the RTOS notification system
				notificationvalue = FAULT_NONE;
 80186d6:	2300      	movs	r3, #0
 80186d8:	61bb      	str	r3, [r7, #24]
				AFLfuzzer.aflheader[0] = notificationvalue;
 80186da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186dc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80186e0:	461a      	mov	r2, r3
 80186e2:	69bb      	ldr	r3, [r7, #24]
 80186e4:	f8c2 3814 	str.w	r3, [r2, #2068]	; 0x814

#if PERSISTENT_MODE
				numberofcycles++;
 80186e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186ea:	3301      	adds	r3, #1
 80186ec:	637b      	str	r3, [r7, #52]	; 0x34
				if(numberofcycles>=FUZZING_CYCLES_IN_PROCESS && refreshtarget==0)
 80186ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80186f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80186f4:	d342      	bcc.n	801877c <fuzzerTask+0x348>
 80186f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186f8:	2b00      	cmp	r3, #0
 80186fa:	d13f      	bne.n	801877c <fuzzerTask+0x348>
				{
					numberofcycles=0;
 80186fc:	2300      	movs	r3, #0
 80186fe:	637b      	str	r3, [r7, #52]	; 0x34
#endif
					i = 0;
 8018700:	2300      	movs	r3, #0
 8018702:	633b      	str	r3, [r7, #48]	; 0x30

					while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8018704:	e02c      	b.n	8018760 <fuzzerTask+0x32c>
 8018706:	bf00      	nop
 8018708:	24020000 	.word	0x24020000
 801870c:	24033514 	.word	0x24033514
 8018710:	24030000 	.word	0x24030000
 8018714:	24033000 	.word	0x24033000
 8018718:	24033200 	.word	0x24033200
 801871c:	24033400 	.word	0x24033400
 8018720:	24011778 	.word	0x24011778
 8018724:	240083c8 	.word	0x240083c8
 8018728:	24008040 	.word	0x24008040
 801872c:	240083fc 	.word	0x240083fc
 8018730:	24008410 	.word	0x24008410
					{
						 if(AFLfuzzer.allocs[i])
 8018734:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018736:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018738:	f641 230c 	movw	r3, #6668	; 0x1a0c
 801873c:	440b      	add	r3, r1
 801873e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018742:	2b00      	cmp	r3, #0
 8018744:	d009      	beq.n	801875a <fuzzerTask+0x326>
						 {
							 free(AFLfuzzer.allocs[i]);
 8018746:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018748:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801874a:	f641 230c 	movw	r3, #6668	; 0x1a0c
 801874e:	440b      	add	r3, r1
 8018750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018754:	4618      	mov	r0, r3
 8018756:	f002 ff85 	bl	801b664 <free>
						 }
							 i++;
 801875a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801875c:	3301      	adds	r3, #1
 801875e:	633b      	str	r3, [r7, #48]	; 0x30
					while(i<McuASAN_MAX_NUMBER_ALLOCS)
 8018760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018762:	2b09      	cmp	r3, #9
 8018764:	dde6      	ble.n	8018734 <fuzzerTask+0x300>
					}
					vTaskDelete(AFLfuzzer.xTaskTarget);
 8018766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018768:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801876c:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 8018770:	4618      	mov	r0, r3
 8018772:	f7ef fcd1 	bl	8008118 <MPU_vTaskDelete>
				    taskYIELD();
 8018776:	df01      	svc	1
				    refreshtarget = 1;
 8018778:	2301      	movs	r3, #1
 801877a:	62fb      	str	r3, [r7, #44]	; 0x2c
				}
#endif

			 }

			 AFLfuzzer.aflheader[1] = (AFLfuzzer.indexdif * sizeof(tuple_t)  + 4 );
 801877c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801877e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018782:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 8018786:	3301      	adds	r3, #1
 8018788:	009b      	lsls	r3, r3, #2
 801878a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801878c:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 8018790:	f8c2 3818 	str.w	r3, [r2, #2072]	; 0x818

			 tuple_t *auxdiff = AFLfuzzer.afldiff + 1; // the first tuple is empty so we can skip it
 8018794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018796:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 801879a:	3304      	adds	r3, #4
 801879c:	617b      	str	r3, [r7, #20]
			 union ubytes_t *crcbytes;
			 crcbytes = (union ubytes_t *)(auxdiff + AFLfuzzer.indexdif); //set CRC bytes * at the end of the tuple array
 801879e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187a0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80187a4:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 80187a8:	009b      	lsls	r3, r3, #2
 80187aa:	697a      	ldr	r2, [r7, #20]
 80187ac:	4413      	add	r3, r2
 80187ae:	613b      	str	r3, [r7, #16]

			 //calculate the CRC of the return value and payload size
			 uint32_t uwCRCValue = HAL_CRC_Calculate(&hcrc, (uint32_t *)AFLfuzzer.aflheader, 2);
 80187b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80187b2:	f646 0314 	movw	r3, #26644	; 0x6814
 80187b6:	4413      	add	r3, r2
 80187b8:	2202      	movs	r2, #2
 80187ba:	4619      	mov	r1, r3
 80187bc:	4850      	ldr	r0, [pc, #320]	; (8018900 <fuzzerTask+0x4cc>)
 80187be:	f7f3 f9cb 	bl	800bb58 <HAL_CRC_Calculate>
 80187c2:	60f8      	str	r0, [r7, #12]
			 //calculate the CRC of the tuples (payload)
			 uwCRCValue = HAL_CRC_Accumulate(&hcrc, (uint32_t *)auxdiff, AFLfuzzer.indexdif);
 80187c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187c6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80187ca:	f8b3 3862 	ldrh.w	r3, [r3, #2146]	; 0x862
 80187ce:	461a      	mov	r2, r3
 80187d0:	6979      	ldr	r1, [r7, #20]
 80187d2:	484b      	ldr	r0, [pc, #300]	; (8018900 <fuzzerTask+0x4cc>)
 80187d4:	f7f3 f97c 	bl	800bad0 <HAL_CRC_Accumulate>
 80187d8:	60f8      	str	r0, [r7, #12]

			 // invert the CRC to match the zlib method
			 crcbytes->vuint32 = ~uwCRCValue; //write the CRC at the end of the buffer
 80187da:	68fb      	ldr	r3, [r7, #12]
 80187dc:	43da      	mvns	r2, r3
 80187de:	693b      	ldr	r3, [r7, #16]
 80187e0:	601a      	str	r2, [r3, #0]
			 AFLfuzzer.bTXcomplete = false;
 80187e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187e4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80187e8:	2200      	movs	r2, #0
 80187ea:	f883 2865 	strb.w	r2, [r3, #2149]	; 0x865
			 CDC_Transmit_FS((uint8_t *)AFLfuzzer.aflheader, 8);
 80187ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80187f0:	f646 0314 	movw	r3, #26644	; 0x6814
 80187f4:	4413      	add	r3, r2
 80187f6:	2108      	movs	r1, #8
 80187f8:	4618      	mov	r0, r3
 80187fa:	f002 f93f 	bl	801aa7c <CDC_Transmit_FS>
			 //while(AFLfuzzer.bTXcomplete ==false); //wait for end of transmission
			 ulTaskNotifyTakeIndexed(1,pdTRUE, 10);
 80187fe:	220a      	movs	r2, #10
 8018800:	2101      	movs	r1, #1
 8018802:	2001      	movs	r0, #1
 8018804:	f7ef fde8 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
			 AFLfuzzer.bTXcomplete = false;
 8018808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801880a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801880e:	2200      	movs	r2, #0
 8018810:	f883 2865 	strb.w	r2, [r3, #2149]	; 0x865
			 CDC_Transmit_FS((uint8_t *)auxdiff, AFLfuzzer.aflheader[1]);
 8018814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018816:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801881a:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 801881e:	b29b      	uxth	r3, r3
 8018820:	4619      	mov	r1, r3
 8018822:	6978      	ldr	r0, [r7, #20]
 8018824:	f002 f92a 	bl	801aa7c <CDC_Transmit_FS>

			 //while(AFLfuzzer.bTXcomplete ==false); //wait for end of transmission
			 ulTaskNotifyTakeIndexed(1,pdTRUE, 10);
 8018828:	220a      	movs	r2, #10
 801882a:	2101      	movs	r1, #1
 801882c:	2001      	movs	r0, #1
 801882e:	f7ef fdd3 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>


#if PERSISTENT_MODE
				numberofcycles++;
 8018832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018834:	3301      	adds	r3, #1
 8018836:	637b      	str	r3, [r7, #52]	; 0x34
				if(numberofcycles>=FUZZING_CYCLES_IN_PROCESS && refreshtarget==0)
 8018838:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801883a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801883e:	d32b      	bcc.n	8018898 <fuzzerTask+0x464>
 8018840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018842:	2b00      	cmp	r3, #0
 8018844:	d128      	bne.n	8018898 <fuzzerTask+0x464>
				{
					numberofcycles=0;
 8018846:	2300      	movs	r3, #0
 8018848:	637b      	str	r3, [r7, #52]	; 0x34
#endif
					i = 0;
 801884a:	2300      	movs	r3, #0
 801884c:	633b      	str	r3, [r7, #48]	; 0x30

					while(i<McuASAN_MAX_NUMBER_ALLOCS)
 801884e:	e015      	b.n	801887c <fuzzerTask+0x448>
					{
						 if(AFLfuzzer.allocs[i])
 8018850:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018852:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018854:	f641 230c 	movw	r3, #6668	; 0x1a0c
 8018858:	440b      	add	r3, r1
 801885a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801885e:	2b00      	cmp	r3, #0
 8018860:	d009      	beq.n	8018876 <fuzzerTask+0x442>
						 {
							 free(AFLfuzzer.allocs[i]);
 8018862:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8018864:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018866:	f641 230c 	movw	r3, #6668	; 0x1a0c
 801886a:	440b      	add	r3, r1
 801886c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018870:	4618      	mov	r0, r3
 8018872:	f002 fef7 	bl	801b664 <free>
						 }
							 i++;
 8018876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018878:	3301      	adds	r3, #1
 801887a:	633b      	str	r3, [r7, #48]	; 0x30
					while(i<McuASAN_MAX_NUMBER_ALLOCS)
 801887c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801887e:	2b09      	cmp	r3, #9
 8018880:	dde6      	ble.n	8018850 <fuzzerTask+0x41c>
					}
					vTaskDelete(AFLfuzzer.xTaskTarget);
 8018882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018884:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 8018888:	f8d3 3870 	ldr.w	r3, [r3, #2160]	; 0x870
 801888c:	4618      	mov	r0, r3
 801888e:	f7ef fc43 	bl	8008118 <MPU_vTaskDelete>
				    taskYIELD();
 8018892:	df01      	svc	1
				    refreshtarget =1;
 8018894:	2301      	movs	r3, #1
 8018896:	62fb      	str	r3, [r7, #44]	; 0x2c
#if PERSISTENT_MODE
				}
#endif


			 if(refreshtarget)
 8018898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801889a:	2b00      	cmp	r3, #0
 801889c:	d008      	beq.n	80188b0 <fuzzerTask+0x47c>
			 {

				refreshtarget= 0;
 801889e:	2300      	movs	r3, #0
 80188a0:	62fb      	str	r3, [r7, #44]	; 0x2c
				spawnNewTarget();
 80188a2:	f7ff fd61 	bl	8018368 <spawnNewTarget>
				ulTaskNotifyTakeIndexed(2,pdTRUE, TARGET_TIMEOUT/2);
 80188a6:	220a      	movs	r2, #10
 80188a8:	2101      	movs	r1, #1
 80188aa:	2002      	movs	r0, #2
 80188ac:	f7ef fd94 	bl	80083d8 <MPU_ulTaskGenericNotifyTake>
			 }


			 AFLfuzzer.bRXcomplete = false;
 80188b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188b2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80188b6:	2200      	movs	r2, #0
 80188b8:	f883 2864 	strb.w	r2, [r3, #2148]	; 0x864
			 AFLfuzzer.inputLength = 0;
 80188bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188be:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80188c2:	461a      	mov	r2, r3
 80188c4:	2300      	movs	r3, #0
 80188c6:	f8c2 3824 	str.w	r3, [r2, #2084]	; 0x824
			 AFLfuzzer.previousGuard = 0;
 80188ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188cc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80188d0:	2200      	movs	r2, #0
 80188d2:	f8a3 2858 	strh.w	r2, [r3, #2136]	; 0x858
			 RingZeroes(&AFLfuzzer.inputAFL);
 80188d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188d8:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80188dc:	4618      	mov	r0, r3
 80188de:	f7f1 ff6e 	bl	800a7be <RingZeroes>
		     AFLfuzzer.timespan = HAL_GetTick() - AFLfuzzer.timespan;
 80188e2:	f7f2 ff43 	bl	800b76c <HAL_GetTick>
 80188e6:	4602      	mov	r2, r0
 80188e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188ea:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 80188ee:	f8d3 382c 	ldr.w	r3, [r3, #2092]	; 0x82c
 80188f2:	1ad3      	subs	r3, r2, r3
 80188f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80188f6:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
 80188fa:	f8c2 382c 	str.w	r3, [r2, #2092]	; 0x82c
		ulTaskNotifyTakeIndexed(1,pdTRUE, portMAX_DELAY);
 80188fe:	e5f5      	b.n	80184ec <fuzzerTask+0xb8>
 8018900:	240116b0 	.word	0x240116b0

08018904 <vStartMPUDemo>:
}

#endif

void vStartMPUDemo( void )
{
 8018904:	b580      	push	{r7, lr}
 8018906:	b0aa      	sub	sp, #168	; 0xa8
 8018908:	af00      	add	r7, sp, #0

Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 801890a:	4b11      	ldr	r3, [pc, #68]	; (8018950 <vStartMPUDemo+0x4c>)
 801890c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

TaskParameters_t fuzzerTaskParameters =
 8018910:	1d3b      	adds	r3, r7, #4
 8018912:	22a0      	movs	r2, #160	; 0xa0
 8018914:	2100      	movs	r1, #0
 8018916:	4618      	mov	r0, r3
 8018918:	f002 feba 	bl	801b690 <memset>
 801891c:	4b0d      	ldr	r3, [pc, #52]	; (8018954 <vStartMPUDemo+0x50>)
 801891e:	607b      	str	r3, [r7, #4]
 8018920:	4b0d      	ldr	r3, [pc, #52]	; (8018958 <vStartMPUDemo+0x54>)
 8018922:	60bb      	str	r3, [r7, #8]
 8018924:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018928:	81bb      	strh	r3, [r7, #12]
 801892a:	4b0c      	ldr	r3, [pc, #48]	; (801895c <vStartMPUDemo+0x58>)
 801892c:	617b      	str	r3, [r7, #20]
 801892e:	4b0c      	ldr	r3, [pc, #48]	; (8018960 <vStartMPUDemo+0x5c>)
 8018930:	61bb      	str	r3, [r7, #24]
							{ 0, 0, 0 },
					}
};

	/* Create the fuzzer task */
	xTaskCreateRestricted( &( fuzzerTaskParameters ), &AFLfuzzer.xTaskFuzzer );
 8018932:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8018936:	f646 036c 	movw	r3, #26732	; 0x686c
 801893a:	4413      	add	r3, r2
 801893c:	1d3a      	adds	r2, r7, #4
 801893e:	4619      	mov	r1, r3
 8018940:	4610      	mov	r0, r2
 8018942:	f7ea fc5c 	bl	80031fe <xTaskCreateRestricted>
	//spawnNewTarget();

}
 8018946:	bf00      	nop
 8018948:	37a8      	adds	r7, #168	; 0xa8
 801894a:	46bd      	mov	sp, r7
 801894c:	bd80      	pop	{r7, pc}
 801894e:	bf00      	nop
 8018950:	24020000 	.word	0x24020000
 8018954:	08018435 	.word	0x08018435
 8018958:	24008428 	.word	0x24008428
 801895c:	80000014 	.word	0x80000014
 8018960:	24032000 	.word	0x24032000

08018964 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8018964:	b580      	push	{r7, lr}
 8018966:	b084      	sub	sp, #16
 8018968:	af00      	add	r7, sp, #0
 801896a:	6078      	str	r0, [r7, #4]
 801896c:	460b      	mov	r3, r1
 801896e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8018970:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8018974:	f002 fcfc 	bl	801b370 <USBD_static_malloc>
 8018978:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801897a:	68fb      	ldr	r3, [r7, #12]
 801897c:	2b00      	cmp	r3, #0
 801897e:	d109      	bne.n	8018994 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8018980:	687b      	ldr	r3, [r7, #4]
 8018982:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018986:	687b      	ldr	r3, [r7, #4]
 8018988:	32b0      	adds	r2, #176	; 0xb0
 801898a:	2100      	movs	r1, #0
 801898c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8018990:	2302      	movs	r3, #2
 8018992:	e0d4      	b.n	8018b3e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8018994:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8018998:	2100      	movs	r1, #0
 801899a:	68f8      	ldr	r0, [r7, #12]
 801899c:	f002 fe78 	bl	801b690 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80189a0:	687b      	ldr	r3, [r7, #4]
 80189a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80189a6:	687b      	ldr	r3, [r7, #4]
 80189a8:	32b0      	adds	r2, #176	; 0xb0
 80189aa:	68f9      	ldr	r1, [r7, #12]
 80189ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80189b0:	687b      	ldr	r3, [r7, #4]
 80189b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80189b6:	687b      	ldr	r3, [r7, #4]
 80189b8:	32b0      	adds	r2, #176	; 0xb0
 80189ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80189be:	687b      	ldr	r3, [r7, #4]
 80189c0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80189c4:	687b      	ldr	r3, [r7, #4]
 80189c6:	7c1b      	ldrb	r3, [r3, #16]
 80189c8:	2b00      	cmp	r3, #0
 80189ca:	d138      	bne.n	8018a3e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80189cc:	4b5e      	ldr	r3, [pc, #376]	; (8018b48 <USBD_CDC_Init+0x1e4>)
 80189ce:	7819      	ldrb	r1, [r3, #0]
 80189d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80189d4:	2202      	movs	r2, #2
 80189d6:	6878      	ldr	r0, [r7, #4]
 80189d8:	f002 fba7 	bl	801b12a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80189dc:	4b5a      	ldr	r3, [pc, #360]	; (8018b48 <USBD_CDC_Init+0x1e4>)
 80189de:	781b      	ldrb	r3, [r3, #0]
 80189e0:	f003 020f 	and.w	r2, r3, #15
 80189e4:	6879      	ldr	r1, [r7, #4]
 80189e6:	4613      	mov	r3, r2
 80189e8:	009b      	lsls	r3, r3, #2
 80189ea:	4413      	add	r3, r2
 80189ec:	009b      	lsls	r3, r3, #2
 80189ee:	440b      	add	r3, r1
 80189f0:	3324      	adds	r3, #36	; 0x24
 80189f2:	2201      	movs	r2, #1
 80189f4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80189f6:	4b55      	ldr	r3, [pc, #340]	; (8018b4c <USBD_CDC_Init+0x1e8>)
 80189f8:	7819      	ldrb	r1, [r3, #0]
 80189fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80189fe:	2202      	movs	r2, #2
 8018a00:	6878      	ldr	r0, [r7, #4]
 8018a02:	f002 fb92 	bl	801b12a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8018a06:	4b51      	ldr	r3, [pc, #324]	; (8018b4c <USBD_CDC_Init+0x1e8>)
 8018a08:	781b      	ldrb	r3, [r3, #0]
 8018a0a:	f003 020f 	and.w	r2, r3, #15
 8018a0e:	6879      	ldr	r1, [r7, #4]
 8018a10:	4613      	mov	r3, r2
 8018a12:	009b      	lsls	r3, r3, #2
 8018a14:	4413      	add	r3, r2
 8018a16:	009b      	lsls	r3, r3, #2
 8018a18:	440b      	add	r3, r1
 8018a1a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8018a1e:	2201      	movs	r2, #1
 8018a20:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8018a22:	4b4b      	ldr	r3, [pc, #300]	; (8018b50 <USBD_CDC_Init+0x1ec>)
 8018a24:	781b      	ldrb	r3, [r3, #0]
 8018a26:	f003 020f 	and.w	r2, r3, #15
 8018a2a:	6879      	ldr	r1, [r7, #4]
 8018a2c:	4613      	mov	r3, r2
 8018a2e:	009b      	lsls	r3, r3, #2
 8018a30:	4413      	add	r3, r2
 8018a32:	009b      	lsls	r3, r3, #2
 8018a34:	440b      	add	r3, r1
 8018a36:	3326      	adds	r3, #38	; 0x26
 8018a38:	2210      	movs	r2, #16
 8018a3a:	801a      	strh	r2, [r3, #0]
 8018a3c:	e035      	b.n	8018aaa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8018a3e:	4b42      	ldr	r3, [pc, #264]	; (8018b48 <USBD_CDC_Init+0x1e4>)
 8018a40:	7819      	ldrb	r1, [r3, #0]
 8018a42:	2340      	movs	r3, #64	; 0x40
 8018a44:	2202      	movs	r2, #2
 8018a46:	6878      	ldr	r0, [r7, #4]
 8018a48:	f002 fb6f 	bl	801b12a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8018a4c:	4b3e      	ldr	r3, [pc, #248]	; (8018b48 <USBD_CDC_Init+0x1e4>)
 8018a4e:	781b      	ldrb	r3, [r3, #0]
 8018a50:	f003 020f 	and.w	r2, r3, #15
 8018a54:	6879      	ldr	r1, [r7, #4]
 8018a56:	4613      	mov	r3, r2
 8018a58:	009b      	lsls	r3, r3, #2
 8018a5a:	4413      	add	r3, r2
 8018a5c:	009b      	lsls	r3, r3, #2
 8018a5e:	440b      	add	r3, r1
 8018a60:	3324      	adds	r3, #36	; 0x24
 8018a62:	2201      	movs	r2, #1
 8018a64:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8018a66:	4b39      	ldr	r3, [pc, #228]	; (8018b4c <USBD_CDC_Init+0x1e8>)
 8018a68:	7819      	ldrb	r1, [r3, #0]
 8018a6a:	2340      	movs	r3, #64	; 0x40
 8018a6c:	2202      	movs	r2, #2
 8018a6e:	6878      	ldr	r0, [r7, #4]
 8018a70:	f002 fb5b 	bl	801b12a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8018a74:	4b35      	ldr	r3, [pc, #212]	; (8018b4c <USBD_CDC_Init+0x1e8>)
 8018a76:	781b      	ldrb	r3, [r3, #0]
 8018a78:	f003 020f 	and.w	r2, r3, #15
 8018a7c:	6879      	ldr	r1, [r7, #4]
 8018a7e:	4613      	mov	r3, r2
 8018a80:	009b      	lsls	r3, r3, #2
 8018a82:	4413      	add	r3, r2
 8018a84:	009b      	lsls	r3, r3, #2
 8018a86:	440b      	add	r3, r1
 8018a88:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8018a8c:	2201      	movs	r2, #1
 8018a8e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8018a90:	4b2f      	ldr	r3, [pc, #188]	; (8018b50 <USBD_CDC_Init+0x1ec>)
 8018a92:	781b      	ldrb	r3, [r3, #0]
 8018a94:	f003 020f 	and.w	r2, r3, #15
 8018a98:	6879      	ldr	r1, [r7, #4]
 8018a9a:	4613      	mov	r3, r2
 8018a9c:	009b      	lsls	r3, r3, #2
 8018a9e:	4413      	add	r3, r2
 8018aa0:	009b      	lsls	r3, r3, #2
 8018aa2:	440b      	add	r3, r1
 8018aa4:	3326      	adds	r3, #38	; 0x26
 8018aa6:	2210      	movs	r2, #16
 8018aa8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8018aaa:	4b29      	ldr	r3, [pc, #164]	; (8018b50 <USBD_CDC_Init+0x1ec>)
 8018aac:	7819      	ldrb	r1, [r3, #0]
 8018aae:	2308      	movs	r3, #8
 8018ab0:	2203      	movs	r2, #3
 8018ab2:	6878      	ldr	r0, [r7, #4]
 8018ab4:	f002 fb39 	bl	801b12a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8018ab8:	4b25      	ldr	r3, [pc, #148]	; (8018b50 <USBD_CDC_Init+0x1ec>)
 8018aba:	781b      	ldrb	r3, [r3, #0]
 8018abc:	f003 020f 	and.w	r2, r3, #15
 8018ac0:	6879      	ldr	r1, [r7, #4]
 8018ac2:	4613      	mov	r3, r2
 8018ac4:	009b      	lsls	r3, r3, #2
 8018ac6:	4413      	add	r3, r2
 8018ac8:	009b      	lsls	r3, r3, #2
 8018aca:	440b      	add	r3, r1
 8018acc:	3324      	adds	r3, #36	; 0x24
 8018ace:	2201      	movs	r2, #1
 8018ad0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8018ad2:	68fb      	ldr	r3, [r7, #12]
 8018ad4:	2200      	movs	r2, #0
 8018ad6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8018ada:	687b      	ldr	r3, [r7, #4]
 8018adc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018ae0:	687a      	ldr	r2, [r7, #4]
 8018ae2:	33b0      	adds	r3, #176	; 0xb0
 8018ae4:	009b      	lsls	r3, r3, #2
 8018ae6:	4413      	add	r3, r2
 8018ae8:	685b      	ldr	r3, [r3, #4]
 8018aea:	681b      	ldr	r3, [r3, #0]
 8018aec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8018aee:	68fb      	ldr	r3, [r7, #12]
 8018af0:	2200      	movs	r2, #0
 8018af2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8018af6:	68fb      	ldr	r3, [r7, #12]
 8018af8:	2200      	movs	r2, #0
 8018afa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8018afe:	68fb      	ldr	r3, [r7, #12]
 8018b00:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8018b04:	2b00      	cmp	r3, #0
 8018b06:	d101      	bne.n	8018b0c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8018b08:	2302      	movs	r3, #2
 8018b0a:	e018      	b.n	8018b3e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8018b0c:	687b      	ldr	r3, [r7, #4]
 8018b0e:	7c1b      	ldrb	r3, [r3, #16]
 8018b10:	2b00      	cmp	r3, #0
 8018b12:	d10a      	bne.n	8018b2a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8018b14:	4b0d      	ldr	r3, [pc, #52]	; (8018b4c <USBD_CDC_Init+0x1e8>)
 8018b16:	7819      	ldrb	r1, [r3, #0]
 8018b18:	68fb      	ldr	r3, [r7, #12]
 8018b1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8018b1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8018b22:	6878      	ldr	r0, [r7, #4]
 8018b24:	f002 fbf0 	bl	801b308 <USBD_LL_PrepareReceive>
 8018b28:	e008      	b.n	8018b3c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8018b2a:	4b08      	ldr	r3, [pc, #32]	; (8018b4c <USBD_CDC_Init+0x1e8>)
 8018b2c:	7819      	ldrb	r1, [r3, #0]
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8018b34:	2340      	movs	r3, #64	; 0x40
 8018b36:	6878      	ldr	r0, [r7, #4]
 8018b38:	f002 fbe6 	bl	801b308 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8018b3c:	2300      	movs	r3, #0
}
 8018b3e:	4618      	mov	r0, r3
 8018b40:	3710      	adds	r7, #16
 8018b42:	46bd      	mov	sp, r7
 8018b44:	bd80      	pop	{r7, pc}
 8018b46:	bf00      	nop
 8018b48:	240080ff 	.word	0x240080ff
 8018b4c:	24008100 	.word	0x24008100
 8018b50:	24008101 	.word	0x24008101

08018b54 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8018b54:	b580      	push	{r7, lr}
 8018b56:	b082      	sub	sp, #8
 8018b58:	af00      	add	r7, sp, #0
 8018b5a:	6078      	str	r0, [r7, #4]
 8018b5c:	460b      	mov	r3, r1
 8018b5e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8018b60:	4b3a      	ldr	r3, [pc, #232]	; (8018c4c <USBD_CDC_DeInit+0xf8>)
 8018b62:	781b      	ldrb	r3, [r3, #0]
 8018b64:	4619      	mov	r1, r3
 8018b66:	6878      	ldr	r0, [r7, #4]
 8018b68:	f002 fb05 	bl	801b176 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8018b6c:	4b37      	ldr	r3, [pc, #220]	; (8018c4c <USBD_CDC_DeInit+0xf8>)
 8018b6e:	781b      	ldrb	r3, [r3, #0]
 8018b70:	f003 020f 	and.w	r2, r3, #15
 8018b74:	6879      	ldr	r1, [r7, #4]
 8018b76:	4613      	mov	r3, r2
 8018b78:	009b      	lsls	r3, r3, #2
 8018b7a:	4413      	add	r3, r2
 8018b7c:	009b      	lsls	r3, r3, #2
 8018b7e:	440b      	add	r3, r1
 8018b80:	3324      	adds	r3, #36	; 0x24
 8018b82:	2200      	movs	r2, #0
 8018b84:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8018b86:	4b32      	ldr	r3, [pc, #200]	; (8018c50 <USBD_CDC_DeInit+0xfc>)
 8018b88:	781b      	ldrb	r3, [r3, #0]
 8018b8a:	4619      	mov	r1, r3
 8018b8c:	6878      	ldr	r0, [r7, #4]
 8018b8e:	f002 faf2 	bl	801b176 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8018b92:	4b2f      	ldr	r3, [pc, #188]	; (8018c50 <USBD_CDC_DeInit+0xfc>)
 8018b94:	781b      	ldrb	r3, [r3, #0]
 8018b96:	f003 020f 	and.w	r2, r3, #15
 8018b9a:	6879      	ldr	r1, [r7, #4]
 8018b9c:	4613      	mov	r3, r2
 8018b9e:	009b      	lsls	r3, r3, #2
 8018ba0:	4413      	add	r3, r2
 8018ba2:	009b      	lsls	r3, r3, #2
 8018ba4:	440b      	add	r3, r1
 8018ba6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8018baa:	2200      	movs	r2, #0
 8018bac:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8018bae:	4b29      	ldr	r3, [pc, #164]	; (8018c54 <USBD_CDC_DeInit+0x100>)
 8018bb0:	781b      	ldrb	r3, [r3, #0]
 8018bb2:	4619      	mov	r1, r3
 8018bb4:	6878      	ldr	r0, [r7, #4]
 8018bb6:	f002 fade 	bl	801b176 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8018bba:	4b26      	ldr	r3, [pc, #152]	; (8018c54 <USBD_CDC_DeInit+0x100>)
 8018bbc:	781b      	ldrb	r3, [r3, #0]
 8018bbe:	f003 020f 	and.w	r2, r3, #15
 8018bc2:	6879      	ldr	r1, [r7, #4]
 8018bc4:	4613      	mov	r3, r2
 8018bc6:	009b      	lsls	r3, r3, #2
 8018bc8:	4413      	add	r3, r2
 8018bca:	009b      	lsls	r3, r3, #2
 8018bcc:	440b      	add	r3, r1
 8018bce:	3324      	adds	r3, #36	; 0x24
 8018bd0:	2200      	movs	r2, #0
 8018bd2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8018bd4:	4b1f      	ldr	r3, [pc, #124]	; (8018c54 <USBD_CDC_DeInit+0x100>)
 8018bd6:	781b      	ldrb	r3, [r3, #0]
 8018bd8:	f003 020f 	and.w	r2, r3, #15
 8018bdc:	6879      	ldr	r1, [r7, #4]
 8018bde:	4613      	mov	r3, r2
 8018be0:	009b      	lsls	r3, r3, #2
 8018be2:	4413      	add	r3, r2
 8018be4:	009b      	lsls	r3, r3, #2
 8018be6:	440b      	add	r3, r1
 8018be8:	3326      	adds	r3, #38	; 0x26
 8018bea:	2200      	movs	r2, #0
 8018bec:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8018bee:	687b      	ldr	r3, [r7, #4]
 8018bf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018bf4:	687b      	ldr	r3, [r7, #4]
 8018bf6:	32b0      	adds	r2, #176	; 0xb0
 8018bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018bfc:	2b00      	cmp	r3, #0
 8018bfe:	d01f      	beq.n	8018c40 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8018c00:	687b      	ldr	r3, [r7, #4]
 8018c02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018c06:	687a      	ldr	r2, [r7, #4]
 8018c08:	33b0      	adds	r3, #176	; 0xb0
 8018c0a:	009b      	lsls	r3, r3, #2
 8018c0c:	4413      	add	r3, r2
 8018c0e:	685b      	ldr	r3, [r3, #4]
 8018c10:	685b      	ldr	r3, [r3, #4]
 8018c12:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8018c14:	687b      	ldr	r3, [r7, #4]
 8018c16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018c1a:	687b      	ldr	r3, [r7, #4]
 8018c1c:	32b0      	adds	r2, #176	; 0xb0
 8018c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018c22:	4618      	mov	r0, r3
 8018c24:	f002 fbb2 	bl	801b38c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8018c28:	687b      	ldr	r3, [r7, #4]
 8018c2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018c2e:	687b      	ldr	r3, [r7, #4]
 8018c30:	32b0      	adds	r2, #176	; 0xb0
 8018c32:	2100      	movs	r1, #0
 8018c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8018c38:	687b      	ldr	r3, [r7, #4]
 8018c3a:	2200      	movs	r2, #0
 8018c3c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8018c40:	2300      	movs	r3, #0
}
 8018c42:	4618      	mov	r0, r3
 8018c44:	3708      	adds	r7, #8
 8018c46:	46bd      	mov	sp, r7
 8018c48:	bd80      	pop	{r7, pc}
 8018c4a:	bf00      	nop
 8018c4c:	240080ff 	.word	0x240080ff
 8018c50:	24008100 	.word	0x24008100
 8018c54:	24008101 	.word	0x24008101

08018c58 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8018c58:	b580      	push	{r7, lr}
 8018c5a:	b086      	sub	sp, #24
 8018c5c:	af00      	add	r7, sp, #0
 8018c5e:	6078      	str	r0, [r7, #4]
 8018c60:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8018c62:	687b      	ldr	r3, [r7, #4]
 8018c64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018c68:	687b      	ldr	r3, [r7, #4]
 8018c6a:	32b0      	adds	r2, #176	; 0xb0
 8018c6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018c70:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8018c72:	2300      	movs	r3, #0
 8018c74:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8018c76:	2300      	movs	r3, #0
 8018c78:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8018c7a:	2300      	movs	r3, #0
 8018c7c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8018c7e:	693b      	ldr	r3, [r7, #16]
 8018c80:	2b00      	cmp	r3, #0
 8018c82:	d101      	bne.n	8018c88 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8018c84:	2303      	movs	r3, #3
 8018c86:	e0bf      	b.n	8018e08 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8018c88:	683b      	ldr	r3, [r7, #0]
 8018c8a:	781b      	ldrb	r3, [r3, #0]
 8018c8c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8018c90:	2b00      	cmp	r3, #0
 8018c92:	d050      	beq.n	8018d36 <USBD_CDC_Setup+0xde>
 8018c94:	2b20      	cmp	r3, #32
 8018c96:	f040 80af 	bne.w	8018df8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8018c9a:	683b      	ldr	r3, [r7, #0]
 8018c9c:	88db      	ldrh	r3, [r3, #6]
 8018c9e:	2b00      	cmp	r3, #0
 8018ca0:	d03a      	beq.n	8018d18 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8018ca2:	683b      	ldr	r3, [r7, #0]
 8018ca4:	781b      	ldrb	r3, [r3, #0]
 8018ca6:	b25b      	sxtb	r3, r3
 8018ca8:	2b00      	cmp	r3, #0
 8018caa:	da1b      	bge.n	8018ce4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8018cac:	687b      	ldr	r3, [r7, #4]
 8018cae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018cb2:	687a      	ldr	r2, [r7, #4]
 8018cb4:	33b0      	adds	r3, #176	; 0xb0
 8018cb6:	009b      	lsls	r3, r3, #2
 8018cb8:	4413      	add	r3, r2
 8018cba:	685b      	ldr	r3, [r3, #4]
 8018cbc:	689b      	ldr	r3, [r3, #8]
 8018cbe:	683a      	ldr	r2, [r7, #0]
 8018cc0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8018cc2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8018cc4:	683a      	ldr	r2, [r7, #0]
 8018cc6:	88d2      	ldrh	r2, [r2, #6]
 8018cc8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8018cca:	683b      	ldr	r3, [r7, #0]
 8018ccc:	88db      	ldrh	r3, [r3, #6]
 8018cce:	2b07      	cmp	r3, #7
 8018cd0:	bf28      	it	cs
 8018cd2:	2307      	movcs	r3, #7
 8018cd4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8018cd6:	693b      	ldr	r3, [r7, #16]
 8018cd8:	89fa      	ldrh	r2, [r7, #14]
 8018cda:	4619      	mov	r1, r3
 8018cdc:	6878      	ldr	r0, [r7, #4]
 8018cde:	f001 fd89 	bl	801a7f4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8018ce2:	e090      	b.n	8018e06 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8018ce4:	683b      	ldr	r3, [r7, #0]
 8018ce6:	785a      	ldrb	r2, [r3, #1]
 8018ce8:	693b      	ldr	r3, [r7, #16]
 8018cea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8018cee:	683b      	ldr	r3, [r7, #0]
 8018cf0:	88db      	ldrh	r3, [r3, #6]
 8018cf2:	2b3f      	cmp	r3, #63	; 0x3f
 8018cf4:	d803      	bhi.n	8018cfe <USBD_CDC_Setup+0xa6>
 8018cf6:	683b      	ldr	r3, [r7, #0]
 8018cf8:	88db      	ldrh	r3, [r3, #6]
 8018cfa:	b2da      	uxtb	r2, r3
 8018cfc:	e000      	b.n	8018d00 <USBD_CDC_Setup+0xa8>
 8018cfe:	2240      	movs	r2, #64	; 0x40
 8018d00:	693b      	ldr	r3, [r7, #16]
 8018d02:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8018d06:	6939      	ldr	r1, [r7, #16]
 8018d08:	693b      	ldr	r3, [r7, #16]
 8018d0a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8018d0e:	461a      	mov	r2, r3
 8018d10:	6878      	ldr	r0, [r7, #4]
 8018d12:	f001 fd9b 	bl	801a84c <USBD_CtlPrepareRx>
      break;
 8018d16:	e076      	b.n	8018e06 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018d1e:	687a      	ldr	r2, [r7, #4]
 8018d20:	33b0      	adds	r3, #176	; 0xb0
 8018d22:	009b      	lsls	r3, r3, #2
 8018d24:	4413      	add	r3, r2
 8018d26:	685b      	ldr	r3, [r3, #4]
 8018d28:	689b      	ldr	r3, [r3, #8]
 8018d2a:	683a      	ldr	r2, [r7, #0]
 8018d2c:	7850      	ldrb	r0, [r2, #1]
 8018d2e:	2200      	movs	r2, #0
 8018d30:	6839      	ldr	r1, [r7, #0]
 8018d32:	4798      	blx	r3
      break;
 8018d34:	e067      	b.n	8018e06 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8018d36:	683b      	ldr	r3, [r7, #0]
 8018d38:	785b      	ldrb	r3, [r3, #1]
 8018d3a:	2b0b      	cmp	r3, #11
 8018d3c:	d851      	bhi.n	8018de2 <USBD_CDC_Setup+0x18a>
 8018d3e:	a201      	add	r2, pc, #4	; (adr r2, 8018d44 <USBD_CDC_Setup+0xec>)
 8018d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d44:	08018d75 	.word	0x08018d75
 8018d48:	08018df1 	.word	0x08018df1
 8018d4c:	08018de3 	.word	0x08018de3
 8018d50:	08018de3 	.word	0x08018de3
 8018d54:	08018de3 	.word	0x08018de3
 8018d58:	08018de3 	.word	0x08018de3
 8018d5c:	08018de3 	.word	0x08018de3
 8018d60:	08018de3 	.word	0x08018de3
 8018d64:	08018de3 	.word	0x08018de3
 8018d68:	08018de3 	.word	0x08018de3
 8018d6c:	08018d9f 	.word	0x08018d9f
 8018d70:	08018dc9 	.word	0x08018dc9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018d74:	687b      	ldr	r3, [r7, #4]
 8018d76:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018d7a:	b2db      	uxtb	r3, r3
 8018d7c:	2b03      	cmp	r3, #3
 8018d7e:	d107      	bne.n	8018d90 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8018d80:	f107 030a 	add.w	r3, r7, #10
 8018d84:	2202      	movs	r2, #2
 8018d86:	4619      	mov	r1, r3
 8018d88:	6878      	ldr	r0, [r7, #4]
 8018d8a:	f001 fd33 	bl	801a7f4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8018d8e:	e032      	b.n	8018df6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8018d90:	6839      	ldr	r1, [r7, #0]
 8018d92:	6878      	ldr	r0, [r7, #4]
 8018d94:	f001 fcbd 	bl	801a712 <USBD_CtlError>
            ret = USBD_FAIL;
 8018d98:	2303      	movs	r3, #3
 8018d9a:	75fb      	strb	r3, [r7, #23]
          break;
 8018d9c:	e02b      	b.n	8018df6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018da4:	b2db      	uxtb	r3, r3
 8018da6:	2b03      	cmp	r3, #3
 8018da8:	d107      	bne.n	8018dba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8018daa:	f107 030d 	add.w	r3, r7, #13
 8018dae:	2201      	movs	r2, #1
 8018db0:	4619      	mov	r1, r3
 8018db2:	6878      	ldr	r0, [r7, #4]
 8018db4:	f001 fd1e 	bl	801a7f4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8018db8:	e01d      	b.n	8018df6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8018dba:	6839      	ldr	r1, [r7, #0]
 8018dbc:	6878      	ldr	r0, [r7, #4]
 8018dbe:	f001 fca8 	bl	801a712 <USBD_CtlError>
            ret = USBD_FAIL;
 8018dc2:	2303      	movs	r3, #3
 8018dc4:	75fb      	strb	r3, [r7, #23]
          break;
 8018dc6:	e016      	b.n	8018df6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8018dc8:	687b      	ldr	r3, [r7, #4]
 8018dca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8018dce:	b2db      	uxtb	r3, r3
 8018dd0:	2b03      	cmp	r3, #3
 8018dd2:	d00f      	beq.n	8018df4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8018dd4:	6839      	ldr	r1, [r7, #0]
 8018dd6:	6878      	ldr	r0, [r7, #4]
 8018dd8:	f001 fc9b 	bl	801a712 <USBD_CtlError>
            ret = USBD_FAIL;
 8018ddc:	2303      	movs	r3, #3
 8018dde:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8018de0:	e008      	b.n	8018df4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8018de2:	6839      	ldr	r1, [r7, #0]
 8018de4:	6878      	ldr	r0, [r7, #4]
 8018de6:	f001 fc94 	bl	801a712 <USBD_CtlError>
          ret = USBD_FAIL;
 8018dea:	2303      	movs	r3, #3
 8018dec:	75fb      	strb	r3, [r7, #23]
          break;
 8018dee:	e002      	b.n	8018df6 <USBD_CDC_Setup+0x19e>
          break;
 8018df0:	bf00      	nop
 8018df2:	e008      	b.n	8018e06 <USBD_CDC_Setup+0x1ae>
          break;
 8018df4:	bf00      	nop
      }
      break;
 8018df6:	e006      	b.n	8018e06 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8018df8:	6839      	ldr	r1, [r7, #0]
 8018dfa:	6878      	ldr	r0, [r7, #4]
 8018dfc:	f001 fc89 	bl	801a712 <USBD_CtlError>
      ret = USBD_FAIL;
 8018e00:	2303      	movs	r3, #3
 8018e02:	75fb      	strb	r3, [r7, #23]
      break;
 8018e04:	bf00      	nop
  }

  return (uint8_t)ret;
 8018e06:	7dfb      	ldrb	r3, [r7, #23]
}
 8018e08:	4618      	mov	r0, r3
 8018e0a:	3718      	adds	r7, #24
 8018e0c:	46bd      	mov	sp, r7
 8018e0e:	bd80      	pop	{r7, pc}

08018e10 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8018e10:	b580      	push	{r7, lr}
 8018e12:	b084      	sub	sp, #16
 8018e14:	af00      	add	r7, sp, #0
 8018e16:	6078      	str	r0, [r7, #4]
 8018e18:	460b      	mov	r3, r1
 8018e1a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8018e22:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8018e24:	687b      	ldr	r3, [r7, #4]
 8018e26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018e2a:	687b      	ldr	r3, [r7, #4]
 8018e2c:	32b0      	adds	r2, #176	; 0xb0
 8018e2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018e32:	2b00      	cmp	r3, #0
 8018e34:	d101      	bne.n	8018e3a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8018e36:	2303      	movs	r3, #3
 8018e38:	e065      	b.n	8018f06 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8018e3a:	687b      	ldr	r3, [r7, #4]
 8018e3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018e40:	687b      	ldr	r3, [r7, #4]
 8018e42:	32b0      	adds	r2, #176	; 0xb0
 8018e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018e48:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8018e4a:	78fb      	ldrb	r3, [r7, #3]
 8018e4c:	f003 020f 	and.w	r2, r3, #15
 8018e50:	6879      	ldr	r1, [r7, #4]
 8018e52:	4613      	mov	r3, r2
 8018e54:	009b      	lsls	r3, r3, #2
 8018e56:	4413      	add	r3, r2
 8018e58:	009b      	lsls	r3, r3, #2
 8018e5a:	440b      	add	r3, r1
 8018e5c:	3318      	adds	r3, #24
 8018e5e:	681b      	ldr	r3, [r3, #0]
 8018e60:	2b00      	cmp	r3, #0
 8018e62:	d02f      	beq.n	8018ec4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8018e64:	78fb      	ldrb	r3, [r7, #3]
 8018e66:	f003 020f 	and.w	r2, r3, #15
 8018e6a:	6879      	ldr	r1, [r7, #4]
 8018e6c:	4613      	mov	r3, r2
 8018e6e:	009b      	lsls	r3, r3, #2
 8018e70:	4413      	add	r3, r2
 8018e72:	009b      	lsls	r3, r3, #2
 8018e74:	440b      	add	r3, r1
 8018e76:	3318      	adds	r3, #24
 8018e78:	681a      	ldr	r2, [r3, #0]
 8018e7a:	78fb      	ldrb	r3, [r7, #3]
 8018e7c:	f003 010f 	and.w	r1, r3, #15
 8018e80:	68f8      	ldr	r0, [r7, #12]
 8018e82:	460b      	mov	r3, r1
 8018e84:	00db      	lsls	r3, r3, #3
 8018e86:	440b      	add	r3, r1
 8018e88:	009b      	lsls	r3, r3, #2
 8018e8a:	4403      	add	r3, r0
 8018e8c:	3348      	adds	r3, #72	; 0x48
 8018e8e:	681b      	ldr	r3, [r3, #0]
 8018e90:	fbb2 f1f3 	udiv	r1, r2, r3
 8018e94:	fb01 f303 	mul.w	r3, r1, r3
 8018e98:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8018e9a:	2b00      	cmp	r3, #0
 8018e9c:	d112      	bne.n	8018ec4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8018e9e:	78fb      	ldrb	r3, [r7, #3]
 8018ea0:	f003 020f 	and.w	r2, r3, #15
 8018ea4:	6879      	ldr	r1, [r7, #4]
 8018ea6:	4613      	mov	r3, r2
 8018ea8:	009b      	lsls	r3, r3, #2
 8018eaa:	4413      	add	r3, r2
 8018eac:	009b      	lsls	r3, r3, #2
 8018eae:	440b      	add	r3, r1
 8018eb0:	3318      	adds	r3, #24
 8018eb2:	2200      	movs	r2, #0
 8018eb4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8018eb6:	78f9      	ldrb	r1, [r7, #3]
 8018eb8:	2300      	movs	r3, #0
 8018eba:	2200      	movs	r2, #0
 8018ebc:	6878      	ldr	r0, [r7, #4]
 8018ebe:	f002 fa02 	bl	801b2c6 <USBD_LL_Transmit>
 8018ec2:	e01f      	b.n	8018f04 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8018ec4:	68bb      	ldr	r3, [r7, #8]
 8018ec6:	2200      	movs	r2, #0
 8018ec8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018ed2:	687a      	ldr	r2, [r7, #4]
 8018ed4:	33b0      	adds	r3, #176	; 0xb0
 8018ed6:	009b      	lsls	r3, r3, #2
 8018ed8:	4413      	add	r3, r2
 8018eda:	685b      	ldr	r3, [r3, #4]
 8018edc:	691b      	ldr	r3, [r3, #16]
 8018ede:	2b00      	cmp	r3, #0
 8018ee0:	d010      	beq.n	8018f04 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8018ee2:	687b      	ldr	r3, [r7, #4]
 8018ee4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018ee8:	687a      	ldr	r2, [r7, #4]
 8018eea:	33b0      	adds	r3, #176	; 0xb0
 8018eec:	009b      	lsls	r3, r3, #2
 8018eee:	4413      	add	r3, r2
 8018ef0:	685b      	ldr	r3, [r3, #4]
 8018ef2:	691b      	ldr	r3, [r3, #16]
 8018ef4:	68ba      	ldr	r2, [r7, #8]
 8018ef6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8018efa:	68ba      	ldr	r2, [r7, #8]
 8018efc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8018f00:	78fa      	ldrb	r2, [r7, #3]
 8018f02:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8018f04:	2300      	movs	r3, #0
}
 8018f06:	4618      	mov	r0, r3
 8018f08:	3710      	adds	r7, #16
 8018f0a:	46bd      	mov	sp, r7
 8018f0c:	bd80      	pop	{r7, pc}

08018f0e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8018f0e:	b580      	push	{r7, lr}
 8018f10:	b084      	sub	sp, #16
 8018f12:	af00      	add	r7, sp, #0
 8018f14:	6078      	str	r0, [r7, #4]
 8018f16:	460b      	mov	r3, r1
 8018f18:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8018f1a:	687b      	ldr	r3, [r7, #4]
 8018f1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018f20:	687b      	ldr	r3, [r7, #4]
 8018f22:	32b0      	adds	r2, #176	; 0xb0
 8018f24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018f28:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8018f2a:	687b      	ldr	r3, [r7, #4]
 8018f2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018f30:	687b      	ldr	r3, [r7, #4]
 8018f32:	32b0      	adds	r2, #176	; 0xb0
 8018f34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018f38:	2b00      	cmp	r3, #0
 8018f3a:	d101      	bne.n	8018f40 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8018f3c:	2303      	movs	r3, #3
 8018f3e:	e01a      	b.n	8018f76 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8018f40:	78fb      	ldrb	r3, [r7, #3]
 8018f42:	4619      	mov	r1, r3
 8018f44:	6878      	ldr	r0, [r7, #4]
 8018f46:	f002 fa00 	bl	801b34a <USBD_LL_GetRxDataSize>
 8018f4a:	4602      	mov	r2, r0
 8018f4c:	68fb      	ldr	r3, [r7, #12]
 8018f4e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8018f52:	687b      	ldr	r3, [r7, #4]
 8018f54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018f58:	687a      	ldr	r2, [r7, #4]
 8018f5a:	33b0      	adds	r3, #176	; 0xb0
 8018f5c:	009b      	lsls	r3, r3, #2
 8018f5e:	4413      	add	r3, r2
 8018f60:	685b      	ldr	r3, [r3, #4]
 8018f62:	68db      	ldr	r3, [r3, #12]
 8018f64:	68fa      	ldr	r2, [r7, #12]
 8018f66:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8018f6a:	68fa      	ldr	r2, [r7, #12]
 8018f6c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8018f70:	4611      	mov	r1, r2
 8018f72:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8018f74:	2300      	movs	r3, #0
}
 8018f76:	4618      	mov	r0, r3
 8018f78:	3710      	adds	r7, #16
 8018f7a:	46bd      	mov	sp, r7
 8018f7c:	bd80      	pop	{r7, pc}

08018f7e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8018f7e:	b580      	push	{r7, lr}
 8018f80:	b084      	sub	sp, #16
 8018f82:	af00      	add	r7, sp, #0
 8018f84:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8018f86:	687b      	ldr	r3, [r7, #4]
 8018f88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8018f8c:	687b      	ldr	r3, [r7, #4]
 8018f8e:	32b0      	adds	r2, #176	; 0xb0
 8018f90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018f94:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8018f96:	68fb      	ldr	r3, [r7, #12]
 8018f98:	2b00      	cmp	r3, #0
 8018f9a:	d101      	bne.n	8018fa0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8018f9c:	2303      	movs	r3, #3
 8018f9e:	e025      	b.n	8018fec <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8018fa0:	687b      	ldr	r3, [r7, #4]
 8018fa2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018fa6:	687a      	ldr	r2, [r7, #4]
 8018fa8:	33b0      	adds	r3, #176	; 0xb0
 8018faa:	009b      	lsls	r3, r3, #2
 8018fac:	4413      	add	r3, r2
 8018fae:	685b      	ldr	r3, [r3, #4]
 8018fb0:	2b00      	cmp	r3, #0
 8018fb2:	d01a      	beq.n	8018fea <USBD_CDC_EP0_RxReady+0x6c>
 8018fb4:	68fb      	ldr	r3, [r7, #12]
 8018fb6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8018fba:	2bff      	cmp	r3, #255	; 0xff
 8018fbc:	d015      	beq.n	8018fea <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8018fbe:	687b      	ldr	r3, [r7, #4]
 8018fc0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8018fc4:	687a      	ldr	r2, [r7, #4]
 8018fc6:	33b0      	adds	r3, #176	; 0xb0
 8018fc8:	009b      	lsls	r3, r3, #2
 8018fca:	4413      	add	r3, r2
 8018fcc:	685b      	ldr	r3, [r3, #4]
 8018fce:	689b      	ldr	r3, [r3, #8]
 8018fd0:	68fa      	ldr	r2, [r7, #12]
 8018fd2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8018fd6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8018fd8:	68fa      	ldr	r2, [r7, #12]
 8018fda:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8018fde:	b292      	uxth	r2, r2
 8018fe0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8018fe2:	68fb      	ldr	r3, [r7, #12]
 8018fe4:	22ff      	movs	r2, #255	; 0xff
 8018fe6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8018fea:	2300      	movs	r3, #0
}
 8018fec:	4618      	mov	r0, r3
 8018fee:	3710      	adds	r7, #16
 8018ff0:	46bd      	mov	sp, r7
 8018ff2:	bd80      	pop	{r7, pc}

08018ff4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8018ff4:	b580      	push	{r7, lr}
 8018ff6:	b086      	sub	sp, #24
 8018ff8:	af00      	add	r7, sp, #0
 8018ffa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8018ffc:	2182      	movs	r1, #130	; 0x82
 8018ffe:	4818      	ldr	r0, [pc, #96]	; (8019060 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8019000:	f000 fd4f 	bl	8019aa2 <USBD_GetEpDesc>
 8019004:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8019006:	2101      	movs	r1, #1
 8019008:	4815      	ldr	r0, [pc, #84]	; (8019060 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801900a:	f000 fd4a 	bl	8019aa2 <USBD_GetEpDesc>
 801900e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8019010:	2181      	movs	r1, #129	; 0x81
 8019012:	4813      	ldr	r0, [pc, #76]	; (8019060 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8019014:	f000 fd45 	bl	8019aa2 <USBD_GetEpDesc>
 8019018:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801901a:	697b      	ldr	r3, [r7, #20]
 801901c:	2b00      	cmp	r3, #0
 801901e:	d002      	beq.n	8019026 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8019020:	697b      	ldr	r3, [r7, #20]
 8019022:	2210      	movs	r2, #16
 8019024:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8019026:	693b      	ldr	r3, [r7, #16]
 8019028:	2b00      	cmp	r3, #0
 801902a:	d006      	beq.n	801903a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801902c:	693b      	ldr	r3, [r7, #16]
 801902e:	2200      	movs	r2, #0
 8019030:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8019034:	711a      	strb	r2, [r3, #4]
 8019036:	2200      	movs	r2, #0
 8019038:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801903a:	68fb      	ldr	r3, [r7, #12]
 801903c:	2b00      	cmp	r3, #0
 801903e:	d006      	beq.n	801904e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8019040:	68fb      	ldr	r3, [r7, #12]
 8019042:	2200      	movs	r2, #0
 8019044:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8019048:	711a      	strb	r2, [r3, #4]
 801904a:	2200      	movs	r2, #0
 801904c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801904e:	687b      	ldr	r3, [r7, #4]
 8019050:	2243      	movs	r2, #67	; 0x43
 8019052:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8019054:	4b02      	ldr	r3, [pc, #8]	; (8019060 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8019056:	4618      	mov	r0, r3
 8019058:	3718      	adds	r7, #24
 801905a:	46bd      	mov	sp, r7
 801905c:	bd80      	pop	{r7, pc}
 801905e:	bf00      	nop
 8019060:	240080bc 	.word	0x240080bc

08019064 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8019064:	b580      	push	{r7, lr}
 8019066:	b086      	sub	sp, #24
 8019068:	af00      	add	r7, sp, #0
 801906a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801906c:	2182      	movs	r1, #130	; 0x82
 801906e:	4818      	ldr	r0, [pc, #96]	; (80190d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8019070:	f000 fd17 	bl	8019aa2 <USBD_GetEpDesc>
 8019074:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8019076:	2101      	movs	r1, #1
 8019078:	4815      	ldr	r0, [pc, #84]	; (80190d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801907a:	f000 fd12 	bl	8019aa2 <USBD_GetEpDesc>
 801907e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8019080:	2181      	movs	r1, #129	; 0x81
 8019082:	4813      	ldr	r0, [pc, #76]	; (80190d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8019084:	f000 fd0d 	bl	8019aa2 <USBD_GetEpDesc>
 8019088:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801908a:	697b      	ldr	r3, [r7, #20]
 801908c:	2b00      	cmp	r3, #0
 801908e:	d002      	beq.n	8019096 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8019090:	697b      	ldr	r3, [r7, #20]
 8019092:	2210      	movs	r2, #16
 8019094:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8019096:	693b      	ldr	r3, [r7, #16]
 8019098:	2b00      	cmp	r3, #0
 801909a:	d006      	beq.n	80190aa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801909c:	693b      	ldr	r3, [r7, #16]
 801909e:	2200      	movs	r2, #0
 80190a0:	711a      	strb	r2, [r3, #4]
 80190a2:	2200      	movs	r2, #0
 80190a4:	f042 0202 	orr.w	r2, r2, #2
 80190a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80190aa:	68fb      	ldr	r3, [r7, #12]
 80190ac:	2b00      	cmp	r3, #0
 80190ae:	d006      	beq.n	80190be <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80190b0:	68fb      	ldr	r3, [r7, #12]
 80190b2:	2200      	movs	r2, #0
 80190b4:	711a      	strb	r2, [r3, #4]
 80190b6:	2200      	movs	r2, #0
 80190b8:	f042 0202 	orr.w	r2, r2, #2
 80190bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80190be:	687b      	ldr	r3, [r7, #4]
 80190c0:	2243      	movs	r2, #67	; 0x43
 80190c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80190c4:	4b02      	ldr	r3, [pc, #8]	; (80190d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80190c6:	4618      	mov	r0, r3
 80190c8:	3718      	adds	r7, #24
 80190ca:	46bd      	mov	sp, r7
 80190cc:	bd80      	pop	{r7, pc}
 80190ce:	bf00      	nop
 80190d0:	240080bc 	.word	0x240080bc

080190d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80190d4:	b580      	push	{r7, lr}
 80190d6:	b086      	sub	sp, #24
 80190d8:	af00      	add	r7, sp, #0
 80190da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80190dc:	2182      	movs	r1, #130	; 0x82
 80190de:	4818      	ldr	r0, [pc, #96]	; (8019140 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80190e0:	f000 fcdf 	bl	8019aa2 <USBD_GetEpDesc>
 80190e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80190e6:	2101      	movs	r1, #1
 80190e8:	4815      	ldr	r0, [pc, #84]	; (8019140 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80190ea:	f000 fcda 	bl	8019aa2 <USBD_GetEpDesc>
 80190ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80190f0:	2181      	movs	r1, #129	; 0x81
 80190f2:	4813      	ldr	r0, [pc, #76]	; (8019140 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80190f4:	f000 fcd5 	bl	8019aa2 <USBD_GetEpDesc>
 80190f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80190fa:	697b      	ldr	r3, [r7, #20]
 80190fc:	2b00      	cmp	r3, #0
 80190fe:	d002      	beq.n	8019106 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8019100:	697b      	ldr	r3, [r7, #20]
 8019102:	2210      	movs	r2, #16
 8019104:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8019106:	693b      	ldr	r3, [r7, #16]
 8019108:	2b00      	cmp	r3, #0
 801910a:	d006      	beq.n	801911a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801910c:	693b      	ldr	r3, [r7, #16]
 801910e:	2200      	movs	r2, #0
 8019110:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8019114:	711a      	strb	r2, [r3, #4]
 8019116:	2200      	movs	r2, #0
 8019118:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801911a:	68fb      	ldr	r3, [r7, #12]
 801911c:	2b00      	cmp	r3, #0
 801911e:	d006      	beq.n	801912e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8019120:	68fb      	ldr	r3, [r7, #12]
 8019122:	2200      	movs	r2, #0
 8019124:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8019128:	711a      	strb	r2, [r3, #4]
 801912a:	2200      	movs	r2, #0
 801912c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801912e:	687b      	ldr	r3, [r7, #4]
 8019130:	2243      	movs	r2, #67	; 0x43
 8019132:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8019134:	4b02      	ldr	r3, [pc, #8]	; (8019140 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8019136:	4618      	mov	r0, r3
 8019138:	3718      	adds	r7, #24
 801913a:	46bd      	mov	sp, r7
 801913c:	bd80      	pop	{r7, pc}
 801913e:	bf00      	nop
 8019140:	240080bc 	.word	0x240080bc

08019144 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8019144:	b480      	push	{r7}
 8019146:	b083      	sub	sp, #12
 8019148:	af00      	add	r7, sp, #0
 801914a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801914c:	687b      	ldr	r3, [r7, #4]
 801914e:	220a      	movs	r2, #10
 8019150:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8019152:	4b03      	ldr	r3, [pc, #12]	; (8019160 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8019154:	4618      	mov	r0, r3
 8019156:	370c      	adds	r7, #12
 8019158:	46bd      	mov	sp, r7
 801915a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801915e:	4770      	bx	lr
 8019160:	24008078 	.word	0x24008078

08019164 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8019164:	b480      	push	{r7}
 8019166:	b083      	sub	sp, #12
 8019168:	af00      	add	r7, sp, #0
 801916a:	6078      	str	r0, [r7, #4]
 801916c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801916e:	683b      	ldr	r3, [r7, #0]
 8019170:	2b00      	cmp	r3, #0
 8019172:	d101      	bne.n	8019178 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8019174:	2303      	movs	r3, #3
 8019176:	e009      	b.n	801918c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8019178:	687b      	ldr	r3, [r7, #4]
 801917a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801917e:	687a      	ldr	r2, [r7, #4]
 8019180:	33b0      	adds	r3, #176	; 0xb0
 8019182:	009b      	lsls	r3, r3, #2
 8019184:	4413      	add	r3, r2
 8019186:	683a      	ldr	r2, [r7, #0]
 8019188:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801918a:	2300      	movs	r3, #0
}
 801918c:	4618      	mov	r0, r3
 801918e:	370c      	adds	r7, #12
 8019190:	46bd      	mov	sp, r7
 8019192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019196:	4770      	bx	lr

08019198 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8019198:	b480      	push	{r7}
 801919a:	b087      	sub	sp, #28
 801919c:	af00      	add	r7, sp, #0
 801919e:	60f8      	str	r0, [r7, #12]
 80191a0:	60b9      	str	r1, [r7, #8]
 80191a2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80191a4:	68fb      	ldr	r3, [r7, #12]
 80191a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80191aa:	68fb      	ldr	r3, [r7, #12]
 80191ac:	32b0      	adds	r2, #176	; 0xb0
 80191ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80191b2:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80191b4:	697b      	ldr	r3, [r7, #20]
 80191b6:	2b00      	cmp	r3, #0
 80191b8:	d101      	bne.n	80191be <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80191ba:	2303      	movs	r3, #3
 80191bc:	e008      	b.n	80191d0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80191be:	697b      	ldr	r3, [r7, #20]
 80191c0:	68ba      	ldr	r2, [r7, #8]
 80191c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80191c6:	697b      	ldr	r3, [r7, #20]
 80191c8:	687a      	ldr	r2, [r7, #4]
 80191ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80191ce:	2300      	movs	r3, #0
}
 80191d0:	4618      	mov	r0, r3
 80191d2:	371c      	adds	r7, #28
 80191d4:	46bd      	mov	sp, r7
 80191d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80191da:	4770      	bx	lr

080191dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80191dc:	b480      	push	{r7}
 80191de:	b085      	sub	sp, #20
 80191e0:	af00      	add	r7, sp, #0
 80191e2:	6078      	str	r0, [r7, #4]
 80191e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80191e6:	687b      	ldr	r3, [r7, #4]
 80191e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80191ec:	687b      	ldr	r3, [r7, #4]
 80191ee:	32b0      	adds	r2, #176	; 0xb0
 80191f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80191f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80191f6:	68fb      	ldr	r3, [r7, #12]
 80191f8:	2b00      	cmp	r3, #0
 80191fa:	d101      	bne.n	8019200 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80191fc:	2303      	movs	r3, #3
 80191fe:	e004      	b.n	801920a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8019200:	68fb      	ldr	r3, [r7, #12]
 8019202:	683a      	ldr	r2, [r7, #0]
 8019204:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8019208:	2300      	movs	r3, #0
}
 801920a:	4618      	mov	r0, r3
 801920c:	3714      	adds	r7, #20
 801920e:	46bd      	mov	sp, r7
 8019210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019214:	4770      	bx	lr
	...

08019218 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8019218:	b580      	push	{r7, lr}
 801921a:	b084      	sub	sp, #16
 801921c:	af00      	add	r7, sp, #0
 801921e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8019220:	687b      	ldr	r3, [r7, #4]
 8019222:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8019226:	687b      	ldr	r3, [r7, #4]
 8019228:	32b0      	adds	r2, #176	; 0xb0
 801922a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801922e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8019230:	2301      	movs	r3, #1
 8019232:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8019234:	687b      	ldr	r3, [r7, #4]
 8019236:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801923a:	687b      	ldr	r3, [r7, #4]
 801923c:	32b0      	adds	r2, #176	; 0xb0
 801923e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019242:	2b00      	cmp	r3, #0
 8019244:	d101      	bne.n	801924a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8019246:	2303      	movs	r3, #3
 8019248:	e025      	b.n	8019296 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 801924a:	68bb      	ldr	r3, [r7, #8]
 801924c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8019250:	2b00      	cmp	r3, #0
 8019252:	d11f      	bne.n	8019294 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8019254:	68bb      	ldr	r3, [r7, #8]
 8019256:	2201      	movs	r2, #1
 8019258:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 801925c:	4b10      	ldr	r3, [pc, #64]	; (80192a0 <USBD_CDC_TransmitPacket+0x88>)
 801925e:	781b      	ldrb	r3, [r3, #0]
 8019260:	f003 020f 	and.w	r2, r3, #15
 8019264:	68bb      	ldr	r3, [r7, #8]
 8019266:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 801926a:	6878      	ldr	r0, [r7, #4]
 801926c:	4613      	mov	r3, r2
 801926e:	009b      	lsls	r3, r3, #2
 8019270:	4413      	add	r3, r2
 8019272:	009b      	lsls	r3, r3, #2
 8019274:	4403      	add	r3, r0
 8019276:	3318      	adds	r3, #24
 8019278:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801927a:	4b09      	ldr	r3, [pc, #36]	; (80192a0 <USBD_CDC_TransmitPacket+0x88>)
 801927c:	7819      	ldrb	r1, [r3, #0]
 801927e:	68bb      	ldr	r3, [r7, #8]
 8019280:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8019284:	68bb      	ldr	r3, [r7, #8]
 8019286:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801928a:	6878      	ldr	r0, [r7, #4]
 801928c:	f002 f81b 	bl	801b2c6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8019290:	2300      	movs	r3, #0
 8019292:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8019294:	7bfb      	ldrb	r3, [r7, #15]
}
 8019296:	4618      	mov	r0, r3
 8019298:	3710      	adds	r7, #16
 801929a:	46bd      	mov	sp, r7
 801929c:	bd80      	pop	{r7, pc}
 801929e:	bf00      	nop
 80192a0:	240080ff 	.word	0x240080ff

080192a4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80192a4:	b580      	push	{r7, lr}
 80192a6:	b084      	sub	sp, #16
 80192a8:	af00      	add	r7, sp, #0
 80192aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80192ac:	687b      	ldr	r3, [r7, #4]
 80192ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80192b2:	687b      	ldr	r3, [r7, #4]
 80192b4:	32b0      	adds	r2, #176	; 0xb0
 80192b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80192ba:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80192c2:	687b      	ldr	r3, [r7, #4]
 80192c4:	32b0      	adds	r2, #176	; 0xb0
 80192c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80192ca:	2b00      	cmp	r3, #0
 80192cc:	d101      	bne.n	80192d2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80192ce:	2303      	movs	r3, #3
 80192d0:	e018      	b.n	8019304 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80192d2:	687b      	ldr	r3, [r7, #4]
 80192d4:	7c1b      	ldrb	r3, [r3, #16]
 80192d6:	2b00      	cmp	r3, #0
 80192d8:	d10a      	bne.n	80192f0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80192da:	4b0c      	ldr	r3, [pc, #48]	; (801930c <USBD_CDC_ReceivePacket+0x68>)
 80192dc:	7819      	ldrb	r1, [r3, #0]
 80192de:	68fb      	ldr	r3, [r7, #12]
 80192e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80192e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80192e8:	6878      	ldr	r0, [r7, #4]
 80192ea:	f002 f80d 	bl	801b308 <USBD_LL_PrepareReceive>
 80192ee:	e008      	b.n	8019302 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80192f0:	4b06      	ldr	r3, [pc, #24]	; (801930c <USBD_CDC_ReceivePacket+0x68>)
 80192f2:	7819      	ldrb	r1, [r3, #0]
 80192f4:	68fb      	ldr	r3, [r7, #12]
 80192f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80192fa:	2340      	movs	r3, #64	; 0x40
 80192fc:	6878      	ldr	r0, [r7, #4]
 80192fe:	f002 f803 	bl	801b308 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8019302:	2300      	movs	r3, #0
}
 8019304:	4618      	mov	r0, r3
 8019306:	3710      	adds	r7, #16
 8019308:	46bd      	mov	sp, r7
 801930a:	bd80      	pop	{r7, pc}
 801930c:	24008100 	.word	0x24008100

08019310 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8019310:	b580      	push	{r7, lr}
 8019312:	b086      	sub	sp, #24
 8019314:	af00      	add	r7, sp, #0
 8019316:	60f8      	str	r0, [r7, #12]
 8019318:	60b9      	str	r1, [r7, #8]
 801931a:	4613      	mov	r3, r2
 801931c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801931e:	68fb      	ldr	r3, [r7, #12]
 8019320:	2b00      	cmp	r3, #0
 8019322:	d101      	bne.n	8019328 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8019324:	2303      	movs	r3, #3
 8019326:	e01f      	b.n	8019368 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8019328:	68fb      	ldr	r3, [r7, #12]
 801932a:	2200      	movs	r2, #0
 801932c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8019330:	68fb      	ldr	r3, [r7, #12]
 8019332:	2200      	movs	r2, #0
 8019334:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8019338:	68fb      	ldr	r3, [r7, #12]
 801933a:	2200      	movs	r2, #0
 801933c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8019340:	68bb      	ldr	r3, [r7, #8]
 8019342:	2b00      	cmp	r3, #0
 8019344:	d003      	beq.n	801934e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8019346:	68fb      	ldr	r3, [r7, #12]
 8019348:	68ba      	ldr	r2, [r7, #8]
 801934a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801934e:	68fb      	ldr	r3, [r7, #12]
 8019350:	2201      	movs	r2, #1
 8019352:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8019356:	68fb      	ldr	r3, [r7, #12]
 8019358:	79fa      	ldrb	r2, [r7, #7]
 801935a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801935c:	68f8      	ldr	r0, [r7, #12]
 801935e:	f001 fe79 	bl	801b054 <USBD_LL_Init>
 8019362:	4603      	mov	r3, r0
 8019364:	75fb      	strb	r3, [r7, #23]

  return ret;
 8019366:	7dfb      	ldrb	r3, [r7, #23]
}
 8019368:	4618      	mov	r0, r3
 801936a:	3718      	adds	r7, #24
 801936c:	46bd      	mov	sp, r7
 801936e:	bd80      	pop	{r7, pc}

08019370 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8019370:	b580      	push	{r7, lr}
 8019372:	b084      	sub	sp, #16
 8019374:	af00      	add	r7, sp, #0
 8019376:	6078      	str	r0, [r7, #4]
 8019378:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801937a:	2300      	movs	r3, #0
 801937c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801937e:	683b      	ldr	r3, [r7, #0]
 8019380:	2b00      	cmp	r3, #0
 8019382:	d101      	bne.n	8019388 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8019384:	2303      	movs	r3, #3
 8019386:	e025      	b.n	80193d4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	683a      	ldr	r2, [r7, #0]
 801938c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8019390:	687b      	ldr	r3, [r7, #4]
 8019392:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8019396:	687b      	ldr	r3, [r7, #4]
 8019398:	32ae      	adds	r2, #174	; 0xae
 801939a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801939e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80193a0:	2b00      	cmp	r3, #0
 80193a2:	d00f      	beq.n	80193c4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80193aa:	687b      	ldr	r3, [r7, #4]
 80193ac:	32ae      	adds	r2, #174	; 0xae
 80193ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80193b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80193b4:	f107 020e 	add.w	r2, r7, #14
 80193b8:	4610      	mov	r0, r2
 80193ba:	4798      	blx	r3
 80193bc:	4602      	mov	r2, r0
 80193be:	687b      	ldr	r3, [r7, #4]
 80193c0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80193c4:	687b      	ldr	r3, [r7, #4]
 80193c6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80193ca:	1c5a      	adds	r2, r3, #1
 80193cc:	687b      	ldr	r3, [r7, #4]
 80193ce:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80193d2:	2300      	movs	r3, #0
}
 80193d4:	4618      	mov	r0, r3
 80193d6:	3710      	adds	r7, #16
 80193d8:	46bd      	mov	sp, r7
 80193da:	bd80      	pop	{r7, pc}

080193dc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80193dc:	b580      	push	{r7, lr}
 80193de:	b082      	sub	sp, #8
 80193e0:	af00      	add	r7, sp, #0
 80193e2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80193e4:	6878      	ldr	r0, [r7, #4]
 80193e6:	f001 fe85 	bl	801b0f4 <USBD_LL_Start>
 80193ea:	4603      	mov	r3, r0
}
 80193ec:	4618      	mov	r0, r3
 80193ee:	3708      	adds	r7, #8
 80193f0:	46bd      	mov	sp, r7
 80193f2:	bd80      	pop	{r7, pc}

080193f4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80193f4:	b480      	push	{r7}
 80193f6:	b083      	sub	sp, #12
 80193f8:	af00      	add	r7, sp, #0
 80193fa:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80193fc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80193fe:	4618      	mov	r0, r3
 8019400:	370c      	adds	r7, #12
 8019402:	46bd      	mov	sp, r7
 8019404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019408:	4770      	bx	lr

0801940a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801940a:	b580      	push	{r7, lr}
 801940c:	b084      	sub	sp, #16
 801940e:	af00      	add	r7, sp, #0
 8019410:	6078      	str	r0, [r7, #4]
 8019412:	460b      	mov	r3, r1
 8019414:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8019416:	2300      	movs	r3, #0
 8019418:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801941a:	687b      	ldr	r3, [r7, #4]
 801941c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019420:	2b00      	cmp	r3, #0
 8019422:	d009      	beq.n	8019438 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8019424:	687b      	ldr	r3, [r7, #4]
 8019426:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801942a:	681b      	ldr	r3, [r3, #0]
 801942c:	78fa      	ldrb	r2, [r7, #3]
 801942e:	4611      	mov	r1, r2
 8019430:	6878      	ldr	r0, [r7, #4]
 8019432:	4798      	blx	r3
 8019434:	4603      	mov	r3, r0
 8019436:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8019438:	7bfb      	ldrb	r3, [r7, #15]
}
 801943a:	4618      	mov	r0, r3
 801943c:	3710      	adds	r7, #16
 801943e:	46bd      	mov	sp, r7
 8019440:	bd80      	pop	{r7, pc}

08019442 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8019442:	b580      	push	{r7, lr}
 8019444:	b084      	sub	sp, #16
 8019446:	af00      	add	r7, sp, #0
 8019448:	6078      	str	r0, [r7, #4]
 801944a:	460b      	mov	r3, r1
 801944c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801944e:	2300      	movs	r3, #0
 8019450:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8019452:	687b      	ldr	r3, [r7, #4]
 8019454:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019458:	685b      	ldr	r3, [r3, #4]
 801945a:	78fa      	ldrb	r2, [r7, #3]
 801945c:	4611      	mov	r1, r2
 801945e:	6878      	ldr	r0, [r7, #4]
 8019460:	4798      	blx	r3
 8019462:	4603      	mov	r3, r0
 8019464:	2b00      	cmp	r3, #0
 8019466:	d001      	beq.n	801946c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8019468:	2303      	movs	r3, #3
 801946a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801946c:	7bfb      	ldrb	r3, [r7, #15]
}
 801946e:	4618      	mov	r0, r3
 8019470:	3710      	adds	r7, #16
 8019472:	46bd      	mov	sp, r7
 8019474:	bd80      	pop	{r7, pc}

08019476 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8019476:	b580      	push	{r7, lr}
 8019478:	b084      	sub	sp, #16
 801947a:	af00      	add	r7, sp, #0
 801947c:	6078      	str	r0, [r7, #4]
 801947e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8019480:	687b      	ldr	r3, [r7, #4]
 8019482:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8019486:	6839      	ldr	r1, [r7, #0]
 8019488:	4618      	mov	r0, r3
 801948a:	f001 f908 	bl	801a69e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801948e:	687b      	ldr	r3, [r7, #4]
 8019490:	2201      	movs	r2, #1
 8019492:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8019496:	687b      	ldr	r3, [r7, #4]
 8019498:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 801949c:	461a      	mov	r2, r3
 801949e:	687b      	ldr	r3, [r7, #4]
 80194a0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80194aa:	f003 031f 	and.w	r3, r3, #31
 80194ae:	2b02      	cmp	r3, #2
 80194b0:	d01a      	beq.n	80194e8 <USBD_LL_SetupStage+0x72>
 80194b2:	2b02      	cmp	r3, #2
 80194b4:	d822      	bhi.n	80194fc <USBD_LL_SetupStage+0x86>
 80194b6:	2b00      	cmp	r3, #0
 80194b8:	d002      	beq.n	80194c0 <USBD_LL_SetupStage+0x4a>
 80194ba:	2b01      	cmp	r3, #1
 80194bc:	d00a      	beq.n	80194d4 <USBD_LL_SetupStage+0x5e>
 80194be:	e01d      	b.n	80194fc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80194c0:	687b      	ldr	r3, [r7, #4]
 80194c2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80194c6:	4619      	mov	r1, r3
 80194c8:	6878      	ldr	r0, [r7, #4]
 80194ca:	f000 fb5f 	bl	8019b8c <USBD_StdDevReq>
 80194ce:	4603      	mov	r3, r0
 80194d0:	73fb      	strb	r3, [r7, #15]
      break;
 80194d2:	e020      	b.n	8019516 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80194d4:	687b      	ldr	r3, [r7, #4]
 80194d6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80194da:	4619      	mov	r1, r3
 80194dc:	6878      	ldr	r0, [r7, #4]
 80194de:	f000 fbc7 	bl	8019c70 <USBD_StdItfReq>
 80194e2:	4603      	mov	r3, r0
 80194e4:	73fb      	strb	r3, [r7, #15]
      break;
 80194e6:	e016      	b.n	8019516 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80194e8:	687b      	ldr	r3, [r7, #4]
 80194ea:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80194ee:	4619      	mov	r1, r3
 80194f0:	6878      	ldr	r0, [r7, #4]
 80194f2:	f000 fc29 	bl	8019d48 <USBD_StdEPReq>
 80194f6:	4603      	mov	r3, r0
 80194f8:	73fb      	strb	r3, [r7, #15]
      break;
 80194fa:	e00c      	b.n	8019516 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80194fc:	687b      	ldr	r3, [r7, #4]
 80194fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8019502:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8019506:	b2db      	uxtb	r3, r3
 8019508:	4619      	mov	r1, r3
 801950a:	6878      	ldr	r0, [r7, #4]
 801950c:	f001 fe52 	bl	801b1b4 <USBD_LL_StallEP>
 8019510:	4603      	mov	r3, r0
 8019512:	73fb      	strb	r3, [r7, #15]
      break;
 8019514:	bf00      	nop
  }

  return ret;
 8019516:	7bfb      	ldrb	r3, [r7, #15]
}
 8019518:	4618      	mov	r0, r3
 801951a:	3710      	adds	r7, #16
 801951c:	46bd      	mov	sp, r7
 801951e:	bd80      	pop	{r7, pc}

08019520 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8019520:	b580      	push	{r7, lr}
 8019522:	b086      	sub	sp, #24
 8019524:	af00      	add	r7, sp, #0
 8019526:	60f8      	str	r0, [r7, #12]
 8019528:	460b      	mov	r3, r1
 801952a:	607a      	str	r2, [r7, #4]
 801952c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801952e:	2300      	movs	r3, #0
 8019530:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8019532:	7afb      	ldrb	r3, [r7, #11]
 8019534:	2b00      	cmp	r3, #0
 8019536:	d16e      	bne.n	8019616 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8019538:	68fb      	ldr	r3, [r7, #12]
 801953a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 801953e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8019540:	68fb      	ldr	r3, [r7, #12]
 8019542:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8019546:	2b03      	cmp	r3, #3
 8019548:	f040 8098 	bne.w	801967c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 801954c:	693b      	ldr	r3, [r7, #16]
 801954e:	689a      	ldr	r2, [r3, #8]
 8019550:	693b      	ldr	r3, [r7, #16]
 8019552:	68db      	ldr	r3, [r3, #12]
 8019554:	429a      	cmp	r2, r3
 8019556:	d913      	bls.n	8019580 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8019558:	693b      	ldr	r3, [r7, #16]
 801955a:	689a      	ldr	r2, [r3, #8]
 801955c:	693b      	ldr	r3, [r7, #16]
 801955e:	68db      	ldr	r3, [r3, #12]
 8019560:	1ad2      	subs	r2, r2, r3
 8019562:	693b      	ldr	r3, [r7, #16]
 8019564:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8019566:	693b      	ldr	r3, [r7, #16]
 8019568:	68da      	ldr	r2, [r3, #12]
 801956a:	693b      	ldr	r3, [r7, #16]
 801956c:	689b      	ldr	r3, [r3, #8]
 801956e:	4293      	cmp	r3, r2
 8019570:	bf28      	it	cs
 8019572:	4613      	movcs	r3, r2
 8019574:	461a      	mov	r2, r3
 8019576:	6879      	ldr	r1, [r7, #4]
 8019578:	68f8      	ldr	r0, [r7, #12]
 801957a:	f001 f984 	bl	801a886 <USBD_CtlContinueRx>
 801957e:	e07d      	b.n	801967c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8019580:	68fb      	ldr	r3, [r7, #12]
 8019582:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8019586:	f003 031f 	and.w	r3, r3, #31
 801958a:	2b02      	cmp	r3, #2
 801958c:	d014      	beq.n	80195b8 <USBD_LL_DataOutStage+0x98>
 801958e:	2b02      	cmp	r3, #2
 8019590:	d81d      	bhi.n	80195ce <USBD_LL_DataOutStage+0xae>
 8019592:	2b00      	cmp	r3, #0
 8019594:	d002      	beq.n	801959c <USBD_LL_DataOutStage+0x7c>
 8019596:	2b01      	cmp	r3, #1
 8019598:	d003      	beq.n	80195a2 <USBD_LL_DataOutStage+0x82>
 801959a:	e018      	b.n	80195ce <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801959c:	2300      	movs	r3, #0
 801959e:	75bb      	strb	r3, [r7, #22]
            break;
 80195a0:	e018      	b.n	80195d4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80195a2:	68fb      	ldr	r3, [r7, #12]
 80195a4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80195a8:	b2db      	uxtb	r3, r3
 80195aa:	4619      	mov	r1, r3
 80195ac:	68f8      	ldr	r0, [r7, #12]
 80195ae:	f000 fa5e 	bl	8019a6e <USBD_CoreFindIF>
 80195b2:	4603      	mov	r3, r0
 80195b4:	75bb      	strb	r3, [r7, #22]
            break;
 80195b6:	e00d      	b.n	80195d4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80195b8:	68fb      	ldr	r3, [r7, #12]
 80195ba:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80195be:	b2db      	uxtb	r3, r3
 80195c0:	4619      	mov	r1, r3
 80195c2:	68f8      	ldr	r0, [r7, #12]
 80195c4:	f000 fa60 	bl	8019a88 <USBD_CoreFindEP>
 80195c8:	4603      	mov	r3, r0
 80195ca:	75bb      	strb	r3, [r7, #22]
            break;
 80195cc:	e002      	b.n	80195d4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80195ce:	2300      	movs	r3, #0
 80195d0:	75bb      	strb	r3, [r7, #22]
            break;
 80195d2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80195d4:	7dbb      	ldrb	r3, [r7, #22]
 80195d6:	2b00      	cmp	r3, #0
 80195d8:	d119      	bne.n	801960e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80195da:	68fb      	ldr	r3, [r7, #12]
 80195dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80195e0:	b2db      	uxtb	r3, r3
 80195e2:	2b03      	cmp	r3, #3
 80195e4:	d113      	bne.n	801960e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80195e6:	7dba      	ldrb	r2, [r7, #22]
 80195e8:	68fb      	ldr	r3, [r7, #12]
 80195ea:	32ae      	adds	r2, #174	; 0xae
 80195ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80195f0:	691b      	ldr	r3, [r3, #16]
 80195f2:	2b00      	cmp	r3, #0
 80195f4:	d00b      	beq.n	801960e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80195f6:	7dba      	ldrb	r2, [r7, #22]
 80195f8:	68fb      	ldr	r3, [r7, #12]
 80195fa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80195fe:	7dba      	ldrb	r2, [r7, #22]
 8019600:	68fb      	ldr	r3, [r7, #12]
 8019602:	32ae      	adds	r2, #174	; 0xae
 8019604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019608:	691b      	ldr	r3, [r3, #16]
 801960a:	68f8      	ldr	r0, [r7, #12]
 801960c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801960e:	68f8      	ldr	r0, [r7, #12]
 8019610:	f001 f94a 	bl	801a8a8 <USBD_CtlSendStatus>
 8019614:	e032      	b.n	801967c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8019616:	7afb      	ldrb	r3, [r7, #11]
 8019618:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801961c:	b2db      	uxtb	r3, r3
 801961e:	4619      	mov	r1, r3
 8019620:	68f8      	ldr	r0, [r7, #12]
 8019622:	f000 fa31 	bl	8019a88 <USBD_CoreFindEP>
 8019626:	4603      	mov	r3, r0
 8019628:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801962a:	7dbb      	ldrb	r3, [r7, #22]
 801962c:	2bff      	cmp	r3, #255	; 0xff
 801962e:	d025      	beq.n	801967c <USBD_LL_DataOutStage+0x15c>
 8019630:	7dbb      	ldrb	r3, [r7, #22]
 8019632:	2b00      	cmp	r3, #0
 8019634:	d122      	bne.n	801967c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8019636:	68fb      	ldr	r3, [r7, #12]
 8019638:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801963c:	b2db      	uxtb	r3, r3
 801963e:	2b03      	cmp	r3, #3
 8019640:	d117      	bne.n	8019672 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8019642:	7dba      	ldrb	r2, [r7, #22]
 8019644:	68fb      	ldr	r3, [r7, #12]
 8019646:	32ae      	adds	r2, #174	; 0xae
 8019648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801964c:	699b      	ldr	r3, [r3, #24]
 801964e:	2b00      	cmp	r3, #0
 8019650:	d00f      	beq.n	8019672 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8019652:	7dba      	ldrb	r2, [r7, #22]
 8019654:	68fb      	ldr	r3, [r7, #12]
 8019656:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801965a:	7dba      	ldrb	r2, [r7, #22]
 801965c:	68fb      	ldr	r3, [r7, #12]
 801965e:	32ae      	adds	r2, #174	; 0xae
 8019660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019664:	699b      	ldr	r3, [r3, #24]
 8019666:	7afa      	ldrb	r2, [r7, #11]
 8019668:	4611      	mov	r1, r2
 801966a:	68f8      	ldr	r0, [r7, #12]
 801966c:	4798      	blx	r3
 801966e:	4603      	mov	r3, r0
 8019670:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8019672:	7dfb      	ldrb	r3, [r7, #23]
 8019674:	2b00      	cmp	r3, #0
 8019676:	d001      	beq.n	801967c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8019678:	7dfb      	ldrb	r3, [r7, #23]
 801967a:	e000      	b.n	801967e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801967c:	2300      	movs	r3, #0
}
 801967e:	4618      	mov	r0, r3
 8019680:	3718      	adds	r7, #24
 8019682:	46bd      	mov	sp, r7
 8019684:	bd80      	pop	{r7, pc}

08019686 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8019686:	b580      	push	{r7, lr}
 8019688:	b086      	sub	sp, #24
 801968a:	af00      	add	r7, sp, #0
 801968c:	60f8      	str	r0, [r7, #12]
 801968e:	460b      	mov	r3, r1
 8019690:	607a      	str	r2, [r7, #4]
 8019692:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8019694:	7afb      	ldrb	r3, [r7, #11]
 8019696:	2b00      	cmp	r3, #0
 8019698:	d16f      	bne.n	801977a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801969a:	68fb      	ldr	r3, [r7, #12]
 801969c:	3314      	adds	r3, #20
 801969e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80196a0:	68fb      	ldr	r3, [r7, #12]
 80196a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80196a6:	2b02      	cmp	r3, #2
 80196a8:	d15a      	bne.n	8019760 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80196aa:	693b      	ldr	r3, [r7, #16]
 80196ac:	689a      	ldr	r2, [r3, #8]
 80196ae:	693b      	ldr	r3, [r7, #16]
 80196b0:	68db      	ldr	r3, [r3, #12]
 80196b2:	429a      	cmp	r2, r3
 80196b4:	d914      	bls.n	80196e0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80196b6:	693b      	ldr	r3, [r7, #16]
 80196b8:	689a      	ldr	r2, [r3, #8]
 80196ba:	693b      	ldr	r3, [r7, #16]
 80196bc:	68db      	ldr	r3, [r3, #12]
 80196be:	1ad2      	subs	r2, r2, r3
 80196c0:	693b      	ldr	r3, [r7, #16]
 80196c2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80196c4:	693b      	ldr	r3, [r7, #16]
 80196c6:	689b      	ldr	r3, [r3, #8]
 80196c8:	461a      	mov	r2, r3
 80196ca:	6879      	ldr	r1, [r7, #4]
 80196cc:	68f8      	ldr	r0, [r7, #12]
 80196ce:	f001 f8ac 	bl	801a82a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80196d2:	2300      	movs	r3, #0
 80196d4:	2200      	movs	r2, #0
 80196d6:	2100      	movs	r1, #0
 80196d8:	68f8      	ldr	r0, [r7, #12]
 80196da:	f001 fe15 	bl	801b308 <USBD_LL_PrepareReceive>
 80196de:	e03f      	b.n	8019760 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80196e0:	693b      	ldr	r3, [r7, #16]
 80196e2:	68da      	ldr	r2, [r3, #12]
 80196e4:	693b      	ldr	r3, [r7, #16]
 80196e6:	689b      	ldr	r3, [r3, #8]
 80196e8:	429a      	cmp	r2, r3
 80196ea:	d11c      	bne.n	8019726 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80196ec:	693b      	ldr	r3, [r7, #16]
 80196ee:	685a      	ldr	r2, [r3, #4]
 80196f0:	693b      	ldr	r3, [r7, #16]
 80196f2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80196f4:	429a      	cmp	r2, r3
 80196f6:	d316      	bcc.n	8019726 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80196f8:	693b      	ldr	r3, [r7, #16]
 80196fa:	685a      	ldr	r2, [r3, #4]
 80196fc:	68fb      	ldr	r3, [r7, #12]
 80196fe:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8019702:	429a      	cmp	r2, r3
 8019704:	d20f      	bcs.n	8019726 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8019706:	2200      	movs	r2, #0
 8019708:	2100      	movs	r1, #0
 801970a:	68f8      	ldr	r0, [r7, #12]
 801970c:	f001 f88d 	bl	801a82a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8019710:	68fb      	ldr	r3, [r7, #12]
 8019712:	2200      	movs	r2, #0
 8019714:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8019718:	2300      	movs	r3, #0
 801971a:	2200      	movs	r2, #0
 801971c:	2100      	movs	r1, #0
 801971e:	68f8      	ldr	r0, [r7, #12]
 8019720:	f001 fdf2 	bl	801b308 <USBD_LL_PrepareReceive>
 8019724:	e01c      	b.n	8019760 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8019726:	68fb      	ldr	r3, [r7, #12]
 8019728:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801972c:	b2db      	uxtb	r3, r3
 801972e:	2b03      	cmp	r3, #3
 8019730:	d10f      	bne.n	8019752 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8019732:	68fb      	ldr	r3, [r7, #12]
 8019734:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019738:	68db      	ldr	r3, [r3, #12]
 801973a:	2b00      	cmp	r3, #0
 801973c:	d009      	beq.n	8019752 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801973e:	68fb      	ldr	r3, [r7, #12]
 8019740:	2200      	movs	r2, #0
 8019742:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8019746:	68fb      	ldr	r3, [r7, #12]
 8019748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801974c:	68db      	ldr	r3, [r3, #12]
 801974e:	68f8      	ldr	r0, [r7, #12]
 8019750:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8019752:	2180      	movs	r1, #128	; 0x80
 8019754:	68f8      	ldr	r0, [r7, #12]
 8019756:	f001 fd2d 	bl	801b1b4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801975a:	68f8      	ldr	r0, [r7, #12]
 801975c:	f001 f8b7 	bl	801a8ce <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8019760:	68fb      	ldr	r3, [r7, #12]
 8019762:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8019766:	2b00      	cmp	r3, #0
 8019768:	d03a      	beq.n	80197e0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801976a:	68f8      	ldr	r0, [r7, #12]
 801976c:	f7ff fe42 	bl	80193f4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8019770:	68fb      	ldr	r3, [r7, #12]
 8019772:	2200      	movs	r2, #0
 8019774:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8019778:	e032      	b.n	80197e0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801977a:	7afb      	ldrb	r3, [r7, #11]
 801977c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8019780:	b2db      	uxtb	r3, r3
 8019782:	4619      	mov	r1, r3
 8019784:	68f8      	ldr	r0, [r7, #12]
 8019786:	f000 f97f 	bl	8019a88 <USBD_CoreFindEP>
 801978a:	4603      	mov	r3, r0
 801978c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801978e:	7dfb      	ldrb	r3, [r7, #23]
 8019790:	2bff      	cmp	r3, #255	; 0xff
 8019792:	d025      	beq.n	80197e0 <USBD_LL_DataInStage+0x15a>
 8019794:	7dfb      	ldrb	r3, [r7, #23]
 8019796:	2b00      	cmp	r3, #0
 8019798:	d122      	bne.n	80197e0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801979a:	68fb      	ldr	r3, [r7, #12]
 801979c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80197a0:	b2db      	uxtb	r3, r3
 80197a2:	2b03      	cmp	r3, #3
 80197a4:	d11c      	bne.n	80197e0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80197a6:	7dfa      	ldrb	r2, [r7, #23]
 80197a8:	68fb      	ldr	r3, [r7, #12]
 80197aa:	32ae      	adds	r2, #174	; 0xae
 80197ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80197b0:	695b      	ldr	r3, [r3, #20]
 80197b2:	2b00      	cmp	r3, #0
 80197b4:	d014      	beq.n	80197e0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80197b6:	7dfa      	ldrb	r2, [r7, #23]
 80197b8:	68fb      	ldr	r3, [r7, #12]
 80197ba:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80197be:	7dfa      	ldrb	r2, [r7, #23]
 80197c0:	68fb      	ldr	r3, [r7, #12]
 80197c2:	32ae      	adds	r2, #174	; 0xae
 80197c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80197c8:	695b      	ldr	r3, [r3, #20]
 80197ca:	7afa      	ldrb	r2, [r7, #11]
 80197cc:	4611      	mov	r1, r2
 80197ce:	68f8      	ldr	r0, [r7, #12]
 80197d0:	4798      	blx	r3
 80197d2:	4603      	mov	r3, r0
 80197d4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80197d6:	7dbb      	ldrb	r3, [r7, #22]
 80197d8:	2b00      	cmp	r3, #0
 80197da:	d001      	beq.n	80197e0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80197dc:	7dbb      	ldrb	r3, [r7, #22]
 80197de:	e000      	b.n	80197e2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80197e0:	2300      	movs	r3, #0
}
 80197e2:	4618      	mov	r0, r3
 80197e4:	3718      	adds	r7, #24
 80197e6:	46bd      	mov	sp, r7
 80197e8:	bd80      	pop	{r7, pc}

080197ea <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80197ea:	b580      	push	{r7, lr}
 80197ec:	b084      	sub	sp, #16
 80197ee:	af00      	add	r7, sp, #0
 80197f0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80197f2:	2300      	movs	r3, #0
 80197f4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80197f6:	687b      	ldr	r3, [r7, #4]
 80197f8:	2201      	movs	r2, #1
 80197fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80197fe:	687b      	ldr	r3, [r7, #4]
 8019800:	2200      	movs	r2, #0
 8019802:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8019806:	687b      	ldr	r3, [r7, #4]
 8019808:	2200      	movs	r2, #0
 801980a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	2200      	movs	r2, #0
 8019810:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8019814:	687b      	ldr	r3, [r7, #4]
 8019816:	2200      	movs	r2, #0
 8019818:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 801981c:	687b      	ldr	r3, [r7, #4]
 801981e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019822:	2b00      	cmp	r3, #0
 8019824:	d014      	beq.n	8019850 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8019826:	687b      	ldr	r3, [r7, #4]
 8019828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801982c:	685b      	ldr	r3, [r3, #4]
 801982e:	2b00      	cmp	r3, #0
 8019830:	d00e      	beq.n	8019850 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8019832:	687b      	ldr	r3, [r7, #4]
 8019834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019838:	685b      	ldr	r3, [r3, #4]
 801983a:	687a      	ldr	r2, [r7, #4]
 801983c:	6852      	ldr	r2, [r2, #4]
 801983e:	b2d2      	uxtb	r2, r2
 8019840:	4611      	mov	r1, r2
 8019842:	6878      	ldr	r0, [r7, #4]
 8019844:	4798      	blx	r3
 8019846:	4603      	mov	r3, r0
 8019848:	2b00      	cmp	r3, #0
 801984a:	d001      	beq.n	8019850 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 801984c:	2303      	movs	r3, #3
 801984e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8019850:	2340      	movs	r3, #64	; 0x40
 8019852:	2200      	movs	r2, #0
 8019854:	2100      	movs	r1, #0
 8019856:	6878      	ldr	r0, [r7, #4]
 8019858:	f001 fc67 	bl	801b12a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801985c:	687b      	ldr	r3, [r7, #4]
 801985e:	2201      	movs	r2, #1
 8019860:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8019864:	687b      	ldr	r3, [r7, #4]
 8019866:	2240      	movs	r2, #64	; 0x40
 8019868:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801986c:	2340      	movs	r3, #64	; 0x40
 801986e:	2200      	movs	r2, #0
 8019870:	2180      	movs	r1, #128	; 0x80
 8019872:	6878      	ldr	r0, [r7, #4]
 8019874:	f001 fc59 	bl	801b12a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8019878:	687b      	ldr	r3, [r7, #4]
 801987a:	2201      	movs	r2, #1
 801987c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801987e:	687b      	ldr	r3, [r7, #4]
 8019880:	2240      	movs	r2, #64	; 0x40
 8019882:	621a      	str	r2, [r3, #32]

  return ret;
 8019884:	7bfb      	ldrb	r3, [r7, #15]
}
 8019886:	4618      	mov	r0, r3
 8019888:	3710      	adds	r7, #16
 801988a:	46bd      	mov	sp, r7
 801988c:	bd80      	pop	{r7, pc}

0801988e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801988e:	b480      	push	{r7}
 8019890:	b083      	sub	sp, #12
 8019892:	af00      	add	r7, sp, #0
 8019894:	6078      	str	r0, [r7, #4]
 8019896:	460b      	mov	r3, r1
 8019898:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801989a:	687b      	ldr	r3, [r7, #4]
 801989c:	78fa      	ldrb	r2, [r7, #3]
 801989e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80198a0:	2300      	movs	r3, #0
}
 80198a2:	4618      	mov	r0, r3
 80198a4:	370c      	adds	r7, #12
 80198a6:	46bd      	mov	sp, r7
 80198a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198ac:	4770      	bx	lr

080198ae <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80198ae:	b480      	push	{r7}
 80198b0:	b083      	sub	sp, #12
 80198b2:	af00      	add	r7, sp, #0
 80198b4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80198b6:	687b      	ldr	r3, [r7, #4]
 80198b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80198bc:	b2da      	uxtb	r2, r3
 80198be:	687b      	ldr	r3, [r7, #4]
 80198c0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80198c4:	687b      	ldr	r3, [r7, #4]
 80198c6:	2204      	movs	r2, #4
 80198c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80198cc:	2300      	movs	r3, #0
}
 80198ce:	4618      	mov	r0, r3
 80198d0:	370c      	adds	r7, #12
 80198d2:	46bd      	mov	sp, r7
 80198d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80198d8:	4770      	bx	lr

080198da <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80198da:	b480      	push	{r7}
 80198dc:	b083      	sub	sp, #12
 80198de:	af00      	add	r7, sp, #0
 80198e0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80198e2:	687b      	ldr	r3, [r7, #4]
 80198e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80198e8:	b2db      	uxtb	r3, r3
 80198ea:	2b04      	cmp	r3, #4
 80198ec:	d106      	bne.n	80198fc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80198ee:	687b      	ldr	r3, [r7, #4]
 80198f0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80198f4:	b2da      	uxtb	r2, r3
 80198f6:	687b      	ldr	r3, [r7, #4]
 80198f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80198fc:	2300      	movs	r3, #0
}
 80198fe:	4618      	mov	r0, r3
 8019900:	370c      	adds	r7, #12
 8019902:	46bd      	mov	sp, r7
 8019904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019908:	4770      	bx	lr

0801990a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801990a:	b580      	push	{r7, lr}
 801990c:	b082      	sub	sp, #8
 801990e:	af00      	add	r7, sp, #0
 8019910:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8019912:	687b      	ldr	r3, [r7, #4]
 8019914:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8019918:	b2db      	uxtb	r3, r3
 801991a:	2b03      	cmp	r3, #3
 801991c:	d110      	bne.n	8019940 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801991e:	687b      	ldr	r3, [r7, #4]
 8019920:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019924:	2b00      	cmp	r3, #0
 8019926:	d00b      	beq.n	8019940 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8019928:	687b      	ldr	r3, [r7, #4]
 801992a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801992e:	69db      	ldr	r3, [r3, #28]
 8019930:	2b00      	cmp	r3, #0
 8019932:	d005      	beq.n	8019940 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8019934:	687b      	ldr	r3, [r7, #4]
 8019936:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801993a:	69db      	ldr	r3, [r3, #28]
 801993c:	6878      	ldr	r0, [r7, #4]
 801993e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8019940:	2300      	movs	r3, #0
}
 8019942:	4618      	mov	r0, r3
 8019944:	3708      	adds	r7, #8
 8019946:	46bd      	mov	sp, r7
 8019948:	bd80      	pop	{r7, pc}

0801994a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801994a:	b580      	push	{r7, lr}
 801994c:	b082      	sub	sp, #8
 801994e:	af00      	add	r7, sp, #0
 8019950:	6078      	str	r0, [r7, #4]
 8019952:	460b      	mov	r3, r1
 8019954:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8019956:	687b      	ldr	r3, [r7, #4]
 8019958:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801995c:	687b      	ldr	r3, [r7, #4]
 801995e:	32ae      	adds	r2, #174	; 0xae
 8019960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019964:	2b00      	cmp	r3, #0
 8019966:	d101      	bne.n	801996c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8019968:	2303      	movs	r3, #3
 801996a:	e01c      	b.n	80199a6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801996c:	687b      	ldr	r3, [r7, #4]
 801996e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8019972:	b2db      	uxtb	r3, r3
 8019974:	2b03      	cmp	r3, #3
 8019976:	d115      	bne.n	80199a4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8019978:	687b      	ldr	r3, [r7, #4]
 801997a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801997e:	687b      	ldr	r3, [r7, #4]
 8019980:	32ae      	adds	r2, #174	; 0xae
 8019982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019986:	6a1b      	ldr	r3, [r3, #32]
 8019988:	2b00      	cmp	r3, #0
 801998a:	d00b      	beq.n	80199a4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801998c:	687b      	ldr	r3, [r7, #4]
 801998e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8019992:	687b      	ldr	r3, [r7, #4]
 8019994:	32ae      	adds	r2, #174	; 0xae
 8019996:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801999a:	6a1b      	ldr	r3, [r3, #32]
 801999c:	78fa      	ldrb	r2, [r7, #3]
 801999e:	4611      	mov	r1, r2
 80199a0:	6878      	ldr	r0, [r7, #4]
 80199a2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80199a4:	2300      	movs	r3, #0
}
 80199a6:	4618      	mov	r0, r3
 80199a8:	3708      	adds	r7, #8
 80199aa:	46bd      	mov	sp, r7
 80199ac:	bd80      	pop	{r7, pc}

080199ae <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80199ae:	b580      	push	{r7, lr}
 80199b0:	b082      	sub	sp, #8
 80199b2:	af00      	add	r7, sp, #0
 80199b4:	6078      	str	r0, [r7, #4]
 80199b6:	460b      	mov	r3, r1
 80199b8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80199ba:	687b      	ldr	r3, [r7, #4]
 80199bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80199c0:	687b      	ldr	r3, [r7, #4]
 80199c2:	32ae      	adds	r2, #174	; 0xae
 80199c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80199c8:	2b00      	cmp	r3, #0
 80199ca:	d101      	bne.n	80199d0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80199cc:	2303      	movs	r3, #3
 80199ce:	e01c      	b.n	8019a0a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80199d0:	687b      	ldr	r3, [r7, #4]
 80199d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80199d6:	b2db      	uxtb	r3, r3
 80199d8:	2b03      	cmp	r3, #3
 80199da:	d115      	bne.n	8019a08 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80199dc:	687b      	ldr	r3, [r7, #4]
 80199de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80199e2:	687b      	ldr	r3, [r7, #4]
 80199e4:	32ae      	adds	r2, #174	; 0xae
 80199e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80199ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80199ec:	2b00      	cmp	r3, #0
 80199ee:	d00b      	beq.n	8019a08 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80199f0:	687b      	ldr	r3, [r7, #4]
 80199f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80199f6:	687b      	ldr	r3, [r7, #4]
 80199f8:	32ae      	adds	r2, #174	; 0xae
 80199fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80199fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019a00:	78fa      	ldrb	r2, [r7, #3]
 8019a02:	4611      	mov	r1, r2
 8019a04:	6878      	ldr	r0, [r7, #4]
 8019a06:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8019a08:	2300      	movs	r3, #0
}
 8019a0a:	4618      	mov	r0, r3
 8019a0c:	3708      	adds	r7, #8
 8019a0e:	46bd      	mov	sp, r7
 8019a10:	bd80      	pop	{r7, pc}

08019a12 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8019a12:	b480      	push	{r7}
 8019a14:	b083      	sub	sp, #12
 8019a16:	af00      	add	r7, sp, #0
 8019a18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8019a1a:	2300      	movs	r3, #0
}
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	370c      	adds	r7, #12
 8019a20:	46bd      	mov	sp, r7
 8019a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a26:	4770      	bx	lr

08019a28 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8019a28:	b580      	push	{r7, lr}
 8019a2a:	b084      	sub	sp, #16
 8019a2c:	af00      	add	r7, sp, #0
 8019a2e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8019a30:	2300      	movs	r3, #0
 8019a32:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8019a34:	687b      	ldr	r3, [r7, #4]
 8019a36:	2201      	movs	r2, #1
 8019a38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8019a3c:	687b      	ldr	r3, [r7, #4]
 8019a3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019a42:	2b00      	cmp	r3, #0
 8019a44:	d00e      	beq.n	8019a64 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8019a46:	687b      	ldr	r3, [r7, #4]
 8019a48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8019a4c:	685b      	ldr	r3, [r3, #4]
 8019a4e:	687a      	ldr	r2, [r7, #4]
 8019a50:	6852      	ldr	r2, [r2, #4]
 8019a52:	b2d2      	uxtb	r2, r2
 8019a54:	4611      	mov	r1, r2
 8019a56:	6878      	ldr	r0, [r7, #4]
 8019a58:	4798      	blx	r3
 8019a5a:	4603      	mov	r3, r0
 8019a5c:	2b00      	cmp	r3, #0
 8019a5e:	d001      	beq.n	8019a64 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8019a60:	2303      	movs	r3, #3
 8019a62:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8019a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8019a66:	4618      	mov	r0, r3
 8019a68:	3710      	adds	r7, #16
 8019a6a:	46bd      	mov	sp, r7
 8019a6c:	bd80      	pop	{r7, pc}

08019a6e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8019a6e:	b480      	push	{r7}
 8019a70:	b083      	sub	sp, #12
 8019a72:	af00      	add	r7, sp, #0
 8019a74:	6078      	str	r0, [r7, #4]
 8019a76:	460b      	mov	r3, r1
 8019a78:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8019a7a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8019a7c:	4618      	mov	r0, r3
 8019a7e:	370c      	adds	r7, #12
 8019a80:	46bd      	mov	sp, r7
 8019a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019a86:	4770      	bx	lr

08019a88 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8019a88:	b480      	push	{r7}
 8019a8a:	b083      	sub	sp, #12
 8019a8c:	af00      	add	r7, sp, #0
 8019a8e:	6078      	str	r0, [r7, #4]
 8019a90:	460b      	mov	r3, r1
 8019a92:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8019a94:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8019a96:	4618      	mov	r0, r3
 8019a98:	370c      	adds	r7, #12
 8019a9a:	46bd      	mov	sp, r7
 8019a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019aa0:	4770      	bx	lr

08019aa2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8019aa2:	b580      	push	{r7, lr}
 8019aa4:	b086      	sub	sp, #24
 8019aa6:	af00      	add	r7, sp, #0
 8019aa8:	6078      	str	r0, [r7, #4]
 8019aaa:	460b      	mov	r3, r1
 8019aac:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8019aae:	687b      	ldr	r3, [r7, #4]
 8019ab0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8019ab6:	2300      	movs	r3, #0
 8019ab8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8019aba:	68fb      	ldr	r3, [r7, #12]
 8019abc:	885b      	ldrh	r3, [r3, #2]
 8019abe:	b29a      	uxth	r2, r3
 8019ac0:	68fb      	ldr	r3, [r7, #12]
 8019ac2:	781b      	ldrb	r3, [r3, #0]
 8019ac4:	b29b      	uxth	r3, r3
 8019ac6:	429a      	cmp	r2, r3
 8019ac8:	d920      	bls.n	8019b0c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8019aca:	68fb      	ldr	r3, [r7, #12]
 8019acc:	781b      	ldrb	r3, [r3, #0]
 8019ace:	b29b      	uxth	r3, r3
 8019ad0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8019ad2:	e013      	b.n	8019afc <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8019ad4:	f107 030a 	add.w	r3, r7, #10
 8019ad8:	4619      	mov	r1, r3
 8019ada:	6978      	ldr	r0, [r7, #20]
 8019adc:	f000 f81b 	bl	8019b16 <USBD_GetNextDesc>
 8019ae0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8019ae2:	697b      	ldr	r3, [r7, #20]
 8019ae4:	785b      	ldrb	r3, [r3, #1]
 8019ae6:	2b05      	cmp	r3, #5
 8019ae8:	d108      	bne.n	8019afc <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8019aea:	697b      	ldr	r3, [r7, #20]
 8019aec:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8019aee:	693b      	ldr	r3, [r7, #16]
 8019af0:	789b      	ldrb	r3, [r3, #2]
 8019af2:	78fa      	ldrb	r2, [r7, #3]
 8019af4:	429a      	cmp	r2, r3
 8019af6:	d008      	beq.n	8019b0a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8019af8:	2300      	movs	r3, #0
 8019afa:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8019afc:	68fb      	ldr	r3, [r7, #12]
 8019afe:	885b      	ldrh	r3, [r3, #2]
 8019b00:	b29a      	uxth	r2, r3
 8019b02:	897b      	ldrh	r3, [r7, #10]
 8019b04:	429a      	cmp	r2, r3
 8019b06:	d8e5      	bhi.n	8019ad4 <USBD_GetEpDesc+0x32>
 8019b08:	e000      	b.n	8019b0c <USBD_GetEpDesc+0x6a>
          break;
 8019b0a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8019b0c:	693b      	ldr	r3, [r7, #16]
}
 8019b0e:	4618      	mov	r0, r3
 8019b10:	3718      	adds	r7, #24
 8019b12:	46bd      	mov	sp, r7
 8019b14:	bd80      	pop	{r7, pc}

08019b16 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8019b16:	b480      	push	{r7}
 8019b18:	b085      	sub	sp, #20
 8019b1a:	af00      	add	r7, sp, #0
 8019b1c:	6078      	str	r0, [r7, #4]
 8019b1e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8019b20:	687b      	ldr	r3, [r7, #4]
 8019b22:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8019b24:	683b      	ldr	r3, [r7, #0]
 8019b26:	881a      	ldrh	r2, [r3, #0]
 8019b28:	68fb      	ldr	r3, [r7, #12]
 8019b2a:	781b      	ldrb	r3, [r3, #0]
 8019b2c:	b29b      	uxth	r3, r3
 8019b2e:	4413      	add	r3, r2
 8019b30:	b29a      	uxth	r2, r3
 8019b32:	683b      	ldr	r3, [r7, #0]
 8019b34:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8019b36:	68fb      	ldr	r3, [r7, #12]
 8019b38:	781b      	ldrb	r3, [r3, #0]
 8019b3a:	461a      	mov	r2, r3
 8019b3c:	687b      	ldr	r3, [r7, #4]
 8019b3e:	4413      	add	r3, r2
 8019b40:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8019b42:	68fb      	ldr	r3, [r7, #12]
}
 8019b44:	4618      	mov	r0, r3
 8019b46:	3714      	adds	r7, #20
 8019b48:	46bd      	mov	sp, r7
 8019b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b4e:	4770      	bx	lr

08019b50 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8019b50:	b480      	push	{r7}
 8019b52:	b087      	sub	sp, #28
 8019b54:	af00      	add	r7, sp, #0
 8019b56:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8019b58:	687b      	ldr	r3, [r7, #4]
 8019b5a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8019b5c:	697b      	ldr	r3, [r7, #20]
 8019b5e:	781b      	ldrb	r3, [r3, #0]
 8019b60:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8019b62:	697b      	ldr	r3, [r7, #20]
 8019b64:	3301      	adds	r3, #1
 8019b66:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8019b68:	697b      	ldr	r3, [r7, #20]
 8019b6a:	781b      	ldrb	r3, [r3, #0]
 8019b6c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8019b6e:	8a3b      	ldrh	r3, [r7, #16]
 8019b70:	021b      	lsls	r3, r3, #8
 8019b72:	b21a      	sxth	r2, r3
 8019b74:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8019b78:	4313      	orrs	r3, r2
 8019b7a:	b21b      	sxth	r3, r3
 8019b7c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8019b7e:	89fb      	ldrh	r3, [r7, #14]
}
 8019b80:	4618      	mov	r0, r3
 8019b82:	371c      	adds	r7, #28
 8019b84:	46bd      	mov	sp, r7
 8019b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019b8a:	4770      	bx	lr

08019b8c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8019b8c:	b580      	push	{r7, lr}
 8019b8e:	b084      	sub	sp, #16
 8019b90:	af00      	add	r7, sp, #0
 8019b92:	6078      	str	r0, [r7, #4]
 8019b94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8019b96:	2300      	movs	r3, #0
 8019b98:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8019b9a:	683b      	ldr	r3, [r7, #0]
 8019b9c:	781b      	ldrb	r3, [r3, #0]
 8019b9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8019ba2:	2b40      	cmp	r3, #64	; 0x40
 8019ba4:	d005      	beq.n	8019bb2 <USBD_StdDevReq+0x26>
 8019ba6:	2b40      	cmp	r3, #64	; 0x40
 8019ba8:	d857      	bhi.n	8019c5a <USBD_StdDevReq+0xce>
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	d00f      	beq.n	8019bce <USBD_StdDevReq+0x42>
 8019bae:	2b20      	cmp	r3, #32
 8019bb0:	d153      	bne.n	8019c5a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8019bb8:	687b      	ldr	r3, [r7, #4]
 8019bba:	32ae      	adds	r2, #174	; 0xae
 8019bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019bc0:	689b      	ldr	r3, [r3, #8]
 8019bc2:	6839      	ldr	r1, [r7, #0]
 8019bc4:	6878      	ldr	r0, [r7, #4]
 8019bc6:	4798      	blx	r3
 8019bc8:	4603      	mov	r3, r0
 8019bca:	73fb      	strb	r3, [r7, #15]
      break;
 8019bcc:	e04a      	b.n	8019c64 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8019bce:	683b      	ldr	r3, [r7, #0]
 8019bd0:	785b      	ldrb	r3, [r3, #1]
 8019bd2:	2b09      	cmp	r3, #9
 8019bd4:	d83b      	bhi.n	8019c4e <USBD_StdDevReq+0xc2>
 8019bd6:	a201      	add	r2, pc, #4	; (adr r2, 8019bdc <USBD_StdDevReq+0x50>)
 8019bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019bdc:	08019c31 	.word	0x08019c31
 8019be0:	08019c45 	.word	0x08019c45
 8019be4:	08019c4f 	.word	0x08019c4f
 8019be8:	08019c3b 	.word	0x08019c3b
 8019bec:	08019c4f 	.word	0x08019c4f
 8019bf0:	08019c0f 	.word	0x08019c0f
 8019bf4:	08019c05 	.word	0x08019c05
 8019bf8:	08019c4f 	.word	0x08019c4f
 8019bfc:	08019c27 	.word	0x08019c27
 8019c00:	08019c19 	.word	0x08019c19
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8019c04:	6839      	ldr	r1, [r7, #0]
 8019c06:	6878      	ldr	r0, [r7, #4]
 8019c08:	f000 fa3c 	bl	801a084 <USBD_GetDescriptor>
          break;
 8019c0c:	e024      	b.n	8019c58 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8019c0e:	6839      	ldr	r1, [r7, #0]
 8019c10:	6878      	ldr	r0, [r7, #4]
 8019c12:	f000 fba1 	bl	801a358 <USBD_SetAddress>
          break;
 8019c16:	e01f      	b.n	8019c58 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8019c18:	6839      	ldr	r1, [r7, #0]
 8019c1a:	6878      	ldr	r0, [r7, #4]
 8019c1c:	f000 fbe0 	bl	801a3e0 <USBD_SetConfig>
 8019c20:	4603      	mov	r3, r0
 8019c22:	73fb      	strb	r3, [r7, #15]
          break;
 8019c24:	e018      	b.n	8019c58 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8019c26:	6839      	ldr	r1, [r7, #0]
 8019c28:	6878      	ldr	r0, [r7, #4]
 8019c2a:	f000 fc83 	bl	801a534 <USBD_GetConfig>
          break;
 8019c2e:	e013      	b.n	8019c58 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8019c30:	6839      	ldr	r1, [r7, #0]
 8019c32:	6878      	ldr	r0, [r7, #4]
 8019c34:	f000 fcb4 	bl	801a5a0 <USBD_GetStatus>
          break;
 8019c38:	e00e      	b.n	8019c58 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8019c3a:	6839      	ldr	r1, [r7, #0]
 8019c3c:	6878      	ldr	r0, [r7, #4]
 8019c3e:	f000 fce3 	bl	801a608 <USBD_SetFeature>
          break;
 8019c42:	e009      	b.n	8019c58 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8019c44:	6839      	ldr	r1, [r7, #0]
 8019c46:	6878      	ldr	r0, [r7, #4]
 8019c48:	f000 fd07 	bl	801a65a <USBD_ClrFeature>
          break;
 8019c4c:	e004      	b.n	8019c58 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8019c4e:	6839      	ldr	r1, [r7, #0]
 8019c50:	6878      	ldr	r0, [r7, #4]
 8019c52:	f000 fd5e 	bl	801a712 <USBD_CtlError>
          break;
 8019c56:	bf00      	nop
      }
      break;
 8019c58:	e004      	b.n	8019c64 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8019c5a:	6839      	ldr	r1, [r7, #0]
 8019c5c:	6878      	ldr	r0, [r7, #4]
 8019c5e:	f000 fd58 	bl	801a712 <USBD_CtlError>
      break;
 8019c62:	bf00      	nop
  }

  return ret;
 8019c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8019c66:	4618      	mov	r0, r3
 8019c68:	3710      	adds	r7, #16
 8019c6a:	46bd      	mov	sp, r7
 8019c6c:	bd80      	pop	{r7, pc}
 8019c6e:	bf00      	nop

08019c70 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8019c70:	b580      	push	{r7, lr}
 8019c72:	b084      	sub	sp, #16
 8019c74:	af00      	add	r7, sp, #0
 8019c76:	6078      	str	r0, [r7, #4]
 8019c78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8019c7a:	2300      	movs	r3, #0
 8019c7c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8019c7e:	683b      	ldr	r3, [r7, #0]
 8019c80:	781b      	ldrb	r3, [r3, #0]
 8019c82:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8019c86:	2b40      	cmp	r3, #64	; 0x40
 8019c88:	d005      	beq.n	8019c96 <USBD_StdItfReq+0x26>
 8019c8a:	2b40      	cmp	r3, #64	; 0x40
 8019c8c:	d852      	bhi.n	8019d34 <USBD_StdItfReq+0xc4>
 8019c8e:	2b00      	cmp	r3, #0
 8019c90:	d001      	beq.n	8019c96 <USBD_StdItfReq+0x26>
 8019c92:	2b20      	cmp	r3, #32
 8019c94:	d14e      	bne.n	8019d34 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8019c96:	687b      	ldr	r3, [r7, #4]
 8019c98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8019c9c:	b2db      	uxtb	r3, r3
 8019c9e:	3b01      	subs	r3, #1
 8019ca0:	2b02      	cmp	r3, #2
 8019ca2:	d840      	bhi.n	8019d26 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8019ca4:	683b      	ldr	r3, [r7, #0]
 8019ca6:	889b      	ldrh	r3, [r3, #4]
 8019ca8:	b2db      	uxtb	r3, r3
 8019caa:	2b01      	cmp	r3, #1
 8019cac:	d836      	bhi.n	8019d1c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8019cae:	683b      	ldr	r3, [r7, #0]
 8019cb0:	889b      	ldrh	r3, [r3, #4]
 8019cb2:	b2db      	uxtb	r3, r3
 8019cb4:	4619      	mov	r1, r3
 8019cb6:	6878      	ldr	r0, [r7, #4]
 8019cb8:	f7ff fed9 	bl	8019a6e <USBD_CoreFindIF>
 8019cbc:	4603      	mov	r3, r0
 8019cbe:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8019cc0:	7bbb      	ldrb	r3, [r7, #14]
 8019cc2:	2bff      	cmp	r3, #255	; 0xff
 8019cc4:	d01d      	beq.n	8019d02 <USBD_StdItfReq+0x92>
 8019cc6:	7bbb      	ldrb	r3, [r7, #14]
 8019cc8:	2b00      	cmp	r3, #0
 8019cca:	d11a      	bne.n	8019d02 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8019ccc:	7bba      	ldrb	r2, [r7, #14]
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	32ae      	adds	r2, #174	; 0xae
 8019cd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019cd6:	689b      	ldr	r3, [r3, #8]
 8019cd8:	2b00      	cmp	r3, #0
 8019cda:	d00f      	beq.n	8019cfc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8019cdc:	7bba      	ldrb	r2, [r7, #14]
 8019cde:	687b      	ldr	r3, [r7, #4]
 8019ce0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8019ce4:	7bba      	ldrb	r2, [r7, #14]
 8019ce6:	687b      	ldr	r3, [r7, #4]
 8019ce8:	32ae      	adds	r2, #174	; 0xae
 8019cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019cee:	689b      	ldr	r3, [r3, #8]
 8019cf0:	6839      	ldr	r1, [r7, #0]
 8019cf2:	6878      	ldr	r0, [r7, #4]
 8019cf4:	4798      	blx	r3
 8019cf6:	4603      	mov	r3, r0
 8019cf8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8019cfa:	e004      	b.n	8019d06 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8019cfc:	2303      	movs	r3, #3
 8019cfe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8019d00:	e001      	b.n	8019d06 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8019d02:	2303      	movs	r3, #3
 8019d04:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8019d06:	683b      	ldr	r3, [r7, #0]
 8019d08:	88db      	ldrh	r3, [r3, #6]
 8019d0a:	2b00      	cmp	r3, #0
 8019d0c:	d110      	bne.n	8019d30 <USBD_StdItfReq+0xc0>
 8019d0e:	7bfb      	ldrb	r3, [r7, #15]
 8019d10:	2b00      	cmp	r3, #0
 8019d12:	d10d      	bne.n	8019d30 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8019d14:	6878      	ldr	r0, [r7, #4]
 8019d16:	f000 fdc7 	bl	801a8a8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8019d1a:	e009      	b.n	8019d30 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8019d1c:	6839      	ldr	r1, [r7, #0]
 8019d1e:	6878      	ldr	r0, [r7, #4]
 8019d20:	f000 fcf7 	bl	801a712 <USBD_CtlError>
          break;
 8019d24:	e004      	b.n	8019d30 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8019d26:	6839      	ldr	r1, [r7, #0]
 8019d28:	6878      	ldr	r0, [r7, #4]
 8019d2a:	f000 fcf2 	bl	801a712 <USBD_CtlError>
          break;
 8019d2e:	e000      	b.n	8019d32 <USBD_StdItfReq+0xc2>
          break;
 8019d30:	bf00      	nop
      }
      break;
 8019d32:	e004      	b.n	8019d3e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8019d34:	6839      	ldr	r1, [r7, #0]
 8019d36:	6878      	ldr	r0, [r7, #4]
 8019d38:	f000 fceb 	bl	801a712 <USBD_CtlError>
      break;
 8019d3c:	bf00      	nop
  }

  return ret;
 8019d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8019d40:	4618      	mov	r0, r3
 8019d42:	3710      	adds	r7, #16
 8019d44:	46bd      	mov	sp, r7
 8019d46:	bd80      	pop	{r7, pc}

08019d48 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8019d48:	b580      	push	{r7, lr}
 8019d4a:	b084      	sub	sp, #16
 8019d4c:	af00      	add	r7, sp, #0
 8019d4e:	6078      	str	r0, [r7, #4]
 8019d50:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8019d52:	2300      	movs	r3, #0
 8019d54:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8019d56:	683b      	ldr	r3, [r7, #0]
 8019d58:	889b      	ldrh	r3, [r3, #4]
 8019d5a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8019d5c:	683b      	ldr	r3, [r7, #0]
 8019d5e:	781b      	ldrb	r3, [r3, #0]
 8019d60:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8019d64:	2b40      	cmp	r3, #64	; 0x40
 8019d66:	d007      	beq.n	8019d78 <USBD_StdEPReq+0x30>
 8019d68:	2b40      	cmp	r3, #64	; 0x40
 8019d6a:	f200 817f 	bhi.w	801a06c <USBD_StdEPReq+0x324>
 8019d6e:	2b00      	cmp	r3, #0
 8019d70:	d02a      	beq.n	8019dc8 <USBD_StdEPReq+0x80>
 8019d72:	2b20      	cmp	r3, #32
 8019d74:	f040 817a 	bne.w	801a06c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8019d78:	7bbb      	ldrb	r3, [r7, #14]
 8019d7a:	4619      	mov	r1, r3
 8019d7c:	6878      	ldr	r0, [r7, #4]
 8019d7e:	f7ff fe83 	bl	8019a88 <USBD_CoreFindEP>
 8019d82:	4603      	mov	r3, r0
 8019d84:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8019d86:	7b7b      	ldrb	r3, [r7, #13]
 8019d88:	2bff      	cmp	r3, #255	; 0xff
 8019d8a:	f000 8174 	beq.w	801a076 <USBD_StdEPReq+0x32e>
 8019d8e:	7b7b      	ldrb	r3, [r7, #13]
 8019d90:	2b00      	cmp	r3, #0
 8019d92:	f040 8170 	bne.w	801a076 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8019d96:	7b7a      	ldrb	r2, [r7, #13]
 8019d98:	687b      	ldr	r3, [r7, #4]
 8019d9a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8019d9e:	7b7a      	ldrb	r2, [r7, #13]
 8019da0:	687b      	ldr	r3, [r7, #4]
 8019da2:	32ae      	adds	r2, #174	; 0xae
 8019da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019da8:	689b      	ldr	r3, [r3, #8]
 8019daa:	2b00      	cmp	r3, #0
 8019dac:	f000 8163 	beq.w	801a076 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8019db0:	7b7a      	ldrb	r2, [r7, #13]
 8019db2:	687b      	ldr	r3, [r7, #4]
 8019db4:	32ae      	adds	r2, #174	; 0xae
 8019db6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019dba:	689b      	ldr	r3, [r3, #8]
 8019dbc:	6839      	ldr	r1, [r7, #0]
 8019dbe:	6878      	ldr	r0, [r7, #4]
 8019dc0:	4798      	blx	r3
 8019dc2:	4603      	mov	r3, r0
 8019dc4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8019dc6:	e156      	b.n	801a076 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8019dc8:	683b      	ldr	r3, [r7, #0]
 8019dca:	785b      	ldrb	r3, [r3, #1]
 8019dcc:	2b03      	cmp	r3, #3
 8019dce:	d008      	beq.n	8019de2 <USBD_StdEPReq+0x9a>
 8019dd0:	2b03      	cmp	r3, #3
 8019dd2:	f300 8145 	bgt.w	801a060 <USBD_StdEPReq+0x318>
 8019dd6:	2b00      	cmp	r3, #0
 8019dd8:	f000 809b 	beq.w	8019f12 <USBD_StdEPReq+0x1ca>
 8019ddc:	2b01      	cmp	r3, #1
 8019dde:	d03c      	beq.n	8019e5a <USBD_StdEPReq+0x112>
 8019de0:	e13e      	b.n	801a060 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8019de2:	687b      	ldr	r3, [r7, #4]
 8019de4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8019de8:	b2db      	uxtb	r3, r3
 8019dea:	2b02      	cmp	r3, #2
 8019dec:	d002      	beq.n	8019df4 <USBD_StdEPReq+0xac>
 8019dee:	2b03      	cmp	r3, #3
 8019df0:	d016      	beq.n	8019e20 <USBD_StdEPReq+0xd8>
 8019df2:	e02c      	b.n	8019e4e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8019df4:	7bbb      	ldrb	r3, [r7, #14]
 8019df6:	2b00      	cmp	r3, #0
 8019df8:	d00d      	beq.n	8019e16 <USBD_StdEPReq+0xce>
 8019dfa:	7bbb      	ldrb	r3, [r7, #14]
 8019dfc:	2b80      	cmp	r3, #128	; 0x80
 8019dfe:	d00a      	beq.n	8019e16 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8019e00:	7bbb      	ldrb	r3, [r7, #14]
 8019e02:	4619      	mov	r1, r3
 8019e04:	6878      	ldr	r0, [r7, #4]
 8019e06:	f001 f9d5 	bl	801b1b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8019e0a:	2180      	movs	r1, #128	; 0x80
 8019e0c:	6878      	ldr	r0, [r7, #4]
 8019e0e:	f001 f9d1 	bl	801b1b4 <USBD_LL_StallEP>
 8019e12:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8019e14:	e020      	b.n	8019e58 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8019e16:	6839      	ldr	r1, [r7, #0]
 8019e18:	6878      	ldr	r0, [r7, #4]
 8019e1a:	f000 fc7a 	bl	801a712 <USBD_CtlError>
              break;
 8019e1e:	e01b      	b.n	8019e58 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8019e20:	683b      	ldr	r3, [r7, #0]
 8019e22:	885b      	ldrh	r3, [r3, #2]
 8019e24:	2b00      	cmp	r3, #0
 8019e26:	d10e      	bne.n	8019e46 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8019e28:	7bbb      	ldrb	r3, [r7, #14]
 8019e2a:	2b00      	cmp	r3, #0
 8019e2c:	d00b      	beq.n	8019e46 <USBD_StdEPReq+0xfe>
 8019e2e:	7bbb      	ldrb	r3, [r7, #14]
 8019e30:	2b80      	cmp	r3, #128	; 0x80
 8019e32:	d008      	beq.n	8019e46 <USBD_StdEPReq+0xfe>
 8019e34:	683b      	ldr	r3, [r7, #0]
 8019e36:	88db      	ldrh	r3, [r3, #6]
 8019e38:	2b00      	cmp	r3, #0
 8019e3a:	d104      	bne.n	8019e46 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8019e3c:	7bbb      	ldrb	r3, [r7, #14]
 8019e3e:	4619      	mov	r1, r3
 8019e40:	6878      	ldr	r0, [r7, #4]
 8019e42:	f001 f9b7 	bl	801b1b4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8019e46:	6878      	ldr	r0, [r7, #4]
 8019e48:	f000 fd2e 	bl	801a8a8 <USBD_CtlSendStatus>

              break;
 8019e4c:	e004      	b.n	8019e58 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8019e4e:	6839      	ldr	r1, [r7, #0]
 8019e50:	6878      	ldr	r0, [r7, #4]
 8019e52:	f000 fc5e 	bl	801a712 <USBD_CtlError>
              break;
 8019e56:	bf00      	nop
          }
          break;
 8019e58:	e107      	b.n	801a06a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8019e5a:	687b      	ldr	r3, [r7, #4]
 8019e5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8019e60:	b2db      	uxtb	r3, r3
 8019e62:	2b02      	cmp	r3, #2
 8019e64:	d002      	beq.n	8019e6c <USBD_StdEPReq+0x124>
 8019e66:	2b03      	cmp	r3, #3
 8019e68:	d016      	beq.n	8019e98 <USBD_StdEPReq+0x150>
 8019e6a:	e04b      	b.n	8019f04 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8019e6c:	7bbb      	ldrb	r3, [r7, #14]
 8019e6e:	2b00      	cmp	r3, #0
 8019e70:	d00d      	beq.n	8019e8e <USBD_StdEPReq+0x146>
 8019e72:	7bbb      	ldrb	r3, [r7, #14]
 8019e74:	2b80      	cmp	r3, #128	; 0x80
 8019e76:	d00a      	beq.n	8019e8e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8019e78:	7bbb      	ldrb	r3, [r7, #14]
 8019e7a:	4619      	mov	r1, r3
 8019e7c:	6878      	ldr	r0, [r7, #4]
 8019e7e:	f001 f999 	bl	801b1b4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8019e82:	2180      	movs	r1, #128	; 0x80
 8019e84:	6878      	ldr	r0, [r7, #4]
 8019e86:	f001 f995 	bl	801b1b4 <USBD_LL_StallEP>
 8019e8a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8019e8c:	e040      	b.n	8019f10 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8019e8e:	6839      	ldr	r1, [r7, #0]
 8019e90:	6878      	ldr	r0, [r7, #4]
 8019e92:	f000 fc3e 	bl	801a712 <USBD_CtlError>
              break;
 8019e96:	e03b      	b.n	8019f10 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8019e98:	683b      	ldr	r3, [r7, #0]
 8019e9a:	885b      	ldrh	r3, [r3, #2]
 8019e9c:	2b00      	cmp	r3, #0
 8019e9e:	d136      	bne.n	8019f0e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8019ea0:	7bbb      	ldrb	r3, [r7, #14]
 8019ea2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019ea6:	2b00      	cmp	r3, #0
 8019ea8:	d004      	beq.n	8019eb4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8019eaa:	7bbb      	ldrb	r3, [r7, #14]
 8019eac:	4619      	mov	r1, r3
 8019eae:	6878      	ldr	r0, [r7, #4]
 8019eb0:	f001 f99f 	bl	801b1f2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8019eb4:	6878      	ldr	r0, [r7, #4]
 8019eb6:	f000 fcf7 	bl	801a8a8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8019eba:	7bbb      	ldrb	r3, [r7, #14]
 8019ebc:	4619      	mov	r1, r3
 8019ebe:	6878      	ldr	r0, [r7, #4]
 8019ec0:	f7ff fde2 	bl	8019a88 <USBD_CoreFindEP>
 8019ec4:	4603      	mov	r3, r0
 8019ec6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8019ec8:	7b7b      	ldrb	r3, [r7, #13]
 8019eca:	2bff      	cmp	r3, #255	; 0xff
 8019ecc:	d01f      	beq.n	8019f0e <USBD_StdEPReq+0x1c6>
 8019ece:	7b7b      	ldrb	r3, [r7, #13]
 8019ed0:	2b00      	cmp	r3, #0
 8019ed2:	d11c      	bne.n	8019f0e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8019ed4:	7b7a      	ldrb	r2, [r7, #13]
 8019ed6:	687b      	ldr	r3, [r7, #4]
 8019ed8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8019edc:	7b7a      	ldrb	r2, [r7, #13]
 8019ede:	687b      	ldr	r3, [r7, #4]
 8019ee0:	32ae      	adds	r2, #174	; 0xae
 8019ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019ee6:	689b      	ldr	r3, [r3, #8]
 8019ee8:	2b00      	cmp	r3, #0
 8019eea:	d010      	beq.n	8019f0e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8019eec:	7b7a      	ldrb	r2, [r7, #13]
 8019eee:	687b      	ldr	r3, [r7, #4]
 8019ef0:	32ae      	adds	r2, #174	; 0xae
 8019ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019ef6:	689b      	ldr	r3, [r3, #8]
 8019ef8:	6839      	ldr	r1, [r7, #0]
 8019efa:	6878      	ldr	r0, [r7, #4]
 8019efc:	4798      	blx	r3
 8019efe:	4603      	mov	r3, r0
 8019f00:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8019f02:	e004      	b.n	8019f0e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8019f04:	6839      	ldr	r1, [r7, #0]
 8019f06:	6878      	ldr	r0, [r7, #4]
 8019f08:	f000 fc03 	bl	801a712 <USBD_CtlError>
              break;
 8019f0c:	e000      	b.n	8019f10 <USBD_StdEPReq+0x1c8>
              break;
 8019f0e:	bf00      	nop
          }
          break;
 8019f10:	e0ab      	b.n	801a06a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8019f12:	687b      	ldr	r3, [r7, #4]
 8019f14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8019f18:	b2db      	uxtb	r3, r3
 8019f1a:	2b02      	cmp	r3, #2
 8019f1c:	d002      	beq.n	8019f24 <USBD_StdEPReq+0x1dc>
 8019f1e:	2b03      	cmp	r3, #3
 8019f20:	d032      	beq.n	8019f88 <USBD_StdEPReq+0x240>
 8019f22:	e097      	b.n	801a054 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8019f24:	7bbb      	ldrb	r3, [r7, #14]
 8019f26:	2b00      	cmp	r3, #0
 8019f28:	d007      	beq.n	8019f3a <USBD_StdEPReq+0x1f2>
 8019f2a:	7bbb      	ldrb	r3, [r7, #14]
 8019f2c:	2b80      	cmp	r3, #128	; 0x80
 8019f2e:	d004      	beq.n	8019f3a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8019f30:	6839      	ldr	r1, [r7, #0]
 8019f32:	6878      	ldr	r0, [r7, #4]
 8019f34:	f000 fbed 	bl	801a712 <USBD_CtlError>
                break;
 8019f38:	e091      	b.n	801a05e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8019f3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019f3e:	2b00      	cmp	r3, #0
 8019f40:	da0b      	bge.n	8019f5a <USBD_StdEPReq+0x212>
 8019f42:	7bbb      	ldrb	r3, [r7, #14]
 8019f44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019f48:	4613      	mov	r3, r2
 8019f4a:	009b      	lsls	r3, r3, #2
 8019f4c:	4413      	add	r3, r2
 8019f4e:	009b      	lsls	r3, r3, #2
 8019f50:	3310      	adds	r3, #16
 8019f52:	687a      	ldr	r2, [r7, #4]
 8019f54:	4413      	add	r3, r2
 8019f56:	3304      	adds	r3, #4
 8019f58:	e00b      	b.n	8019f72 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8019f5a:	7bbb      	ldrb	r3, [r7, #14]
 8019f5c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8019f60:	4613      	mov	r3, r2
 8019f62:	009b      	lsls	r3, r3, #2
 8019f64:	4413      	add	r3, r2
 8019f66:	009b      	lsls	r3, r3, #2
 8019f68:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8019f6c:	687a      	ldr	r2, [r7, #4]
 8019f6e:	4413      	add	r3, r2
 8019f70:	3304      	adds	r3, #4
 8019f72:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8019f74:	68bb      	ldr	r3, [r7, #8]
 8019f76:	2200      	movs	r2, #0
 8019f78:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8019f7a:	68bb      	ldr	r3, [r7, #8]
 8019f7c:	2202      	movs	r2, #2
 8019f7e:	4619      	mov	r1, r3
 8019f80:	6878      	ldr	r0, [r7, #4]
 8019f82:	f000 fc37 	bl	801a7f4 <USBD_CtlSendData>
              break;
 8019f86:	e06a      	b.n	801a05e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8019f88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	da11      	bge.n	8019fb4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8019f90:	7bbb      	ldrb	r3, [r7, #14]
 8019f92:	f003 020f 	and.w	r2, r3, #15
 8019f96:	6879      	ldr	r1, [r7, #4]
 8019f98:	4613      	mov	r3, r2
 8019f9a:	009b      	lsls	r3, r3, #2
 8019f9c:	4413      	add	r3, r2
 8019f9e:	009b      	lsls	r3, r3, #2
 8019fa0:	440b      	add	r3, r1
 8019fa2:	3324      	adds	r3, #36	; 0x24
 8019fa4:	881b      	ldrh	r3, [r3, #0]
 8019fa6:	2b00      	cmp	r3, #0
 8019fa8:	d117      	bne.n	8019fda <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8019faa:	6839      	ldr	r1, [r7, #0]
 8019fac:	6878      	ldr	r0, [r7, #4]
 8019fae:	f000 fbb0 	bl	801a712 <USBD_CtlError>
                  break;
 8019fb2:	e054      	b.n	801a05e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8019fb4:	7bbb      	ldrb	r3, [r7, #14]
 8019fb6:	f003 020f 	and.w	r2, r3, #15
 8019fba:	6879      	ldr	r1, [r7, #4]
 8019fbc:	4613      	mov	r3, r2
 8019fbe:	009b      	lsls	r3, r3, #2
 8019fc0:	4413      	add	r3, r2
 8019fc2:	009b      	lsls	r3, r3, #2
 8019fc4:	440b      	add	r3, r1
 8019fc6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8019fca:	881b      	ldrh	r3, [r3, #0]
 8019fcc:	2b00      	cmp	r3, #0
 8019fce:	d104      	bne.n	8019fda <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8019fd0:	6839      	ldr	r1, [r7, #0]
 8019fd2:	6878      	ldr	r0, [r7, #4]
 8019fd4:	f000 fb9d 	bl	801a712 <USBD_CtlError>
                  break;
 8019fd8:	e041      	b.n	801a05e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8019fda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	da0b      	bge.n	8019ffa <USBD_StdEPReq+0x2b2>
 8019fe2:	7bbb      	ldrb	r3, [r7, #14]
 8019fe4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019fe8:	4613      	mov	r3, r2
 8019fea:	009b      	lsls	r3, r3, #2
 8019fec:	4413      	add	r3, r2
 8019fee:	009b      	lsls	r3, r3, #2
 8019ff0:	3310      	adds	r3, #16
 8019ff2:	687a      	ldr	r2, [r7, #4]
 8019ff4:	4413      	add	r3, r2
 8019ff6:	3304      	adds	r3, #4
 8019ff8:	e00b      	b.n	801a012 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8019ffa:	7bbb      	ldrb	r3, [r7, #14]
 8019ffc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801a000:	4613      	mov	r3, r2
 801a002:	009b      	lsls	r3, r3, #2
 801a004:	4413      	add	r3, r2
 801a006:	009b      	lsls	r3, r3, #2
 801a008:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 801a00c:	687a      	ldr	r2, [r7, #4]
 801a00e:	4413      	add	r3, r2
 801a010:	3304      	adds	r3, #4
 801a012:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801a014:	7bbb      	ldrb	r3, [r7, #14]
 801a016:	2b00      	cmp	r3, #0
 801a018:	d002      	beq.n	801a020 <USBD_StdEPReq+0x2d8>
 801a01a:	7bbb      	ldrb	r3, [r7, #14]
 801a01c:	2b80      	cmp	r3, #128	; 0x80
 801a01e:	d103      	bne.n	801a028 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801a020:	68bb      	ldr	r3, [r7, #8]
 801a022:	2200      	movs	r2, #0
 801a024:	601a      	str	r2, [r3, #0]
 801a026:	e00e      	b.n	801a046 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801a028:	7bbb      	ldrb	r3, [r7, #14]
 801a02a:	4619      	mov	r1, r3
 801a02c:	6878      	ldr	r0, [r7, #4]
 801a02e:	f001 f8ff 	bl	801b230 <USBD_LL_IsStallEP>
 801a032:	4603      	mov	r3, r0
 801a034:	2b00      	cmp	r3, #0
 801a036:	d003      	beq.n	801a040 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 801a038:	68bb      	ldr	r3, [r7, #8]
 801a03a:	2201      	movs	r2, #1
 801a03c:	601a      	str	r2, [r3, #0]
 801a03e:	e002      	b.n	801a046 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801a040:	68bb      	ldr	r3, [r7, #8]
 801a042:	2200      	movs	r2, #0
 801a044:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801a046:	68bb      	ldr	r3, [r7, #8]
 801a048:	2202      	movs	r2, #2
 801a04a:	4619      	mov	r1, r3
 801a04c:	6878      	ldr	r0, [r7, #4]
 801a04e:	f000 fbd1 	bl	801a7f4 <USBD_CtlSendData>
              break;
 801a052:	e004      	b.n	801a05e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 801a054:	6839      	ldr	r1, [r7, #0]
 801a056:	6878      	ldr	r0, [r7, #4]
 801a058:	f000 fb5b 	bl	801a712 <USBD_CtlError>
              break;
 801a05c:	bf00      	nop
          }
          break;
 801a05e:	e004      	b.n	801a06a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801a060:	6839      	ldr	r1, [r7, #0]
 801a062:	6878      	ldr	r0, [r7, #4]
 801a064:	f000 fb55 	bl	801a712 <USBD_CtlError>
          break;
 801a068:	bf00      	nop
      }
      break;
 801a06a:	e005      	b.n	801a078 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801a06c:	6839      	ldr	r1, [r7, #0]
 801a06e:	6878      	ldr	r0, [r7, #4]
 801a070:	f000 fb4f 	bl	801a712 <USBD_CtlError>
      break;
 801a074:	e000      	b.n	801a078 <USBD_StdEPReq+0x330>
      break;
 801a076:	bf00      	nop
  }

  return ret;
 801a078:	7bfb      	ldrb	r3, [r7, #15]
}
 801a07a:	4618      	mov	r0, r3
 801a07c:	3710      	adds	r7, #16
 801a07e:	46bd      	mov	sp, r7
 801a080:	bd80      	pop	{r7, pc}
	...

0801a084 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a084:	b580      	push	{r7, lr}
 801a086:	b084      	sub	sp, #16
 801a088:	af00      	add	r7, sp, #0
 801a08a:	6078      	str	r0, [r7, #4]
 801a08c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801a08e:	2300      	movs	r3, #0
 801a090:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801a092:	2300      	movs	r3, #0
 801a094:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801a096:	2300      	movs	r3, #0
 801a098:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801a09a:	683b      	ldr	r3, [r7, #0]
 801a09c:	885b      	ldrh	r3, [r3, #2]
 801a09e:	0a1b      	lsrs	r3, r3, #8
 801a0a0:	b29b      	uxth	r3, r3
 801a0a2:	3b01      	subs	r3, #1
 801a0a4:	2b06      	cmp	r3, #6
 801a0a6:	f200 8128 	bhi.w	801a2fa <USBD_GetDescriptor+0x276>
 801a0aa:	a201      	add	r2, pc, #4	; (adr r2, 801a0b0 <USBD_GetDescriptor+0x2c>)
 801a0ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a0b0:	0801a0cd 	.word	0x0801a0cd
 801a0b4:	0801a0e5 	.word	0x0801a0e5
 801a0b8:	0801a125 	.word	0x0801a125
 801a0bc:	0801a2fb 	.word	0x0801a2fb
 801a0c0:	0801a2fb 	.word	0x0801a2fb
 801a0c4:	0801a29b 	.word	0x0801a29b
 801a0c8:	0801a2c7 	.word	0x0801a2c7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801a0cc:	687b      	ldr	r3, [r7, #4]
 801a0ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a0d2:	681b      	ldr	r3, [r3, #0]
 801a0d4:	687a      	ldr	r2, [r7, #4]
 801a0d6:	7c12      	ldrb	r2, [r2, #16]
 801a0d8:	f107 0108 	add.w	r1, r7, #8
 801a0dc:	4610      	mov	r0, r2
 801a0de:	4798      	blx	r3
 801a0e0:	60f8      	str	r0, [r7, #12]
      break;
 801a0e2:	e112      	b.n	801a30a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801a0e4:	687b      	ldr	r3, [r7, #4]
 801a0e6:	7c1b      	ldrb	r3, [r3, #16]
 801a0e8:	2b00      	cmp	r3, #0
 801a0ea:	d10d      	bne.n	801a108 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801a0ec:	687b      	ldr	r3, [r7, #4]
 801a0ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801a0f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a0f4:	f107 0208 	add.w	r2, r7, #8
 801a0f8:	4610      	mov	r0, r2
 801a0fa:	4798      	blx	r3
 801a0fc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801a0fe:	68fb      	ldr	r3, [r7, #12]
 801a100:	3301      	adds	r3, #1
 801a102:	2202      	movs	r2, #2
 801a104:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801a106:	e100      	b.n	801a30a <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801a10e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a110:	f107 0208 	add.w	r2, r7, #8
 801a114:	4610      	mov	r0, r2
 801a116:	4798      	blx	r3
 801a118:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801a11a:	68fb      	ldr	r3, [r7, #12]
 801a11c:	3301      	adds	r3, #1
 801a11e:	2202      	movs	r2, #2
 801a120:	701a      	strb	r2, [r3, #0]
      break;
 801a122:	e0f2      	b.n	801a30a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801a124:	683b      	ldr	r3, [r7, #0]
 801a126:	885b      	ldrh	r3, [r3, #2]
 801a128:	b2db      	uxtb	r3, r3
 801a12a:	2b05      	cmp	r3, #5
 801a12c:	f200 80ac 	bhi.w	801a288 <USBD_GetDescriptor+0x204>
 801a130:	a201      	add	r2, pc, #4	; (adr r2, 801a138 <USBD_GetDescriptor+0xb4>)
 801a132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a136:	bf00      	nop
 801a138:	0801a151 	.word	0x0801a151
 801a13c:	0801a185 	.word	0x0801a185
 801a140:	0801a1b9 	.word	0x0801a1b9
 801a144:	0801a1ed 	.word	0x0801a1ed
 801a148:	0801a221 	.word	0x0801a221
 801a14c:	0801a255 	.word	0x0801a255
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801a150:	687b      	ldr	r3, [r7, #4]
 801a152:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a156:	685b      	ldr	r3, [r3, #4]
 801a158:	2b00      	cmp	r3, #0
 801a15a:	d00b      	beq.n	801a174 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801a15c:	687b      	ldr	r3, [r7, #4]
 801a15e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a162:	685b      	ldr	r3, [r3, #4]
 801a164:	687a      	ldr	r2, [r7, #4]
 801a166:	7c12      	ldrb	r2, [r2, #16]
 801a168:	f107 0108 	add.w	r1, r7, #8
 801a16c:	4610      	mov	r0, r2
 801a16e:	4798      	blx	r3
 801a170:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a172:	e091      	b.n	801a298 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801a174:	6839      	ldr	r1, [r7, #0]
 801a176:	6878      	ldr	r0, [r7, #4]
 801a178:	f000 facb 	bl	801a712 <USBD_CtlError>
            err++;
 801a17c:	7afb      	ldrb	r3, [r7, #11]
 801a17e:	3301      	adds	r3, #1
 801a180:	72fb      	strb	r3, [r7, #11]
          break;
 801a182:	e089      	b.n	801a298 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801a184:	687b      	ldr	r3, [r7, #4]
 801a186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a18a:	689b      	ldr	r3, [r3, #8]
 801a18c:	2b00      	cmp	r3, #0
 801a18e:	d00b      	beq.n	801a1a8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801a190:	687b      	ldr	r3, [r7, #4]
 801a192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a196:	689b      	ldr	r3, [r3, #8]
 801a198:	687a      	ldr	r2, [r7, #4]
 801a19a:	7c12      	ldrb	r2, [r2, #16]
 801a19c:	f107 0108 	add.w	r1, r7, #8
 801a1a0:	4610      	mov	r0, r2
 801a1a2:	4798      	blx	r3
 801a1a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a1a6:	e077      	b.n	801a298 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801a1a8:	6839      	ldr	r1, [r7, #0]
 801a1aa:	6878      	ldr	r0, [r7, #4]
 801a1ac:	f000 fab1 	bl	801a712 <USBD_CtlError>
            err++;
 801a1b0:	7afb      	ldrb	r3, [r7, #11]
 801a1b2:	3301      	adds	r3, #1
 801a1b4:	72fb      	strb	r3, [r7, #11]
          break;
 801a1b6:	e06f      	b.n	801a298 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801a1b8:	687b      	ldr	r3, [r7, #4]
 801a1ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a1be:	68db      	ldr	r3, [r3, #12]
 801a1c0:	2b00      	cmp	r3, #0
 801a1c2:	d00b      	beq.n	801a1dc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801a1c4:	687b      	ldr	r3, [r7, #4]
 801a1c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a1ca:	68db      	ldr	r3, [r3, #12]
 801a1cc:	687a      	ldr	r2, [r7, #4]
 801a1ce:	7c12      	ldrb	r2, [r2, #16]
 801a1d0:	f107 0108 	add.w	r1, r7, #8
 801a1d4:	4610      	mov	r0, r2
 801a1d6:	4798      	blx	r3
 801a1d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a1da:	e05d      	b.n	801a298 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801a1dc:	6839      	ldr	r1, [r7, #0]
 801a1de:	6878      	ldr	r0, [r7, #4]
 801a1e0:	f000 fa97 	bl	801a712 <USBD_CtlError>
            err++;
 801a1e4:	7afb      	ldrb	r3, [r7, #11]
 801a1e6:	3301      	adds	r3, #1
 801a1e8:	72fb      	strb	r3, [r7, #11]
          break;
 801a1ea:	e055      	b.n	801a298 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801a1ec:	687b      	ldr	r3, [r7, #4]
 801a1ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a1f2:	691b      	ldr	r3, [r3, #16]
 801a1f4:	2b00      	cmp	r3, #0
 801a1f6:	d00b      	beq.n	801a210 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801a1f8:	687b      	ldr	r3, [r7, #4]
 801a1fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a1fe:	691b      	ldr	r3, [r3, #16]
 801a200:	687a      	ldr	r2, [r7, #4]
 801a202:	7c12      	ldrb	r2, [r2, #16]
 801a204:	f107 0108 	add.w	r1, r7, #8
 801a208:	4610      	mov	r0, r2
 801a20a:	4798      	blx	r3
 801a20c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a20e:	e043      	b.n	801a298 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801a210:	6839      	ldr	r1, [r7, #0]
 801a212:	6878      	ldr	r0, [r7, #4]
 801a214:	f000 fa7d 	bl	801a712 <USBD_CtlError>
            err++;
 801a218:	7afb      	ldrb	r3, [r7, #11]
 801a21a:	3301      	adds	r3, #1
 801a21c:	72fb      	strb	r3, [r7, #11]
          break;
 801a21e:	e03b      	b.n	801a298 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801a220:	687b      	ldr	r3, [r7, #4]
 801a222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a226:	695b      	ldr	r3, [r3, #20]
 801a228:	2b00      	cmp	r3, #0
 801a22a:	d00b      	beq.n	801a244 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801a22c:	687b      	ldr	r3, [r7, #4]
 801a22e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a232:	695b      	ldr	r3, [r3, #20]
 801a234:	687a      	ldr	r2, [r7, #4]
 801a236:	7c12      	ldrb	r2, [r2, #16]
 801a238:	f107 0108 	add.w	r1, r7, #8
 801a23c:	4610      	mov	r0, r2
 801a23e:	4798      	blx	r3
 801a240:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a242:	e029      	b.n	801a298 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801a244:	6839      	ldr	r1, [r7, #0]
 801a246:	6878      	ldr	r0, [r7, #4]
 801a248:	f000 fa63 	bl	801a712 <USBD_CtlError>
            err++;
 801a24c:	7afb      	ldrb	r3, [r7, #11]
 801a24e:	3301      	adds	r3, #1
 801a250:	72fb      	strb	r3, [r7, #11]
          break;
 801a252:	e021      	b.n	801a298 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801a254:	687b      	ldr	r3, [r7, #4]
 801a256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a25a:	699b      	ldr	r3, [r3, #24]
 801a25c:	2b00      	cmp	r3, #0
 801a25e:	d00b      	beq.n	801a278 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801a260:	687b      	ldr	r3, [r7, #4]
 801a262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801a266:	699b      	ldr	r3, [r3, #24]
 801a268:	687a      	ldr	r2, [r7, #4]
 801a26a:	7c12      	ldrb	r2, [r2, #16]
 801a26c:	f107 0108 	add.w	r1, r7, #8
 801a270:	4610      	mov	r0, r2
 801a272:	4798      	blx	r3
 801a274:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801a276:	e00f      	b.n	801a298 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801a278:	6839      	ldr	r1, [r7, #0]
 801a27a:	6878      	ldr	r0, [r7, #4]
 801a27c:	f000 fa49 	bl	801a712 <USBD_CtlError>
            err++;
 801a280:	7afb      	ldrb	r3, [r7, #11]
 801a282:	3301      	adds	r3, #1
 801a284:	72fb      	strb	r3, [r7, #11]
          break;
 801a286:	e007      	b.n	801a298 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801a288:	6839      	ldr	r1, [r7, #0]
 801a28a:	6878      	ldr	r0, [r7, #4]
 801a28c:	f000 fa41 	bl	801a712 <USBD_CtlError>
          err++;
 801a290:	7afb      	ldrb	r3, [r7, #11]
 801a292:	3301      	adds	r3, #1
 801a294:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801a296:	bf00      	nop
      }
      break;
 801a298:	e037      	b.n	801a30a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801a29a:	687b      	ldr	r3, [r7, #4]
 801a29c:	7c1b      	ldrb	r3, [r3, #16]
 801a29e:	2b00      	cmp	r3, #0
 801a2a0:	d109      	bne.n	801a2b6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801a2a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a2aa:	f107 0208 	add.w	r2, r7, #8
 801a2ae:	4610      	mov	r0, r2
 801a2b0:	4798      	blx	r3
 801a2b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801a2b4:	e029      	b.n	801a30a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801a2b6:	6839      	ldr	r1, [r7, #0]
 801a2b8:	6878      	ldr	r0, [r7, #4]
 801a2ba:	f000 fa2a 	bl	801a712 <USBD_CtlError>
        err++;
 801a2be:	7afb      	ldrb	r3, [r7, #11]
 801a2c0:	3301      	adds	r3, #1
 801a2c2:	72fb      	strb	r3, [r7, #11]
      break;
 801a2c4:	e021      	b.n	801a30a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801a2c6:	687b      	ldr	r3, [r7, #4]
 801a2c8:	7c1b      	ldrb	r3, [r3, #16]
 801a2ca:	2b00      	cmp	r3, #0
 801a2cc:	d10d      	bne.n	801a2ea <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801a2ce:	687b      	ldr	r3, [r7, #4]
 801a2d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801a2d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a2d6:	f107 0208 	add.w	r2, r7, #8
 801a2da:	4610      	mov	r0, r2
 801a2dc:	4798      	blx	r3
 801a2de:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801a2e0:	68fb      	ldr	r3, [r7, #12]
 801a2e2:	3301      	adds	r3, #1
 801a2e4:	2207      	movs	r2, #7
 801a2e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801a2e8:	e00f      	b.n	801a30a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801a2ea:	6839      	ldr	r1, [r7, #0]
 801a2ec:	6878      	ldr	r0, [r7, #4]
 801a2ee:	f000 fa10 	bl	801a712 <USBD_CtlError>
        err++;
 801a2f2:	7afb      	ldrb	r3, [r7, #11]
 801a2f4:	3301      	adds	r3, #1
 801a2f6:	72fb      	strb	r3, [r7, #11]
      break;
 801a2f8:	e007      	b.n	801a30a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 801a2fa:	6839      	ldr	r1, [r7, #0]
 801a2fc:	6878      	ldr	r0, [r7, #4]
 801a2fe:	f000 fa08 	bl	801a712 <USBD_CtlError>
      err++;
 801a302:	7afb      	ldrb	r3, [r7, #11]
 801a304:	3301      	adds	r3, #1
 801a306:	72fb      	strb	r3, [r7, #11]
      break;
 801a308:	bf00      	nop
  }

  if (err != 0U)
 801a30a:	7afb      	ldrb	r3, [r7, #11]
 801a30c:	2b00      	cmp	r3, #0
 801a30e:	d11e      	bne.n	801a34e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 801a310:	683b      	ldr	r3, [r7, #0]
 801a312:	88db      	ldrh	r3, [r3, #6]
 801a314:	2b00      	cmp	r3, #0
 801a316:	d016      	beq.n	801a346 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 801a318:	893b      	ldrh	r3, [r7, #8]
 801a31a:	2b00      	cmp	r3, #0
 801a31c:	d00e      	beq.n	801a33c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 801a31e:	683b      	ldr	r3, [r7, #0]
 801a320:	88da      	ldrh	r2, [r3, #6]
 801a322:	893b      	ldrh	r3, [r7, #8]
 801a324:	4293      	cmp	r3, r2
 801a326:	bf28      	it	cs
 801a328:	4613      	movcs	r3, r2
 801a32a:	b29b      	uxth	r3, r3
 801a32c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801a32e:	893b      	ldrh	r3, [r7, #8]
 801a330:	461a      	mov	r2, r3
 801a332:	68f9      	ldr	r1, [r7, #12]
 801a334:	6878      	ldr	r0, [r7, #4]
 801a336:	f000 fa5d 	bl	801a7f4 <USBD_CtlSendData>
 801a33a:	e009      	b.n	801a350 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801a33c:	6839      	ldr	r1, [r7, #0]
 801a33e:	6878      	ldr	r0, [r7, #4]
 801a340:	f000 f9e7 	bl	801a712 <USBD_CtlError>
 801a344:	e004      	b.n	801a350 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801a346:	6878      	ldr	r0, [r7, #4]
 801a348:	f000 faae 	bl	801a8a8 <USBD_CtlSendStatus>
 801a34c:	e000      	b.n	801a350 <USBD_GetDescriptor+0x2cc>
    return;
 801a34e:	bf00      	nop
  }
}
 801a350:	3710      	adds	r7, #16
 801a352:	46bd      	mov	sp, r7
 801a354:	bd80      	pop	{r7, pc}
 801a356:	bf00      	nop

0801a358 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a358:	b580      	push	{r7, lr}
 801a35a:	b084      	sub	sp, #16
 801a35c:	af00      	add	r7, sp, #0
 801a35e:	6078      	str	r0, [r7, #4]
 801a360:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801a362:	683b      	ldr	r3, [r7, #0]
 801a364:	889b      	ldrh	r3, [r3, #4]
 801a366:	2b00      	cmp	r3, #0
 801a368:	d131      	bne.n	801a3ce <USBD_SetAddress+0x76>
 801a36a:	683b      	ldr	r3, [r7, #0]
 801a36c:	88db      	ldrh	r3, [r3, #6]
 801a36e:	2b00      	cmp	r3, #0
 801a370:	d12d      	bne.n	801a3ce <USBD_SetAddress+0x76>
 801a372:	683b      	ldr	r3, [r7, #0]
 801a374:	885b      	ldrh	r3, [r3, #2]
 801a376:	2b7f      	cmp	r3, #127	; 0x7f
 801a378:	d829      	bhi.n	801a3ce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801a37a:	683b      	ldr	r3, [r7, #0]
 801a37c:	885b      	ldrh	r3, [r3, #2]
 801a37e:	b2db      	uxtb	r3, r3
 801a380:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a384:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801a386:	687b      	ldr	r3, [r7, #4]
 801a388:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801a38c:	b2db      	uxtb	r3, r3
 801a38e:	2b03      	cmp	r3, #3
 801a390:	d104      	bne.n	801a39c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801a392:	6839      	ldr	r1, [r7, #0]
 801a394:	6878      	ldr	r0, [r7, #4]
 801a396:	f000 f9bc 	bl	801a712 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801a39a:	e01d      	b.n	801a3d8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801a39c:	687b      	ldr	r3, [r7, #4]
 801a39e:	7bfa      	ldrb	r2, [r7, #15]
 801a3a0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801a3a4:	7bfb      	ldrb	r3, [r7, #15]
 801a3a6:	4619      	mov	r1, r3
 801a3a8:	6878      	ldr	r0, [r7, #4]
 801a3aa:	f000 ff6d 	bl	801b288 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801a3ae:	6878      	ldr	r0, [r7, #4]
 801a3b0:	f000 fa7a 	bl	801a8a8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801a3b4:	7bfb      	ldrb	r3, [r7, #15]
 801a3b6:	2b00      	cmp	r3, #0
 801a3b8:	d004      	beq.n	801a3c4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801a3ba:	687b      	ldr	r3, [r7, #4]
 801a3bc:	2202      	movs	r2, #2
 801a3be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801a3c2:	e009      	b.n	801a3d8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801a3c4:	687b      	ldr	r3, [r7, #4]
 801a3c6:	2201      	movs	r2, #1
 801a3c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801a3cc:	e004      	b.n	801a3d8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801a3ce:	6839      	ldr	r1, [r7, #0]
 801a3d0:	6878      	ldr	r0, [r7, #4]
 801a3d2:	f000 f99e 	bl	801a712 <USBD_CtlError>
  }
}
 801a3d6:	bf00      	nop
 801a3d8:	bf00      	nop
 801a3da:	3710      	adds	r7, #16
 801a3dc:	46bd      	mov	sp, r7
 801a3de:	bd80      	pop	{r7, pc}

0801a3e0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a3e0:	b580      	push	{r7, lr}
 801a3e2:	b084      	sub	sp, #16
 801a3e4:	af00      	add	r7, sp, #0
 801a3e6:	6078      	str	r0, [r7, #4]
 801a3e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801a3ea:	2300      	movs	r3, #0
 801a3ec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801a3ee:	683b      	ldr	r3, [r7, #0]
 801a3f0:	885b      	ldrh	r3, [r3, #2]
 801a3f2:	b2da      	uxtb	r2, r3
 801a3f4:	4b4e      	ldr	r3, [pc, #312]	; (801a530 <USBD_SetConfig+0x150>)
 801a3f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801a3f8:	4b4d      	ldr	r3, [pc, #308]	; (801a530 <USBD_SetConfig+0x150>)
 801a3fa:	781b      	ldrb	r3, [r3, #0]
 801a3fc:	2b01      	cmp	r3, #1
 801a3fe:	d905      	bls.n	801a40c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801a400:	6839      	ldr	r1, [r7, #0]
 801a402:	6878      	ldr	r0, [r7, #4]
 801a404:	f000 f985 	bl	801a712 <USBD_CtlError>
    return USBD_FAIL;
 801a408:	2303      	movs	r3, #3
 801a40a:	e08c      	b.n	801a526 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801a40c:	687b      	ldr	r3, [r7, #4]
 801a40e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801a412:	b2db      	uxtb	r3, r3
 801a414:	2b02      	cmp	r3, #2
 801a416:	d002      	beq.n	801a41e <USBD_SetConfig+0x3e>
 801a418:	2b03      	cmp	r3, #3
 801a41a:	d029      	beq.n	801a470 <USBD_SetConfig+0x90>
 801a41c:	e075      	b.n	801a50a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801a41e:	4b44      	ldr	r3, [pc, #272]	; (801a530 <USBD_SetConfig+0x150>)
 801a420:	781b      	ldrb	r3, [r3, #0]
 801a422:	2b00      	cmp	r3, #0
 801a424:	d020      	beq.n	801a468 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801a426:	4b42      	ldr	r3, [pc, #264]	; (801a530 <USBD_SetConfig+0x150>)
 801a428:	781b      	ldrb	r3, [r3, #0]
 801a42a:	461a      	mov	r2, r3
 801a42c:	687b      	ldr	r3, [r7, #4]
 801a42e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801a430:	4b3f      	ldr	r3, [pc, #252]	; (801a530 <USBD_SetConfig+0x150>)
 801a432:	781b      	ldrb	r3, [r3, #0]
 801a434:	4619      	mov	r1, r3
 801a436:	6878      	ldr	r0, [r7, #4]
 801a438:	f7fe ffe7 	bl	801940a <USBD_SetClassConfig>
 801a43c:	4603      	mov	r3, r0
 801a43e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801a440:	7bfb      	ldrb	r3, [r7, #15]
 801a442:	2b00      	cmp	r3, #0
 801a444:	d008      	beq.n	801a458 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801a446:	6839      	ldr	r1, [r7, #0]
 801a448:	6878      	ldr	r0, [r7, #4]
 801a44a:	f000 f962 	bl	801a712 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801a44e:	687b      	ldr	r3, [r7, #4]
 801a450:	2202      	movs	r2, #2
 801a452:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801a456:	e065      	b.n	801a524 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801a458:	6878      	ldr	r0, [r7, #4]
 801a45a:	f000 fa25 	bl	801a8a8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801a45e:	687b      	ldr	r3, [r7, #4]
 801a460:	2203      	movs	r2, #3
 801a462:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801a466:	e05d      	b.n	801a524 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801a468:	6878      	ldr	r0, [r7, #4]
 801a46a:	f000 fa1d 	bl	801a8a8 <USBD_CtlSendStatus>
      break;
 801a46e:	e059      	b.n	801a524 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801a470:	4b2f      	ldr	r3, [pc, #188]	; (801a530 <USBD_SetConfig+0x150>)
 801a472:	781b      	ldrb	r3, [r3, #0]
 801a474:	2b00      	cmp	r3, #0
 801a476:	d112      	bne.n	801a49e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801a478:	687b      	ldr	r3, [r7, #4]
 801a47a:	2202      	movs	r2, #2
 801a47c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 801a480:	4b2b      	ldr	r3, [pc, #172]	; (801a530 <USBD_SetConfig+0x150>)
 801a482:	781b      	ldrb	r3, [r3, #0]
 801a484:	461a      	mov	r2, r3
 801a486:	687b      	ldr	r3, [r7, #4]
 801a488:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801a48a:	4b29      	ldr	r3, [pc, #164]	; (801a530 <USBD_SetConfig+0x150>)
 801a48c:	781b      	ldrb	r3, [r3, #0]
 801a48e:	4619      	mov	r1, r3
 801a490:	6878      	ldr	r0, [r7, #4]
 801a492:	f7fe ffd6 	bl	8019442 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801a496:	6878      	ldr	r0, [r7, #4]
 801a498:	f000 fa06 	bl	801a8a8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801a49c:	e042      	b.n	801a524 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801a49e:	4b24      	ldr	r3, [pc, #144]	; (801a530 <USBD_SetConfig+0x150>)
 801a4a0:	781b      	ldrb	r3, [r3, #0]
 801a4a2:	461a      	mov	r2, r3
 801a4a4:	687b      	ldr	r3, [r7, #4]
 801a4a6:	685b      	ldr	r3, [r3, #4]
 801a4a8:	429a      	cmp	r2, r3
 801a4aa:	d02a      	beq.n	801a502 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801a4ac:	687b      	ldr	r3, [r7, #4]
 801a4ae:	685b      	ldr	r3, [r3, #4]
 801a4b0:	b2db      	uxtb	r3, r3
 801a4b2:	4619      	mov	r1, r3
 801a4b4:	6878      	ldr	r0, [r7, #4]
 801a4b6:	f7fe ffc4 	bl	8019442 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801a4ba:	4b1d      	ldr	r3, [pc, #116]	; (801a530 <USBD_SetConfig+0x150>)
 801a4bc:	781b      	ldrb	r3, [r3, #0]
 801a4be:	461a      	mov	r2, r3
 801a4c0:	687b      	ldr	r3, [r7, #4]
 801a4c2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801a4c4:	4b1a      	ldr	r3, [pc, #104]	; (801a530 <USBD_SetConfig+0x150>)
 801a4c6:	781b      	ldrb	r3, [r3, #0]
 801a4c8:	4619      	mov	r1, r3
 801a4ca:	6878      	ldr	r0, [r7, #4]
 801a4cc:	f7fe ff9d 	bl	801940a <USBD_SetClassConfig>
 801a4d0:	4603      	mov	r3, r0
 801a4d2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801a4d4:	7bfb      	ldrb	r3, [r7, #15]
 801a4d6:	2b00      	cmp	r3, #0
 801a4d8:	d00f      	beq.n	801a4fa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801a4da:	6839      	ldr	r1, [r7, #0]
 801a4dc:	6878      	ldr	r0, [r7, #4]
 801a4de:	f000 f918 	bl	801a712 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801a4e2:	687b      	ldr	r3, [r7, #4]
 801a4e4:	685b      	ldr	r3, [r3, #4]
 801a4e6:	b2db      	uxtb	r3, r3
 801a4e8:	4619      	mov	r1, r3
 801a4ea:	6878      	ldr	r0, [r7, #4]
 801a4ec:	f7fe ffa9 	bl	8019442 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801a4f0:	687b      	ldr	r3, [r7, #4]
 801a4f2:	2202      	movs	r2, #2
 801a4f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801a4f8:	e014      	b.n	801a524 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801a4fa:	6878      	ldr	r0, [r7, #4]
 801a4fc:	f000 f9d4 	bl	801a8a8 <USBD_CtlSendStatus>
      break;
 801a500:	e010      	b.n	801a524 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801a502:	6878      	ldr	r0, [r7, #4]
 801a504:	f000 f9d0 	bl	801a8a8 <USBD_CtlSendStatus>
      break;
 801a508:	e00c      	b.n	801a524 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801a50a:	6839      	ldr	r1, [r7, #0]
 801a50c:	6878      	ldr	r0, [r7, #4]
 801a50e:	f000 f900 	bl	801a712 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801a512:	4b07      	ldr	r3, [pc, #28]	; (801a530 <USBD_SetConfig+0x150>)
 801a514:	781b      	ldrb	r3, [r3, #0]
 801a516:	4619      	mov	r1, r3
 801a518:	6878      	ldr	r0, [r7, #4]
 801a51a:	f7fe ff92 	bl	8019442 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801a51e:	2303      	movs	r3, #3
 801a520:	73fb      	strb	r3, [r7, #15]
      break;
 801a522:	bf00      	nop
  }

  return ret;
 801a524:	7bfb      	ldrb	r3, [r7, #15]
}
 801a526:	4618      	mov	r0, r3
 801a528:	3710      	adds	r7, #16
 801a52a:	46bd      	mov	sp, r7
 801a52c:	bd80      	pop	{r7, pc}
 801a52e:	bf00      	nop
 801a530:	24033518 	.word	0x24033518

0801a534 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a534:	b580      	push	{r7, lr}
 801a536:	b082      	sub	sp, #8
 801a538:	af00      	add	r7, sp, #0
 801a53a:	6078      	str	r0, [r7, #4]
 801a53c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801a53e:	683b      	ldr	r3, [r7, #0]
 801a540:	88db      	ldrh	r3, [r3, #6]
 801a542:	2b01      	cmp	r3, #1
 801a544:	d004      	beq.n	801a550 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801a546:	6839      	ldr	r1, [r7, #0]
 801a548:	6878      	ldr	r0, [r7, #4]
 801a54a:	f000 f8e2 	bl	801a712 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801a54e:	e023      	b.n	801a598 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801a550:	687b      	ldr	r3, [r7, #4]
 801a552:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801a556:	b2db      	uxtb	r3, r3
 801a558:	2b02      	cmp	r3, #2
 801a55a:	dc02      	bgt.n	801a562 <USBD_GetConfig+0x2e>
 801a55c:	2b00      	cmp	r3, #0
 801a55e:	dc03      	bgt.n	801a568 <USBD_GetConfig+0x34>
 801a560:	e015      	b.n	801a58e <USBD_GetConfig+0x5a>
 801a562:	2b03      	cmp	r3, #3
 801a564:	d00b      	beq.n	801a57e <USBD_GetConfig+0x4a>
 801a566:	e012      	b.n	801a58e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801a568:	687b      	ldr	r3, [r7, #4]
 801a56a:	2200      	movs	r2, #0
 801a56c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801a56e:	687b      	ldr	r3, [r7, #4]
 801a570:	3308      	adds	r3, #8
 801a572:	2201      	movs	r2, #1
 801a574:	4619      	mov	r1, r3
 801a576:	6878      	ldr	r0, [r7, #4]
 801a578:	f000 f93c 	bl	801a7f4 <USBD_CtlSendData>
        break;
 801a57c:	e00c      	b.n	801a598 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801a57e:	687b      	ldr	r3, [r7, #4]
 801a580:	3304      	adds	r3, #4
 801a582:	2201      	movs	r2, #1
 801a584:	4619      	mov	r1, r3
 801a586:	6878      	ldr	r0, [r7, #4]
 801a588:	f000 f934 	bl	801a7f4 <USBD_CtlSendData>
        break;
 801a58c:	e004      	b.n	801a598 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801a58e:	6839      	ldr	r1, [r7, #0]
 801a590:	6878      	ldr	r0, [r7, #4]
 801a592:	f000 f8be 	bl	801a712 <USBD_CtlError>
        break;
 801a596:	bf00      	nop
}
 801a598:	bf00      	nop
 801a59a:	3708      	adds	r7, #8
 801a59c:	46bd      	mov	sp, r7
 801a59e:	bd80      	pop	{r7, pc}

0801a5a0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a5a0:	b580      	push	{r7, lr}
 801a5a2:	b082      	sub	sp, #8
 801a5a4:	af00      	add	r7, sp, #0
 801a5a6:	6078      	str	r0, [r7, #4]
 801a5a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801a5aa:	687b      	ldr	r3, [r7, #4]
 801a5ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801a5b0:	b2db      	uxtb	r3, r3
 801a5b2:	3b01      	subs	r3, #1
 801a5b4:	2b02      	cmp	r3, #2
 801a5b6:	d81e      	bhi.n	801a5f6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801a5b8:	683b      	ldr	r3, [r7, #0]
 801a5ba:	88db      	ldrh	r3, [r3, #6]
 801a5bc:	2b02      	cmp	r3, #2
 801a5be:	d004      	beq.n	801a5ca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801a5c0:	6839      	ldr	r1, [r7, #0]
 801a5c2:	6878      	ldr	r0, [r7, #4]
 801a5c4:	f000 f8a5 	bl	801a712 <USBD_CtlError>
        break;
 801a5c8:	e01a      	b.n	801a600 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801a5ca:	687b      	ldr	r3, [r7, #4]
 801a5cc:	2201      	movs	r2, #1
 801a5ce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801a5d0:	687b      	ldr	r3, [r7, #4]
 801a5d2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801a5d6:	2b00      	cmp	r3, #0
 801a5d8:	d005      	beq.n	801a5e6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801a5da:	687b      	ldr	r3, [r7, #4]
 801a5dc:	68db      	ldr	r3, [r3, #12]
 801a5de:	f043 0202 	orr.w	r2, r3, #2
 801a5e2:	687b      	ldr	r3, [r7, #4]
 801a5e4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801a5e6:	687b      	ldr	r3, [r7, #4]
 801a5e8:	330c      	adds	r3, #12
 801a5ea:	2202      	movs	r2, #2
 801a5ec:	4619      	mov	r1, r3
 801a5ee:	6878      	ldr	r0, [r7, #4]
 801a5f0:	f000 f900 	bl	801a7f4 <USBD_CtlSendData>
      break;
 801a5f4:	e004      	b.n	801a600 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801a5f6:	6839      	ldr	r1, [r7, #0]
 801a5f8:	6878      	ldr	r0, [r7, #4]
 801a5fa:	f000 f88a 	bl	801a712 <USBD_CtlError>
      break;
 801a5fe:	bf00      	nop
  }
}
 801a600:	bf00      	nop
 801a602:	3708      	adds	r7, #8
 801a604:	46bd      	mov	sp, r7
 801a606:	bd80      	pop	{r7, pc}

0801a608 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a608:	b580      	push	{r7, lr}
 801a60a:	b082      	sub	sp, #8
 801a60c:	af00      	add	r7, sp, #0
 801a60e:	6078      	str	r0, [r7, #4]
 801a610:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801a612:	683b      	ldr	r3, [r7, #0]
 801a614:	885b      	ldrh	r3, [r3, #2]
 801a616:	2b01      	cmp	r3, #1
 801a618:	d107      	bne.n	801a62a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801a61a:	687b      	ldr	r3, [r7, #4]
 801a61c:	2201      	movs	r2, #1
 801a61e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801a622:	6878      	ldr	r0, [r7, #4]
 801a624:	f000 f940 	bl	801a8a8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801a628:	e013      	b.n	801a652 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801a62a:	683b      	ldr	r3, [r7, #0]
 801a62c:	885b      	ldrh	r3, [r3, #2]
 801a62e:	2b02      	cmp	r3, #2
 801a630:	d10b      	bne.n	801a64a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 801a632:	683b      	ldr	r3, [r7, #0]
 801a634:	889b      	ldrh	r3, [r3, #4]
 801a636:	0a1b      	lsrs	r3, r3, #8
 801a638:	b29b      	uxth	r3, r3
 801a63a:	b2da      	uxtb	r2, r3
 801a63c:	687b      	ldr	r3, [r7, #4]
 801a63e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801a642:	6878      	ldr	r0, [r7, #4]
 801a644:	f000 f930 	bl	801a8a8 <USBD_CtlSendStatus>
}
 801a648:	e003      	b.n	801a652 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801a64a:	6839      	ldr	r1, [r7, #0]
 801a64c:	6878      	ldr	r0, [r7, #4]
 801a64e:	f000 f860 	bl	801a712 <USBD_CtlError>
}
 801a652:	bf00      	nop
 801a654:	3708      	adds	r7, #8
 801a656:	46bd      	mov	sp, r7
 801a658:	bd80      	pop	{r7, pc}

0801a65a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a65a:	b580      	push	{r7, lr}
 801a65c:	b082      	sub	sp, #8
 801a65e:	af00      	add	r7, sp, #0
 801a660:	6078      	str	r0, [r7, #4]
 801a662:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801a664:	687b      	ldr	r3, [r7, #4]
 801a666:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801a66a:	b2db      	uxtb	r3, r3
 801a66c:	3b01      	subs	r3, #1
 801a66e:	2b02      	cmp	r3, #2
 801a670:	d80b      	bhi.n	801a68a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801a672:	683b      	ldr	r3, [r7, #0]
 801a674:	885b      	ldrh	r3, [r3, #2]
 801a676:	2b01      	cmp	r3, #1
 801a678:	d10c      	bne.n	801a694 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801a67a:	687b      	ldr	r3, [r7, #4]
 801a67c:	2200      	movs	r2, #0
 801a67e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801a682:	6878      	ldr	r0, [r7, #4]
 801a684:	f000 f910 	bl	801a8a8 <USBD_CtlSendStatus>
      }
      break;
 801a688:	e004      	b.n	801a694 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801a68a:	6839      	ldr	r1, [r7, #0]
 801a68c:	6878      	ldr	r0, [r7, #4]
 801a68e:	f000 f840 	bl	801a712 <USBD_CtlError>
      break;
 801a692:	e000      	b.n	801a696 <USBD_ClrFeature+0x3c>
      break;
 801a694:	bf00      	nop
  }
}
 801a696:	bf00      	nop
 801a698:	3708      	adds	r7, #8
 801a69a:	46bd      	mov	sp, r7
 801a69c:	bd80      	pop	{r7, pc}

0801a69e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801a69e:	b580      	push	{r7, lr}
 801a6a0:	b084      	sub	sp, #16
 801a6a2:	af00      	add	r7, sp, #0
 801a6a4:	6078      	str	r0, [r7, #4]
 801a6a6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801a6a8:	683b      	ldr	r3, [r7, #0]
 801a6aa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801a6ac:	68fb      	ldr	r3, [r7, #12]
 801a6ae:	781a      	ldrb	r2, [r3, #0]
 801a6b0:	687b      	ldr	r3, [r7, #4]
 801a6b2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801a6b4:	68fb      	ldr	r3, [r7, #12]
 801a6b6:	3301      	adds	r3, #1
 801a6b8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801a6ba:	68fb      	ldr	r3, [r7, #12]
 801a6bc:	781a      	ldrb	r2, [r3, #0]
 801a6be:	687b      	ldr	r3, [r7, #4]
 801a6c0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801a6c2:	68fb      	ldr	r3, [r7, #12]
 801a6c4:	3301      	adds	r3, #1
 801a6c6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801a6c8:	68f8      	ldr	r0, [r7, #12]
 801a6ca:	f7ff fa41 	bl	8019b50 <SWAPBYTE>
 801a6ce:	4603      	mov	r3, r0
 801a6d0:	461a      	mov	r2, r3
 801a6d2:	687b      	ldr	r3, [r7, #4]
 801a6d4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801a6d6:	68fb      	ldr	r3, [r7, #12]
 801a6d8:	3301      	adds	r3, #1
 801a6da:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801a6dc:	68fb      	ldr	r3, [r7, #12]
 801a6de:	3301      	adds	r3, #1
 801a6e0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801a6e2:	68f8      	ldr	r0, [r7, #12]
 801a6e4:	f7ff fa34 	bl	8019b50 <SWAPBYTE>
 801a6e8:	4603      	mov	r3, r0
 801a6ea:	461a      	mov	r2, r3
 801a6ec:	687b      	ldr	r3, [r7, #4]
 801a6ee:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801a6f0:	68fb      	ldr	r3, [r7, #12]
 801a6f2:	3301      	adds	r3, #1
 801a6f4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801a6f6:	68fb      	ldr	r3, [r7, #12]
 801a6f8:	3301      	adds	r3, #1
 801a6fa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801a6fc:	68f8      	ldr	r0, [r7, #12]
 801a6fe:	f7ff fa27 	bl	8019b50 <SWAPBYTE>
 801a702:	4603      	mov	r3, r0
 801a704:	461a      	mov	r2, r3
 801a706:	687b      	ldr	r3, [r7, #4]
 801a708:	80da      	strh	r2, [r3, #6]
}
 801a70a:	bf00      	nop
 801a70c:	3710      	adds	r7, #16
 801a70e:	46bd      	mov	sp, r7
 801a710:	bd80      	pop	{r7, pc}

0801a712 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801a712:	b580      	push	{r7, lr}
 801a714:	b082      	sub	sp, #8
 801a716:	af00      	add	r7, sp, #0
 801a718:	6078      	str	r0, [r7, #4]
 801a71a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801a71c:	2180      	movs	r1, #128	; 0x80
 801a71e:	6878      	ldr	r0, [r7, #4]
 801a720:	f000 fd48 	bl	801b1b4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801a724:	2100      	movs	r1, #0
 801a726:	6878      	ldr	r0, [r7, #4]
 801a728:	f000 fd44 	bl	801b1b4 <USBD_LL_StallEP>
}
 801a72c:	bf00      	nop
 801a72e:	3708      	adds	r7, #8
 801a730:	46bd      	mov	sp, r7
 801a732:	bd80      	pop	{r7, pc}

0801a734 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801a734:	b580      	push	{r7, lr}
 801a736:	b086      	sub	sp, #24
 801a738:	af00      	add	r7, sp, #0
 801a73a:	60f8      	str	r0, [r7, #12]
 801a73c:	60b9      	str	r1, [r7, #8]
 801a73e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801a740:	2300      	movs	r3, #0
 801a742:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801a744:	68fb      	ldr	r3, [r7, #12]
 801a746:	2b00      	cmp	r3, #0
 801a748:	d036      	beq.n	801a7b8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801a74a:	68fb      	ldr	r3, [r7, #12]
 801a74c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801a74e:	6938      	ldr	r0, [r7, #16]
 801a750:	f000 f836 	bl	801a7c0 <USBD_GetLen>
 801a754:	4603      	mov	r3, r0
 801a756:	3301      	adds	r3, #1
 801a758:	b29b      	uxth	r3, r3
 801a75a:	005b      	lsls	r3, r3, #1
 801a75c:	b29a      	uxth	r2, r3
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801a762:	7dfb      	ldrb	r3, [r7, #23]
 801a764:	68ba      	ldr	r2, [r7, #8]
 801a766:	4413      	add	r3, r2
 801a768:	687a      	ldr	r2, [r7, #4]
 801a76a:	7812      	ldrb	r2, [r2, #0]
 801a76c:	701a      	strb	r2, [r3, #0]
  idx++;
 801a76e:	7dfb      	ldrb	r3, [r7, #23]
 801a770:	3301      	adds	r3, #1
 801a772:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801a774:	7dfb      	ldrb	r3, [r7, #23]
 801a776:	68ba      	ldr	r2, [r7, #8]
 801a778:	4413      	add	r3, r2
 801a77a:	2203      	movs	r2, #3
 801a77c:	701a      	strb	r2, [r3, #0]
  idx++;
 801a77e:	7dfb      	ldrb	r3, [r7, #23]
 801a780:	3301      	adds	r3, #1
 801a782:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801a784:	e013      	b.n	801a7ae <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801a786:	7dfb      	ldrb	r3, [r7, #23]
 801a788:	68ba      	ldr	r2, [r7, #8]
 801a78a:	4413      	add	r3, r2
 801a78c:	693a      	ldr	r2, [r7, #16]
 801a78e:	7812      	ldrb	r2, [r2, #0]
 801a790:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801a792:	693b      	ldr	r3, [r7, #16]
 801a794:	3301      	adds	r3, #1
 801a796:	613b      	str	r3, [r7, #16]
    idx++;
 801a798:	7dfb      	ldrb	r3, [r7, #23]
 801a79a:	3301      	adds	r3, #1
 801a79c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801a79e:	7dfb      	ldrb	r3, [r7, #23]
 801a7a0:	68ba      	ldr	r2, [r7, #8]
 801a7a2:	4413      	add	r3, r2
 801a7a4:	2200      	movs	r2, #0
 801a7a6:	701a      	strb	r2, [r3, #0]
    idx++;
 801a7a8:	7dfb      	ldrb	r3, [r7, #23]
 801a7aa:	3301      	adds	r3, #1
 801a7ac:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801a7ae:	693b      	ldr	r3, [r7, #16]
 801a7b0:	781b      	ldrb	r3, [r3, #0]
 801a7b2:	2b00      	cmp	r3, #0
 801a7b4:	d1e7      	bne.n	801a786 <USBD_GetString+0x52>
 801a7b6:	e000      	b.n	801a7ba <USBD_GetString+0x86>
    return;
 801a7b8:	bf00      	nop
  }
}
 801a7ba:	3718      	adds	r7, #24
 801a7bc:	46bd      	mov	sp, r7
 801a7be:	bd80      	pop	{r7, pc}

0801a7c0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801a7c0:	b480      	push	{r7}
 801a7c2:	b085      	sub	sp, #20
 801a7c4:	af00      	add	r7, sp, #0
 801a7c6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801a7c8:	2300      	movs	r3, #0
 801a7ca:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801a7cc:	687b      	ldr	r3, [r7, #4]
 801a7ce:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801a7d0:	e005      	b.n	801a7de <USBD_GetLen+0x1e>
  {
    len++;
 801a7d2:	7bfb      	ldrb	r3, [r7, #15]
 801a7d4:	3301      	adds	r3, #1
 801a7d6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801a7d8:	68bb      	ldr	r3, [r7, #8]
 801a7da:	3301      	adds	r3, #1
 801a7dc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801a7de:	68bb      	ldr	r3, [r7, #8]
 801a7e0:	781b      	ldrb	r3, [r3, #0]
 801a7e2:	2b00      	cmp	r3, #0
 801a7e4:	d1f5      	bne.n	801a7d2 <USBD_GetLen+0x12>
  }

  return len;
 801a7e6:	7bfb      	ldrb	r3, [r7, #15]
}
 801a7e8:	4618      	mov	r0, r3
 801a7ea:	3714      	adds	r7, #20
 801a7ec:	46bd      	mov	sp, r7
 801a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7f2:	4770      	bx	lr

0801a7f4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801a7f4:	b580      	push	{r7, lr}
 801a7f6:	b084      	sub	sp, #16
 801a7f8:	af00      	add	r7, sp, #0
 801a7fa:	60f8      	str	r0, [r7, #12]
 801a7fc:	60b9      	str	r1, [r7, #8]
 801a7fe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801a800:	68fb      	ldr	r3, [r7, #12]
 801a802:	2202      	movs	r2, #2
 801a804:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801a808:	68fb      	ldr	r3, [r7, #12]
 801a80a:	687a      	ldr	r2, [r7, #4]
 801a80c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801a80e:	68fb      	ldr	r3, [r7, #12]
 801a810:	687a      	ldr	r2, [r7, #4]
 801a812:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801a814:	687b      	ldr	r3, [r7, #4]
 801a816:	68ba      	ldr	r2, [r7, #8]
 801a818:	2100      	movs	r1, #0
 801a81a:	68f8      	ldr	r0, [r7, #12]
 801a81c:	f000 fd53 	bl	801b2c6 <USBD_LL_Transmit>

  return USBD_OK;
 801a820:	2300      	movs	r3, #0
}
 801a822:	4618      	mov	r0, r3
 801a824:	3710      	adds	r7, #16
 801a826:	46bd      	mov	sp, r7
 801a828:	bd80      	pop	{r7, pc}

0801a82a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801a82a:	b580      	push	{r7, lr}
 801a82c:	b084      	sub	sp, #16
 801a82e:	af00      	add	r7, sp, #0
 801a830:	60f8      	str	r0, [r7, #12]
 801a832:	60b9      	str	r1, [r7, #8]
 801a834:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801a836:	687b      	ldr	r3, [r7, #4]
 801a838:	68ba      	ldr	r2, [r7, #8]
 801a83a:	2100      	movs	r1, #0
 801a83c:	68f8      	ldr	r0, [r7, #12]
 801a83e:	f000 fd42 	bl	801b2c6 <USBD_LL_Transmit>

  return USBD_OK;
 801a842:	2300      	movs	r3, #0
}
 801a844:	4618      	mov	r0, r3
 801a846:	3710      	adds	r7, #16
 801a848:	46bd      	mov	sp, r7
 801a84a:	bd80      	pop	{r7, pc}

0801a84c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801a84c:	b580      	push	{r7, lr}
 801a84e:	b084      	sub	sp, #16
 801a850:	af00      	add	r7, sp, #0
 801a852:	60f8      	str	r0, [r7, #12]
 801a854:	60b9      	str	r1, [r7, #8]
 801a856:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801a858:	68fb      	ldr	r3, [r7, #12]
 801a85a:	2203      	movs	r2, #3
 801a85c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 801a860:	68fb      	ldr	r3, [r7, #12]
 801a862:	687a      	ldr	r2, [r7, #4]
 801a864:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801a868:	68fb      	ldr	r3, [r7, #12]
 801a86a:	687a      	ldr	r2, [r7, #4]
 801a86c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801a870:	687b      	ldr	r3, [r7, #4]
 801a872:	68ba      	ldr	r2, [r7, #8]
 801a874:	2100      	movs	r1, #0
 801a876:	68f8      	ldr	r0, [r7, #12]
 801a878:	f000 fd46 	bl	801b308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801a87c:	2300      	movs	r3, #0
}
 801a87e:	4618      	mov	r0, r3
 801a880:	3710      	adds	r7, #16
 801a882:	46bd      	mov	sp, r7
 801a884:	bd80      	pop	{r7, pc}

0801a886 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801a886:	b580      	push	{r7, lr}
 801a888:	b084      	sub	sp, #16
 801a88a:	af00      	add	r7, sp, #0
 801a88c:	60f8      	str	r0, [r7, #12]
 801a88e:	60b9      	str	r1, [r7, #8]
 801a890:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801a892:	687b      	ldr	r3, [r7, #4]
 801a894:	68ba      	ldr	r2, [r7, #8]
 801a896:	2100      	movs	r1, #0
 801a898:	68f8      	ldr	r0, [r7, #12]
 801a89a:	f000 fd35 	bl	801b308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801a89e:	2300      	movs	r3, #0
}
 801a8a0:	4618      	mov	r0, r3
 801a8a2:	3710      	adds	r7, #16
 801a8a4:	46bd      	mov	sp, r7
 801a8a6:	bd80      	pop	{r7, pc}

0801a8a8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801a8a8:	b580      	push	{r7, lr}
 801a8aa:	b082      	sub	sp, #8
 801a8ac:	af00      	add	r7, sp, #0
 801a8ae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801a8b0:	687b      	ldr	r3, [r7, #4]
 801a8b2:	2204      	movs	r2, #4
 801a8b4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801a8b8:	2300      	movs	r3, #0
 801a8ba:	2200      	movs	r2, #0
 801a8bc:	2100      	movs	r1, #0
 801a8be:	6878      	ldr	r0, [r7, #4]
 801a8c0:	f000 fd01 	bl	801b2c6 <USBD_LL_Transmit>

  return USBD_OK;
 801a8c4:	2300      	movs	r3, #0
}
 801a8c6:	4618      	mov	r0, r3
 801a8c8:	3708      	adds	r7, #8
 801a8ca:	46bd      	mov	sp, r7
 801a8cc:	bd80      	pop	{r7, pc}

0801a8ce <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801a8ce:	b580      	push	{r7, lr}
 801a8d0:	b082      	sub	sp, #8
 801a8d2:	af00      	add	r7, sp, #0
 801a8d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801a8d6:	687b      	ldr	r3, [r7, #4]
 801a8d8:	2205      	movs	r2, #5
 801a8da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801a8de:	2300      	movs	r3, #0
 801a8e0:	2200      	movs	r2, #0
 801a8e2:	2100      	movs	r1, #0
 801a8e4:	6878      	ldr	r0, [r7, #4]
 801a8e6:	f000 fd0f 	bl	801b308 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801a8ea:	2300      	movs	r3, #0
}
 801a8ec:	4618      	mov	r0, r3
 801a8ee:	3708      	adds	r7, #8
 801a8f0:	46bd      	mov	sp, r7
 801a8f2:	bd80      	pop	{r7, pc}

0801a8f4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801a8f4:	b580      	push	{r7, lr}
 801a8f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801a8f8:	2200      	movs	r2, #0
 801a8fa:	4913      	ldr	r1, [pc, #76]	; (801a948 <MX_USB_DEVICE_Init+0x54>)
 801a8fc:	4813      	ldr	r0, [pc, #76]	; (801a94c <MX_USB_DEVICE_Init+0x58>)
 801a8fe:	f7fe fd07 	bl	8019310 <USBD_Init>
 801a902:	4603      	mov	r3, r0
 801a904:	2b00      	cmp	r3, #0
 801a906:	d001      	beq.n	801a90c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801a908:	f7f0 fac0 	bl	800ae8c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801a90c:	4910      	ldr	r1, [pc, #64]	; (801a950 <MX_USB_DEVICE_Init+0x5c>)
 801a90e:	480f      	ldr	r0, [pc, #60]	; (801a94c <MX_USB_DEVICE_Init+0x58>)
 801a910:	f7fe fd2e 	bl	8019370 <USBD_RegisterClass>
 801a914:	4603      	mov	r3, r0
 801a916:	2b00      	cmp	r3, #0
 801a918:	d001      	beq.n	801a91e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801a91a:	f7f0 fab7 	bl	800ae8c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801a91e:	490d      	ldr	r1, [pc, #52]	; (801a954 <MX_USB_DEVICE_Init+0x60>)
 801a920:	480a      	ldr	r0, [pc, #40]	; (801a94c <MX_USB_DEVICE_Init+0x58>)
 801a922:	f7fe fc1f 	bl	8019164 <USBD_CDC_RegisterInterface>
 801a926:	4603      	mov	r3, r0
 801a928:	2b00      	cmp	r3, #0
 801a92a:	d001      	beq.n	801a930 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801a92c:	f7f0 faae 	bl	800ae8c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801a930:	4806      	ldr	r0, [pc, #24]	; (801a94c <MX_USB_DEVICE_Init+0x58>)
 801a932:	f7fe fd53 	bl	80193dc <USBD_Start>
 801a936:	4603      	mov	r3, r0
 801a938:	2b00      	cmp	r3, #0
 801a93a:	d001      	beq.n	801a940 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801a93c:	f7f0 faa6 	bl	800ae8c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801a940:	f7f6 f8d4 	bl	8010aec <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801a944:	bf00      	nop
 801a946:	bd80      	pop	{r7, pc}
 801a948:	24008118 	.word	0x24008118
 801a94c:	2403351c 	.word	0x2403351c
 801a950:	24008084 	.word	0x24008084
 801a954:	24008104 	.word	0x24008104

0801a958 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801a958:	b580      	push	{r7, lr}
 801a95a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801a95c:	2200      	movs	r2, #0
 801a95e:	4905      	ldr	r1, [pc, #20]	; (801a974 <CDC_Init_FS+0x1c>)
 801a960:	4805      	ldr	r0, [pc, #20]	; (801a978 <CDC_Init_FS+0x20>)
 801a962:	f7fe fc19 	bl	8019198 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801a966:	4905      	ldr	r1, [pc, #20]	; (801a97c <CDC_Init_FS+0x24>)
 801a968:	4803      	ldr	r0, [pc, #12]	; (801a978 <CDC_Init_FS+0x20>)
 801a96a:	f7fe fc37 	bl	80191dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801a96e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801a970:	4618      	mov	r0, r3
 801a972:	bd80      	pop	{r7, pc}
 801a974:	24033ff8 	.word	0x24033ff8
 801a978:	2403351c 	.word	0x2403351c
 801a97c:	240337f8 	.word	0x240337f8

0801a980 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801a980:	b480      	push	{r7}
 801a982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801a984:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801a986:	4618      	mov	r0, r3
 801a988:	46bd      	mov	sp, r7
 801a98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a98e:	4770      	bx	lr

0801a990 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801a990:	b480      	push	{r7}
 801a992:	b083      	sub	sp, #12
 801a994:	af00      	add	r7, sp, #0
 801a996:	4603      	mov	r3, r0
 801a998:	6039      	str	r1, [r7, #0]
 801a99a:	71fb      	strb	r3, [r7, #7]
 801a99c:	4613      	mov	r3, r2
 801a99e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801a9a0:	79fb      	ldrb	r3, [r7, #7]
 801a9a2:	2b23      	cmp	r3, #35	; 0x23
 801a9a4:	d84a      	bhi.n	801aa3c <CDC_Control_FS+0xac>
 801a9a6:	a201      	add	r2, pc, #4	; (adr r2, 801a9ac <CDC_Control_FS+0x1c>)
 801a9a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a9ac:	0801aa3d 	.word	0x0801aa3d
 801a9b0:	0801aa3d 	.word	0x0801aa3d
 801a9b4:	0801aa3d 	.word	0x0801aa3d
 801a9b8:	0801aa3d 	.word	0x0801aa3d
 801a9bc:	0801aa3d 	.word	0x0801aa3d
 801a9c0:	0801aa3d 	.word	0x0801aa3d
 801a9c4:	0801aa3d 	.word	0x0801aa3d
 801a9c8:	0801aa3d 	.word	0x0801aa3d
 801a9cc:	0801aa3d 	.word	0x0801aa3d
 801a9d0:	0801aa3d 	.word	0x0801aa3d
 801a9d4:	0801aa3d 	.word	0x0801aa3d
 801a9d8:	0801aa3d 	.word	0x0801aa3d
 801a9dc:	0801aa3d 	.word	0x0801aa3d
 801a9e0:	0801aa3d 	.word	0x0801aa3d
 801a9e4:	0801aa3d 	.word	0x0801aa3d
 801a9e8:	0801aa3d 	.word	0x0801aa3d
 801a9ec:	0801aa3d 	.word	0x0801aa3d
 801a9f0:	0801aa3d 	.word	0x0801aa3d
 801a9f4:	0801aa3d 	.word	0x0801aa3d
 801a9f8:	0801aa3d 	.word	0x0801aa3d
 801a9fc:	0801aa3d 	.word	0x0801aa3d
 801aa00:	0801aa3d 	.word	0x0801aa3d
 801aa04:	0801aa3d 	.word	0x0801aa3d
 801aa08:	0801aa3d 	.word	0x0801aa3d
 801aa0c:	0801aa3d 	.word	0x0801aa3d
 801aa10:	0801aa3d 	.word	0x0801aa3d
 801aa14:	0801aa3d 	.word	0x0801aa3d
 801aa18:	0801aa3d 	.word	0x0801aa3d
 801aa1c:	0801aa3d 	.word	0x0801aa3d
 801aa20:	0801aa3d 	.word	0x0801aa3d
 801aa24:	0801aa3d 	.word	0x0801aa3d
 801aa28:	0801aa3d 	.word	0x0801aa3d
 801aa2c:	0801aa3d 	.word	0x0801aa3d
 801aa30:	0801aa3d 	.word	0x0801aa3d
 801aa34:	0801aa3d 	.word	0x0801aa3d
 801aa38:	0801aa3d 	.word	0x0801aa3d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801aa3c:	bf00      	nop
  }

  return (USBD_OK);
 801aa3e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801aa40:	4618      	mov	r0, r3
 801aa42:	370c      	adds	r7, #12
 801aa44:	46bd      	mov	sp, r7
 801aa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 801aa4a:	4770      	bx	lr

0801aa4c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801aa4c:	b580      	push	{r7, lr}
 801aa4e:	b082      	sub	sp, #8
 801aa50:	af00      	add	r7, sp, #0
 801aa52:	6078      	str	r0, [r7, #4]
 801aa54:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

#if USARTHW ==0
  FuzzingInputHandler(Buf, Len);
 801aa56:	6839      	ldr	r1, [r7, #0]
 801aa58:	6878      	ldr	r0, [r7, #4]
 801aa5a:	f7ef fd45 	bl	800a4e8 <FuzzingInputHandler>
#endif

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801aa5e:	6879      	ldr	r1, [r7, #4]
 801aa60:	4805      	ldr	r0, [pc, #20]	; (801aa78 <CDC_Receive_FS+0x2c>)
 801aa62:	f7fe fbbb 	bl	80191dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801aa66:	4804      	ldr	r0, [pc, #16]	; (801aa78 <CDC_Receive_FS+0x2c>)
 801aa68:	f7fe fc1c 	bl	80192a4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801aa6c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801aa6e:	4618      	mov	r0, r3
 801aa70:	3708      	adds	r7, #8
 801aa72:	46bd      	mov	sp, r7
 801aa74:	bd80      	pop	{r7, pc}
 801aa76:	bf00      	nop
 801aa78:	2403351c 	.word	0x2403351c

0801aa7c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801aa7c:	b580      	push	{r7, lr}
 801aa7e:	b084      	sub	sp, #16
 801aa80:	af00      	add	r7, sp, #0
 801aa82:	6078      	str	r0, [r7, #4]
 801aa84:	460b      	mov	r3, r1
 801aa86:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801aa88:	2300      	movs	r3, #0
 801aa8a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801aa8c:	4b0d      	ldr	r3, [pc, #52]	; (801aac4 <CDC_Transmit_FS+0x48>)
 801aa8e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801aa92:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801aa94:	68bb      	ldr	r3, [r7, #8]
 801aa96:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801aa9a:	2b00      	cmp	r3, #0
 801aa9c:	d001      	beq.n	801aaa2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801aa9e:	2301      	movs	r3, #1
 801aaa0:	e00b      	b.n	801aaba <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801aaa2:	887b      	ldrh	r3, [r7, #2]
 801aaa4:	461a      	mov	r2, r3
 801aaa6:	6879      	ldr	r1, [r7, #4]
 801aaa8:	4806      	ldr	r0, [pc, #24]	; (801aac4 <CDC_Transmit_FS+0x48>)
 801aaaa:	f7fe fb75 	bl	8019198 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801aaae:	4805      	ldr	r0, [pc, #20]	; (801aac4 <CDC_Transmit_FS+0x48>)
 801aab0:	f7fe fbb2 	bl	8019218 <USBD_CDC_TransmitPacket>
 801aab4:	4603      	mov	r3, r0
 801aab6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 801aab8:	7bfb      	ldrb	r3, [r7, #15]
}
 801aaba:	4618      	mov	r0, r3
 801aabc:	3710      	adds	r7, #16
 801aabe:	46bd      	mov	sp, r7
 801aac0:	bd80      	pop	{r7, pc}
 801aac2:	bf00      	nop
 801aac4:	2403351c 	.word	0x2403351c

0801aac8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801aac8:	b580      	push	{r7, lr}
 801aaca:	b08a      	sub	sp, #40	; 0x28
 801aacc:	af02      	add	r7, sp, #8
 801aace:	60f8      	str	r0, [r7, #12]
 801aad0:	60b9      	str	r1, [r7, #8]
 801aad2:	4613      	mov	r3, r2
 801aad4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801aad6:	2300      	movs	r3, #0
 801aad8:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  BaseType_t xHigherPriorityTaskWoken;
  xHigherPriorityTaskWoken = pdFALSE;
 801aada:	2300      	movs	r3, #0
 801aadc:	617b      	str	r3, [r7, #20]

  Fuzzer_t *pAFLfuzzer = (Fuzzer_t *)AFLfuzzerRegion;
 801aade:	4b12      	ldr	r3, [pc, #72]	; (801ab28 <CDC_TransmitCplt_FS+0x60>)
 801aae0:	61bb      	str	r3, [r7, #24]

  AFLfuzzer.bTXcomplete = true;
 801aae2:	69bb      	ldr	r3, [r7, #24]
 801aae4:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801aae8:	2201      	movs	r2, #1
 801aaea:	f883 2865 	strb.w	r2, [r3, #2149]	; 0x865
  xTaskNotifyIndexedFromISR(AFLfuzzer.xTaskFuzzer,
 801aaee:	69bb      	ldr	r3, [r7, #24]
 801aaf0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 801aaf4:	f8d3 086c 	ldr.w	r0, [r3, #2156]	; 0x86c
 801aaf8:	f107 0314 	add.w	r3, r7, #20
 801aafc:	9301      	str	r3, [sp, #4]
 801aafe:	2300      	movs	r3, #0
 801ab00:	9300      	str	r3, [sp, #0]
 801ab02:	2301      	movs	r3, #1
 801ab04:	2202      	movs	r2, #2
 801ab06:	2101      	movs	r1, #1
 801ab08:	f7e9 fd22 	bl	8004550 <xTaskGenericNotifyFromISR>
	  	    				1, //index
							2, //value = 2 data TX complete
							eSetBits,
							&xHigherPriorityTaskWoken);

  portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 801ab0c:	697b      	ldr	r3, [r7, #20]
 801ab0e:	2b00      	cmp	r3, #0
 801ab10:	d003      	beq.n	801ab1a <CDC_TransmitCplt_FS+0x52>
 801ab12:	4b06      	ldr	r3, [pc, #24]	; (801ab2c <CDC_TransmitCplt_FS+0x64>)
 801ab14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801ab18:	601a      	str	r2, [r3, #0]

  /* USER CODE END 13 */
  return result;
 801ab1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801ab1e:	4618      	mov	r0, r3
 801ab20:	3720      	adds	r7, #32
 801ab22:	46bd      	mov	sp, r7
 801ab24:	bd80      	pop	{r7, pc}
 801ab26:	bf00      	nop
 801ab28:	24020000 	.word	0x24020000
 801ab2c:	e000ed04 	.word	0xe000ed04

0801ab30 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ab30:	b480      	push	{r7}
 801ab32:	b083      	sub	sp, #12
 801ab34:	af00      	add	r7, sp, #0
 801ab36:	4603      	mov	r3, r0
 801ab38:	6039      	str	r1, [r7, #0]
 801ab3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801ab3c:	683b      	ldr	r3, [r7, #0]
 801ab3e:	2212      	movs	r2, #18
 801ab40:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801ab42:	4b03      	ldr	r3, [pc, #12]	; (801ab50 <USBD_FS_DeviceDescriptor+0x20>)
}
 801ab44:	4618      	mov	r0, r3
 801ab46:	370c      	adds	r7, #12
 801ab48:	46bd      	mov	sp, r7
 801ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab4e:	4770      	bx	lr
 801ab50:	24008134 	.word	0x24008134

0801ab54 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ab54:	b480      	push	{r7}
 801ab56:	b083      	sub	sp, #12
 801ab58:	af00      	add	r7, sp, #0
 801ab5a:	4603      	mov	r3, r0
 801ab5c:	6039      	str	r1, [r7, #0]
 801ab5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801ab60:	683b      	ldr	r3, [r7, #0]
 801ab62:	2204      	movs	r2, #4
 801ab64:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801ab66:	4b03      	ldr	r3, [pc, #12]	; (801ab74 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801ab68:	4618      	mov	r0, r3
 801ab6a:	370c      	adds	r7, #12
 801ab6c:	46bd      	mov	sp, r7
 801ab6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab72:	4770      	bx	lr
 801ab74:	24008148 	.word	0x24008148

0801ab78 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ab78:	b580      	push	{r7, lr}
 801ab7a:	b082      	sub	sp, #8
 801ab7c:	af00      	add	r7, sp, #0
 801ab7e:	4603      	mov	r3, r0
 801ab80:	6039      	str	r1, [r7, #0]
 801ab82:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801ab84:	79fb      	ldrb	r3, [r7, #7]
 801ab86:	2b00      	cmp	r3, #0
 801ab88:	d105      	bne.n	801ab96 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801ab8a:	683a      	ldr	r2, [r7, #0]
 801ab8c:	4907      	ldr	r1, [pc, #28]	; (801abac <USBD_FS_ProductStrDescriptor+0x34>)
 801ab8e:	4808      	ldr	r0, [pc, #32]	; (801abb0 <USBD_FS_ProductStrDescriptor+0x38>)
 801ab90:	f7ff fdd0 	bl	801a734 <USBD_GetString>
 801ab94:	e004      	b.n	801aba0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801ab96:	683a      	ldr	r2, [r7, #0]
 801ab98:	4904      	ldr	r1, [pc, #16]	; (801abac <USBD_FS_ProductStrDescriptor+0x34>)
 801ab9a:	4805      	ldr	r0, [pc, #20]	; (801abb0 <USBD_FS_ProductStrDescriptor+0x38>)
 801ab9c:	f7ff fdca 	bl	801a734 <USBD_GetString>
  }
  return USBD_StrDesc;
 801aba0:	4b02      	ldr	r3, [pc, #8]	; (801abac <USBD_FS_ProductStrDescriptor+0x34>)
}
 801aba2:	4618      	mov	r0, r3
 801aba4:	3708      	adds	r7, #8
 801aba6:	46bd      	mov	sp, r7
 801aba8:	bd80      	pop	{r7, pc}
 801abaa:	bf00      	nop
 801abac:	240347f8 	.word	0x240347f8
 801abb0:	24008430 	.word	0x24008430

0801abb4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801abb4:	b580      	push	{r7, lr}
 801abb6:	b082      	sub	sp, #8
 801abb8:	af00      	add	r7, sp, #0
 801abba:	4603      	mov	r3, r0
 801abbc:	6039      	str	r1, [r7, #0]
 801abbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801abc0:	683a      	ldr	r2, [r7, #0]
 801abc2:	4904      	ldr	r1, [pc, #16]	; (801abd4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801abc4:	4804      	ldr	r0, [pc, #16]	; (801abd8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801abc6:	f7ff fdb5 	bl	801a734 <USBD_GetString>
  return USBD_StrDesc;
 801abca:	4b02      	ldr	r3, [pc, #8]	; (801abd4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801abcc:	4618      	mov	r0, r3
 801abce:	3708      	adds	r7, #8
 801abd0:	46bd      	mov	sp, r7
 801abd2:	bd80      	pop	{r7, pc}
 801abd4:	240347f8 	.word	0x240347f8
 801abd8:	24008448 	.word	0x24008448

0801abdc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801abdc:	b580      	push	{r7, lr}
 801abde:	b082      	sub	sp, #8
 801abe0:	af00      	add	r7, sp, #0
 801abe2:	4603      	mov	r3, r0
 801abe4:	6039      	str	r1, [r7, #0]
 801abe6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801abe8:	683b      	ldr	r3, [r7, #0]
 801abea:	221a      	movs	r2, #26
 801abec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801abee:	f000 f843 	bl	801ac78 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801abf2:	4b02      	ldr	r3, [pc, #8]	; (801abfc <USBD_FS_SerialStrDescriptor+0x20>)
}
 801abf4:	4618      	mov	r0, r3
 801abf6:	3708      	adds	r7, #8
 801abf8:	46bd      	mov	sp, r7
 801abfa:	bd80      	pop	{r7, pc}
 801abfc:	2400814c 	.word	0x2400814c

0801ac00 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ac00:	b580      	push	{r7, lr}
 801ac02:	b082      	sub	sp, #8
 801ac04:	af00      	add	r7, sp, #0
 801ac06:	4603      	mov	r3, r0
 801ac08:	6039      	str	r1, [r7, #0]
 801ac0a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801ac0c:	79fb      	ldrb	r3, [r7, #7]
 801ac0e:	2b00      	cmp	r3, #0
 801ac10:	d105      	bne.n	801ac1e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801ac12:	683a      	ldr	r2, [r7, #0]
 801ac14:	4907      	ldr	r1, [pc, #28]	; (801ac34 <USBD_FS_ConfigStrDescriptor+0x34>)
 801ac16:	4808      	ldr	r0, [pc, #32]	; (801ac38 <USBD_FS_ConfigStrDescriptor+0x38>)
 801ac18:	f7ff fd8c 	bl	801a734 <USBD_GetString>
 801ac1c:	e004      	b.n	801ac28 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801ac1e:	683a      	ldr	r2, [r7, #0]
 801ac20:	4904      	ldr	r1, [pc, #16]	; (801ac34 <USBD_FS_ConfigStrDescriptor+0x34>)
 801ac22:	4805      	ldr	r0, [pc, #20]	; (801ac38 <USBD_FS_ConfigStrDescriptor+0x38>)
 801ac24:	f7ff fd86 	bl	801a734 <USBD_GetString>
  }
  return USBD_StrDesc;
 801ac28:	4b02      	ldr	r3, [pc, #8]	; (801ac34 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801ac2a:	4618      	mov	r0, r3
 801ac2c:	3708      	adds	r7, #8
 801ac2e:	46bd      	mov	sp, r7
 801ac30:	bd80      	pop	{r7, pc}
 801ac32:	bf00      	nop
 801ac34:	240347f8 	.word	0x240347f8
 801ac38:	2400845c 	.word	0x2400845c

0801ac3c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801ac3c:	b580      	push	{r7, lr}
 801ac3e:	b082      	sub	sp, #8
 801ac40:	af00      	add	r7, sp, #0
 801ac42:	4603      	mov	r3, r0
 801ac44:	6039      	str	r1, [r7, #0]
 801ac46:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801ac48:	79fb      	ldrb	r3, [r7, #7]
 801ac4a:	2b00      	cmp	r3, #0
 801ac4c:	d105      	bne.n	801ac5a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801ac4e:	683a      	ldr	r2, [r7, #0]
 801ac50:	4907      	ldr	r1, [pc, #28]	; (801ac70 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801ac52:	4808      	ldr	r0, [pc, #32]	; (801ac74 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801ac54:	f7ff fd6e 	bl	801a734 <USBD_GetString>
 801ac58:	e004      	b.n	801ac64 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801ac5a:	683a      	ldr	r2, [r7, #0]
 801ac5c:	4904      	ldr	r1, [pc, #16]	; (801ac70 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801ac5e:	4805      	ldr	r0, [pc, #20]	; (801ac74 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801ac60:	f7ff fd68 	bl	801a734 <USBD_GetString>
  }
  return USBD_StrDesc;
 801ac64:	4b02      	ldr	r3, [pc, #8]	; (801ac70 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801ac66:	4618      	mov	r0, r3
 801ac68:	3708      	adds	r7, #8
 801ac6a:	46bd      	mov	sp, r7
 801ac6c:	bd80      	pop	{r7, pc}
 801ac6e:	bf00      	nop
 801ac70:	240347f8 	.word	0x240347f8
 801ac74:	24008468 	.word	0x24008468

0801ac78 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801ac78:	b580      	push	{r7, lr}
 801ac7a:	b084      	sub	sp, #16
 801ac7c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801ac7e:	4b0f      	ldr	r3, [pc, #60]	; (801acbc <Get_SerialNum+0x44>)
 801ac80:	681b      	ldr	r3, [r3, #0]
 801ac82:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801ac84:	4b0e      	ldr	r3, [pc, #56]	; (801acc0 <Get_SerialNum+0x48>)
 801ac86:	681b      	ldr	r3, [r3, #0]
 801ac88:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801ac8a:	4b0e      	ldr	r3, [pc, #56]	; (801acc4 <Get_SerialNum+0x4c>)
 801ac8c:	681b      	ldr	r3, [r3, #0]
 801ac8e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801ac90:	68fa      	ldr	r2, [r7, #12]
 801ac92:	687b      	ldr	r3, [r7, #4]
 801ac94:	4413      	add	r3, r2
 801ac96:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801ac98:	68fb      	ldr	r3, [r7, #12]
 801ac9a:	2b00      	cmp	r3, #0
 801ac9c:	d009      	beq.n	801acb2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801ac9e:	2208      	movs	r2, #8
 801aca0:	4909      	ldr	r1, [pc, #36]	; (801acc8 <Get_SerialNum+0x50>)
 801aca2:	68f8      	ldr	r0, [r7, #12]
 801aca4:	f000 f814 	bl	801acd0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801aca8:	2204      	movs	r2, #4
 801acaa:	4908      	ldr	r1, [pc, #32]	; (801accc <Get_SerialNum+0x54>)
 801acac:	68b8      	ldr	r0, [r7, #8]
 801acae:	f000 f80f 	bl	801acd0 <IntToUnicode>
  }
}
 801acb2:	bf00      	nop
 801acb4:	3710      	adds	r7, #16
 801acb6:	46bd      	mov	sp, r7
 801acb8:	bd80      	pop	{r7, pc}
 801acba:	bf00      	nop
 801acbc:	1ff1e800 	.word	0x1ff1e800
 801acc0:	1ff1e804 	.word	0x1ff1e804
 801acc4:	1ff1e808 	.word	0x1ff1e808
 801acc8:	2400814e 	.word	0x2400814e
 801accc:	2400815e 	.word	0x2400815e

0801acd0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801acd0:	b480      	push	{r7}
 801acd2:	b087      	sub	sp, #28
 801acd4:	af00      	add	r7, sp, #0
 801acd6:	60f8      	str	r0, [r7, #12]
 801acd8:	60b9      	str	r1, [r7, #8]
 801acda:	4613      	mov	r3, r2
 801acdc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801acde:	2300      	movs	r3, #0
 801ace0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801ace2:	2300      	movs	r3, #0
 801ace4:	75fb      	strb	r3, [r7, #23]
 801ace6:	e027      	b.n	801ad38 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801ace8:	68fb      	ldr	r3, [r7, #12]
 801acea:	0f1b      	lsrs	r3, r3, #28
 801acec:	2b09      	cmp	r3, #9
 801acee:	d80b      	bhi.n	801ad08 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801acf0:	68fb      	ldr	r3, [r7, #12]
 801acf2:	0f1b      	lsrs	r3, r3, #28
 801acf4:	b2da      	uxtb	r2, r3
 801acf6:	7dfb      	ldrb	r3, [r7, #23]
 801acf8:	005b      	lsls	r3, r3, #1
 801acfa:	4619      	mov	r1, r3
 801acfc:	68bb      	ldr	r3, [r7, #8]
 801acfe:	440b      	add	r3, r1
 801ad00:	3230      	adds	r2, #48	; 0x30
 801ad02:	b2d2      	uxtb	r2, r2
 801ad04:	701a      	strb	r2, [r3, #0]
 801ad06:	e00a      	b.n	801ad1e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801ad08:	68fb      	ldr	r3, [r7, #12]
 801ad0a:	0f1b      	lsrs	r3, r3, #28
 801ad0c:	b2da      	uxtb	r2, r3
 801ad0e:	7dfb      	ldrb	r3, [r7, #23]
 801ad10:	005b      	lsls	r3, r3, #1
 801ad12:	4619      	mov	r1, r3
 801ad14:	68bb      	ldr	r3, [r7, #8]
 801ad16:	440b      	add	r3, r1
 801ad18:	3237      	adds	r2, #55	; 0x37
 801ad1a:	b2d2      	uxtb	r2, r2
 801ad1c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801ad1e:	68fb      	ldr	r3, [r7, #12]
 801ad20:	011b      	lsls	r3, r3, #4
 801ad22:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801ad24:	7dfb      	ldrb	r3, [r7, #23]
 801ad26:	005b      	lsls	r3, r3, #1
 801ad28:	3301      	adds	r3, #1
 801ad2a:	68ba      	ldr	r2, [r7, #8]
 801ad2c:	4413      	add	r3, r2
 801ad2e:	2200      	movs	r2, #0
 801ad30:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801ad32:	7dfb      	ldrb	r3, [r7, #23]
 801ad34:	3301      	adds	r3, #1
 801ad36:	75fb      	strb	r3, [r7, #23]
 801ad38:	7dfa      	ldrb	r2, [r7, #23]
 801ad3a:	79fb      	ldrb	r3, [r7, #7]
 801ad3c:	429a      	cmp	r2, r3
 801ad3e:	d3d3      	bcc.n	801ace8 <IntToUnicode+0x18>
  }
}
 801ad40:	bf00      	nop
 801ad42:	bf00      	nop
 801ad44:	371c      	adds	r7, #28
 801ad46:	46bd      	mov	sp, r7
 801ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad4c:	4770      	bx	lr
	...

0801ad50 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801ad50:	b580      	push	{r7, lr}
 801ad52:	b0b8      	sub	sp, #224	; 0xe0
 801ad54:	af00      	add	r7, sp, #0
 801ad56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801ad58:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 801ad5c:	2200      	movs	r2, #0
 801ad5e:	601a      	str	r2, [r3, #0]
 801ad60:	605a      	str	r2, [r3, #4]
 801ad62:	609a      	str	r2, [r3, #8]
 801ad64:	60da      	str	r2, [r3, #12]
 801ad66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801ad68:	f107 0310 	add.w	r3, r7, #16
 801ad6c:	22bc      	movs	r2, #188	; 0xbc
 801ad6e:	2100      	movs	r1, #0
 801ad70:	4618      	mov	r0, r3
 801ad72:	f000 fc8d 	bl	801b690 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801ad76:	687b      	ldr	r3, [r7, #4]
 801ad78:	681b      	ldr	r3, [r3, #0]
 801ad7a:	4a3a      	ldr	r2, [pc, #232]	; (801ae64 <HAL_PCD_MspInit+0x114>)
 801ad7c:	4293      	cmp	r3, r2
 801ad7e:	d16d      	bne.n	801ae5c <HAL_PCD_MspInit+0x10c>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801ad80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801ad84:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 801ad86:	2301      	movs	r3, #1
 801ad88:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 801ad8a:	2318      	movs	r3, #24
 801ad8c:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 801ad8e:	2302      	movs	r3, #2
 801ad90:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 801ad92:	2304      	movs	r3, #4
 801ad94:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 801ad96:	2302      	movs	r3, #2
 801ad98:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 801ad9a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 801ad9e:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 801ada0:	2300      	movs	r3, #0
 801ada2:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 801ada4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801ada8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801adac:	f107 0310 	add.w	r3, r7, #16
 801adb0:	4618      	mov	r0, r3
 801adb2:	f7f6 fea7 	bl	8011b04 <HAL_RCCEx_PeriphCLKConfig>
 801adb6:	4603      	mov	r3, r0
 801adb8:	2b00      	cmp	r3, #0
 801adba:	d001      	beq.n	801adc0 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 801adbc:	f7f0 f866 	bl	800ae8c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801adc0:	f7f5 fe94 	bl	8010aec <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801adc4:	4b28      	ldr	r3, [pc, #160]	; (801ae68 <HAL_PCD_MspInit+0x118>)
 801adc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 801adca:	4a27      	ldr	r2, [pc, #156]	; (801ae68 <HAL_PCD_MspInit+0x118>)
 801adcc:	f043 0301 	orr.w	r3, r3, #1
 801add0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 801add4:	4b24      	ldr	r3, [pc, #144]	; (801ae68 <HAL_PCD_MspInit+0x118>)
 801add6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 801adda:	f003 0301 	and.w	r3, r3, #1
 801adde:	60fb      	str	r3, [r7, #12]
 801ade0:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 801ade2:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 801ade6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801adea:	2302      	movs	r3, #2
 801adec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801adf0:	2300      	movs	r3, #0
 801adf2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801adf6:	2300      	movs	r3, #0
 801adf8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 801adfc:	230a      	movs	r3, #10
 801adfe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801ae02:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 801ae06:	4619      	mov	r1, r3
 801ae08:	4818      	ldr	r0, [pc, #96]	; (801ae6c <HAL_PCD_MspInit+0x11c>)
 801ae0a:	f7f4 f83d 	bl	800ee88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801ae0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 801ae12:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801ae16:	2300      	movs	r3, #0
 801ae18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801ae1c:	2300      	movs	r3, #0
 801ae1e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801ae22:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 801ae26:	4619      	mov	r1, r3
 801ae28:	4810      	ldr	r0, [pc, #64]	; (801ae6c <HAL_PCD_MspInit+0x11c>)
 801ae2a:	f7f4 f82d 	bl	800ee88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801ae2e:	4b0e      	ldr	r3, [pc, #56]	; (801ae68 <HAL_PCD_MspInit+0x118>)
 801ae30:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 801ae34:	4a0c      	ldr	r2, [pc, #48]	; (801ae68 <HAL_PCD_MspInit+0x118>)
 801ae36:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801ae3a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 801ae3e:	4b0a      	ldr	r3, [pc, #40]	; (801ae68 <HAL_PCD_MspInit+0x118>)
 801ae40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 801ae44:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 801ae48:	60bb      	str	r3, [r7, #8]
 801ae4a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801ae4c:	2200      	movs	r2, #0
 801ae4e:	2105      	movs	r1, #5
 801ae50:	2065      	movs	r0, #101	; 0x65
 801ae52:	f7f0 fda3 	bl	800b99c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801ae56:	2065      	movs	r0, #101	; 0x65
 801ae58:	f7f0 fdba 	bl	800b9d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801ae5c:	bf00      	nop
 801ae5e:	37e0      	adds	r7, #224	; 0xe0
 801ae60:	46bd      	mov	sp, r7
 801ae62:	bd80      	pop	{r7, pc}
 801ae64:	40080000 	.word	0x40080000
 801ae68:	58024400 	.word	0x58024400
 801ae6c:	58020000 	.word	0x58020000

0801ae70 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801ae70:	b580      	push	{r7, lr}
 801ae72:	b082      	sub	sp, #8
 801ae74:	af00      	add	r7, sp, #0
 801ae76:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801ae78:	687b      	ldr	r3, [r7, #4]
 801ae7a:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 801ae7e:	687b      	ldr	r3, [r7, #4]
 801ae80:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 801ae84:	4619      	mov	r1, r3
 801ae86:	4610      	mov	r0, r2
 801ae88:	f7fe faf5 	bl	8019476 <USBD_LL_SetupStage>
}
 801ae8c:	bf00      	nop
 801ae8e:	3708      	adds	r7, #8
 801ae90:	46bd      	mov	sp, r7
 801ae92:	bd80      	pop	{r7, pc}

0801ae94 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801ae94:	b580      	push	{r7, lr}
 801ae96:	b082      	sub	sp, #8
 801ae98:	af00      	add	r7, sp, #0
 801ae9a:	6078      	str	r0, [r7, #4]
 801ae9c:	460b      	mov	r3, r1
 801ae9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801aea0:	687b      	ldr	r3, [r7, #4]
 801aea2:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801aea6:	78fa      	ldrb	r2, [r7, #3]
 801aea8:	6879      	ldr	r1, [r7, #4]
 801aeaa:	4613      	mov	r3, r2
 801aeac:	00db      	lsls	r3, r3, #3
 801aeae:	4413      	add	r3, r2
 801aeb0:	009b      	lsls	r3, r3, #2
 801aeb2:	440b      	add	r3, r1
 801aeb4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 801aeb8:	681a      	ldr	r2, [r3, #0]
 801aeba:	78fb      	ldrb	r3, [r7, #3]
 801aebc:	4619      	mov	r1, r3
 801aebe:	f7fe fb2f 	bl	8019520 <USBD_LL_DataOutStage>
}
 801aec2:	bf00      	nop
 801aec4:	3708      	adds	r7, #8
 801aec6:	46bd      	mov	sp, r7
 801aec8:	bd80      	pop	{r7, pc}

0801aeca <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aeca:	b580      	push	{r7, lr}
 801aecc:	b082      	sub	sp, #8
 801aece:	af00      	add	r7, sp, #0
 801aed0:	6078      	str	r0, [r7, #4]
 801aed2:	460b      	mov	r3, r1
 801aed4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801aed6:	687b      	ldr	r3, [r7, #4]
 801aed8:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801aedc:	78fa      	ldrb	r2, [r7, #3]
 801aede:	6879      	ldr	r1, [r7, #4]
 801aee0:	4613      	mov	r3, r2
 801aee2:	00db      	lsls	r3, r3, #3
 801aee4:	4413      	add	r3, r2
 801aee6:	009b      	lsls	r3, r3, #2
 801aee8:	440b      	add	r3, r1
 801aeea:	334c      	adds	r3, #76	; 0x4c
 801aeec:	681a      	ldr	r2, [r3, #0]
 801aeee:	78fb      	ldrb	r3, [r7, #3]
 801aef0:	4619      	mov	r1, r3
 801aef2:	f7fe fbc8 	bl	8019686 <USBD_LL_DataInStage>
}
 801aef6:	bf00      	nop
 801aef8:	3708      	adds	r7, #8
 801aefa:	46bd      	mov	sp, r7
 801aefc:	bd80      	pop	{r7, pc}

0801aefe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aefe:	b580      	push	{r7, lr}
 801af00:	b082      	sub	sp, #8
 801af02:	af00      	add	r7, sp, #0
 801af04:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801af06:	687b      	ldr	r3, [r7, #4]
 801af08:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801af0c:	4618      	mov	r0, r3
 801af0e:	f7fe fcfc 	bl	801990a <USBD_LL_SOF>
}
 801af12:	bf00      	nop
 801af14:	3708      	adds	r7, #8
 801af16:	46bd      	mov	sp, r7
 801af18:	bd80      	pop	{r7, pc}

0801af1a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801af1a:	b580      	push	{r7, lr}
 801af1c:	b084      	sub	sp, #16
 801af1e:	af00      	add	r7, sp, #0
 801af20:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801af22:	2301      	movs	r3, #1
 801af24:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801af26:	687b      	ldr	r3, [r7, #4]
 801af28:	68db      	ldr	r3, [r3, #12]
 801af2a:	2b00      	cmp	r3, #0
 801af2c:	d102      	bne.n	801af34 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801af2e:	2300      	movs	r3, #0
 801af30:	73fb      	strb	r3, [r7, #15]
 801af32:	e008      	b.n	801af46 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801af34:	687b      	ldr	r3, [r7, #4]
 801af36:	68db      	ldr	r3, [r3, #12]
 801af38:	2b02      	cmp	r3, #2
 801af3a:	d102      	bne.n	801af42 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801af3c:	2301      	movs	r3, #1
 801af3e:	73fb      	strb	r3, [r7, #15]
 801af40:	e001      	b.n	801af46 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801af42:	f7ef ffa3 	bl	800ae8c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801af46:	687b      	ldr	r3, [r7, #4]
 801af48:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801af4c:	7bfa      	ldrb	r2, [r7, #15]
 801af4e:	4611      	mov	r1, r2
 801af50:	4618      	mov	r0, r3
 801af52:	f7fe fc9c 	bl	801988e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801af56:	687b      	ldr	r3, [r7, #4]
 801af58:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801af5c:	4618      	mov	r0, r3
 801af5e:	f7fe fc44 	bl	80197ea <USBD_LL_Reset>
}
 801af62:	bf00      	nop
 801af64:	3710      	adds	r7, #16
 801af66:	46bd      	mov	sp, r7
 801af68:	bd80      	pop	{r7, pc}
	...

0801af6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801af6c:	b580      	push	{r7, lr}
 801af6e:	b082      	sub	sp, #8
 801af70:	af00      	add	r7, sp, #0
 801af72:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801af74:	687b      	ldr	r3, [r7, #4]
 801af76:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801af7a:	4618      	mov	r0, r3
 801af7c:	f7fe fc97 	bl	80198ae <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801af80:	687b      	ldr	r3, [r7, #4]
 801af82:	681b      	ldr	r3, [r3, #0]
 801af84:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801af88:	681b      	ldr	r3, [r3, #0]
 801af8a:	687a      	ldr	r2, [r7, #4]
 801af8c:	6812      	ldr	r2, [r2, #0]
 801af8e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801af92:	f043 0301 	orr.w	r3, r3, #1
 801af96:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801af98:	687b      	ldr	r3, [r7, #4]
 801af9a:	6a1b      	ldr	r3, [r3, #32]
 801af9c:	2b00      	cmp	r3, #0
 801af9e:	d005      	beq.n	801afac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801afa0:	4b04      	ldr	r3, [pc, #16]	; (801afb4 <HAL_PCD_SuspendCallback+0x48>)
 801afa2:	691b      	ldr	r3, [r3, #16]
 801afa4:	4a03      	ldr	r2, [pc, #12]	; (801afb4 <HAL_PCD_SuspendCallback+0x48>)
 801afa6:	f043 0306 	orr.w	r3, r3, #6
 801afaa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801afac:	bf00      	nop
 801afae:	3708      	adds	r7, #8
 801afb0:	46bd      	mov	sp, r7
 801afb2:	bd80      	pop	{r7, pc}
 801afb4:	e000ed00 	.word	0xe000ed00

0801afb8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801afb8:	b580      	push	{r7, lr}
 801afba:	b082      	sub	sp, #8
 801afbc:	af00      	add	r7, sp, #0
 801afbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801afc0:	687b      	ldr	r3, [r7, #4]
 801afc2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801afc6:	4618      	mov	r0, r3
 801afc8:	f7fe fc87 	bl	80198da <USBD_LL_Resume>
}
 801afcc:	bf00      	nop
 801afce:	3708      	adds	r7, #8
 801afd0:	46bd      	mov	sp, r7
 801afd2:	bd80      	pop	{r7, pc}

0801afd4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801afd4:	b580      	push	{r7, lr}
 801afd6:	b082      	sub	sp, #8
 801afd8:	af00      	add	r7, sp, #0
 801afda:	6078      	str	r0, [r7, #4]
 801afdc:	460b      	mov	r3, r1
 801afde:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801afe0:	687b      	ldr	r3, [r7, #4]
 801afe2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801afe6:	78fa      	ldrb	r2, [r7, #3]
 801afe8:	4611      	mov	r1, r2
 801afea:	4618      	mov	r0, r3
 801afec:	f7fe fcdf 	bl	80199ae <USBD_LL_IsoOUTIncomplete>
}
 801aff0:	bf00      	nop
 801aff2:	3708      	adds	r7, #8
 801aff4:	46bd      	mov	sp, r7
 801aff6:	bd80      	pop	{r7, pc}

0801aff8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801aff8:	b580      	push	{r7, lr}
 801affa:	b082      	sub	sp, #8
 801affc:	af00      	add	r7, sp, #0
 801affe:	6078      	str	r0, [r7, #4]
 801b000:	460b      	mov	r3, r1
 801b002:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801b004:	687b      	ldr	r3, [r7, #4]
 801b006:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801b00a:	78fa      	ldrb	r2, [r7, #3]
 801b00c:	4611      	mov	r1, r2
 801b00e:	4618      	mov	r0, r3
 801b010:	f7fe fc9b 	bl	801994a <USBD_LL_IsoINIncomplete>
}
 801b014:	bf00      	nop
 801b016:	3708      	adds	r7, #8
 801b018:	46bd      	mov	sp, r7
 801b01a:	bd80      	pop	{r7, pc}

0801b01c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801b01c:	b580      	push	{r7, lr}
 801b01e:	b082      	sub	sp, #8
 801b020:	af00      	add	r7, sp, #0
 801b022:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801b024:	687b      	ldr	r3, [r7, #4]
 801b026:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801b02a:	4618      	mov	r0, r3
 801b02c:	f7fe fcf1 	bl	8019a12 <USBD_LL_DevConnected>
}
 801b030:	bf00      	nop
 801b032:	3708      	adds	r7, #8
 801b034:	46bd      	mov	sp, r7
 801b036:	bd80      	pop	{r7, pc}

0801b038 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801b038:	b580      	push	{r7, lr}
 801b03a:	b082      	sub	sp, #8
 801b03c:	af00      	add	r7, sp, #0
 801b03e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801b040:	687b      	ldr	r3, [r7, #4]
 801b042:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801b046:	4618      	mov	r0, r3
 801b048:	f7fe fcee 	bl	8019a28 <USBD_LL_DevDisconnected>
}
 801b04c:	bf00      	nop
 801b04e:	3708      	adds	r7, #8
 801b050:	46bd      	mov	sp, r7
 801b052:	bd80      	pop	{r7, pc}

0801b054 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801b054:	b580      	push	{r7, lr}
 801b056:	b082      	sub	sp, #8
 801b058:	af00      	add	r7, sp, #0
 801b05a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801b05c:	687b      	ldr	r3, [r7, #4]
 801b05e:	781b      	ldrb	r3, [r3, #0]
 801b060:	2b00      	cmp	r3, #0
 801b062:	d13e      	bne.n	801b0e2 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801b064:	4a21      	ldr	r2, [pc, #132]	; (801b0ec <USBD_LL_Init+0x98>)
 801b066:	687b      	ldr	r3, [r7, #4]
 801b068:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 801b06c:	687b      	ldr	r3, [r7, #4]
 801b06e:	4a1f      	ldr	r2, [pc, #124]	; (801b0ec <USBD_LL_Init+0x98>)
 801b070:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801b074:	4b1d      	ldr	r3, [pc, #116]	; (801b0ec <USBD_LL_Init+0x98>)
 801b076:	4a1e      	ldr	r2, [pc, #120]	; (801b0f0 <USBD_LL_Init+0x9c>)
 801b078:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801b07a:	4b1c      	ldr	r3, [pc, #112]	; (801b0ec <USBD_LL_Init+0x98>)
 801b07c:	2209      	movs	r2, #9
 801b07e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801b080:	4b1a      	ldr	r3, [pc, #104]	; (801b0ec <USBD_LL_Init+0x98>)
 801b082:	2202      	movs	r2, #2
 801b084:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801b086:	4b19      	ldr	r3, [pc, #100]	; (801b0ec <USBD_LL_Init+0x98>)
 801b088:	2200      	movs	r2, #0
 801b08a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801b08c:	4b17      	ldr	r3, [pc, #92]	; (801b0ec <USBD_LL_Init+0x98>)
 801b08e:	2202      	movs	r2, #2
 801b090:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801b092:	4b16      	ldr	r3, [pc, #88]	; (801b0ec <USBD_LL_Init+0x98>)
 801b094:	2200      	movs	r2, #0
 801b096:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801b098:	4b14      	ldr	r3, [pc, #80]	; (801b0ec <USBD_LL_Init+0x98>)
 801b09a:	2200      	movs	r2, #0
 801b09c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801b09e:	4b13      	ldr	r3, [pc, #76]	; (801b0ec <USBD_LL_Init+0x98>)
 801b0a0:	2200      	movs	r2, #0
 801b0a2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 801b0a4:	4b11      	ldr	r3, [pc, #68]	; (801b0ec <USBD_LL_Init+0x98>)
 801b0a6:	2201      	movs	r2, #1
 801b0a8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801b0aa:	4b10      	ldr	r3, [pc, #64]	; (801b0ec <USBD_LL_Init+0x98>)
 801b0ac:	2201      	movs	r2, #1
 801b0ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801b0b0:	4b0e      	ldr	r3, [pc, #56]	; (801b0ec <USBD_LL_Init+0x98>)
 801b0b2:	2200      	movs	r2, #0
 801b0b4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801b0b6:	480d      	ldr	r0, [pc, #52]	; (801b0ec <USBD_LL_Init+0x98>)
 801b0b8:	f7f4 f9e8 	bl	800f48c <HAL_PCD_Init>
 801b0bc:	4603      	mov	r3, r0
 801b0be:	2b00      	cmp	r3, #0
 801b0c0:	d001      	beq.n	801b0c6 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801b0c2:	f7ef fee3 	bl	800ae8c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801b0c6:	2180      	movs	r1, #128	; 0x80
 801b0c8:	4808      	ldr	r0, [pc, #32]	; (801b0ec <USBD_LL_Init+0x98>)
 801b0ca:	f7f5 fc74 	bl	80109b6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801b0ce:	2240      	movs	r2, #64	; 0x40
 801b0d0:	2100      	movs	r1, #0
 801b0d2:	4806      	ldr	r0, [pc, #24]	; (801b0ec <USBD_LL_Init+0x98>)
 801b0d4:	f7f5 fc28 	bl	8010928 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801b0d8:	2280      	movs	r2, #128	; 0x80
 801b0da:	2101      	movs	r1, #1
 801b0dc:	4803      	ldr	r0, [pc, #12]	; (801b0ec <USBD_LL_Init+0x98>)
 801b0de:	f7f5 fc23 	bl	8010928 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 801b0e2:	2300      	movs	r3, #0
}
 801b0e4:	4618      	mov	r0, r3
 801b0e6:	3708      	adds	r7, #8
 801b0e8:	46bd      	mov	sp, r7
 801b0ea:	bd80      	pop	{r7, pc}
 801b0ec:	240349f8 	.word	0x240349f8
 801b0f0:	40080000 	.word	0x40080000

0801b0f4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801b0f4:	b580      	push	{r7, lr}
 801b0f6:	b084      	sub	sp, #16
 801b0f8:	af00      	add	r7, sp, #0
 801b0fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b0fc:	2300      	movs	r3, #0
 801b0fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b100:	2300      	movs	r3, #0
 801b102:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801b104:	687b      	ldr	r3, [r7, #4]
 801b106:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b10a:	4618      	mov	r0, r3
 801b10c:	f7f4 fae2 	bl	800f6d4 <HAL_PCD_Start>
 801b110:	4603      	mov	r3, r0
 801b112:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b114:	7bfb      	ldrb	r3, [r7, #15]
 801b116:	4618      	mov	r0, r3
 801b118:	f000 f942 	bl	801b3a0 <USBD_Get_USB_Status>
 801b11c:	4603      	mov	r3, r0
 801b11e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b120:	7bbb      	ldrb	r3, [r7, #14]
}
 801b122:	4618      	mov	r0, r3
 801b124:	3710      	adds	r7, #16
 801b126:	46bd      	mov	sp, r7
 801b128:	bd80      	pop	{r7, pc}

0801b12a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801b12a:	b580      	push	{r7, lr}
 801b12c:	b084      	sub	sp, #16
 801b12e:	af00      	add	r7, sp, #0
 801b130:	6078      	str	r0, [r7, #4]
 801b132:	4608      	mov	r0, r1
 801b134:	4611      	mov	r1, r2
 801b136:	461a      	mov	r2, r3
 801b138:	4603      	mov	r3, r0
 801b13a:	70fb      	strb	r3, [r7, #3]
 801b13c:	460b      	mov	r3, r1
 801b13e:	70bb      	strb	r3, [r7, #2]
 801b140:	4613      	mov	r3, r2
 801b142:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b144:	2300      	movs	r3, #0
 801b146:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b148:	2300      	movs	r3, #0
 801b14a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801b14c:	687b      	ldr	r3, [r7, #4]
 801b14e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801b152:	78bb      	ldrb	r3, [r7, #2]
 801b154:	883a      	ldrh	r2, [r7, #0]
 801b156:	78f9      	ldrb	r1, [r7, #3]
 801b158:	f7f4 ffe0 	bl	801011c <HAL_PCD_EP_Open>
 801b15c:	4603      	mov	r3, r0
 801b15e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b160:	7bfb      	ldrb	r3, [r7, #15]
 801b162:	4618      	mov	r0, r3
 801b164:	f000 f91c 	bl	801b3a0 <USBD_Get_USB_Status>
 801b168:	4603      	mov	r3, r0
 801b16a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b16c:	7bbb      	ldrb	r3, [r7, #14]
}
 801b16e:	4618      	mov	r0, r3
 801b170:	3710      	adds	r7, #16
 801b172:	46bd      	mov	sp, r7
 801b174:	bd80      	pop	{r7, pc}

0801b176 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b176:	b580      	push	{r7, lr}
 801b178:	b084      	sub	sp, #16
 801b17a:	af00      	add	r7, sp, #0
 801b17c:	6078      	str	r0, [r7, #4]
 801b17e:	460b      	mov	r3, r1
 801b180:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b182:	2300      	movs	r3, #0
 801b184:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b186:	2300      	movs	r3, #0
 801b188:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801b18a:	687b      	ldr	r3, [r7, #4]
 801b18c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b190:	78fa      	ldrb	r2, [r7, #3]
 801b192:	4611      	mov	r1, r2
 801b194:	4618      	mov	r0, r3
 801b196:	f7f5 f829 	bl	80101ec <HAL_PCD_EP_Close>
 801b19a:	4603      	mov	r3, r0
 801b19c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b19e:	7bfb      	ldrb	r3, [r7, #15]
 801b1a0:	4618      	mov	r0, r3
 801b1a2:	f000 f8fd 	bl	801b3a0 <USBD_Get_USB_Status>
 801b1a6:	4603      	mov	r3, r0
 801b1a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b1aa:	7bbb      	ldrb	r3, [r7, #14]
}
 801b1ac:	4618      	mov	r0, r3
 801b1ae:	3710      	adds	r7, #16
 801b1b0:	46bd      	mov	sp, r7
 801b1b2:	bd80      	pop	{r7, pc}

0801b1b4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b1b4:	b580      	push	{r7, lr}
 801b1b6:	b084      	sub	sp, #16
 801b1b8:	af00      	add	r7, sp, #0
 801b1ba:	6078      	str	r0, [r7, #4]
 801b1bc:	460b      	mov	r3, r1
 801b1be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b1c0:	2300      	movs	r3, #0
 801b1c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b1c4:	2300      	movs	r3, #0
 801b1c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801b1c8:	687b      	ldr	r3, [r7, #4]
 801b1ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b1ce:	78fa      	ldrb	r2, [r7, #3]
 801b1d0:	4611      	mov	r1, r2
 801b1d2:	4618      	mov	r0, r3
 801b1d4:	f7f5 f901 	bl	80103da <HAL_PCD_EP_SetStall>
 801b1d8:	4603      	mov	r3, r0
 801b1da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b1dc:	7bfb      	ldrb	r3, [r7, #15]
 801b1de:	4618      	mov	r0, r3
 801b1e0:	f000 f8de 	bl	801b3a0 <USBD_Get_USB_Status>
 801b1e4:	4603      	mov	r3, r0
 801b1e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b1e8:	7bbb      	ldrb	r3, [r7, #14]
}
 801b1ea:	4618      	mov	r0, r3
 801b1ec:	3710      	adds	r7, #16
 801b1ee:	46bd      	mov	sp, r7
 801b1f0:	bd80      	pop	{r7, pc}

0801b1f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b1f2:	b580      	push	{r7, lr}
 801b1f4:	b084      	sub	sp, #16
 801b1f6:	af00      	add	r7, sp, #0
 801b1f8:	6078      	str	r0, [r7, #4]
 801b1fa:	460b      	mov	r3, r1
 801b1fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b1fe:	2300      	movs	r3, #0
 801b200:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b202:	2300      	movs	r3, #0
 801b204:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801b206:	687b      	ldr	r3, [r7, #4]
 801b208:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b20c:	78fa      	ldrb	r2, [r7, #3]
 801b20e:	4611      	mov	r1, r2
 801b210:	4618      	mov	r0, r3
 801b212:	f7f5 f946 	bl	80104a2 <HAL_PCD_EP_ClrStall>
 801b216:	4603      	mov	r3, r0
 801b218:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b21a:	7bfb      	ldrb	r3, [r7, #15]
 801b21c:	4618      	mov	r0, r3
 801b21e:	f000 f8bf 	bl	801b3a0 <USBD_Get_USB_Status>
 801b222:	4603      	mov	r3, r0
 801b224:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b226:	7bbb      	ldrb	r3, [r7, #14]
}
 801b228:	4618      	mov	r0, r3
 801b22a:	3710      	adds	r7, #16
 801b22c:	46bd      	mov	sp, r7
 801b22e:	bd80      	pop	{r7, pc}

0801b230 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b230:	b480      	push	{r7}
 801b232:	b085      	sub	sp, #20
 801b234:	af00      	add	r7, sp, #0
 801b236:	6078      	str	r0, [r7, #4]
 801b238:	460b      	mov	r3, r1
 801b23a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801b23c:	687b      	ldr	r3, [r7, #4]
 801b23e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b242:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801b244:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801b248:	2b00      	cmp	r3, #0
 801b24a:	da0b      	bge.n	801b264 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801b24c:	78fb      	ldrb	r3, [r7, #3]
 801b24e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801b252:	68f9      	ldr	r1, [r7, #12]
 801b254:	4613      	mov	r3, r2
 801b256:	00db      	lsls	r3, r3, #3
 801b258:	4413      	add	r3, r2
 801b25a:	009b      	lsls	r3, r3, #2
 801b25c:	440b      	add	r3, r1
 801b25e:	333e      	adds	r3, #62	; 0x3e
 801b260:	781b      	ldrb	r3, [r3, #0]
 801b262:	e00b      	b.n	801b27c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801b264:	78fb      	ldrb	r3, [r7, #3]
 801b266:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801b26a:	68f9      	ldr	r1, [r7, #12]
 801b26c:	4613      	mov	r3, r2
 801b26e:	00db      	lsls	r3, r3, #3
 801b270:	4413      	add	r3, r2
 801b272:	009b      	lsls	r3, r3, #2
 801b274:	440b      	add	r3, r1
 801b276:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801b27a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801b27c:	4618      	mov	r0, r3
 801b27e:	3714      	adds	r7, #20
 801b280:	46bd      	mov	sp, r7
 801b282:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b286:	4770      	bx	lr

0801b288 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801b288:	b580      	push	{r7, lr}
 801b28a:	b084      	sub	sp, #16
 801b28c:	af00      	add	r7, sp, #0
 801b28e:	6078      	str	r0, [r7, #4]
 801b290:	460b      	mov	r3, r1
 801b292:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b294:	2300      	movs	r3, #0
 801b296:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b298:	2300      	movs	r3, #0
 801b29a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801b29c:	687b      	ldr	r3, [r7, #4]
 801b29e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b2a2:	78fa      	ldrb	r2, [r7, #3]
 801b2a4:	4611      	mov	r1, r2
 801b2a6:	4618      	mov	r0, r3
 801b2a8:	f7f4 ff13 	bl	80100d2 <HAL_PCD_SetAddress>
 801b2ac:	4603      	mov	r3, r0
 801b2ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b2b0:	7bfb      	ldrb	r3, [r7, #15]
 801b2b2:	4618      	mov	r0, r3
 801b2b4:	f000 f874 	bl	801b3a0 <USBD_Get_USB_Status>
 801b2b8:	4603      	mov	r3, r0
 801b2ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801b2bc:	7bbb      	ldrb	r3, [r7, #14]
}
 801b2be:	4618      	mov	r0, r3
 801b2c0:	3710      	adds	r7, #16
 801b2c2:	46bd      	mov	sp, r7
 801b2c4:	bd80      	pop	{r7, pc}

0801b2c6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801b2c6:	b580      	push	{r7, lr}
 801b2c8:	b086      	sub	sp, #24
 801b2ca:	af00      	add	r7, sp, #0
 801b2cc:	60f8      	str	r0, [r7, #12]
 801b2ce:	607a      	str	r2, [r7, #4]
 801b2d0:	603b      	str	r3, [r7, #0]
 801b2d2:	460b      	mov	r3, r1
 801b2d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b2d6:	2300      	movs	r3, #0
 801b2d8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b2da:	2300      	movs	r3, #0
 801b2dc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801b2de:	68fb      	ldr	r3, [r7, #12]
 801b2e0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801b2e4:	7af9      	ldrb	r1, [r7, #11]
 801b2e6:	683b      	ldr	r3, [r7, #0]
 801b2e8:	687a      	ldr	r2, [r7, #4]
 801b2ea:	f7f5 f82c 	bl	8010346 <HAL_PCD_EP_Transmit>
 801b2ee:	4603      	mov	r3, r0
 801b2f0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b2f2:	7dfb      	ldrb	r3, [r7, #23]
 801b2f4:	4618      	mov	r0, r3
 801b2f6:	f000 f853 	bl	801b3a0 <USBD_Get_USB_Status>
 801b2fa:	4603      	mov	r3, r0
 801b2fc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801b2fe:	7dbb      	ldrb	r3, [r7, #22]
}
 801b300:	4618      	mov	r0, r3
 801b302:	3718      	adds	r7, #24
 801b304:	46bd      	mov	sp, r7
 801b306:	bd80      	pop	{r7, pc}

0801b308 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801b308:	b580      	push	{r7, lr}
 801b30a:	b086      	sub	sp, #24
 801b30c:	af00      	add	r7, sp, #0
 801b30e:	60f8      	str	r0, [r7, #12]
 801b310:	607a      	str	r2, [r7, #4]
 801b312:	603b      	str	r3, [r7, #0]
 801b314:	460b      	mov	r3, r1
 801b316:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801b318:	2300      	movs	r3, #0
 801b31a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b31c:	2300      	movs	r3, #0
 801b31e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801b320:	68fb      	ldr	r3, [r7, #12]
 801b322:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801b326:	7af9      	ldrb	r1, [r7, #11]
 801b328:	683b      	ldr	r3, [r7, #0]
 801b32a:	687a      	ldr	r2, [r7, #4]
 801b32c:	f7f4 ffa8 	bl	8010280 <HAL_PCD_EP_Receive>
 801b330:	4603      	mov	r3, r0
 801b332:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801b334:	7dfb      	ldrb	r3, [r7, #23]
 801b336:	4618      	mov	r0, r3
 801b338:	f000 f832 	bl	801b3a0 <USBD_Get_USB_Status>
 801b33c:	4603      	mov	r3, r0
 801b33e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801b340:	7dbb      	ldrb	r3, [r7, #22]
}
 801b342:	4618      	mov	r0, r3
 801b344:	3718      	adds	r7, #24
 801b346:	46bd      	mov	sp, r7
 801b348:	bd80      	pop	{r7, pc}

0801b34a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801b34a:	b580      	push	{r7, lr}
 801b34c:	b082      	sub	sp, #8
 801b34e:	af00      	add	r7, sp, #0
 801b350:	6078      	str	r0, [r7, #4]
 801b352:	460b      	mov	r3, r1
 801b354:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801b356:	687b      	ldr	r3, [r7, #4]
 801b358:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801b35c:	78fa      	ldrb	r2, [r7, #3]
 801b35e:	4611      	mov	r1, r2
 801b360:	4618      	mov	r0, r3
 801b362:	f7f4 ffd8 	bl	8010316 <HAL_PCD_EP_GetRxCount>
 801b366:	4603      	mov	r3, r0
}
 801b368:	4618      	mov	r0, r3
 801b36a:	3708      	adds	r7, #8
 801b36c:	46bd      	mov	sp, r7
 801b36e:	bd80      	pop	{r7, pc}

0801b370 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801b370:	b480      	push	{r7}
 801b372:	b083      	sub	sp, #12
 801b374:	af00      	add	r7, sp, #0
 801b376:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801b378:	4b03      	ldr	r3, [pc, #12]	; (801b388 <USBD_static_malloc+0x18>)
}
 801b37a:	4618      	mov	r0, r3
 801b37c:	370c      	adds	r7, #12
 801b37e:	46bd      	mov	sp, r7
 801b380:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b384:	4770      	bx	lr
 801b386:	bf00      	nop
 801b388:	24034f04 	.word	0x24034f04

0801b38c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801b38c:	b480      	push	{r7}
 801b38e:	b083      	sub	sp, #12
 801b390:	af00      	add	r7, sp, #0
 801b392:	6078      	str	r0, [r7, #4]

}
 801b394:	bf00      	nop
 801b396:	370c      	adds	r7, #12
 801b398:	46bd      	mov	sp, r7
 801b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b39e:	4770      	bx	lr

0801b3a0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801b3a0:	b480      	push	{r7}
 801b3a2:	b085      	sub	sp, #20
 801b3a4:	af00      	add	r7, sp, #0
 801b3a6:	4603      	mov	r3, r0
 801b3a8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801b3aa:	2300      	movs	r3, #0
 801b3ac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801b3ae:	79fb      	ldrb	r3, [r7, #7]
 801b3b0:	2b03      	cmp	r3, #3
 801b3b2:	d817      	bhi.n	801b3e4 <USBD_Get_USB_Status+0x44>
 801b3b4:	a201      	add	r2, pc, #4	; (adr r2, 801b3bc <USBD_Get_USB_Status+0x1c>)
 801b3b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b3ba:	bf00      	nop
 801b3bc:	0801b3cd 	.word	0x0801b3cd
 801b3c0:	0801b3d3 	.word	0x0801b3d3
 801b3c4:	0801b3d9 	.word	0x0801b3d9
 801b3c8:	0801b3df 	.word	0x0801b3df
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801b3cc:	2300      	movs	r3, #0
 801b3ce:	73fb      	strb	r3, [r7, #15]
    break;
 801b3d0:	e00b      	b.n	801b3ea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801b3d2:	2303      	movs	r3, #3
 801b3d4:	73fb      	strb	r3, [r7, #15]
    break;
 801b3d6:	e008      	b.n	801b3ea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801b3d8:	2301      	movs	r3, #1
 801b3da:	73fb      	strb	r3, [r7, #15]
    break;
 801b3dc:	e005      	b.n	801b3ea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801b3de:	2303      	movs	r3, #3
 801b3e0:	73fb      	strb	r3, [r7, #15]
    break;
 801b3e2:	e002      	b.n	801b3ea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801b3e4:	2303      	movs	r3, #3
 801b3e6:	73fb      	strb	r3, [r7, #15]
    break;
 801b3e8:	bf00      	nop
  }
  return usb_status;
 801b3ea:	7bfb      	ldrb	r3, [r7, #15]
}
 801b3ec:	4618      	mov	r0, r3
 801b3ee:	3714      	adds	r7, #20
 801b3f0:	46bd      	mov	sp, r7
 801b3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b3f6:	4770      	bx	lr

0801b3f8 <__errno>:
 801b3f8:	4b01      	ldr	r3, [pc, #4]	; (801b400 <__errno+0x8>)
 801b3fa:	6818      	ldr	r0, [r3, #0]
 801b3fc:	4770      	bx	lr
 801b3fe:	bf00      	nop
 801b400:	24008168 	.word	0x24008168

0801b404 <ffs>:
 801b404:	2800      	cmp	r0, #0
 801b406:	fa90 f3a0 	rbit	r3, r0
 801b40a:	fab3 f383 	clz	r3, r3
 801b40e:	bf08      	it	eq
 801b410:	f04f 33ff 	moveq.w	r3, #4294967295	; 0xffffffff
 801b414:	1c58      	adds	r0, r3, #1
 801b416:	4770      	bx	lr

0801b418 <std>:
 801b418:	2300      	movs	r3, #0
 801b41a:	b510      	push	{r4, lr}
 801b41c:	4604      	mov	r4, r0
 801b41e:	e9c0 3300 	strd	r3, r3, [r0]
 801b422:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b426:	6083      	str	r3, [r0, #8]
 801b428:	8181      	strh	r1, [r0, #12]
 801b42a:	6643      	str	r3, [r0, #100]	; 0x64
 801b42c:	81c2      	strh	r2, [r0, #14]
 801b42e:	6183      	str	r3, [r0, #24]
 801b430:	4619      	mov	r1, r3
 801b432:	2208      	movs	r2, #8
 801b434:	305c      	adds	r0, #92	; 0x5c
 801b436:	f000 f92b 	bl	801b690 <memset>
 801b43a:	4b05      	ldr	r3, [pc, #20]	; (801b450 <std+0x38>)
 801b43c:	6263      	str	r3, [r4, #36]	; 0x24
 801b43e:	4b05      	ldr	r3, [pc, #20]	; (801b454 <std+0x3c>)
 801b440:	62a3      	str	r3, [r4, #40]	; 0x28
 801b442:	4b05      	ldr	r3, [pc, #20]	; (801b458 <std+0x40>)
 801b444:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b446:	4b05      	ldr	r3, [pc, #20]	; (801b45c <std+0x44>)
 801b448:	6224      	str	r4, [r4, #32]
 801b44a:	6323      	str	r3, [r4, #48]	; 0x30
 801b44c:	bd10      	pop	{r4, pc}
 801b44e:	bf00      	nop
 801b450:	0801ba71 	.word	0x0801ba71
 801b454:	0801ba93 	.word	0x0801ba93
 801b458:	0801bacb 	.word	0x0801bacb
 801b45c:	0801baef 	.word	0x0801baef

0801b460 <_cleanup_r>:
 801b460:	4901      	ldr	r1, [pc, #4]	; (801b468 <_cleanup_r+0x8>)
 801b462:	f000 b8af 	b.w	801b5c4 <_fwalk_reent>
 801b466:	bf00      	nop
 801b468:	0801bdc9 	.word	0x0801bdc9

0801b46c <__sfmoreglue>:
 801b46c:	b570      	push	{r4, r5, r6, lr}
 801b46e:	2268      	movs	r2, #104	; 0x68
 801b470:	1e4d      	subs	r5, r1, #1
 801b472:	4355      	muls	r5, r2
 801b474:	460e      	mov	r6, r1
 801b476:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b47a:	f000 f97d 	bl	801b778 <_malloc_r>
 801b47e:	4604      	mov	r4, r0
 801b480:	b140      	cbz	r0, 801b494 <__sfmoreglue+0x28>
 801b482:	2100      	movs	r1, #0
 801b484:	e9c0 1600 	strd	r1, r6, [r0]
 801b488:	300c      	adds	r0, #12
 801b48a:	60a0      	str	r0, [r4, #8]
 801b48c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b490:	f000 f8fe 	bl	801b690 <memset>
 801b494:	4620      	mov	r0, r4
 801b496:	bd70      	pop	{r4, r5, r6, pc}

0801b498 <__sfp_lock_acquire>:
 801b498:	4801      	ldr	r0, [pc, #4]	; (801b4a0 <__sfp_lock_acquire+0x8>)
 801b49a:	f000 b8d8 	b.w	801b64e <__retarget_lock_acquire_recursive>
 801b49e:	bf00      	nop
 801b4a0:	24035125 	.word	0x24035125

0801b4a4 <__sfp_lock_release>:
 801b4a4:	4801      	ldr	r0, [pc, #4]	; (801b4ac <__sfp_lock_release+0x8>)
 801b4a6:	f000 b8d3 	b.w	801b650 <__retarget_lock_release_recursive>
 801b4aa:	bf00      	nop
 801b4ac:	24035125 	.word	0x24035125

0801b4b0 <__sinit_lock_acquire>:
 801b4b0:	4801      	ldr	r0, [pc, #4]	; (801b4b8 <__sinit_lock_acquire+0x8>)
 801b4b2:	f000 b8cc 	b.w	801b64e <__retarget_lock_acquire_recursive>
 801b4b6:	bf00      	nop
 801b4b8:	24035126 	.word	0x24035126

0801b4bc <__sinit_lock_release>:
 801b4bc:	4801      	ldr	r0, [pc, #4]	; (801b4c4 <__sinit_lock_release+0x8>)
 801b4be:	f000 b8c7 	b.w	801b650 <__retarget_lock_release_recursive>
 801b4c2:	bf00      	nop
 801b4c4:	24035126 	.word	0x24035126

0801b4c8 <__sinit>:
 801b4c8:	b510      	push	{r4, lr}
 801b4ca:	4604      	mov	r4, r0
 801b4cc:	f7ff fff0 	bl	801b4b0 <__sinit_lock_acquire>
 801b4d0:	69a3      	ldr	r3, [r4, #24]
 801b4d2:	b11b      	cbz	r3, 801b4dc <__sinit+0x14>
 801b4d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b4d8:	f7ff bff0 	b.w	801b4bc <__sinit_lock_release>
 801b4dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b4e0:	6523      	str	r3, [r4, #80]	; 0x50
 801b4e2:	4b13      	ldr	r3, [pc, #76]	; (801b530 <__sinit+0x68>)
 801b4e4:	4a13      	ldr	r2, [pc, #76]	; (801b534 <__sinit+0x6c>)
 801b4e6:	681b      	ldr	r3, [r3, #0]
 801b4e8:	62a2      	str	r2, [r4, #40]	; 0x28
 801b4ea:	42a3      	cmp	r3, r4
 801b4ec:	bf04      	itt	eq
 801b4ee:	2301      	moveq	r3, #1
 801b4f0:	61a3      	streq	r3, [r4, #24]
 801b4f2:	4620      	mov	r0, r4
 801b4f4:	f000 f820 	bl	801b538 <__sfp>
 801b4f8:	6060      	str	r0, [r4, #4]
 801b4fa:	4620      	mov	r0, r4
 801b4fc:	f000 f81c 	bl	801b538 <__sfp>
 801b500:	60a0      	str	r0, [r4, #8]
 801b502:	4620      	mov	r0, r4
 801b504:	f000 f818 	bl	801b538 <__sfp>
 801b508:	2200      	movs	r2, #0
 801b50a:	60e0      	str	r0, [r4, #12]
 801b50c:	2104      	movs	r1, #4
 801b50e:	6860      	ldr	r0, [r4, #4]
 801b510:	f7ff ff82 	bl	801b418 <std>
 801b514:	68a0      	ldr	r0, [r4, #8]
 801b516:	2201      	movs	r2, #1
 801b518:	2109      	movs	r1, #9
 801b51a:	f7ff ff7d 	bl	801b418 <std>
 801b51e:	68e0      	ldr	r0, [r4, #12]
 801b520:	2202      	movs	r2, #2
 801b522:	2112      	movs	r1, #18
 801b524:	f7ff ff78 	bl	801b418 <std>
 801b528:	2301      	movs	r3, #1
 801b52a:	61a3      	str	r3, [r4, #24]
 801b52c:	e7d2      	b.n	801b4d4 <__sinit+0xc>
 801b52e:	bf00      	nop
 801b530:	24008518 	.word	0x24008518
 801b534:	0801b461 	.word	0x0801b461

0801b538 <__sfp>:
 801b538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b53a:	4607      	mov	r7, r0
 801b53c:	f7ff ffac 	bl	801b498 <__sfp_lock_acquire>
 801b540:	4b1e      	ldr	r3, [pc, #120]	; (801b5bc <__sfp+0x84>)
 801b542:	681e      	ldr	r6, [r3, #0]
 801b544:	69b3      	ldr	r3, [r6, #24]
 801b546:	b913      	cbnz	r3, 801b54e <__sfp+0x16>
 801b548:	4630      	mov	r0, r6
 801b54a:	f7ff ffbd 	bl	801b4c8 <__sinit>
 801b54e:	3648      	adds	r6, #72	; 0x48
 801b550:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b554:	3b01      	subs	r3, #1
 801b556:	d503      	bpl.n	801b560 <__sfp+0x28>
 801b558:	6833      	ldr	r3, [r6, #0]
 801b55a:	b30b      	cbz	r3, 801b5a0 <__sfp+0x68>
 801b55c:	6836      	ldr	r6, [r6, #0]
 801b55e:	e7f7      	b.n	801b550 <__sfp+0x18>
 801b560:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b564:	b9d5      	cbnz	r5, 801b59c <__sfp+0x64>
 801b566:	4b16      	ldr	r3, [pc, #88]	; (801b5c0 <__sfp+0x88>)
 801b568:	60e3      	str	r3, [r4, #12]
 801b56a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b56e:	6665      	str	r5, [r4, #100]	; 0x64
 801b570:	f000 f86c 	bl	801b64c <__retarget_lock_init_recursive>
 801b574:	f7ff ff96 	bl	801b4a4 <__sfp_lock_release>
 801b578:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b57c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b580:	6025      	str	r5, [r4, #0]
 801b582:	61a5      	str	r5, [r4, #24]
 801b584:	2208      	movs	r2, #8
 801b586:	4629      	mov	r1, r5
 801b588:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b58c:	f000 f880 	bl	801b690 <memset>
 801b590:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b594:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b598:	4620      	mov	r0, r4
 801b59a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b59c:	3468      	adds	r4, #104	; 0x68
 801b59e:	e7d9      	b.n	801b554 <__sfp+0x1c>
 801b5a0:	2104      	movs	r1, #4
 801b5a2:	4638      	mov	r0, r7
 801b5a4:	f7ff ff62 	bl	801b46c <__sfmoreglue>
 801b5a8:	4604      	mov	r4, r0
 801b5aa:	6030      	str	r0, [r6, #0]
 801b5ac:	2800      	cmp	r0, #0
 801b5ae:	d1d5      	bne.n	801b55c <__sfp+0x24>
 801b5b0:	f7ff ff78 	bl	801b4a4 <__sfp_lock_release>
 801b5b4:	230c      	movs	r3, #12
 801b5b6:	603b      	str	r3, [r7, #0]
 801b5b8:	e7ee      	b.n	801b598 <__sfp+0x60>
 801b5ba:	bf00      	nop
 801b5bc:	24008518 	.word	0x24008518
 801b5c0:	ffff0001 	.word	0xffff0001

0801b5c4 <_fwalk_reent>:
 801b5c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b5c8:	4606      	mov	r6, r0
 801b5ca:	4688      	mov	r8, r1
 801b5cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b5d0:	2700      	movs	r7, #0
 801b5d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b5d6:	f1b9 0901 	subs.w	r9, r9, #1
 801b5da:	d505      	bpl.n	801b5e8 <_fwalk_reent+0x24>
 801b5dc:	6824      	ldr	r4, [r4, #0]
 801b5de:	2c00      	cmp	r4, #0
 801b5e0:	d1f7      	bne.n	801b5d2 <_fwalk_reent+0xe>
 801b5e2:	4638      	mov	r0, r7
 801b5e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b5e8:	89ab      	ldrh	r3, [r5, #12]
 801b5ea:	2b01      	cmp	r3, #1
 801b5ec:	d907      	bls.n	801b5fe <_fwalk_reent+0x3a>
 801b5ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b5f2:	3301      	adds	r3, #1
 801b5f4:	d003      	beq.n	801b5fe <_fwalk_reent+0x3a>
 801b5f6:	4629      	mov	r1, r5
 801b5f8:	4630      	mov	r0, r6
 801b5fa:	47c0      	blx	r8
 801b5fc:	4307      	orrs	r7, r0
 801b5fe:	3568      	adds	r5, #104	; 0x68
 801b600:	e7e9      	b.n	801b5d6 <_fwalk_reent+0x12>
	...

0801b604 <__libc_init_array>:
 801b604:	b570      	push	{r4, r5, r6, lr}
 801b606:	4d0d      	ldr	r5, [pc, #52]	; (801b63c <__libc_init_array+0x38>)
 801b608:	4c0d      	ldr	r4, [pc, #52]	; (801b640 <__libc_init_array+0x3c>)
 801b60a:	1b64      	subs	r4, r4, r5
 801b60c:	10a4      	asrs	r4, r4, #2
 801b60e:	2600      	movs	r6, #0
 801b610:	42a6      	cmp	r6, r4
 801b612:	d109      	bne.n	801b628 <__libc_init_array+0x24>
 801b614:	4d0b      	ldr	r5, [pc, #44]	; (801b644 <__libc_init_array+0x40>)
 801b616:	4c0c      	ldr	r4, [pc, #48]	; (801b648 <__libc_init_array+0x44>)
 801b618:	f000 ffb8 	bl	801c58c <_init>
 801b61c:	1b64      	subs	r4, r4, r5
 801b61e:	10a4      	asrs	r4, r4, #2
 801b620:	2600      	movs	r6, #0
 801b622:	42a6      	cmp	r6, r4
 801b624:	d105      	bne.n	801b632 <__libc_init_array+0x2e>
 801b626:	bd70      	pop	{r4, r5, r6, pc}
 801b628:	f855 3b04 	ldr.w	r3, [r5], #4
 801b62c:	4798      	blx	r3
 801b62e:	3601      	adds	r6, #1
 801b630:	e7ee      	b.n	801b610 <__libc_init_array+0xc>
 801b632:	f855 3b04 	ldr.w	r3, [r5], #4
 801b636:	4798      	blx	r3
 801b638:	3601      	adds	r6, #1
 801b63a:	e7f2      	b.n	801b622 <__libc_init_array+0x1e>
 801b63c:	0801c5ac 	.word	0x0801c5ac
 801b640:	0801c5ac 	.word	0x0801c5ac
 801b644:	0801c5ac 	.word	0x0801c5ac
 801b648:	0801c5b4 	.word	0x0801c5b4

0801b64c <__retarget_lock_init_recursive>:
 801b64c:	4770      	bx	lr

0801b64e <__retarget_lock_acquire_recursive>:
 801b64e:	4770      	bx	lr

0801b650 <__retarget_lock_release_recursive>:
 801b650:	4770      	bx	lr
	...

0801b654 <malloc>:
 801b654:	4b02      	ldr	r3, [pc, #8]	; (801b660 <malloc+0xc>)
 801b656:	4601      	mov	r1, r0
 801b658:	6818      	ldr	r0, [r3, #0]
 801b65a:	f000 b88d 	b.w	801b778 <_malloc_r>
 801b65e:	bf00      	nop
 801b660:	24008168 	.word	0x24008168

0801b664 <free>:
 801b664:	4b02      	ldr	r3, [pc, #8]	; (801b670 <free+0xc>)
 801b666:	4601      	mov	r1, r0
 801b668:	6818      	ldr	r0, [r3, #0]
 801b66a:	f000 b819 	b.w	801b6a0 <_free_r>
 801b66e:	bf00      	nop
 801b670:	24008168 	.word	0x24008168

0801b674 <memcpy>:
 801b674:	440a      	add	r2, r1
 801b676:	4291      	cmp	r1, r2
 801b678:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801b67c:	d100      	bne.n	801b680 <memcpy+0xc>
 801b67e:	4770      	bx	lr
 801b680:	b510      	push	{r4, lr}
 801b682:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b686:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b68a:	4291      	cmp	r1, r2
 801b68c:	d1f9      	bne.n	801b682 <memcpy+0xe>
 801b68e:	bd10      	pop	{r4, pc}

0801b690 <memset>:
 801b690:	4402      	add	r2, r0
 801b692:	4603      	mov	r3, r0
 801b694:	4293      	cmp	r3, r2
 801b696:	d100      	bne.n	801b69a <memset+0xa>
 801b698:	4770      	bx	lr
 801b69a:	f803 1b01 	strb.w	r1, [r3], #1
 801b69e:	e7f9      	b.n	801b694 <memset+0x4>

0801b6a0 <_free_r>:
 801b6a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b6a2:	2900      	cmp	r1, #0
 801b6a4:	d044      	beq.n	801b730 <_free_r+0x90>
 801b6a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b6aa:	9001      	str	r0, [sp, #4]
 801b6ac:	2b00      	cmp	r3, #0
 801b6ae:	f1a1 0404 	sub.w	r4, r1, #4
 801b6b2:	bfb8      	it	lt
 801b6b4:	18e4      	addlt	r4, r4, r3
 801b6b6:	f000 fc3b 	bl	801bf30 <__malloc_lock>
 801b6ba:	4a1e      	ldr	r2, [pc, #120]	; (801b734 <_free_r+0x94>)
 801b6bc:	9801      	ldr	r0, [sp, #4]
 801b6be:	6813      	ldr	r3, [r2, #0]
 801b6c0:	b933      	cbnz	r3, 801b6d0 <_free_r+0x30>
 801b6c2:	6063      	str	r3, [r4, #4]
 801b6c4:	6014      	str	r4, [r2, #0]
 801b6c6:	b003      	add	sp, #12
 801b6c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b6cc:	f000 bc36 	b.w	801bf3c <__malloc_unlock>
 801b6d0:	42a3      	cmp	r3, r4
 801b6d2:	d908      	bls.n	801b6e6 <_free_r+0x46>
 801b6d4:	6825      	ldr	r5, [r4, #0]
 801b6d6:	1961      	adds	r1, r4, r5
 801b6d8:	428b      	cmp	r3, r1
 801b6da:	bf01      	itttt	eq
 801b6dc:	6819      	ldreq	r1, [r3, #0]
 801b6de:	685b      	ldreq	r3, [r3, #4]
 801b6e0:	1949      	addeq	r1, r1, r5
 801b6e2:	6021      	streq	r1, [r4, #0]
 801b6e4:	e7ed      	b.n	801b6c2 <_free_r+0x22>
 801b6e6:	461a      	mov	r2, r3
 801b6e8:	685b      	ldr	r3, [r3, #4]
 801b6ea:	b10b      	cbz	r3, 801b6f0 <_free_r+0x50>
 801b6ec:	42a3      	cmp	r3, r4
 801b6ee:	d9fa      	bls.n	801b6e6 <_free_r+0x46>
 801b6f0:	6811      	ldr	r1, [r2, #0]
 801b6f2:	1855      	adds	r5, r2, r1
 801b6f4:	42a5      	cmp	r5, r4
 801b6f6:	d10b      	bne.n	801b710 <_free_r+0x70>
 801b6f8:	6824      	ldr	r4, [r4, #0]
 801b6fa:	4421      	add	r1, r4
 801b6fc:	1854      	adds	r4, r2, r1
 801b6fe:	42a3      	cmp	r3, r4
 801b700:	6011      	str	r1, [r2, #0]
 801b702:	d1e0      	bne.n	801b6c6 <_free_r+0x26>
 801b704:	681c      	ldr	r4, [r3, #0]
 801b706:	685b      	ldr	r3, [r3, #4]
 801b708:	6053      	str	r3, [r2, #4]
 801b70a:	4421      	add	r1, r4
 801b70c:	6011      	str	r1, [r2, #0]
 801b70e:	e7da      	b.n	801b6c6 <_free_r+0x26>
 801b710:	d902      	bls.n	801b718 <_free_r+0x78>
 801b712:	230c      	movs	r3, #12
 801b714:	6003      	str	r3, [r0, #0]
 801b716:	e7d6      	b.n	801b6c6 <_free_r+0x26>
 801b718:	6825      	ldr	r5, [r4, #0]
 801b71a:	1961      	adds	r1, r4, r5
 801b71c:	428b      	cmp	r3, r1
 801b71e:	bf04      	itt	eq
 801b720:	6819      	ldreq	r1, [r3, #0]
 801b722:	685b      	ldreq	r3, [r3, #4]
 801b724:	6063      	str	r3, [r4, #4]
 801b726:	bf04      	itt	eq
 801b728:	1949      	addeq	r1, r1, r5
 801b72a:	6021      	streq	r1, [r4, #0]
 801b72c:	6054      	str	r4, [r2, #4]
 801b72e:	e7ca      	b.n	801b6c6 <_free_r+0x26>
 801b730:	b003      	add	sp, #12
 801b732:	bd30      	pop	{r4, r5, pc}
 801b734:	24035128 	.word	0x24035128

0801b738 <sbrk_aligned>:
 801b738:	b570      	push	{r4, r5, r6, lr}
 801b73a:	4e0e      	ldr	r6, [pc, #56]	; (801b774 <sbrk_aligned+0x3c>)
 801b73c:	460c      	mov	r4, r1
 801b73e:	6831      	ldr	r1, [r6, #0]
 801b740:	4605      	mov	r5, r0
 801b742:	b911      	cbnz	r1, 801b74a <sbrk_aligned+0x12>
 801b744:	f000 f984 	bl	801ba50 <_sbrk_r>
 801b748:	6030      	str	r0, [r6, #0]
 801b74a:	4621      	mov	r1, r4
 801b74c:	4628      	mov	r0, r5
 801b74e:	f000 f97f 	bl	801ba50 <_sbrk_r>
 801b752:	1c43      	adds	r3, r0, #1
 801b754:	d00a      	beq.n	801b76c <sbrk_aligned+0x34>
 801b756:	1cc4      	adds	r4, r0, #3
 801b758:	f024 0403 	bic.w	r4, r4, #3
 801b75c:	42a0      	cmp	r0, r4
 801b75e:	d007      	beq.n	801b770 <sbrk_aligned+0x38>
 801b760:	1a21      	subs	r1, r4, r0
 801b762:	4628      	mov	r0, r5
 801b764:	f000 f974 	bl	801ba50 <_sbrk_r>
 801b768:	3001      	adds	r0, #1
 801b76a:	d101      	bne.n	801b770 <sbrk_aligned+0x38>
 801b76c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801b770:	4620      	mov	r0, r4
 801b772:	bd70      	pop	{r4, r5, r6, pc}
 801b774:	2403512c 	.word	0x2403512c

0801b778 <_malloc_r>:
 801b778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b77c:	1ccd      	adds	r5, r1, #3
 801b77e:	f025 0503 	bic.w	r5, r5, #3
 801b782:	3508      	adds	r5, #8
 801b784:	2d0c      	cmp	r5, #12
 801b786:	bf38      	it	cc
 801b788:	250c      	movcc	r5, #12
 801b78a:	2d00      	cmp	r5, #0
 801b78c:	4607      	mov	r7, r0
 801b78e:	db01      	blt.n	801b794 <_malloc_r+0x1c>
 801b790:	42a9      	cmp	r1, r5
 801b792:	d905      	bls.n	801b7a0 <_malloc_r+0x28>
 801b794:	230c      	movs	r3, #12
 801b796:	603b      	str	r3, [r7, #0]
 801b798:	2600      	movs	r6, #0
 801b79a:	4630      	mov	r0, r6
 801b79c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b7a0:	4e2e      	ldr	r6, [pc, #184]	; (801b85c <_malloc_r+0xe4>)
 801b7a2:	f000 fbc5 	bl	801bf30 <__malloc_lock>
 801b7a6:	6833      	ldr	r3, [r6, #0]
 801b7a8:	461c      	mov	r4, r3
 801b7aa:	bb34      	cbnz	r4, 801b7fa <_malloc_r+0x82>
 801b7ac:	4629      	mov	r1, r5
 801b7ae:	4638      	mov	r0, r7
 801b7b0:	f7ff ffc2 	bl	801b738 <sbrk_aligned>
 801b7b4:	1c43      	adds	r3, r0, #1
 801b7b6:	4604      	mov	r4, r0
 801b7b8:	d14d      	bne.n	801b856 <_malloc_r+0xde>
 801b7ba:	6834      	ldr	r4, [r6, #0]
 801b7bc:	4626      	mov	r6, r4
 801b7be:	2e00      	cmp	r6, #0
 801b7c0:	d140      	bne.n	801b844 <_malloc_r+0xcc>
 801b7c2:	6823      	ldr	r3, [r4, #0]
 801b7c4:	4631      	mov	r1, r6
 801b7c6:	4638      	mov	r0, r7
 801b7c8:	eb04 0803 	add.w	r8, r4, r3
 801b7cc:	f000 f940 	bl	801ba50 <_sbrk_r>
 801b7d0:	4580      	cmp	r8, r0
 801b7d2:	d13a      	bne.n	801b84a <_malloc_r+0xd2>
 801b7d4:	6821      	ldr	r1, [r4, #0]
 801b7d6:	3503      	adds	r5, #3
 801b7d8:	1a6d      	subs	r5, r5, r1
 801b7da:	f025 0503 	bic.w	r5, r5, #3
 801b7de:	3508      	adds	r5, #8
 801b7e0:	2d0c      	cmp	r5, #12
 801b7e2:	bf38      	it	cc
 801b7e4:	250c      	movcc	r5, #12
 801b7e6:	4629      	mov	r1, r5
 801b7e8:	4638      	mov	r0, r7
 801b7ea:	f7ff ffa5 	bl	801b738 <sbrk_aligned>
 801b7ee:	3001      	adds	r0, #1
 801b7f0:	d02b      	beq.n	801b84a <_malloc_r+0xd2>
 801b7f2:	6823      	ldr	r3, [r4, #0]
 801b7f4:	442b      	add	r3, r5
 801b7f6:	6023      	str	r3, [r4, #0]
 801b7f8:	e00e      	b.n	801b818 <_malloc_r+0xa0>
 801b7fa:	6822      	ldr	r2, [r4, #0]
 801b7fc:	1b52      	subs	r2, r2, r5
 801b7fe:	d41e      	bmi.n	801b83e <_malloc_r+0xc6>
 801b800:	2a0b      	cmp	r2, #11
 801b802:	d916      	bls.n	801b832 <_malloc_r+0xba>
 801b804:	1961      	adds	r1, r4, r5
 801b806:	42a3      	cmp	r3, r4
 801b808:	6025      	str	r5, [r4, #0]
 801b80a:	bf18      	it	ne
 801b80c:	6059      	strne	r1, [r3, #4]
 801b80e:	6863      	ldr	r3, [r4, #4]
 801b810:	bf08      	it	eq
 801b812:	6031      	streq	r1, [r6, #0]
 801b814:	5162      	str	r2, [r4, r5]
 801b816:	604b      	str	r3, [r1, #4]
 801b818:	4638      	mov	r0, r7
 801b81a:	f104 060b 	add.w	r6, r4, #11
 801b81e:	f000 fb8d 	bl	801bf3c <__malloc_unlock>
 801b822:	f026 0607 	bic.w	r6, r6, #7
 801b826:	1d23      	adds	r3, r4, #4
 801b828:	1af2      	subs	r2, r6, r3
 801b82a:	d0b6      	beq.n	801b79a <_malloc_r+0x22>
 801b82c:	1b9b      	subs	r3, r3, r6
 801b82e:	50a3      	str	r3, [r4, r2]
 801b830:	e7b3      	b.n	801b79a <_malloc_r+0x22>
 801b832:	6862      	ldr	r2, [r4, #4]
 801b834:	42a3      	cmp	r3, r4
 801b836:	bf0c      	ite	eq
 801b838:	6032      	streq	r2, [r6, #0]
 801b83a:	605a      	strne	r2, [r3, #4]
 801b83c:	e7ec      	b.n	801b818 <_malloc_r+0xa0>
 801b83e:	4623      	mov	r3, r4
 801b840:	6864      	ldr	r4, [r4, #4]
 801b842:	e7b2      	b.n	801b7aa <_malloc_r+0x32>
 801b844:	4634      	mov	r4, r6
 801b846:	6876      	ldr	r6, [r6, #4]
 801b848:	e7b9      	b.n	801b7be <_malloc_r+0x46>
 801b84a:	230c      	movs	r3, #12
 801b84c:	603b      	str	r3, [r7, #0]
 801b84e:	4638      	mov	r0, r7
 801b850:	f000 fb74 	bl	801bf3c <__malloc_unlock>
 801b854:	e7a1      	b.n	801b79a <_malloc_r+0x22>
 801b856:	6025      	str	r5, [r4, #0]
 801b858:	e7de      	b.n	801b818 <_malloc_r+0xa0>
 801b85a:	bf00      	nop
 801b85c:	24035128 	.word	0x24035128

0801b860 <iprintf>:
 801b860:	b40f      	push	{r0, r1, r2, r3}
 801b862:	4b0a      	ldr	r3, [pc, #40]	; (801b88c <iprintf+0x2c>)
 801b864:	b513      	push	{r0, r1, r4, lr}
 801b866:	681c      	ldr	r4, [r3, #0]
 801b868:	b124      	cbz	r4, 801b874 <iprintf+0x14>
 801b86a:	69a3      	ldr	r3, [r4, #24]
 801b86c:	b913      	cbnz	r3, 801b874 <iprintf+0x14>
 801b86e:	4620      	mov	r0, r4
 801b870:	f7ff fe2a 	bl	801b4c8 <__sinit>
 801b874:	ab05      	add	r3, sp, #20
 801b876:	9a04      	ldr	r2, [sp, #16]
 801b878:	68a1      	ldr	r1, [r4, #8]
 801b87a:	9301      	str	r3, [sp, #4]
 801b87c:	4620      	mov	r0, r4
 801b87e:	f000 fb8d 	bl	801bf9c <_vfiprintf_r>
 801b882:	b002      	add	sp, #8
 801b884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b888:	b004      	add	sp, #16
 801b88a:	4770      	bx	lr
 801b88c:	24008168 	.word	0x24008168

0801b890 <_puts_r>:
 801b890:	b570      	push	{r4, r5, r6, lr}
 801b892:	460e      	mov	r6, r1
 801b894:	4605      	mov	r5, r0
 801b896:	b118      	cbz	r0, 801b8a0 <_puts_r+0x10>
 801b898:	6983      	ldr	r3, [r0, #24]
 801b89a:	b90b      	cbnz	r3, 801b8a0 <_puts_r+0x10>
 801b89c:	f7ff fe14 	bl	801b4c8 <__sinit>
 801b8a0:	69ab      	ldr	r3, [r5, #24]
 801b8a2:	68ac      	ldr	r4, [r5, #8]
 801b8a4:	b913      	cbnz	r3, 801b8ac <_puts_r+0x1c>
 801b8a6:	4628      	mov	r0, r5
 801b8a8:	f7ff fe0e 	bl	801b4c8 <__sinit>
 801b8ac:	4b2c      	ldr	r3, [pc, #176]	; (801b960 <_puts_r+0xd0>)
 801b8ae:	429c      	cmp	r4, r3
 801b8b0:	d120      	bne.n	801b8f4 <_puts_r+0x64>
 801b8b2:	686c      	ldr	r4, [r5, #4]
 801b8b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b8b6:	07db      	lsls	r3, r3, #31
 801b8b8:	d405      	bmi.n	801b8c6 <_puts_r+0x36>
 801b8ba:	89a3      	ldrh	r3, [r4, #12]
 801b8bc:	0598      	lsls	r0, r3, #22
 801b8be:	d402      	bmi.n	801b8c6 <_puts_r+0x36>
 801b8c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b8c2:	f7ff fec4 	bl	801b64e <__retarget_lock_acquire_recursive>
 801b8c6:	89a3      	ldrh	r3, [r4, #12]
 801b8c8:	0719      	lsls	r1, r3, #28
 801b8ca:	d51d      	bpl.n	801b908 <_puts_r+0x78>
 801b8cc:	6923      	ldr	r3, [r4, #16]
 801b8ce:	b1db      	cbz	r3, 801b908 <_puts_r+0x78>
 801b8d0:	3e01      	subs	r6, #1
 801b8d2:	68a3      	ldr	r3, [r4, #8]
 801b8d4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b8d8:	3b01      	subs	r3, #1
 801b8da:	60a3      	str	r3, [r4, #8]
 801b8dc:	bb39      	cbnz	r1, 801b92e <_puts_r+0x9e>
 801b8de:	2b00      	cmp	r3, #0
 801b8e0:	da38      	bge.n	801b954 <_puts_r+0xc4>
 801b8e2:	4622      	mov	r2, r4
 801b8e4:	210a      	movs	r1, #10
 801b8e6:	4628      	mov	r0, r5
 801b8e8:	f000 f906 	bl	801baf8 <__swbuf_r>
 801b8ec:	3001      	adds	r0, #1
 801b8ee:	d011      	beq.n	801b914 <_puts_r+0x84>
 801b8f0:	250a      	movs	r5, #10
 801b8f2:	e011      	b.n	801b918 <_puts_r+0x88>
 801b8f4:	4b1b      	ldr	r3, [pc, #108]	; (801b964 <_puts_r+0xd4>)
 801b8f6:	429c      	cmp	r4, r3
 801b8f8:	d101      	bne.n	801b8fe <_puts_r+0x6e>
 801b8fa:	68ac      	ldr	r4, [r5, #8]
 801b8fc:	e7da      	b.n	801b8b4 <_puts_r+0x24>
 801b8fe:	4b1a      	ldr	r3, [pc, #104]	; (801b968 <_puts_r+0xd8>)
 801b900:	429c      	cmp	r4, r3
 801b902:	bf08      	it	eq
 801b904:	68ec      	ldreq	r4, [r5, #12]
 801b906:	e7d5      	b.n	801b8b4 <_puts_r+0x24>
 801b908:	4621      	mov	r1, r4
 801b90a:	4628      	mov	r0, r5
 801b90c:	f000 f958 	bl	801bbc0 <__swsetup_r>
 801b910:	2800      	cmp	r0, #0
 801b912:	d0dd      	beq.n	801b8d0 <_puts_r+0x40>
 801b914:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801b918:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b91a:	07da      	lsls	r2, r3, #31
 801b91c:	d405      	bmi.n	801b92a <_puts_r+0x9a>
 801b91e:	89a3      	ldrh	r3, [r4, #12]
 801b920:	059b      	lsls	r3, r3, #22
 801b922:	d402      	bmi.n	801b92a <_puts_r+0x9a>
 801b924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b926:	f7ff fe93 	bl	801b650 <__retarget_lock_release_recursive>
 801b92a:	4628      	mov	r0, r5
 801b92c:	bd70      	pop	{r4, r5, r6, pc}
 801b92e:	2b00      	cmp	r3, #0
 801b930:	da04      	bge.n	801b93c <_puts_r+0xac>
 801b932:	69a2      	ldr	r2, [r4, #24]
 801b934:	429a      	cmp	r2, r3
 801b936:	dc06      	bgt.n	801b946 <_puts_r+0xb6>
 801b938:	290a      	cmp	r1, #10
 801b93a:	d004      	beq.n	801b946 <_puts_r+0xb6>
 801b93c:	6823      	ldr	r3, [r4, #0]
 801b93e:	1c5a      	adds	r2, r3, #1
 801b940:	6022      	str	r2, [r4, #0]
 801b942:	7019      	strb	r1, [r3, #0]
 801b944:	e7c5      	b.n	801b8d2 <_puts_r+0x42>
 801b946:	4622      	mov	r2, r4
 801b948:	4628      	mov	r0, r5
 801b94a:	f000 f8d5 	bl	801baf8 <__swbuf_r>
 801b94e:	3001      	adds	r0, #1
 801b950:	d1bf      	bne.n	801b8d2 <_puts_r+0x42>
 801b952:	e7df      	b.n	801b914 <_puts_r+0x84>
 801b954:	6823      	ldr	r3, [r4, #0]
 801b956:	250a      	movs	r5, #10
 801b958:	1c5a      	adds	r2, r3, #1
 801b95a:	6022      	str	r2, [r4, #0]
 801b95c:	701d      	strb	r5, [r3, #0]
 801b95e:	e7db      	b.n	801b918 <_puts_r+0x88>
 801b960:	240084d8 	.word	0x240084d8
 801b964:	240084f8 	.word	0x240084f8
 801b968:	240084b8 	.word	0x240084b8

0801b96c <puts>:
 801b96c:	4b02      	ldr	r3, [pc, #8]	; (801b978 <puts+0xc>)
 801b96e:	4601      	mov	r1, r0
 801b970:	6818      	ldr	r0, [r3, #0]
 801b972:	f7ff bf8d 	b.w	801b890 <_puts_r>
 801b976:	bf00      	nop
 801b978:	24008168 	.word	0x24008168

0801b97c <cleanup_glue>:
 801b97c:	b538      	push	{r3, r4, r5, lr}
 801b97e:	460c      	mov	r4, r1
 801b980:	6809      	ldr	r1, [r1, #0]
 801b982:	4605      	mov	r5, r0
 801b984:	b109      	cbz	r1, 801b98a <cleanup_glue+0xe>
 801b986:	f7ff fff9 	bl	801b97c <cleanup_glue>
 801b98a:	4621      	mov	r1, r4
 801b98c:	4628      	mov	r0, r5
 801b98e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b992:	f7ff be85 	b.w	801b6a0 <_free_r>
	...

0801b998 <_reclaim_reent>:
 801b998:	4b2c      	ldr	r3, [pc, #176]	; (801ba4c <_reclaim_reent+0xb4>)
 801b99a:	681b      	ldr	r3, [r3, #0]
 801b99c:	4283      	cmp	r3, r0
 801b99e:	b570      	push	{r4, r5, r6, lr}
 801b9a0:	4604      	mov	r4, r0
 801b9a2:	d051      	beq.n	801ba48 <_reclaim_reent+0xb0>
 801b9a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801b9a6:	b143      	cbz	r3, 801b9ba <_reclaim_reent+0x22>
 801b9a8:	68db      	ldr	r3, [r3, #12]
 801b9aa:	2b00      	cmp	r3, #0
 801b9ac:	d14a      	bne.n	801ba44 <_reclaim_reent+0xac>
 801b9ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b9b0:	6819      	ldr	r1, [r3, #0]
 801b9b2:	b111      	cbz	r1, 801b9ba <_reclaim_reent+0x22>
 801b9b4:	4620      	mov	r0, r4
 801b9b6:	f7ff fe73 	bl	801b6a0 <_free_r>
 801b9ba:	6961      	ldr	r1, [r4, #20]
 801b9bc:	b111      	cbz	r1, 801b9c4 <_reclaim_reent+0x2c>
 801b9be:	4620      	mov	r0, r4
 801b9c0:	f7ff fe6e 	bl	801b6a0 <_free_r>
 801b9c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801b9c6:	b111      	cbz	r1, 801b9ce <_reclaim_reent+0x36>
 801b9c8:	4620      	mov	r0, r4
 801b9ca:	f7ff fe69 	bl	801b6a0 <_free_r>
 801b9ce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801b9d0:	b111      	cbz	r1, 801b9d8 <_reclaim_reent+0x40>
 801b9d2:	4620      	mov	r0, r4
 801b9d4:	f7ff fe64 	bl	801b6a0 <_free_r>
 801b9d8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801b9da:	b111      	cbz	r1, 801b9e2 <_reclaim_reent+0x4a>
 801b9dc:	4620      	mov	r0, r4
 801b9de:	f7ff fe5f 	bl	801b6a0 <_free_r>
 801b9e2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801b9e4:	b111      	cbz	r1, 801b9ec <_reclaim_reent+0x54>
 801b9e6:	4620      	mov	r0, r4
 801b9e8:	f7ff fe5a 	bl	801b6a0 <_free_r>
 801b9ec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801b9ee:	b111      	cbz	r1, 801b9f6 <_reclaim_reent+0x5e>
 801b9f0:	4620      	mov	r0, r4
 801b9f2:	f7ff fe55 	bl	801b6a0 <_free_r>
 801b9f6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801b9f8:	b111      	cbz	r1, 801ba00 <_reclaim_reent+0x68>
 801b9fa:	4620      	mov	r0, r4
 801b9fc:	f7ff fe50 	bl	801b6a0 <_free_r>
 801ba00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ba02:	b111      	cbz	r1, 801ba0a <_reclaim_reent+0x72>
 801ba04:	4620      	mov	r0, r4
 801ba06:	f7ff fe4b 	bl	801b6a0 <_free_r>
 801ba0a:	69a3      	ldr	r3, [r4, #24]
 801ba0c:	b1e3      	cbz	r3, 801ba48 <_reclaim_reent+0xb0>
 801ba0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801ba10:	4620      	mov	r0, r4
 801ba12:	4798      	blx	r3
 801ba14:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801ba16:	b1b9      	cbz	r1, 801ba48 <_reclaim_reent+0xb0>
 801ba18:	4620      	mov	r0, r4
 801ba1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801ba1e:	f7ff bfad 	b.w	801b97c <cleanup_glue>
 801ba22:	5949      	ldr	r1, [r1, r5]
 801ba24:	b941      	cbnz	r1, 801ba38 <_reclaim_reent+0xa0>
 801ba26:	3504      	adds	r5, #4
 801ba28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801ba2a:	2d80      	cmp	r5, #128	; 0x80
 801ba2c:	68d9      	ldr	r1, [r3, #12]
 801ba2e:	d1f8      	bne.n	801ba22 <_reclaim_reent+0x8a>
 801ba30:	4620      	mov	r0, r4
 801ba32:	f7ff fe35 	bl	801b6a0 <_free_r>
 801ba36:	e7ba      	b.n	801b9ae <_reclaim_reent+0x16>
 801ba38:	680e      	ldr	r6, [r1, #0]
 801ba3a:	4620      	mov	r0, r4
 801ba3c:	f7ff fe30 	bl	801b6a0 <_free_r>
 801ba40:	4631      	mov	r1, r6
 801ba42:	e7ef      	b.n	801ba24 <_reclaim_reent+0x8c>
 801ba44:	2500      	movs	r5, #0
 801ba46:	e7ef      	b.n	801ba28 <_reclaim_reent+0x90>
 801ba48:	bd70      	pop	{r4, r5, r6, pc}
 801ba4a:	bf00      	nop
 801ba4c:	24008168 	.word	0x24008168

0801ba50 <_sbrk_r>:
 801ba50:	b538      	push	{r3, r4, r5, lr}
 801ba52:	4d06      	ldr	r5, [pc, #24]	; (801ba6c <_sbrk_r+0x1c>)
 801ba54:	2300      	movs	r3, #0
 801ba56:	4604      	mov	r4, r0
 801ba58:	4608      	mov	r0, r1
 801ba5a:	602b      	str	r3, [r5, #0]
 801ba5c:	f7ef fdd6 	bl	800b60c <_sbrk>
 801ba60:	1c43      	adds	r3, r0, #1
 801ba62:	d102      	bne.n	801ba6a <_sbrk_r+0x1a>
 801ba64:	682b      	ldr	r3, [r5, #0]
 801ba66:	b103      	cbz	r3, 801ba6a <_sbrk_r+0x1a>
 801ba68:	6023      	str	r3, [r4, #0]
 801ba6a:	bd38      	pop	{r3, r4, r5, pc}
 801ba6c:	24035130 	.word	0x24035130

0801ba70 <__sread>:
 801ba70:	b510      	push	{r4, lr}
 801ba72:	460c      	mov	r4, r1
 801ba74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ba78:	f000 fd54 	bl	801c524 <_read_r>
 801ba7c:	2800      	cmp	r0, #0
 801ba7e:	bfab      	itete	ge
 801ba80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801ba82:	89a3      	ldrhlt	r3, [r4, #12]
 801ba84:	181b      	addge	r3, r3, r0
 801ba86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801ba8a:	bfac      	ite	ge
 801ba8c:	6563      	strge	r3, [r4, #84]	; 0x54
 801ba8e:	81a3      	strhlt	r3, [r4, #12]
 801ba90:	bd10      	pop	{r4, pc}

0801ba92 <__swrite>:
 801ba92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ba96:	461f      	mov	r7, r3
 801ba98:	898b      	ldrh	r3, [r1, #12]
 801ba9a:	05db      	lsls	r3, r3, #23
 801ba9c:	4605      	mov	r5, r0
 801ba9e:	460c      	mov	r4, r1
 801baa0:	4616      	mov	r6, r2
 801baa2:	d505      	bpl.n	801bab0 <__swrite+0x1e>
 801baa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801baa8:	2302      	movs	r3, #2
 801baaa:	2200      	movs	r2, #0
 801baac:	f000 f9c8 	bl	801be40 <_lseek_r>
 801bab0:	89a3      	ldrh	r3, [r4, #12]
 801bab2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bab6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801baba:	81a3      	strh	r3, [r4, #12]
 801babc:	4632      	mov	r2, r6
 801babe:	463b      	mov	r3, r7
 801bac0:	4628      	mov	r0, r5
 801bac2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bac6:	f000 b869 	b.w	801bb9c <_write_r>

0801baca <__sseek>:
 801baca:	b510      	push	{r4, lr}
 801bacc:	460c      	mov	r4, r1
 801bace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bad2:	f000 f9b5 	bl	801be40 <_lseek_r>
 801bad6:	1c43      	adds	r3, r0, #1
 801bad8:	89a3      	ldrh	r3, [r4, #12]
 801bada:	bf15      	itete	ne
 801badc:	6560      	strne	r0, [r4, #84]	; 0x54
 801bade:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801bae2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801bae6:	81a3      	strheq	r3, [r4, #12]
 801bae8:	bf18      	it	ne
 801baea:	81a3      	strhne	r3, [r4, #12]
 801baec:	bd10      	pop	{r4, pc}

0801baee <__sclose>:
 801baee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801baf2:	f000 b8d3 	b.w	801bc9c <_close_r>
	...

0801baf8 <__swbuf_r>:
 801baf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bafa:	460e      	mov	r6, r1
 801bafc:	4614      	mov	r4, r2
 801bafe:	4605      	mov	r5, r0
 801bb00:	b118      	cbz	r0, 801bb0a <__swbuf_r+0x12>
 801bb02:	6983      	ldr	r3, [r0, #24]
 801bb04:	b90b      	cbnz	r3, 801bb0a <__swbuf_r+0x12>
 801bb06:	f7ff fcdf 	bl	801b4c8 <__sinit>
 801bb0a:	4b21      	ldr	r3, [pc, #132]	; (801bb90 <__swbuf_r+0x98>)
 801bb0c:	429c      	cmp	r4, r3
 801bb0e:	d12b      	bne.n	801bb68 <__swbuf_r+0x70>
 801bb10:	686c      	ldr	r4, [r5, #4]
 801bb12:	69a3      	ldr	r3, [r4, #24]
 801bb14:	60a3      	str	r3, [r4, #8]
 801bb16:	89a3      	ldrh	r3, [r4, #12]
 801bb18:	071a      	lsls	r2, r3, #28
 801bb1a:	d52f      	bpl.n	801bb7c <__swbuf_r+0x84>
 801bb1c:	6923      	ldr	r3, [r4, #16]
 801bb1e:	b36b      	cbz	r3, 801bb7c <__swbuf_r+0x84>
 801bb20:	6923      	ldr	r3, [r4, #16]
 801bb22:	6820      	ldr	r0, [r4, #0]
 801bb24:	1ac0      	subs	r0, r0, r3
 801bb26:	6963      	ldr	r3, [r4, #20]
 801bb28:	b2f6      	uxtb	r6, r6
 801bb2a:	4283      	cmp	r3, r0
 801bb2c:	4637      	mov	r7, r6
 801bb2e:	dc04      	bgt.n	801bb3a <__swbuf_r+0x42>
 801bb30:	4621      	mov	r1, r4
 801bb32:	4628      	mov	r0, r5
 801bb34:	f000 f948 	bl	801bdc8 <_fflush_r>
 801bb38:	bb30      	cbnz	r0, 801bb88 <__swbuf_r+0x90>
 801bb3a:	68a3      	ldr	r3, [r4, #8]
 801bb3c:	3b01      	subs	r3, #1
 801bb3e:	60a3      	str	r3, [r4, #8]
 801bb40:	6823      	ldr	r3, [r4, #0]
 801bb42:	1c5a      	adds	r2, r3, #1
 801bb44:	6022      	str	r2, [r4, #0]
 801bb46:	701e      	strb	r6, [r3, #0]
 801bb48:	6963      	ldr	r3, [r4, #20]
 801bb4a:	3001      	adds	r0, #1
 801bb4c:	4283      	cmp	r3, r0
 801bb4e:	d004      	beq.n	801bb5a <__swbuf_r+0x62>
 801bb50:	89a3      	ldrh	r3, [r4, #12]
 801bb52:	07db      	lsls	r3, r3, #31
 801bb54:	d506      	bpl.n	801bb64 <__swbuf_r+0x6c>
 801bb56:	2e0a      	cmp	r6, #10
 801bb58:	d104      	bne.n	801bb64 <__swbuf_r+0x6c>
 801bb5a:	4621      	mov	r1, r4
 801bb5c:	4628      	mov	r0, r5
 801bb5e:	f000 f933 	bl	801bdc8 <_fflush_r>
 801bb62:	b988      	cbnz	r0, 801bb88 <__swbuf_r+0x90>
 801bb64:	4638      	mov	r0, r7
 801bb66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bb68:	4b0a      	ldr	r3, [pc, #40]	; (801bb94 <__swbuf_r+0x9c>)
 801bb6a:	429c      	cmp	r4, r3
 801bb6c:	d101      	bne.n	801bb72 <__swbuf_r+0x7a>
 801bb6e:	68ac      	ldr	r4, [r5, #8]
 801bb70:	e7cf      	b.n	801bb12 <__swbuf_r+0x1a>
 801bb72:	4b09      	ldr	r3, [pc, #36]	; (801bb98 <__swbuf_r+0xa0>)
 801bb74:	429c      	cmp	r4, r3
 801bb76:	bf08      	it	eq
 801bb78:	68ec      	ldreq	r4, [r5, #12]
 801bb7a:	e7ca      	b.n	801bb12 <__swbuf_r+0x1a>
 801bb7c:	4621      	mov	r1, r4
 801bb7e:	4628      	mov	r0, r5
 801bb80:	f000 f81e 	bl	801bbc0 <__swsetup_r>
 801bb84:	2800      	cmp	r0, #0
 801bb86:	d0cb      	beq.n	801bb20 <__swbuf_r+0x28>
 801bb88:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801bb8c:	e7ea      	b.n	801bb64 <__swbuf_r+0x6c>
 801bb8e:	bf00      	nop
 801bb90:	240084d8 	.word	0x240084d8
 801bb94:	240084f8 	.word	0x240084f8
 801bb98:	240084b8 	.word	0x240084b8

0801bb9c <_write_r>:
 801bb9c:	b538      	push	{r3, r4, r5, lr}
 801bb9e:	4d07      	ldr	r5, [pc, #28]	; (801bbbc <_write_r+0x20>)
 801bba0:	4604      	mov	r4, r0
 801bba2:	4608      	mov	r0, r1
 801bba4:	4611      	mov	r1, r2
 801bba6:	2200      	movs	r2, #0
 801bba8:	602a      	str	r2, [r5, #0]
 801bbaa:	461a      	mov	r2, r3
 801bbac:	f7ef fcdd 	bl	800b56a <_write>
 801bbb0:	1c43      	adds	r3, r0, #1
 801bbb2:	d102      	bne.n	801bbba <_write_r+0x1e>
 801bbb4:	682b      	ldr	r3, [r5, #0]
 801bbb6:	b103      	cbz	r3, 801bbba <_write_r+0x1e>
 801bbb8:	6023      	str	r3, [r4, #0]
 801bbba:	bd38      	pop	{r3, r4, r5, pc}
 801bbbc:	24035130 	.word	0x24035130

0801bbc0 <__swsetup_r>:
 801bbc0:	4b32      	ldr	r3, [pc, #200]	; (801bc8c <__swsetup_r+0xcc>)
 801bbc2:	b570      	push	{r4, r5, r6, lr}
 801bbc4:	681d      	ldr	r5, [r3, #0]
 801bbc6:	4606      	mov	r6, r0
 801bbc8:	460c      	mov	r4, r1
 801bbca:	b125      	cbz	r5, 801bbd6 <__swsetup_r+0x16>
 801bbcc:	69ab      	ldr	r3, [r5, #24]
 801bbce:	b913      	cbnz	r3, 801bbd6 <__swsetup_r+0x16>
 801bbd0:	4628      	mov	r0, r5
 801bbd2:	f7ff fc79 	bl	801b4c8 <__sinit>
 801bbd6:	4b2e      	ldr	r3, [pc, #184]	; (801bc90 <__swsetup_r+0xd0>)
 801bbd8:	429c      	cmp	r4, r3
 801bbda:	d10f      	bne.n	801bbfc <__swsetup_r+0x3c>
 801bbdc:	686c      	ldr	r4, [r5, #4]
 801bbde:	89a3      	ldrh	r3, [r4, #12]
 801bbe0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801bbe4:	0719      	lsls	r1, r3, #28
 801bbe6:	d42c      	bmi.n	801bc42 <__swsetup_r+0x82>
 801bbe8:	06dd      	lsls	r5, r3, #27
 801bbea:	d411      	bmi.n	801bc10 <__swsetup_r+0x50>
 801bbec:	2309      	movs	r3, #9
 801bbee:	6033      	str	r3, [r6, #0]
 801bbf0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801bbf4:	81a3      	strh	r3, [r4, #12]
 801bbf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bbfa:	e03e      	b.n	801bc7a <__swsetup_r+0xba>
 801bbfc:	4b25      	ldr	r3, [pc, #148]	; (801bc94 <__swsetup_r+0xd4>)
 801bbfe:	429c      	cmp	r4, r3
 801bc00:	d101      	bne.n	801bc06 <__swsetup_r+0x46>
 801bc02:	68ac      	ldr	r4, [r5, #8]
 801bc04:	e7eb      	b.n	801bbde <__swsetup_r+0x1e>
 801bc06:	4b24      	ldr	r3, [pc, #144]	; (801bc98 <__swsetup_r+0xd8>)
 801bc08:	429c      	cmp	r4, r3
 801bc0a:	bf08      	it	eq
 801bc0c:	68ec      	ldreq	r4, [r5, #12]
 801bc0e:	e7e6      	b.n	801bbde <__swsetup_r+0x1e>
 801bc10:	0758      	lsls	r0, r3, #29
 801bc12:	d512      	bpl.n	801bc3a <__swsetup_r+0x7a>
 801bc14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bc16:	b141      	cbz	r1, 801bc2a <__swsetup_r+0x6a>
 801bc18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bc1c:	4299      	cmp	r1, r3
 801bc1e:	d002      	beq.n	801bc26 <__swsetup_r+0x66>
 801bc20:	4630      	mov	r0, r6
 801bc22:	f7ff fd3d 	bl	801b6a0 <_free_r>
 801bc26:	2300      	movs	r3, #0
 801bc28:	6363      	str	r3, [r4, #52]	; 0x34
 801bc2a:	89a3      	ldrh	r3, [r4, #12]
 801bc2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801bc30:	81a3      	strh	r3, [r4, #12]
 801bc32:	2300      	movs	r3, #0
 801bc34:	6063      	str	r3, [r4, #4]
 801bc36:	6923      	ldr	r3, [r4, #16]
 801bc38:	6023      	str	r3, [r4, #0]
 801bc3a:	89a3      	ldrh	r3, [r4, #12]
 801bc3c:	f043 0308 	orr.w	r3, r3, #8
 801bc40:	81a3      	strh	r3, [r4, #12]
 801bc42:	6923      	ldr	r3, [r4, #16]
 801bc44:	b94b      	cbnz	r3, 801bc5a <__swsetup_r+0x9a>
 801bc46:	89a3      	ldrh	r3, [r4, #12]
 801bc48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801bc4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801bc50:	d003      	beq.n	801bc5a <__swsetup_r+0x9a>
 801bc52:	4621      	mov	r1, r4
 801bc54:	4630      	mov	r0, r6
 801bc56:	f000 f92b 	bl	801beb0 <__smakebuf_r>
 801bc5a:	89a0      	ldrh	r0, [r4, #12]
 801bc5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801bc60:	f010 0301 	ands.w	r3, r0, #1
 801bc64:	d00a      	beq.n	801bc7c <__swsetup_r+0xbc>
 801bc66:	2300      	movs	r3, #0
 801bc68:	60a3      	str	r3, [r4, #8]
 801bc6a:	6963      	ldr	r3, [r4, #20]
 801bc6c:	425b      	negs	r3, r3
 801bc6e:	61a3      	str	r3, [r4, #24]
 801bc70:	6923      	ldr	r3, [r4, #16]
 801bc72:	b943      	cbnz	r3, 801bc86 <__swsetup_r+0xc6>
 801bc74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801bc78:	d1ba      	bne.n	801bbf0 <__swsetup_r+0x30>
 801bc7a:	bd70      	pop	{r4, r5, r6, pc}
 801bc7c:	0781      	lsls	r1, r0, #30
 801bc7e:	bf58      	it	pl
 801bc80:	6963      	ldrpl	r3, [r4, #20]
 801bc82:	60a3      	str	r3, [r4, #8]
 801bc84:	e7f4      	b.n	801bc70 <__swsetup_r+0xb0>
 801bc86:	2000      	movs	r0, #0
 801bc88:	e7f7      	b.n	801bc7a <__swsetup_r+0xba>
 801bc8a:	bf00      	nop
 801bc8c:	24008168 	.word	0x24008168
 801bc90:	240084d8 	.word	0x240084d8
 801bc94:	240084f8 	.word	0x240084f8
 801bc98:	240084b8 	.word	0x240084b8

0801bc9c <_close_r>:
 801bc9c:	b538      	push	{r3, r4, r5, lr}
 801bc9e:	4d06      	ldr	r5, [pc, #24]	; (801bcb8 <_close_r+0x1c>)
 801bca0:	2300      	movs	r3, #0
 801bca2:	4604      	mov	r4, r0
 801bca4:	4608      	mov	r0, r1
 801bca6:	602b      	str	r3, [r5, #0]
 801bca8:	f7ef fc7b 	bl	800b5a2 <_close>
 801bcac:	1c43      	adds	r3, r0, #1
 801bcae:	d102      	bne.n	801bcb6 <_close_r+0x1a>
 801bcb0:	682b      	ldr	r3, [r5, #0]
 801bcb2:	b103      	cbz	r3, 801bcb6 <_close_r+0x1a>
 801bcb4:	6023      	str	r3, [r4, #0]
 801bcb6:	bd38      	pop	{r3, r4, r5, pc}
 801bcb8:	24035130 	.word	0x24035130

0801bcbc <__sflush_r>:
 801bcbc:	898a      	ldrh	r2, [r1, #12]
 801bcbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcc2:	4605      	mov	r5, r0
 801bcc4:	0710      	lsls	r0, r2, #28
 801bcc6:	460c      	mov	r4, r1
 801bcc8:	d458      	bmi.n	801bd7c <__sflush_r+0xc0>
 801bcca:	684b      	ldr	r3, [r1, #4]
 801bccc:	2b00      	cmp	r3, #0
 801bcce:	dc05      	bgt.n	801bcdc <__sflush_r+0x20>
 801bcd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801bcd2:	2b00      	cmp	r3, #0
 801bcd4:	dc02      	bgt.n	801bcdc <__sflush_r+0x20>
 801bcd6:	2000      	movs	r0, #0
 801bcd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bcdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bcde:	2e00      	cmp	r6, #0
 801bce0:	d0f9      	beq.n	801bcd6 <__sflush_r+0x1a>
 801bce2:	2300      	movs	r3, #0
 801bce4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801bce8:	682f      	ldr	r7, [r5, #0]
 801bcea:	602b      	str	r3, [r5, #0]
 801bcec:	d032      	beq.n	801bd54 <__sflush_r+0x98>
 801bcee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801bcf0:	89a3      	ldrh	r3, [r4, #12]
 801bcf2:	075a      	lsls	r2, r3, #29
 801bcf4:	d505      	bpl.n	801bd02 <__sflush_r+0x46>
 801bcf6:	6863      	ldr	r3, [r4, #4]
 801bcf8:	1ac0      	subs	r0, r0, r3
 801bcfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801bcfc:	b10b      	cbz	r3, 801bd02 <__sflush_r+0x46>
 801bcfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801bd00:	1ac0      	subs	r0, r0, r3
 801bd02:	2300      	movs	r3, #0
 801bd04:	4602      	mov	r2, r0
 801bd06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bd08:	6a21      	ldr	r1, [r4, #32]
 801bd0a:	4628      	mov	r0, r5
 801bd0c:	47b0      	blx	r6
 801bd0e:	1c43      	adds	r3, r0, #1
 801bd10:	89a3      	ldrh	r3, [r4, #12]
 801bd12:	d106      	bne.n	801bd22 <__sflush_r+0x66>
 801bd14:	6829      	ldr	r1, [r5, #0]
 801bd16:	291d      	cmp	r1, #29
 801bd18:	d82c      	bhi.n	801bd74 <__sflush_r+0xb8>
 801bd1a:	4a2a      	ldr	r2, [pc, #168]	; (801bdc4 <__sflush_r+0x108>)
 801bd1c:	40ca      	lsrs	r2, r1
 801bd1e:	07d6      	lsls	r6, r2, #31
 801bd20:	d528      	bpl.n	801bd74 <__sflush_r+0xb8>
 801bd22:	2200      	movs	r2, #0
 801bd24:	6062      	str	r2, [r4, #4]
 801bd26:	04d9      	lsls	r1, r3, #19
 801bd28:	6922      	ldr	r2, [r4, #16]
 801bd2a:	6022      	str	r2, [r4, #0]
 801bd2c:	d504      	bpl.n	801bd38 <__sflush_r+0x7c>
 801bd2e:	1c42      	adds	r2, r0, #1
 801bd30:	d101      	bne.n	801bd36 <__sflush_r+0x7a>
 801bd32:	682b      	ldr	r3, [r5, #0]
 801bd34:	b903      	cbnz	r3, 801bd38 <__sflush_r+0x7c>
 801bd36:	6560      	str	r0, [r4, #84]	; 0x54
 801bd38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bd3a:	602f      	str	r7, [r5, #0]
 801bd3c:	2900      	cmp	r1, #0
 801bd3e:	d0ca      	beq.n	801bcd6 <__sflush_r+0x1a>
 801bd40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bd44:	4299      	cmp	r1, r3
 801bd46:	d002      	beq.n	801bd4e <__sflush_r+0x92>
 801bd48:	4628      	mov	r0, r5
 801bd4a:	f7ff fca9 	bl	801b6a0 <_free_r>
 801bd4e:	2000      	movs	r0, #0
 801bd50:	6360      	str	r0, [r4, #52]	; 0x34
 801bd52:	e7c1      	b.n	801bcd8 <__sflush_r+0x1c>
 801bd54:	6a21      	ldr	r1, [r4, #32]
 801bd56:	2301      	movs	r3, #1
 801bd58:	4628      	mov	r0, r5
 801bd5a:	47b0      	blx	r6
 801bd5c:	1c41      	adds	r1, r0, #1
 801bd5e:	d1c7      	bne.n	801bcf0 <__sflush_r+0x34>
 801bd60:	682b      	ldr	r3, [r5, #0]
 801bd62:	2b00      	cmp	r3, #0
 801bd64:	d0c4      	beq.n	801bcf0 <__sflush_r+0x34>
 801bd66:	2b1d      	cmp	r3, #29
 801bd68:	d001      	beq.n	801bd6e <__sflush_r+0xb2>
 801bd6a:	2b16      	cmp	r3, #22
 801bd6c:	d101      	bne.n	801bd72 <__sflush_r+0xb6>
 801bd6e:	602f      	str	r7, [r5, #0]
 801bd70:	e7b1      	b.n	801bcd6 <__sflush_r+0x1a>
 801bd72:	89a3      	ldrh	r3, [r4, #12]
 801bd74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bd78:	81a3      	strh	r3, [r4, #12]
 801bd7a:	e7ad      	b.n	801bcd8 <__sflush_r+0x1c>
 801bd7c:	690f      	ldr	r7, [r1, #16]
 801bd7e:	2f00      	cmp	r7, #0
 801bd80:	d0a9      	beq.n	801bcd6 <__sflush_r+0x1a>
 801bd82:	0793      	lsls	r3, r2, #30
 801bd84:	680e      	ldr	r6, [r1, #0]
 801bd86:	bf08      	it	eq
 801bd88:	694b      	ldreq	r3, [r1, #20]
 801bd8a:	600f      	str	r7, [r1, #0]
 801bd8c:	bf18      	it	ne
 801bd8e:	2300      	movne	r3, #0
 801bd90:	eba6 0807 	sub.w	r8, r6, r7
 801bd94:	608b      	str	r3, [r1, #8]
 801bd96:	f1b8 0f00 	cmp.w	r8, #0
 801bd9a:	dd9c      	ble.n	801bcd6 <__sflush_r+0x1a>
 801bd9c:	6a21      	ldr	r1, [r4, #32]
 801bd9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bda0:	4643      	mov	r3, r8
 801bda2:	463a      	mov	r2, r7
 801bda4:	4628      	mov	r0, r5
 801bda6:	47b0      	blx	r6
 801bda8:	2800      	cmp	r0, #0
 801bdaa:	dc06      	bgt.n	801bdba <__sflush_r+0xfe>
 801bdac:	89a3      	ldrh	r3, [r4, #12]
 801bdae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bdb2:	81a3      	strh	r3, [r4, #12]
 801bdb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bdb8:	e78e      	b.n	801bcd8 <__sflush_r+0x1c>
 801bdba:	4407      	add	r7, r0
 801bdbc:	eba8 0800 	sub.w	r8, r8, r0
 801bdc0:	e7e9      	b.n	801bd96 <__sflush_r+0xda>
 801bdc2:	bf00      	nop
 801bdc4:	20400001 	.word	0x20400001

0801bdc8 <_fflush_r>:
 801bdc8:	b538      	push	{r3, r4, r5, lr}
 801bdca:	690b      	ldr	r3, [r1, #16]
 801bdcc:	4605      	mov	r5, r0
 801bdce:	460c      	mov	r4, r1
 801bdd0:	b913      	cbnz	r3, 801bdd8 <_fflush_r+0x10>
 801bdd2:	2500      	movs	r5, #0
 801bdd4:	4628      	mov	r0, r5
 801bdd6:	bd38      	pop	{r3, r4, r5, pc}
 801bdd8:	b118      	cbz	r0, 801bde2 <_fflush_r+0x1a>
 801bdda:	6983      	ldr	r3, [r0, #24]
 801bddc:	b90b      	cbnz	r3, 801bde2 <_fflush_r+0x1a>
 801bdde:	f7ff fb73 	bl	801b4c8 <__sinit>
 801bde2:	4b14      	ldr	r3, [pc, #80]	; (801be34 <_fflush_r+0x6c>)
 801bde4:	429c      	cmp	r4, r3
 801bde6:	d11b      	bne.n	801be20 <_fflush_r+0x58>
 801bde8:	686c      	ldr	r4, [r5, #4]
 801bdea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bdee:	2b00      	cmp	r3, #0
 801bdf0:	d0ef      	beq.n	801bdd2 <_fflush_r+0xa>
 801bdf2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801bdf4:	07d0      	lsls	r0, r2, #31
 801bdf6:	d404      	bmi.n	801be02 <_fflush_r+0x3a>
 801bdf8:	0599      	lsls	r1, r3, #22
 801bdfa:	d402      	bmi.n	801be02 <_fflush_r+0x3a>
 801bdfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801bdfe:	f7ff fc26 	bl	801b64e <__retarget_lock_acquire_recursive>
 801be02:	4628      	mov	r0, r5
 801be04:	4621      	mov	r1, r4
 801be06:	f7ff ff59 	bl	801bcbc <__sflush_r>
 801be0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801be0c:	07da      	lsls	r2, r3, #31
 801be0e:	4605      	mov	r5, r0
 801be10:	d4e0      	bmi.n	801bdd4 <_fflush_r+0xc>
 801be12:	89a3      	ldrh	r3, [r4, #12]
 801be14:	059b      	lsls	r3, r3, #22
 801be16:	d4dd      	bmi.n	801bdd4 <_fflush_r+0xc>
 801be18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801be1a:	f7ff fc19 	bl	801b650 <__retarget_lock_release_recursive>
 801be1e:	e7d9      	b.n	801bdd4 <_fflush_r+0xc>
 801be20:	4b05      	ldr	r3, [pc, #20]	; (801be38 <_fflush_r+0x70>)
 801be22:	429c      	cmp	r4, r3
 801be24:	d101      	bne.n	801be2a <_fflush_r+0x62>
 801be26:	68ac      	ldr	r4, [r5, #8]
 801be28:	e7df      	b.n	801bdea <_fflush_r+0x22>
 801be2a:	4b04      	ldr	r3, [pc, #16]	; (801be3c <_fflush_r+0x74>)
 801be2c:	429c      	cmp	r4, r3
 801be2e:	bf08      	it	eq
 801be30:	68ec      	ldreq	r4, [r5, #12]
 801be32:	e7da      	b.n	801bdea <_fflush_r+0x22>
 801be34:	240084d8 	.word	0x240084d8
 801be38:	240084f8 	.word	0x240084f8
 801be3c:	240084b8 	.word	0x240084b8

0801be40 <_lseek_r>:
 801be40:	b538      	push	{r3, r4, r5, lr}
 801be42:	4d07      	ldr	r5, [pc, #28]	; (801be60 <_lseek_r+0x20>)
 801be44:	4604      	mov	r4, r0
 801be46:	4608      	mov	r0, r1
 801be48:	4611      	mov	r1, r2
 801be4a:	2200      	movs	r2, #0
 801be4c:	602a      	str	r2, [r5, #0]
 801be4e:	461a      	mov	r2, r3
 801be50:	f7ef fbce 	bl	800b5f0 <_lseek>
 801be54:	1c43      	adds	r3, r0, #1
 801be56:	d102      	bne.n	801be5e <_lseek_r+0x1e>
 801be58:	682b      	ldr	r3, [r5, #0]
 801be5a:	b103      	cbz	r3, 801be5e <_lseek_r+0x1e>
 801be5c:	6023      	str	r3, [r4, #0]
 801be5e:	bd38      	pop	{r3, r4, r5, pc}
 801be60:	24035130 	.word	0x24035130

0801be64 <__swhatbuf_r>:
 801be64:	b570      	push	{r4, r5, r6, lr}
 801be66:	460e      	mov	r6, r1
 801be68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801be6c:	2900      	cmp	r1, #0
 801be6e:	b096      	sub	sp, #88	; 0x58
 801be70:	4614      	mov	r4, r2
 801be72:	461d      	mov	r5, r3
 801be74:	da08      	bge.n	801be88 <__swhatbuf_r+0x24>
 801be76:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801be7a:	2200      	movs	r2, #0
 801be7c:	602a      	str	r2, [r5, #0]
 801be7e:	061a      	lsls	r2, r3, #24
 801be80:	d410      	bmi.n	801bea4 <__swhatbuf_r+0x40>
 801be82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801be86:	e00e      	b.n	801bea6 <__swhatbuf_r+0x42>
 801be88:	466a      	mov	r2, sp
 801be8a:	f000 fb5d 	bl	801c548 <_fstat_r>
 801be8e:	2800      	cmp	r0, #0
 801be90:	dbf1      	blt.n	801be76 <__swhatbuf_r+0x12>
 801be92:	9a01      	ldr	r2, [sp, #4]
 801be94:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801be98:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801be9c:	425a      	negs	r2, r3
 801be9e:	415a      	adcs	r2, r3
 801bea0:	602a      	str	r2, [r5, #0]
 801bea2:	e7ee      	b.n	801be82 <__swhatbuf_r+0x1e>
 801bea4:	2340      	movs	r3, #64	; 0x40
 801bea6:	2000      	movs	r0, #0
 801bea8:	6023      	str	r3, [r4, #0]
 801beaa:	b016      	add	sp, #88	; 0x58
 801beac:	bd70      	pop	{r4, r5, r6, pc}
	...

0801beb0 <__smakebuf_r>:
 801beb0:	898b      	ldrh	r3, [r1, #12]
 801beb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801beb4:	079d      	lsls	r5, r3, #30
 801beb6:	4606      	mov	r6, r0
 801beb8:	460c      	mov	r4, r1
 801beba:	d507      	bpl.n	801becc <__smakebuf_r+0x1c>
 801bebc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bec0:	6023      	str	r3, [r4, #0]
 801bec2:	6123      	str	r3, [r4, #16]
 801bec4:	2301      	movs	r3, #1
 801bec6:	6163      	str	r3, [r4, #20]
 801bec8:	b002      	add	sp, #8
 801beca:	bd70      	pop	{r4, r5, r6, pc}
 801becc:	ab01      	add	r3, sp, #4
 801bece:	466a      	mov	r2, sp
 801bed0:	f7ff ffc8 	bl	801be64 <__swhatbuf_r>
 801bed4:	9900      	ldr	r1, [sp, #0]
 801bed6:	4605      	mov	r5, r0
 801bed8:	4630      	mov	r0, r6
 801beda:	f7ff fc4d 	bl	801b778 <_malloc_r>
 801bede:	b948      	cbnz	r0, 801bef4 <__smakebuf_r+0x44>
 801bee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bee4:	059a      	lsls	r2, r3, #22
 801bee6:	d4ef      	bmi.n	801bec8 <__smakebuf_r+0x18>
 801bee8:	f023 0303 	bic.w	r3, r3, #3
 801beec:	f043 0302 	orr.w	r3, r3, #2
 801bef0:	81a3      	strh	r3, [r4, #12]
 801bef2:	e7e3      	b.n	801bebc <__smakebuf_r+0xc>
 801bef4:	4b0d      	ldr	r3, [pc, #52]	; (801bf2c <__smakebuf_r+0x7c>)
 801bef6:	62b3      	str	r3, [r6, #40]	; 0x28
 801bef8:	89a3      	ldrh	r3, [r4, #12]
 801befa:	6020      	str	r0, [r4, #0]
 801befc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bf00:	81a3      	strh	r3, [r4, #12]
 801bf02:	9b00      	ldr	r3, [sp, #0]
 801bf04:	6163      	str	r3, [r4, #20]
 801bf06:	9b01      	ldr	r3, [sp, #4]
 801bf08:	6120      	str	r0, [r4, #16]
 801bf0a:	b15b      	cbz	r3, 801bf24 <__smakebuf_r+0x74>
 801bf0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bf10:	4630      	mov	r0, r6
 801bf12:	f000 fb2b 	bl	801c56c <_isatty_r>
 801bf16:	b128      	cbz	r0, 801bf24 <__smakebuf_r+0x74>
 801bf18:	89a3      	ldrh	r3, [r4, #12]
 801bf1a:	f023 0303 	bic.w	r3, r3, #3
 801bf1e:	f043 0301 	orr.w	r3, r3, #1
 801bf22:	81a3      	strh	r3, [r4, #12]
 801bf24:	89a0      	ldrh	r0, [r4, #12]
 801bf26:	4305      	orrs	r5, r0
 801bf28:	81a5      	strh	r5, [r4, #12]
 801bf2a:	e7cd      	b.n	801bec8 <__smakebuf_r+0x18>
 801bf2c:	0801b461 	.word	0x0801b461

0801bf30 <__malloc_lock>:
 801bf30:	4801      	ldr	r0, [pc, #4]	; (801bf38 <__malloc_lock+0x8>)
 801bf32:	f7ff bb8c 	b.w	801b64e <__retarget_lock_acquire_recursive>
 801bf36:	bf00      	nop
 801bf38:	24035124 	.word	0x24035124

0801bf3c <__malloc_unlock>:
 801bf3c:	4801      	ldr	r0, [pc, #4]	; (801bf44 <__malloc_unlock+0x8>)
 801bf3e:	f7ff bb87 	b.w	801b650 <__retarget_lock_release_recursive>
 801bf42:	bf00      	nop
 801bf44:	24035124 	.word	0x24035124

0801bf48 <__sfputc_r>:
 801bf48:	6893      	ldr	r3, [r2, #8]
 801bf4a:	3b01      	subs	r3, #1
 801bf4c:	2b00      	cmp	r3, #0
 801bf4e:	b410      	push	{r4}
 801bf50:	6093      	str	r3, [r2, #8]
 801bf52:	da08      	bge.n	801bf66 <__sfputc_r+0x1e>
 801bf54:	6994      	ldr	r4, [r2, #24]
 801bf56:	42a3      	cmp	r3, r4
 801bf58:	db01      	blt.n	801bf5e <__sfputc_r+0x16>
 801bf5a:	290a      	cmp	r1, #10
 801bf5c:	d103      	bne.n	801bf66 <__sfputc_r+0x1e>
 801bf5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf62:	f7ff bdc9 	b.w	801baf8 <__swbuf_r>
 801bf66:	6813      	ldr	r3, [r2, #0]
 801bf68:	1c58      	adds	r0, r3, #1
 801bf6a:	6010      	str	r0, [r2, #0]
 801bf6c:	7019      	strb	r1, [r3, #0]
 801bf6e:	4608      	mov	r0, r1
 801bf70:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf74:	4770      	bx	lr

0801bf76 <__sfputs_r>:
 801bf76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf78:	4606      	mov	r6, r0
 801bf7a:	460f      	mov	r7, r1
 801bf7c:	4614      	mov	r4, r2
 801bf7e:	18d5      	adds	r5, r2, r3
 801bf80:	42ac      	cmp	r4, r5
 801bf82:	d101      	bne.n	801bf88 <__sfputs_r+0x12>
 801bf84:	2000      	movs	r0, #0
 801bf86:	e007      	b.n	801bf98 <__sfputs_r+0x22>
 801bf88:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bf8c:	463a      	mov	r2, r7
 801bf8e:	4630      	mov	r0, r6
 801bf90:	f7ff ffda 	bl	801bf48 <__sfputc_r>
 801bf94:	1c43      	adds	r3, r0, #1
 801bf96:	d1f3      	bne.n	801bf80 <__sfputs_r+0xa>
 801bf98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801bf9c <_vfiprintf_r>:
 801bf9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bfa0:	460d      	mov	r5, r1
 801bfa2:	b09d      	sub	sp, #116	; 0x74
 801bfa4:	4614      	mov	r4, r2
 801bfa6:	4698      	mov	r8, r3
 801bfa8:	4606      	mov	r6, r0
 801bfaa:	b118      	cbz	r0, 801bfb4 <_vfiprintf_r+0x18>
 801bfac:	6983      	ldr	r3, [r0, #24]
 801bfae:	b90b      	cbnz	r3, 801bfb4 <_vfiprintf_r+0x18>
 801bfb0:	f7ff fa8a 	bl	801b4c8 <__sinit>
 801bfb4:	4b89      	ldr	r3, [pc, #548]	; (801c1dc <_vfiprintf_r+0x240>)
 801bfb6:	429d      	cmp	r5, r3
 801bfb8:	d11b      	bne.n	801bff2 <_vfiprintf_r+0x56>
 801bfba:	6875      	ldr	r5, [r6, #4]
 801bfbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bfbe:	07d9      	lsls	r1, r3, #31
 801bfc0:	d405      	bmi.n	801bfce <_vfiprintf_r+0x32>
 801bfc2:	89ab      	ldrh	r3, [r5, #12]
 801bfc4:	059a      	lsls	r2, r3, #22
 801bfc6:	d402      	bmi.n	801bfce <_vfiprintf_r+0x32>
 801bfc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bfca:	f7ff fb40 	bl	801b64e <__retarget_lock_acquire_recursive>
 801bfce:	89ab      	ldrh	r3, [r5, #12]
 801bfd0:	071b      	lsls	r3, r3, #28
 801bfd2:	d501      	bpl.n	801bfd8 <_vfiprintf_r+0x3c>
 801bfd4:	692b      	ldr	r3, [r5, #16]
 801bfd6:	b9eb      	cbnz	r3, 801c014 <_vfiprintf_r+0x78>
 801bfd8:	4629      	mov	r1, r5
 801bfda:	4630      	mov	r0, r6
 801bfdc:	f7ff fdf0 	bl	801bbc0 <__swsetup_r>
 801bfe0:	b1c0      	cbz	r0, 801c014 <_vfiprintf_r+0x78>
 801bfe2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bfe4:	07dc      	lsls	r4, r3, #31
 801bfe6:	d50e      	bpl.n	801c006 <_vfiprintf_r+0x6a>
 801bfe8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801bfec:	b01d      	add	sp, #116	; 0x74
 801bfee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bff2:	4b7b      	ldr	r3, [pc, #492]	; (801c1e0 <_vfiprintf_r+0x244>)
 801bff4:	429d      	cmp	r5, r3
 801bff6:	d101      	bne.n	801bffc <_vfiprintf_r+0x60>
 801bff8:	68b5      	ldr	r5, [r6, #8]
 801bffa:	e7df      	b.n	801bfbc <_vfiprintf_r+0x20>
 801bffc:	4b79      	ldr	r3, [pc, #484]	; (801c1e4 <_vfiprintf_r+0x248>)
 801bffe:	429d      	cmp	r5, r3
 801c000:	bf08      	it	eq
 801c002:	68f5      	ldreq	r5, [r6, #12]
 801c004:	e7da      	b.n	801bfbc <_vfiprintf_r+0x20>
 801c006:	89ab      	ldrh	r3, [r5, #12]
 801c008:	0598      	lsls	r0, r3, #22
 801c00a:	d4ed      	bmi.n	801bfe8 <_vfiprintf_r+0x4c>
 801c00c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c00e:	f7ff fb1f 	bl	801b650 <__retarget_lock_release_recursive>
 801c012:	e7e9      	b.n	801bfe8 <_vfiprintf_r+0x4c>
 801c014:	2300      	movs	r3, #0
 801c016:	9309      	str	r3, [sp, #36]	; 0x24
 801c018:	2320      	movs	r3, #32
 801c01a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c01e:	f8cd 800c 	str.w	r8, [sp, #12]
 801c022:	2330      	movs	r3, #48	; 0x30
 801c024:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801c1e8 <_vfiprintf_r+0x24c>
 801c028:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c02c:	f04f 0901 	mov.w	r9, #1
 801c030:	4623      	mov	r3, r4
 801c032:	469a      	mov	sl, r3
 801c034:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c038:	b10a      	cbz	r2, 801c03e <_vfiprintf_r+0xa2>
 801c03a:	2a25      	cmp	r2, #37	; 0x25
 801c03c:	d1f9      	bne.n	801c032 <_vfiprintf_r+0x96>
 801c03e:	ebba 0b04 	subs.w	fp, sl, r4
 801c042:	d00b      	beq.n	801c05c <_vfiprintf_r+0xc0>
 801c044:	465b      	mov	r3, fp
 801c046:	4622      	mov	r2, r4
 801c048:	4629      	mov	r1, r5
 801c04a:	4630      	mov	r0, r6
 801c04c:	f7ff ff93 	bl	801bf76 <__sfputs_r>
 801c050:	3001      	adds	r0, #1
 801c052:	f000 80aa 	beq.w	801c1aa <_vfiprintf_r+0x20e>
 801c056:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c058:	445a      	add	r2, fp
 801c05a:	9209      	str	r2, [sp, #36]	; 0x24
 801c05c:	f89a 3000 	ldrb.w	r3, [sl]
 801c060:	2b00      	cmp	r3, #0
 801c062:	f000 80a2 	beq.w	801c1aa <_vfiprintf_r+0x20e>
 801c066:	2300      	movs	r3, #0
 801c068:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c06c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c070:	f10a 0a01 	add.w	sl, sl, #1
 801c074:	9304      	str	r3, [sp, #16]
 801c076:	9307      	str	r3, [sp, #28]
 801c078:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c07c:	931a      	str	r3, [sp, #104]	; 0x68
 801c07e:	4654      	mov	r4, sl
 801c080:	2205      	movs	r2, #5
 801c082:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c086:	4858      	ldr	r0, [pc, #352]	; (801c1e8 <_vfiprintf_r+0x24c>)
 801c088:	f7ec fefa 	bl	8008e80 <memchr>
 801c08c:	9a04      	ldr	r2, [sp, #16]
 801c08e:	b9d8      	cbnz	r0, 801c0c8 <_vfiprintf_r+0x12c>
 801c090:	06d1      	lsls	r1, r2, #27
 801c092:	bf44      	itt	mi
 801c094:	2320      	movmi	r3, #32
 801c096:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c09a:	0713      	lsls	r3, r2, #28
 801c09c:	bf44      	itt	mi
 801c09e:	232b      	movmi	r3, #43	; 0x2b
 801c0a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c0a4:	f89a 3000 	ldrb.w	r3, [sl]
 801c0a8:	2b2a      	cmp	r3, #42	; 0x2a
 801c0aa:	d015      	beq.n	801c0d8 <_vfiprintf_r+0x13c>
 801c0ac:	9a07      	ldr	r2, [sp, #28]
 801c0ae:	4654      	mov	r4, sl
 801c0b0:	2000      	movs	r0, #0
 801c0b2:	f04f 0c0a 	mov.w	ip, #10
 801c0b6:	4621      	mov	r1, r4
 801c0b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c0bc:	3b30      	subs	r3, #48	; 0x30
 801c0be:	2b09      	cmp	r3, #9
 801c0c0:	d94e      	bls.n	801c160 <_vfiprintf_r+0x1c4>
 801c0c2:	b1b0      	cbz	r0, 801c0f2 <_vfiprintf_r+0x156>
 801c0c4:	9207      	str	r2, [sp, #28]
 801c0c6:	e014      	b.n	801c0f2 <_vfiprintf_r+0x156>
 801c0c8:	eba0 0308 	sub.w	r3, r0, r8
 801c0cc:	fa09 f303 	lsl.w	r3, r9, r3
 801c0d0:	4313      	orrs	r3, r2
 801c0d2:	9304      	str	r3, [sp, #16]
 801c0d4:	46a2      	mov	sl, r4
 801c0d6:	e7d2      	b.n	801c07e <_vfiprintf_r+0xe2>
 801c0d8:	9b03      	ldr	r3, [sp, #12]
 801c0da:	1d19      	adds	r1, r3, #4
 801c0dc:	681b      	ldr	r3, [r3, #0]
 801c0de:	9103      	str	r1, [sp, #12]
 801c0e0:	2b00      	cmp	r3, #0
 801c0e2:	bfbb      	ittet	lt
 801c0e4:	425b      	neglt	r3, r3
 801c0e6:	f042 0202 	orrlt.w	r2, r2, #2
 801c0ea:	9307      	strge	r3, [sp, #28]
 801c0ec:	9307      	strlt	r3, [sp, #28]
 801c0ee:	bfb8      	it	lt
 801c0f0:	9204      	strlt	r2, [sp, #16]
 801c0f2:	7823      	ldrb	r3, [r4, #0]
 801c0f4:	2b2e      	cmp	r3, #46	; 0x2e
 801c0f6:	d10c      	bne.n	801c112 <_vfiprintf_r+0x176>
 801c0f8:	7863      	ldrb	r3, [r4, #1]
 801c0fa:	2b2a      	cmp	r3, #42	; 0x2a
 801c0fc:	d135      	bne.n	801c16a <_vfiprintf_r+0x1ce>
 801c0fe:	9b03      	ldr	r3, [sp, #12]
 801c100:	1d1a      	adds	r2, r3, #4
 801c102:	681b      	ldr	r3, [r3, #0]
 801c104:	9203      	str	r2, [sp, #12]
 801c106:	2b00      	cmp	r3, #0
 801c108:	bfb8      	it	lt
 801c10a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801c10e:	3402      	adds	r4, #2
 801c110:	9305      	str	r3, [sp, #20]
 801c112:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801c1f8 <_vfiprintf_r+0x25c>
 801c116:	7821      	ldrb	r1, [r4, #0]
 801c118:	2203      	movs	r2, #3
 801c11a:	4650      	mov	r0, sl
 801c11c:	f7ec feb0 	bl	8008e80 <memchr>
 801c120:	b140      	cbz	r0, 801c134 <_vfiprintf_r+0x198>
 801c122:	2340      	movs	r3, #64	; 0x40
 801c124:	eba0 000a 	sub.w	r0, r0, sl
 801c128:	fa03 f000 	lsl.w	r0, r3, r0
 801c12c:	9b04      	ldr	r3, [sp, #16]
 801c12e:	4303      	orrs	r3, r0
 801c130:	3401      	adds	r4, #1
 801c132:	9304      	str	r3, [sp, #16]
 801c134:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c138:	482c      	ldr	r0, [pc, #176]	; (801c1ec <_vfiprintf_r+0x250>)
 801c13a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c13e:	2206      	movs	r2, #6
 801c140:	f7ec fe9e 	bl	8008e80 <memchr>
 801c144:	2800      	cmp	r0, #0
 801c146:	d03f      	beq.n	801c1c8 <_vfiprintf_r+0x22c>
 801c148:	4b29      	ldr	r3, [pc, #164]	; (801c1f0 <_vfiprintf_r+0x254>)
 801c14a:	bb1b      	cbnz	r3, 801c194 <_vfiprintf_r+0x1f8>
 801c14c:	9b03      	ldr	r3, [sp, #12]
 801c14e:	3307      	adds	r3, #7
 801c150:	f023 0307 	bic.w	r3, r3, #7
 801c154:	3308      	adds	r3, #8
 801c156:	9303      	str	r3, [sp, #12]
 801c158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c15a:	443b      	add	r3, r7
 801c15c:	9309      	str	r3, [sp, #36]	; 0x24
 801c15e:	e767      	b.n	801c030 <_vfiprintf_r+0x94>
 801c160:	fb0c 3202 	mla	r2, ip, r2, r3
 801c164:	460c      	mov	r4, r1
 801c166:	2001      	movs	r0, #1
 801c168:	e7a5      	b.n	801c0b6 <_vfiprintf_r+0x11a>
 801c16a:	2300      	movs	r3, #0
 801c16c:	3401      	adds	r4, #1
 801c16e:	9305      	str	r3, [sp, #20]
 801c170:	4619      	mov	r1, r3
 801c172:	f04f 0c0a 	mov.w	ip, #10
 801c176:	4620      	mov	r0, r4
 801c178:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c17c:	3a30      	subs	r2, #48	; 0x30
 801c17e:	2a09      	cmp	r2, #9
 801c180:	d903      	bls.n	801c18a <_vfiprintf_r+0x1ee>
 801c182:	2b00      	cmp	r3, #0
 801c184:	d0c5      	beq.n	801c112 <_vfiprintf_r+0x176>
 801c186:	9105      	str	r1, [sp, #20]
 801c188:	e7c3      	b.n	801c112 <_vfiprintf_r+0x176>
 801c18a:	fb0c 2101 	mla	r1, ip, r1, r2
 801c18e:	4604      	mov	r4, r0
 801c190:	2301      	movs	r3, #1
 801c192:	e7f0      	b.n	801c176 <_vfiprintf_r+0x1da>
 801c194:	ab03      	add	r3, sp, #12
 801c196:	9300      	str	r3, [sp, #0]
 801c198:	462a      	mov	r2, r5
 801c19a:	4b16      	ldr	r3, [pc, #88]	; (801c1f4 <_vfiprintf_r+0x258>)
 801c19c:	a904      	add	r1, sp, #16
 801c19e:	4630      	mov	r0, r6
 801c1a0:	f3af 8000 	nop.w
 801c1a4:	4607      	mov	r7, r0
 801c1a6:	1c78      	adds	r0, r7, #1
 801c1a8:	d1d6      	bne.n	801c158 <_vfiprintf_r+0x1bc>
 801c1aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c1ac:	07d9      	lsls	r1, r3, #31
 801c1ae:	d405      	bmi.n	801c1bc <_vfiprintf_r+0x220>
 801c1b0:	89ab      	ldrh	r3, [r5, #12]
 801c1b2:	059a      	lsls	r2, r3, #22
 801c1b4:	d402      	bmi.n	801c1bc <_vfiprintf_r+0x220>
 801c1b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c1b8:	f7ff fa4a 	bl	801b650 <__retarget_lock_release_recursive>
 801c1bc:	89ab      	ldrh	r3, [r5, #12]
 801c1be:	065b      	lsls	r3, r3, #25
 801c1c0:	f53f af12 	bmi.w	801bfe8 <_vfiprintf_r+0x4c>
 801c1c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c1c6:	e711      	b.n	801bfec <_vfiprintf_r+0x50>
 801c1c8:	ab03      	add	r3, sp, #12
 801c1ca:	9300      	str	r3, [sp, #0]
 801c1cc:	462a      	mov	r2, r5
 801c1ce:	4b09      	ldr	r3, [pc, #36]	; (801c1f4 <_vfiprintf_r+0x258>)
 801c1d0:	a904      	add	r1, sp, #16
 801c1d2:	4630      	mov	r0, r6
 801c1d4:	f000 f880 	bl	801c2d8 <_printf_i>
 801c1d8:	e7e4      	b.n	801c1a4 <_vfiprintf_r+0x208>
 801c1da:	bf00      	nop
 801c1dc:	240084d8 	.word	0x240084d8
 801c1e0:	240084f8 	.word	0x240084f8
 801c1e4:	240084b8 	.word	0x240084b8
 801c1e8:	2400851c 	.word	0x2400851c
 801c1ec:	24008526 	.word	0x24008526
 801c1f0:	00000000 	.word	0x00000000
 801c1f4:	0801bf77 	.word	0x0801bf77
 801c1f8:	24008522 	.word	0x24008522

0801c1fc <_printf_common>:
 801c1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c200:	4616      	mov	r6, r2
 801c202:	4699      	mov	r9, r3
 801c204:	688a      	ldr	r2, [r1, #8]
 801c206:	690b      	ldr	r3, [r1, #16]
 801c208:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801c20c:	4293      	cmp	r3, r2
 801c20e:	bfb8      	it	lt
 801c210:	4613      	movlt	r3, r2
 801c212:	6033      	str	r3, [r6, #0]
 801c214:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801c218:	4607      	mov	r7, r0
 801c21a:	460c      	mov	r4, r1
 801c21c:	b10a      	cbz	r2, 801c222 <_printf_common+0x26>
 801c21e:	3301      	adds	r3, #1
 801c220:	6033      	str	r3, [r6, #0]
 801c222:	6823      	ldr	r3, [r4, #0]
 801c224:	0699      	lsls	r1, r3, #26
 801c226:	bf42      	ittt	mi
 801c228:	6833      	ldrmi	r3, [r6, #0]
 801c22a:	3302      	addmi	r3, #2
 801c22c:	6033      	strmi	r3, [r6, #0]
 801c22e:	6825      	ldr	r5, [r4, #0]
 801c230:	f015 0506 	ands.w	r5, r5, #6
 801c234:	d106      	bne.n	801c244 <_printf_common+0x48>
 801c236:	f104 0a19 	add.w	sl, r4, #25
 801c23a:	68e3      	ldr	r3, [r4, #12]
 801c23c:	6832      	ldr	r2, [r6, #0]
 801c23e:	1a9b      	subs	r3, r3, r2
 801c240:	42ab      	cmp	r3, r5
 801c242:	dc26      	bgt.n	801c292 <_printf_common+0x96>
 801c244:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801c248:	1e13      	subs	r3, r2, #0
 801c24a:	6822      	ldr	r2, [r4, #0]
 801c24c:	bf18      	it	ne
 801c24e:	2301      	movne	r3, #1
 801c250:	0692      	lsls	r2, r2, #26
 801c252:	d42b      	bmi.n	801c2ac <_printf_common+0xb0>
 801c254:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c258:	4649      	mov	r1, r9
 801c25a:	4638      	mov	r0, r7
 801c25c:	47c0      	blx	r8
 801c25e:	3001      	adds	r0, #1
 801c260:	d01e      	beq.n	801c2a0 <_printf_common+0xa4>
 801c262:	6823      	ldr	r3, [r4, #0]
 801c264:	68e5      	ldr	r5, [r4, #12]
 801c266:	6832      	ldr	r2, [r6, #0]
 801c268:	f003 0306 	and.w	r3, r3, #6
 801c26c:	2b04      	cmp	r3, #4
 801c26e:	bf08      	it	eq
 801c270:	1aad      	subeq	r5, r5, r2
 801c272:	68a3      	ldr	r3, [r4, #8]
 801c274:	6922      	ldr	r2, [r4, #16]
 801c276:	bf0c      	ite	eq
 801c278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c27c:	2500      	movne	r5, #0
 801c27e:	4293      	cmp	r3, r2
 801c280:	bfc4      	itt	gt
 801c282:	1a9b      	subgt	r3, r3, r2
 801c284:	18ed      	addgt	r5, r5, r3
 801c286:	2600      	movs	r6, #0
 801c288:	341a      	adds	r4, #26
 801c28a:	42b5      	cmp	r5, r6
 801c28c:	d11a      	bne.n	801c2c4 <_printf_common+0xc8>
 801c28e:	2000      	movs	r0, #0
 801c290:	e008      	b.n	801c2a4 <_printf_common+0xa8>
 801c292:	2301      	movs	r3, #1
 801c294:	4652      	mov	r2, sl
 801c296:	4649      	mov	r1, r9
 801c298:	4638      	mov	r0, r7
 801c29a:	47c0      	blx	r8
 801c29c:	3001      	adds	r0, #1
 801c29e:	d103      	bne.n	801c2a8 <_printf_common+0xac>
 801c2a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c2a8:	3501      	adds	r5, #1
 801c2aa:	e7c6      	b.n	801c23a <_printf_common+0x3e>
 801c2ac:	18e1      	adds	r1, r4, r3
 801c2ae:	1c5a      	adds	r2, r3, #1
 801c2b0:	2030      	movs	r0, #48	; 0x30
 801c2b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801c2b6:	4422      	add	r2, r4
 801c2b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801c2bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801c2c0:	3302      	adds	r3, #2
 801c2c2:	e7c7      	b.n	801c254 <_printf_common+0x58>
 801c2c4:	2301      	movs	r3, #1
 801c2c6:	4622      	mov	r2, r4
 801c2c8:	4649      	mov	r1, r9
 801c2ca:	4638      	mov	r0, r7
 801c2cc:	47c0      	blx	r8
 801c2ce:	3001      	adds	r0, #1
 801c2d0:	d0e6      	beq.n	801c2a0 <_printf_common+0xa4>
 801c2d2:	3601      	adds	r6, #1
 801c2d4:	e7d9      	b.n	801c28a <_printf_common+0x8e>
	...

0801c2d8 <_printf_i>:
 801c2d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c2dc:	7e0f      	ldrb	r7, [r1, #24]
 801c2de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801c2e0:	2f78      	cmp	r7, #120	; 0x78
 801c2e2:	4691      	mov	r9, r2
 801c2e4:	4680      	mov	r8, r0
 801c2e6:	460c      	mov	r4, r1
 801c2e8:	469a      	mov	sl, r3
 801c2ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801c2ee:	d807      	bhi.n	801c300 <_printf_i+0x28>
 801c2f0:	2f62      	cmp	r7, #98	; 0x62
 801c2f2:	d80a      	bhi.n	801c30a <_printf_i+0x32>
 801c2f4:	2f00      	cmp	r7, #0
 801c2f6:	f000 80d8 	beq.w	801c4aa <_printf_i+0x1d2>
 801c2fa:	2f58      	cmp	r7, #88	; 0x58
 801c2fc:	f000 80a3 	beq.w	801c446 <_printf_i+0x16e>
 801c300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c304:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801c308:	e03a      	b.n	801c380 <_printf_i+0xa8>
 801c30a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801c30e:	2b15      	cmp	r3, #21
 801c310:	d8f6      	bhi.n	801c300 <_printf_i+0x28>
 801c312:	a101      	add	r1, pc, #4	; (adr r1, 801c318 <_printf_i+0x40>)
 801c314:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c318:	0801c371 	.word	0x0801c371
 801c31c:	0801c385 	.word	0x0801c385
 801c320:	0801c301 	.word	0x0801c301
 801c324:	0801c301 	.word	0x0801c301
 801c328:	0801c301 	.word	0x0801c301
 801c32c:	0801c301 	.word	0x0801c301
 801c330:	0801c385 	.word	0x0801c385
 801c334:	0801c301 	.word	0x0801c301
 801c338:	0801c301 	.word	0x0801c301
 801c33c:	0801c301 	.word	0x0801c301
 801c340:	0801c301 	.word	0x0801c301
 801c344:	0801c491 	.word	0x0801c491
 801c348:	0801c3b5 	.word	0x0801c3b5
 801c34c:	0801c473 	.word	0x0801c473
 801c350:	0801c301 	.word	0x0801c301
 801c354:	0801c301 	.word	0x0801c301
 801c358:	0801c4b3 	.word	0x0801c4b3
 801c35c:	0801c301 	.word	0x0801c301
 801c360:	0801c3b5 	.word	0x0801c3b5
 801c364:	0801c301 	.word	0x0801c301
 801c368:	0801c301 	.word	0x0801c301
 801c36c:	0801c47b 	.word	0x0801c47b
 801c370:	682b      	ldr	r3, [r5, #0]
 801c372:	1d1a      	adds	r2, r3, #4
 801c374:	681b      	ldr	r3, [r3, #0]
 801c376:	602a      	str	r2, [r5, #0]
 801c378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c37c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801c380:	2301      	movs	r3, #1
 801c382:	e0a3      	b.n	801c4cc <_printf_i+0x1f4>
 801c384:	6820      	ldr	r0, [r4, #0]
 801c386:	6829      	ldr	r1, [r5, #0]
 801c388:	0606      	lsls	r6, r0, #24
 801c38a:	f101 0304 	add.w	r3, r1, #4
 801c38e:	d50a      	bpl.n	801c3a6 <_printf_i+0xce>
 801c390:	680e      	ldr	r6, [r1, #0]
 801c392:	602b      	str	r3, [r5, #0]
 801c394:	2e00      	cmp	r6, #0
 801c396:	da03      	bge.n	801c3a0 <_printf_i+0xc8>
 801c398:	232d      	movs	r3, #45	; 0x2d
 801c39a:	4276      	negs	r6, r6
 801c39c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c3a0:	485e      	ldr	r0, [pc, #376]	; (801c51c <_printf_i+0x244>)
 801c3a2:	230a      	movs	r3, #10
 801c3a4:	e019      	b.n	801c3da <_printf_i+0x102>
 801c3a6:	680e      	ldr	r6, [r1, #0]
 801c3a8:	602b      	str	r3, [r5, #0]
 801c3aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 801c3ae:	bf18      	it	ne
 801c3b0:	b236      	sxthne	r6, r6
 801c3b2:	e7ef      	b.n	801c394 <_printf_i+0xbc>
 801c3b4:	682b      	ldr	r3, [r5, #0]
 801c3b6:	6820      	ldr	r0, [r4, #0]
 801c3b8:	1d19      	adds	r1, r3, #4
 801c3ba:	6029      	str	r1, [r5, #0]
 801c3bc:	0601      	lsls	r1, r0, #24
 801c3be:	d501      	bpl.n	801c3c4 <_printf_i+0xec>
 801c3c0:	681e      	ldr	r6, [r3, #0]
 801c3c2:	e002      	b.n	801c3ca <_printf_i+0xf2>
 801c3c4:	0646      	lsls	r6, r0, #25
 801c3c6:	d5fb      	bpl.n	801c3c0 <_printf_i+0xe8>
 801c3c8:	881e      	ldrh	r6, [r3, #0]
 801c3ca:	4854      	ldr	r0, [pc, #336]	; (801c51c <_printf_i+0x244>)
 801c3cc:	2f6f      	cmp	r7, #111	; 0x6f
 801c3ce:	bf0c      	ite	eq
 801c3d0:	2308      	moveq	r3, #8
 801c3d2:	230a      	movne	r3, #10
 801c3d4:	2100      	movs	r1, #0
 801c3d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801c3da:	6865      	ldr	r5, [r4, #4]
 801c3dc:	60a5      	str	r5, [r4, #8]
 801c3de:	2d00      	cmp	r5, #0
 801c3e0:	bfa2      	ittt	ge
 801c3e2:	6821      	ldrge	r1, [r4, #0]
 801c3e4:	f021 0104 	bicge.w	r1, r1, #4
 801c3e8:	6021      	strge	r1, [r4, #0]
 801c3ea:	b90e      	cbnz	r6, 801c3f0 <_printf_i+0x118>
 801c3ec:	2d00      	cmp	r5, #0
 801c3ee:	d04d      	beq.n	801c48c <_printf_i+0x1b4>
 801c3f0:	4615      	mov	r5, r2
 801c3f2:	fbb6 f1f3 	udiv	r1, r6, r3
 801c3f6:	fb03 6711 	mls	r7, r3, r1, r6
 801c3fa:	5dc7      	ldrb	r7, [r0, r7]
 801c3fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801c400:	4637      	mov	r7, r6
 801c402:	42bb      	cmp	r3, r7
 801c404:	460e      	mov	r6, r1
 801c406:	d9f4      	bls.n	801c3f2 <_printf_i+0x11a>
 801c408:	2b08      	cmp	r3, #8
 801c40a:	d10b      	bne.n	801c424 <_printf_i+0x14c>
 801c40c:	6823      	ldr	r3, [r4, #0]
 801c40e:	07de      	lsls	r6, r3, #31
 801c410:	d508      	bpl.n	801c424 <_printf_i+0x14c>
 801c412:	6923      	ldr	r3, [r4, #16]
 801c414:	6861      	ldr	r1, [r4, #4]
 801c416:	4299      	cmp	r1, r3
 801c418:	bfde      	ittt	le
 801c41a:	2330      	movle	r3, #48	; 0x30
 801c41c:	f805 3c01 	strble.w	r3, [r5, #-1]
 801c420:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801c424:	1b52      	subs	r2, r2, r5
 801c426:	6122      	str	r2, [r4, #16]
 801c428:	f8cd a000 	str.w	sl, [sp]
 801c42c:	464b      	mov	r3, r9
 801c42e:	aa03      	add	r2, sp, #12
 801c430:	4621      	mov	r1, r4
 801c432:	4640      	mov	r0, r8
 801c434:	f7ff fee2 	bl	801c1fc <_printf_common>
 801c438:	3001      	adds	r0, #1
 801c43a:	d14c      	bne.n	801c4d6 <_printf_i+0x1fe>
 801c43c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c440:	b004      	add	sp, #16
 801c442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c446:	4835      	ldr	r0, [pc, #212]	; (801c51c <_printf_i+0x244>)
 801c448:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801c44c:	6829      	ldr	r1, [r5, #0]
 801c44e:	6823      	ldr	r3, [r4, #0]
 801c450:	f851 6b04 	ldr.w	r6, [r1], #4
 801c454:	6029      	str	r1, [r5, #0]
 801c456:	061d      	lsls	r5, r3, #24
 801c458:	d514      	bpl.n	801c484 <_printf_i+0x1ac>
 801c45a:	07df      	lsls	r7, r3, #31
 801c45c:	bf44      	itt	mi
 801c45e:	f043 0320 	orrmi.w	r3, r3, #32
 801c462:	6023      	strmi	r3, [r4, #0]
 801c464:	b91e      	cbnz	r6, 801c46e <_printf_i+0x196>
 801c466:	6823      	ldr	r3, [r4, #0]
 801c468:	f023 0320 	bic.w	r3, r3, #32
 801c46c:	6023      	str	r3, [r4, #0]
 801c46e:	2310      	movs	r3, #16
 801c470:	e7b0      	b.n	801c3d4 <_printf_i+0xfc>
 801c472:	6823      	ldr	r3, [r4, #0]
 801c474:	f043 0320 	orr.w	r3, r3, #32
 801c478:	6023      	str	r3, [r4, #0]
 801c47a:	2378      	movs	r3, #120	; 0x78
 801c47c:	4828      	ldr	r0, [pc, #160]	; (801c520 <_printf_i+0x248>)
 801c47e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801c482:	e7e3      	b.n	801c44c <_printf_i+0x174>
 801c484:	0659      	lsls	r1, r3, #25
 801c486:	bf48      	it	mi
 801c488:	b2b6      	uxthmi	r6, r6
 801c48a:	e7e6      	b.n	801c45a <_printf_i+0x182>
 801c48c:	4615      	mov	r5, r2
 801c48e:	e7bb      	b.n	801c408 <_printf_i+0x130>
 801c490:	682b      	ldr	r3, [r5, #0]
 801c492:	6826      	ldr	r6, [r4, #0]
 801c494:	6961      	ldr	r1, [r4, #20]
 801c496:	1d18      	adds	r0, r3, #4
 801c498:	6028      	str	r0, [r5, #0]
 801c49a:	0635      	lsls	r5, r6, #24
 801c49c:	681b      	ldr	r3, [r3, #0]
 801c49e:	d501      	bpl.n	801c4a4 <_printf_i+0x1cc>
 801c4a0:	6019      	str	r1, [r3, #0]
 801c4a2:	e002      	b.n	801c4aa <_printf_i+0x1d2>
 801c4a4:	0670      	lsls	r0, r6, #25
 801c4a6:	d5fb      	bpl.n	801c4a0 <_printf_i+0x1c8>
 801c4a8:	8019      	strh	r1, [r3, #0]
 801c4aa:	2300      	movs	r3, #0
 801c4ac:	6123      	str	r3, [r4, #16]
 801c4ae:	4615      	mov	r5, r2
 801c4b0:	e7ba      	b.n	801c428 <_printf_i+0x150>
 801c4b2:	682b      	ldr	r3, [r5, #0]
 801c4b4:	1d1a      	adds	r2, r3, #4
 801c4b6:	602a      	str	r2, [r5, #0]
 801c4b8:	681d      	ldr	r5, [r3, #0]
 801c4ba:	6862      	ldr	r2, [r4, #4]
 801c4bc:	2100      	movs	r1, #0
 801c4be:	4628      	mov	r0, r5
 801c4c0:	f7ec fcde 	bl	8008e80 <memchr>
 801c4c4:	b108      	cbz	r0, 801c4ca <_printf_i+0x1f2>
 801c4c6:	1b40      	subs	r0, r0, r5
 801c4c8:	6060      	str	r0, [r4, #4]
 801c4ca:	6863      	ldr	r3, [r4, #4]
 801c4cc:	6123      	str	r3, [r4, #16]
 801c4ce:	2300      	movs	r3, #0
 801c4d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c4d4:	e7a8      	b.n	801c428 <_printf_i+0x150>
 801c4d6:	6923      	ldr	r3, [r4, #16]
 801c4d8:	462a      	mov	r2, r5
 801c4da:	4649      	mov	r1, r9
 801c4dc:	4640      	mov	r0, r8
 801c4de:	47d0      	blx	sl
 801c4e0:	3001      	adds	r0, #1
 801c4e2:	d0ab      	beq.n	801c43c <_printf_i+0x164>
 801c4e4:	6823      	ldr	r3, [r4, #0]
 801c4e6:	079b      	lsls	r3, r3, #30
 801c4e8:	d413      	bmi.n	801c512 <_printf_i+0x23a>
 801c4ea:	68e0      	ldr	r0, [r4, #12]
 801c4ec:	9b03      	ldr	r3, [sp, #12]
 801c4ee:	4298      	cmp	r0, r3
 801c4f0:	bfb8      	it	lt
 801c4f2:	4618      	movlt	r0, r3
 801c4f4:	e7a4      	b.n	801c440 <_printf_i+0x168>
 801c4f6:	2301      	movs	r3, #1
 801c4f8:	4632      	mov	r2, r6
 801c4fa:	4649      	mov	r1, r9
 801c4fc:	4640      	mov	r0, r8
 801c4fe:	47d0      	blx	sl
 801c500:	3001      	adds	r0, #1
 801c502:	d09b      	beq.n	801c43c <_printf_i+0x164>
 801c504:	3501      	adds	r5, #1
 801c506:	68e3      	ldr	r3, [r4, #12]
 801c508:	9903      	ldr	r1, [sp, #12]
 801c50a:	1a5b      	subs	r3, r3, r1
 801c50c:	42ab      	cmp	r3, r5
 801c50e:	dcf2      	bgt.n	801c4f6 <_printf_i+0x21e>
 801c510:	e7eb      	b.n	801c4ea <_printf_i+0x212>
 801c512:	2500      	movs	r5, #0
 801c514:	f104 0619 	add.w	r6, r4, #25
 801c518:	e7f5      	b.n	801c506 <_printf_i+0x22e>
 801c51a:	bf00      	nop
 801c51c:	2400852d 	.word	0x2400852d
 801c520:	2400853e 	.word	0x2400853e

0801c524 <_read_r>:
 801c524:	b538      	push	{r3, r4, r5, lr}
 801c526:	4d07      	ldr	r5, [pc, #28]	; (801c544 <_read_r+0x20>)
 801c528:	4604      	mov	r4, r0
 801c52a:	4608      	mov	r0, r1
 801c52c:	4611      	mov	r1, r2
 801c52e:	2200      	movs	r2, #0
 801c530:	602a      	str	r2, [r5, #0]
 801c532:	461a      	mov	r2, r3
 801c534:	f7ee fffc 	bl	800b530 <_read>
 801c538:	1c43      	adds	r3, r0, #1
 801c53a:	d102      	bne.n	801c542 <_read_r+0x1e>
 801c53c:	682b      	ldr	r3, [r5, #0]
 801c53e:	b103      	cbz	r3, 801c542 <_read_r+0x1e>
 801c540:	6023      	str	r3, [r4, #0]
 801c542:	bd38      	pop	{r3, r4, r5, pc}
 801c544:	24035130 	.word	0x24035130

0801c548 <_fstat_r>:
 801c548:	b538      	push	{r3, r4, r5, lr}
 801c54a:	4d07      	ldr	r5, [pc, #28]	; (801c568 <_fstat_r+0x20>)
 801c54c:	2300      	movs	r3, #0
 801c54e:	4604      	mov	r4, r0
 801c550:	4608      	mov	r0, r1
 801c552:	4611      	mov	r1, r2
 801c554:	602b      	str	r3, [r5, #0]
 801c556:	f7ef f830 	bl	800b5ba <_fstat>
 801c55a:	1c43      	adds	r3, r0, #1
 801c55c:	d102      	bne.n	801c564 <_fstat_r+0x1c>
 801c55e:	682b      	ldr	r3, [r5, #0]
 801c560:	b103      	cbz	r3, 801c564 <_fstat_r+0x1c>
 801c562:	6023      	str	r3, [r4, #0]
 801c564:	bd38      	pop	{r3, r4, r5, pc}
 801c566:	bf00      	nop
 801c568:	24035130 	.word	0x24035130

0801c56c <_isatty_r>:
 801c56c:	b538      	push	{r3, r4, r5, lr}
 801c56e:	4d06      	ldr	r5, [pc, #24]	; (801c588 <_isatty_r+0x1c>)
 801c570:	2300      	movs	r3, #0
 801c572:	4604      	mov	r4, r0
 801c574:	4608      	mov	r0, r1
 801c576:	602b      	str	r3, [r5, #0]
 801c578:	f7ef f82f 	bl	800b5da <_isatty>
 801c57c:	1c43      	adds	r3, r0, #1
 801c57e:	d102      	bne.n	801c586 <_isatty_r+0x1a>
 801c580:	682b      	ldr	r3, [r5, #0]
 801c582:	b103      	cbz	r3, 801c586 <_isatty_r+0x1a>
 801c584:	6023      	str	r3, [r4, #0]
 801c586:	bd38      	pop	{r3, r4, r5, pc}
 801c588:	24035130 	.word	0x24035130

0801c58c <_init>:
 801c58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c58e:	bf00      	nop
 801c590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c592:	bc08      	pop	{r3}
 801c594:	469e      	mov	lr, r3
 801c596:	4770      	bx	lr

0801c598 <_fini>:
 801c598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c59a:	bf00      	nop
 801c59c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c59e:	bc08      	pop	{r3}
 801c5a0:	469e      	mov	lr, r3
 801c5a2:	4770      	bx	lr
