
Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Aug 17 13:23:38 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/hsi74/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 264.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[10]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              35.758ns  (37.0% logic, 63.0% route), 20 logic levels.

 Constraint Details:

     35.758ns physical path delay SLICE_62 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.110ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R5C9C.CLK to       R5C9C.Q1 SLICE_62 (from w_clk)
ROUTE         2     3.438       R5C9C.Q1 to      R6C11D.C1 r_duty[10]
CTOF_DEL    ---     0.923      R6C11D.C1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R10C3A.B0 to     R10C3A.FCO SLICE_27
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SLICE_16
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R10C6A.FCI to      R10C6A.F0 SLICE_15
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   35.758   (37.0% logic, 63.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to      R5C9C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C6A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[18]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              35.706ns  (37.0% logic, 63.0% route), 20 logic levels.

 Constraint Details:

     35.706ns physical path delay SLICE_66 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.162ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C12C.CLK to      R5C12C.Q1 SLICE_66 (from w_clk)
ROUTE         2     3.386      R5C12C.Q1 to      R6C11D.B1 r_duty[18]
CTOF_DEL    ---     0.923      R6C11D.B1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R10C3A.B0 to     R10C3A.FCO SLICE_27
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SLICE_16
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R10C6A.FCI to      R10C6A.F0 SLICE_15
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   35.706   (37.0% logic, 63.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R5C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C6A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[10]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              35.558ns  (36.6% logic, 63.4% route), 19 logic levels.

 Constraint Details:

     35.558ns physical path delay SLICE_62 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.310ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R5C9C.CLK to       R5C9C.Q1 SLICE_62 (from w_clk)
ROUTE         2     3.438       R5C9C.Q1 to      R6C11D.C1 r_duty[10]
CTOF_DEL    ---     0.923      R6C11D.C1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R10C3A.B0 to     R10C3A.FCO SLICE_27
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R10C5D.FCI to      R10C5D.F1 SLICE_16
ROUTE         1     0.000      R10C5D.F1 to     R10C5D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   35.558   (36.6% logic, 63.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to      R5C9C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C5D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.362ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[18]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              35.506ns  (36.7% logic, 63.3% route), 19 logic levels.

 Constraint Details:

     35.506ns physical path delay SLICE_66 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.362ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C12C.CLK to      R5C12C.Q1 SLICE_66 (from w_clk)
ROUTE         2     3.386      R5C12C.Q1 to      R6C11D.B1 r_duty[18]
CTOF_DEL    ---     0.923      R6C11D.B1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R10C3A.B0 to     R10C3A.FCO SLICE_27
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R10C5D.FCI to      R10C5D.F1 SLICE_16
ROUTE         1     0.000      R10C5D.F1 to     R10C5D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   35.506   (36.7% logic, 63.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R5C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C5D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[10]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              35.489ns  (36.5% logic, 63.5% route), 20 logic levels.

 Constraint Details:

     35.489ns physical path delay SLICE_62 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.379ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R5C9C.CLK to       R5C9C.Q1 SLICE_62 (from w_clk)
ROUTE         2     3.438       R5C9C.Q1 to      R6C11D.C1 r_duty[10]
CTOF_DEL    ---     0.923      R6C11D.C1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3A.B1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R10C3A.B1 to     R10C3A.FCO SLICE_27
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SLICE_16
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R10C6A.FCI to      R10C6A.F0 SLICE_15
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   35.489   (36.5% logic, 63.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to      R5C9C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C6A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.427ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[10]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              35.441ns  (36.4% logic, 63.6% route), 19 logic levels.

 Constraint Details:

     35.441ns physical path delay SLICE_62 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.427ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R5C9C.CLK to       R5C9C.Q1 SLICE_62 (from w_clk)
ROUTE         2     3.438       R5C9C.Q1 to      R6C11D.C1 r_duty[10]
CTOF_DEL    ---     0.923      R6C11D.C1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3B.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R10C3B.B0 to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SLICE_16
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R10C6A.FCI to      R10C6A.F0 SLICE_15
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   35.441   (36.4% logic, 63.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to      R5C9C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C6A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.427ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[10]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:              35.441ns  (36.4% logic, 63.6% route), 19 logic levels.

 Constraint Details:

     35.441ns physical path delay SLICE_62 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.427ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R5C9C.CLK to       R5C9C.Q1 SLICE_62 (from w_clk)
ROUTE         2     3.438       R5C9C.Q1 to      R6C11D.C1 r_duty[10]
CTOF_DEL    ---     0.923      R6C11D.C1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R10C3A.B0 to     R10C3A.FCO SLICE_27
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOF0_DE  ---     1.181     R10C5D.FCI to      R10C5D.F0 SLICE_16
ROUTE         1     0.000      R10C5D.F0 to     R10C5D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                   35.441   (36.4% logic, 63.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to      R5C9C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C5D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.431ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[18]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              35.437ns  (36.6% logic, 63.4% route), 20 logic levels.

 Constraint Details:

     35.437ns physical path delay SLICE_66 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.431ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C12C.CLK to      R5C12C.Q1 SLICE_66 (from w_clk)
ROUTE         2     3.386      R5C12C.Q1 to      R6C11D.B1 r_duty[18]
CTOF_DEL    ---     0.923      R6C11D.B1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3A.B1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R10C3A.B1 to     R10C3A.FCO SLICE_27
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SLICE_16
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R10C6A.FCI to      R10C6A.F0 SLICE_15
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   35.437   (36.6% logic, 63.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R5C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C6A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[18]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              35.389ns  (36.5% logic, 63.5% route), 19 logic levels.

 Constraint Details:

     35.389ns physical path delay SLICE_66 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.479ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C12C.CLK to      R5C12C.Q1 SLICE_66 (from w_clk)
ROUTE         2     3.386      R5C12C.Q1 to      R6C11D.B1 r_duty[18]
CTOF_DEL    ---     0.923      R6C11D.B1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3B.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R10C3B.B0 to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R10C5D.FCI to     R10C5D.FCO SLICE_16
ROUTE         1     0.000     R10C5D.FCO to     R10C6A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R10C6A.FCI to      R10C6A.F0 SLICE_15
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   35.389   (36.5% logic, 63.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R5C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C6A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 264.479ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty[18]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:              35.389ns  (36.5% logic, 63.5% route), 19 logic levels.

 Constraint Details:

     35.389ns physical path delay SLICE_66 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 264.479ns

 Physical Path Details:

      Data path SLICE_66 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R5C12C.CLK to      R5C12C.Q1 SLICE_66 (from w_clk)
ROUTE         2     3.386      R5C12C.Q1 to      R6C11D.B1 r_duty[18]
CTOF_DEL    ---     0.923      R6C11D.B1 to      R6C11D.F1 SLICE_111
ROUTE         1     1.002      R6C11D.F1 to      R6C11D.C0 un1_r_duty_19_10
CTOF_DEL    ---     0.923      R6C11D.C0 to      R6C11D.F0 SLICE_111
ROUTE         1     2.198      R6C11D.F0 to      R5C10A.D0 un1_r_duty_19_14
CTOF_DEL    ---     0.923      R5C10A.D0 to      R5C10A.F0 SLICE_108
ROUTE         1     5.041      R5C10A.F0 to       R9C6C.B0 un1_r_duty_19
CTOF_DEL    ---     0.923       R9C6C.B0 to       R9C6C.F0 SLICE_107
ROUTE         2     3.306       R9C6C.F0 to      R9C13C.A0 c_idle_phase_en6
CTOF_DEL    ---     0.923      R9C13C.A0 to      R9C13C.F0 SLICE_89
ROUTE         5     1.892      R9C13C.F0 to      R9C12C.C0 c_idle_phase_en
CTOF_DEL    ---     0.923      R9C12C.C0 to      R9C12C.F0 SLICE_115
ROUTE        25     5.656      R9C12C.F0 to      R10C3A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R10C3A.B0 to     R10C3A.FCO SLICE_27
ROUTE         1     0.000     R10C3A.FCO to     R10C3B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R10C3B.FCI to     R10C3B.FCO SLICE_26
ROUTE         1     0.000     R10C3B.FCO to     R10C3C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R10C3C.FCI to     R10C3C.FCO SLICE_25
ROUTE         1     0.000     R10C3C.FCO to     R10C3D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R10C3D.FCI to     R10C3D.FCO SLICE_24
ROUTE         1     0.000     R10C3D.FCO to     R10C4A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R10C4A.FCI to     R10C4A.FCO SLICE_23
ROUTE         1     0.000     R10C4A.FCO to     R10C4B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R10C4B.FCI to     R10C4B.FCO SLICE_22
ROUTE         1     0.000     R10C4B.FCO to     R10C4C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R10C4C.FCI to     R10C4C.FCO SLICE_21
ROUTE         1     0.000     R10C4C.FCO to     R10C4D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R10C4D.FCI to     R10C4D.FCO SLICE_20
ROUTE         1     0.000     R10C4D.FCO to     R10C5A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R10C5A.FCI to     R10C5A.FCO SLICE_19
ROUTE         1     0.000     R10C5A.FCO to     R10C5B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R10C5B.FCI to     R10C5B.FCO SLICE_18
ROUTE         1     0.000     R10C5B.FCO to     R10C5C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R10C5C.FCI to     R10C5C.FCO SLICE_17
ROUTE         1     0.000     R10C5C.FCO to     R10C5D.FCI r_idle_cnt_cry[20]
FCITOF0_DE  ---     1.181     R10C5D.FCI to      R10C5D.F0 SLICE_16
ROUTE         1     0.000      R10C5D.F0 to     R10C5D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                   35.389   (36.5% logic, 63.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R5C12C.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R10C5D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   27.632MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   27.632 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 93
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 56668 paths, 1 nets, and 774 connections (79.71% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Aug 17 13:23:38 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/hsi74/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_state[2]  (from w_clk +)
   Destination:    FF         Data in        r_state[2]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_103 to SLICE_103 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_103 to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R9C12D.CLK to      R9C12D.Q1 SLICE_103 (from w_clk)
ROUTE         2     0.369      R9C12D.Q1 to      R9C12D.A1 r_state[2]
CTOF_DEL    ---     0.199      R9C12D.A1 to      R9C12D.F1 SLICE_103
ROUTE         1     0.000      R9C12D.F1 to     R9C12D.DI1 r_state_ns[2] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R9C12D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R9C12D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[23]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_15 to SLICE_15 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_15 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C6A.CLK to      R10C6A.Q0 SLICE_15 (from w_clk)
ROUTE         2     0.369      R10C6A.Q0 to      R10C6A.A0 r_idle_cnt[23]
CTOF_DEL    ---     0.199      R10C6A.A0 to      R10C6A.F0 SLICE_15
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C6A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C6A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[6]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[6]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_24 to SLICE_24 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C3D.CLK to      R10C3D.Q1 SLICE_24 (from w_clk)
ROUTE         2     0.369      R10C3D.Q1 to      R10C3D.A1 r_idle_cnt[6]
CTOF_DEL    ---     0.199      R10C3D.A1 to      R10C3D.F1 SLICE_24
ROUTE         1     0.000      R10C3D.F1 to     R10C3D.DI1 r_idle_cnt_s[6] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[5]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[5]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_24 to SLICE_24 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_24 to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C3D.CLK to      R10C3D.Q0 SLICE_24 (from w_clk)
ROUTE         2     0.369      R10C3D.Q0 to      R10C3D.A0 r_idle_cnt[5]
CTOF_DEL    ---     0.199      R10C3D.A0 to      R10C3D.F0 SLICE_24
ROUTE         1     0.000      R10C3D.F0 to     R10C3D.DI0 r_idle_cnt_s[5] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[4]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[4]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_25 to SLICE_25 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C3C.CLK to      R10C3C.Q1 SLICE_25 (from w_clk)
ROUTE         2     0.369      R10C3C.Q1 to      R10C3C.A1 r_idle_cnt[4]
CTOF_DEL    ---     0.199      R10C3C.A1 to      R10C3C.F1 SLICE_25
ROUTE         1     0.000      R10C3C.F1 to     R10C3C.DI1 r_idle_cnt_s[4] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[3]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[3]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_25 to SLICE_25 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C3C.CLK to      R10C3C.Q0 SLICE_25 (from w_clk)
ROUTE         2     0.369      R10C3C.Q0 to      R10C3C.A0 r_idle_cnt[3]
CTOF_DEL    ---     0.199      R10C3C.A0 to      R10C3C.F0 SLICE_25
ROUTE         1     0.000      R10C3C.F0 to     R10C3C.DI0 r_idle_cnt_s[3] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[1]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[1]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_26 to SLICE_26 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C3B.CLK to      R10C3B.Q0 SLICE_26 (from w_clk)
ROUTE         2     0.369      R10C3B.Q0 to      R10C3B.A0 r_idle_cnt[1]
CTOF_DEL    ---     0.199      R10C3B.A0 to      R10C3B.F0 SLICE_26
ROUTE         1     0.000      R10C3B.F0 to     R10C3B.DI0 r_idle_cnt_s[1] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[2]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[2]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_26 to SLICE_26 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C3B.CLK to      R10C3B.Q1 SLICE_26 (from w_clk)
ROUTE         2     0.369      R10C3B.Q1 to      R10C3B.A1 r_idle_cnt[2]
CTOF_DEL    ---     0.199      R10C3B.A1 to      R10C3B.F1 SLICE_26
ROUTE         1     0.000      R10C3B.F1 to     R10C3B.DI1 r_idle_cnt_s[2] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[0]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_27 to SLICE_27 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R10C3A.CLK to      R10C3A.Q1 SLICE_27 (from w_clk)
ROUTE         2     0.369      R10C3A.Q1 to      R10C3A.A1 r_idle_cnt[0]
CTOF_DEL    ---     0.199      R10C3A.A1 to      R10C3A.F1 SLICE_27
ROUTE         1     0.000      R10C3A.F1 to     R10C3A.DI1 r_idle_cnt_s[0] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R10C3A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[18]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[18]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_44 to SLICE_44 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_44 to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R10C10B.CLK to     R10C10B.Q1 SLICE_44 (from w_clk)
ROUTE         2     0.369     R10C10B.Q1 to     R10C10B.A1 r_interphase_cnt[18]
CTOF_DEL    ---     0.199     R10C10B.A1 to     R10C10B.F1 SLICE_44
ROUTE         1     0.000     R10C10B.F1 to    R10C10B.DI1 r_interphase_cnt_s[18] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to    R10C10B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_44:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to    R10C10B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 93
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 56668 paths, 1 nets, and 774 connections (79.71% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

