  always_ff @(posedge clk) begin
    if (ena) begin
      q <= d;
    end
  end
endmodule