

================================================================
== Vitis HLS Report for 'kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1'
================================================================
* Date:           Sat Nov  1 16:29:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_cholesky_0
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  5.022 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       12|       12|  72.000 ns|  72.000 ns|   11|   11|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_724_1  |       10|       10|         4|          3|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixAStrm, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln724 = store i2 0, i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 9 'store' 'store_ln724' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln724 = br void %VITIS_LOOP_726_2.i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 10 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_2 = load i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 11 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.56ns)   --->   "%icmp_ln724 = icmp_eq  i2 %r_2, i2 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 12 'icmp' 'icmp_ln724' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %icmp_ln724, void %VITIS_LOOP_726_2.i.split, void %for.end9.i.exitStub" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 13 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 14 [1/1] (1.56ns)   --->   "%add_ln724 = add i2 %r_2, i2 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 14 'add' 'add_ln724' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i2 %r_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 15 'zext' 'zext_ln727' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %r_2, i2 0" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 16 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%sub_ln727 = sub i4 %p_shl, i4 %zext_ln727" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 17 'sub' 'sub_ln727' <Predicate = (!icmp_ln724)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln727_1 = zext i4 %sub_ln727" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 18 'zext' 'zext_ln727_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i4 %sub_ln727" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 19 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%A_re_addr = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 20 'getelementptr' 'A_re_addr' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.65ns)   --->   "%add_ln727 = add i3 %trunc_ln727, i3 1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 21 'add' 'add_ln727' <Predicate = (!icmp_ln724)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln727_1 = add i4 %sub_ln727, i4 2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 22 'add' 'add_ln727_1' <Predicate = (!icmp_ln724)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%A_im_addr = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 23 'getelementptr' 'A_im_addr' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] ( I:2.70ns O:2.70ns )   --->   "%matrixAStrm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 24 'read' 'matrixAStrm_read' <Predicate = (!icmp_ln724)> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i32 %matrixAStrm_read" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 25 'trunc' 'trunc_ln727_2' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 26 'partselect' 'trunc_ln727_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_2, i4 %A_re_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 27 'store' 'store_ln727' <Predicate = (!icmp_ln724)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 28 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_1, i4 %A_im_addr" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 28 'store' 'store_ln727' <Predicate = (!icmp_ln724)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln724 = store i2 %add_ln724, i2 %r" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 29 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln724)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln727_2 = zext i3 %add_ln727" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 30 'zext' 'zext_ln727_2' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%A_re_addr_1 = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 31 'getelementptr' 'A_re_addr_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%A_im_addr_1 = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 32 'getelementptr' 'A_im_addr_1' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] ( I:2.70ns O:2.70ns )   --->   "%matrixAStrm_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 33 'read' 'matrixAStrm_read_1' <Predicate = (!icmp_ln724)> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln727_4 = trunc i32 %matrixAStrm_read_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 34 'trunc' 'trunc_ln727_4' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read_1, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 35 'partselect' 'trunc_ln727_3' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_4, i4 %A_re_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 36 'store' 'store_ln727' <Predicate = (!icmp_ln724)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 37 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_3, i4 %A_im_addr_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 37 'store' 'store_ln727' <Predicate = (!icmp_ln724)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 5.02>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln727_3 = zext i4 %add_ln727_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 38 'zext' 'zext_ln727_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%A_re_addr_2 = getelementptr i16 %A_re, i64 0, i64 %zext_ln727_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 39 'getelementptr' 'A_re_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%A_im_addr_2 = getelementptr i16 %A_im, i64 0, i64 %zext_ln727_3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 40 'getelementptr' 'A_im_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln725 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:725->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 41 'specpipeline' 'specpipeline_ln725' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln724 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln724 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 43 'specloopname' 'specloopname_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] ( I:2.70ns O:2.70ns )   --->   "%matrixAStrm_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %matrixAStrm" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 44 'read' 'matrixAStrm_read_2' <Predicate = true> <Delay = 2.70> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln727_6 = trunc i32 %matrixAStrm_read_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 45 'trunc' 'trunc_ln727_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln727_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %matrixAStrm_read_2, i32 16, i32 31" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 46 'partselect' 'trunc_ln727_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_6, i4 %A_re_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 47 'store' 'store_ln727' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 48 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln727 = store i16 %trunc_ln727_5, i4 %A_im_addr_2" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:727->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 48 'store' 'store_ln727' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln724 = br void %VITIS_LOOP_726_2.i" [D:/Xillinx_Project/PROJECT/solver/L1/tests/cholesky/complex_fixed_arch0/../../../../L1/include/hw/cholesky.hpp:724->../solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp:26]   --->   Operation 49 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ matrixAStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r                       (alloca           ) [ 01100]
specinterface_ln0       (specinterface    ) [ 00000]
store_ln724             (store            ) [ 00000]
br_ln724                (br               ) [ 00000]
r_2                     (load             ) [ 00100]
icmp_ln724              (icmp             ) [ 00110]
br_ln724                (br               ) [ 00000]
add_ln724               (add              ) [ 00000]
zext_ln727              (zext             ) [ 00000]
p_shl                   (bitconcatenate   ) [ 00000]
sub_ln727               (sub              ) [ 00000]
zext_ln727_1            (zext             ) [ 00000]
trunc_ln727             (trunc            ) [ 00000]
A_re_addr               (getelementptr    ) [ 00000]
add_ln727               (add              ) [ 00010]
add_ln727_1             (add              ) [ 01011]
A_im_addr               (getelementptr    ) [ 00000]
matrixAStrm_read        (read             ) [ 00000]
trunc_ln727_2           (trunc            ) [ 00000]
trunc_ln727_1           (partselect       ) [ 00000]
store_ln727             (store            ) [ 00000]
store_ln727             (store            ) [ 00000]
store_ln724             (store            ) [ 00000]
zext_ln727_2            (zext             ) [ 00000]
A_re_addr_1             (getelementptr    ) [ 00000]
A_im_addr_1             (getelementptr    ) [ 00000]
matrixAStrm_read_1      (read             ) [ 00000]
trunc_ln727_4           (trunc            ) [ 00000]
trunc_ln727_3           (partselect       ) [ 00000]
store_ln727             (store            ) [ 00000]
store_ln727             (store            ) [ 00000]
zext_ln727_3            (zext             ) [ 00000]
A_re_addr_2             (getelementptr    ) [ 00000]
A_im_addr_2             (getelementptr    ) [ 00000]
specpipeline_ln725      (specpipeline     ) [ 00000]
speclooptripcount_ln724 (speclooptripcount) [ 00000]
specloopname_ln724      (specloopname     ) [ 00000]
matrixAStrm_read_2      (read             ) [ 00000]
trunc_ln727_6           (trunc            ) [ 00000]
trunc_ln727_5           (partselect       ) [ 00000]
store_ln727             (store            ) [ 00000]
store_ln727             (store            ) [ 00000]
br_ln724                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_re"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_im"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrixAStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixAStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="r_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrixAStrm_read/2 matrixAStrm_read_1/3 matrixAStrm_read_2/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="A_re_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_re_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="A_im_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_im_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln727/2 store_ln727/3 store_ln727/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln727/2 store_ln727/3 store_ln727/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_re_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_re_addr_1/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="A_im_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="3" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_im_addr_1/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_re_addr_2_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_re_addr_2/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="A_im_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_im_addr_2/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln727_1/2 trunc_ln727_3/3 trunc_ln727_5/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln724_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_2_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="icmp_ln724_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln724/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln724_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln724/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln727_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="1"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_shl_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="1"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_ln727_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln727/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln727_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln727_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln727_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln727_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln727_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln727_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln724_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="2" slack="1"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln727_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="1"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727_2/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln727_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_4/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln727_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="2"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727_3/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln727_6_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_6/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="r_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="223" class="1005" name="r_2_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="icmp_ln724_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln724 "/>
</bind>
</comp>

<comp id="234" class="1005" name="add_ln727_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="1"/>
<pin id="236" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln727 "/>
</bind>
</comp>

<comp id="239" class="1005" name="add_ln727_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="2"/>
<pin id="241" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln727_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="60" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="67" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="86" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="102" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="54" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="128"><net_src comp="118" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="148" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="173"><net_src comp="158" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="158" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="54" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="195"><net_src comp="143" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="204"><net_src comp="54" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="214"><net_src comp="54" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="219"><net_src comp="50" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="226"><net_src comp="134" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="233"><net_src comp="137" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="174" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="242"><net_src comp="180" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="206" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_re | {2 3 4 }
	Port: A_im | {2 3 4 }
 - Input state : 
	Port: kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1 : matrixAStrm | {2 3 4 }
  - Chain level:
	State 1
		store_ln724 : 1
		r_2 : 1
		icmp_ln724 : 2
		br_ln724 : 3
	State 2
		sub_ln727 : 1
		zext_ln727_1 : 2
		trunc_ln727 : 2
		A_re_addr : 3
		add_ln727 : 3
		add_ln727_1 : 2
		A_im_addr : 3
		store_ln727 : 4
		store_ln727 : 4
		store_ln724 : 1
	State 3
		A_re_addr_1 : 1
		A_im_addr_1 : 1
		store_ln727 : 1
		store_ln727 : 1
	State 4
		A_re_addr_2 : 1
		A_im_addr_2 : 1
		store_ln727 : 1
		store_ln727 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln724_fu_143   |    0    |    10   |
|    add   |   add_ln727_fu_174   |    0    |    11   |
|          |  add_ln727_1_fu_180  |    0    |    13   |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln727_fu_158   |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln724_fu_137  |    0    |    10   |
|----------|----------------------|---------|---------|
|   read   |    grp_read_fu_54    |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      grp_fu_118      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln727_fu_148  |    0    |    0    |
|   zext   |  zext_ln727_1_fu_164 |    0    |    0    |
|          |  zext_ln727_2_fu_196 |    0    |    0    |
|          |  zext_ln727_3_fu_206 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     p_shl_fu_151     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln727_fu_170  |    0    |    0    |
|   trunc  | trunc_ln727_2_fu_186 |    0    |    0    |
|          | trunc_ln727_4_fu_201 |    0    |    0    |
|          | trunc_ln727_6_fu_211 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    57   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add_ln727_1_reg_239|    4   |
| add_ln727_reg_234 |    3   |
| icmp_ln724_reg_230|    1   |
|    r_2_reg_223    |    2   |
|     r_reg_216     |    2   |
+-------------------+--------+
|       Total       |   12   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_74 |  p0  |   3  |   4  |   12   ||    0    ||    14   |
| grp_access_fu_74 |  p1  |   3  |  16  |   48   ||    0    ||    14   |
| grp_access_fu_80 |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   72   ||  5.1219 ||    0    ||    42   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    0   |   42   |
|  Register |    -   |   12   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   12   |   99   |
+-----------+--------+--------+--------+
