
DW3000_op.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a22c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  0800a40c  0800a40c  0000b40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4f8  0800a4f8  0000c188  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a4f8  0800a4f8  0000b4f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a500  0800a500  0000c188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a500  0800a500  0000b500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a504  0800a504  0000b504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000188  20000000  0800a508  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c10  20000188  0800a690  0000c188  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d98  0800a690  0000cd98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c188  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014691  00000000  00000000  0000c1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f35  00000000  00000000  00020849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b8  00000000  00000000  00024780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d16  00000000  00000000  00025938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac7a  00000000  00000000  0002664e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a231  00000000  00000000  000512c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e898b  00000000  00000000  0006b4f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00153e84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d5c  00000000  00000000  00153ec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  00158c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000188 	.word	0x20000188
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a3f4 	.word	0x0800a3f4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000018c 	.word	0x2000018c
 800021c:	0800a3f4 	.word	0x0800a3f4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 80005fc:	887a      	ldrh	r2, [r7, #2]
 80005fe:	2301      	movs	r3, #1
 8000600:	6879      	ldr	r1, [r7, #4]
 8000602:	4805      	ldr	r0, [pc, #20]	@ (8000618 <sendBytes+0x2c>)
 8000604:	f003 fedb 	bl	80043be <HAL_SPI_Transmit>
 8000608:	4603      	mov	r3, r0
 800060a:	73fb      	strb	r3, [r7, #15]

  return status;
 800060c:	7bfb      	ldrb	r3, [r7, #15]
}
 800060e:	4618      	mov	r0, r3
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	200001a8 	.word	0x200001a8

0800061c <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 800062c:	887a      	ldrh	r2, [r7, #2]
 800062e:	2301      	movs	r3, #1
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <readBytes+0x28>)
 8000634:	f004 f839 	bl	80046aa <HAL_SPI_Receive>

  return status;
 8000638:	7bfb      	ldrb	r3, [r7, #15]
}
 800063a:	4618      	mov	r0, r3
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	200001a8 	.word	0x200001a8

08000648 <DW3000pack_fast_command>:

uint8_t DW3000pack_fast_command(uint8_t cmd) {
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
  uint8_t b = 0x81;
 8000652:	2381      	movs	r3, #129	@ 0x81
 8000654:	73fb      	strb	r3, [r7, #15]
  b |= ((cmd & 0x1F) << 1);
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	b25b      	sxtb	r3, r3
 800065e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8000662:	b25a      	sxtb	r2, r3
 8000664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000668:	4313      	orrs	r3, r2
 800066a:	b25b      	sxtb	r3, r3
 800066c:	73fb      	strb	r3, [r7, #15]

  return b;
 800066e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000670:	4618      	mov	r0, r3
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	460b      	mov	r3, r1
 8000688:	71bb      	strb	r3, [r7, #6]
 800068a:	4613      	mov	r3, r2
 800068c:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 800068e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000692:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 8000694:	797b      	ldrb	r3, [r7, #5]
 8000696:	b21b      	sxth	r3, r3
 8000698:	03db      	lsls	r3, r3, #15
 800069a:	b21a      	sxth	r2, r3
 800069c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	b21b      	sxth	r3, r3
 80006aa:	025b      	lsls	r3, r3, #9
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80006b2:	b21a      	sxth	r2, r3
 80006b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	b21b      	sxth	r3, r3
 80006bc:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 80006be:	79bb      	ldrb	r3, [r7, #6]
 80006c0:	b21b      	sxth	r3, r3
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80006ca:	b21a      	sxth	r2, r3
 80006cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	b21b      	sxth	r3, r3
 80006d4:	81fb      	strh	r3, [r7, #14]

  return header;
 80006d6:	89fb      	ldrh	r3, [r7, #14]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <DW3000pack_mask_cmd_1octet>:

void DW3000pack_mask_cmd_1octet(uint32_t reg, uint8_t andmask, uint8_t ormask, uint8_t* cmd) {
 80006e4:	b480      	push	{r7}
 80006e6:	b087      	sub	sp, #28
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	460b      	mov	r3, r1
 80006f0:	72fb      	strb	r3, [r7, #11]
 80006f2:	4613      	mov	r3, r2
 80006f4:	72bb      	strb	r3, [r7, #10]
  uint8_t base = reg >> 16;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	0c1b      	lsrs	r3, r3, #16
 80006fa:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC001;
 8000700:	f24c 0301 	movw	r3, #49153	@ 0xc001
 8000704:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8000706:	7dfb      	ldrb	r3, [r7, #23]
 8000708:	b21b      	sxth	r3, r3
 800070a:	025b      	lsls	r3, r3, #9
 800070c:	b21b      	sxth	r3, r3
 800070e:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000712:	b21a      	sxth	r2, r3
 8000714:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000718:	4313      	orrs	r3, r2
 800071a:	b21b      	sxth	r3, r3
 800071c:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800071e:	7dbb      	ldrb	r3, [r7, #22]
 8000720:	b21b      	sxth	r3, r3
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	b21b      	sxth	r3, r3
 8000726:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800072a:	b21a      	sxth	r2, r3
 800072c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000730:	4313      	orrs	r3, r2
 8000732:	b21b      	sxth	r3, r3
 8000734:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8000736:	8abb      	ldrh	r3, [r7, #20]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	b29b      	uxth	r3, r3
 800073c:	b2da      	uxtb	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	3301      	adds	r3, #1
 8000746:	8aba      	ldrh	r2, [r7, #20]
 8000748:	b2d2      	uxtb	r2, r2
 800074a:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3302      	adds	r3, #2
 8000750:	7afa      	ldrb	r2, [r7, #11]
 8000752:	701a      	strb	r2, [r3, #0]
  cmd[3] = ormask;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3303      	adds	r3, #3
 8000758:	7aba      	ldrb	r2, [r7, #10]
 800075a:	701a      	strb	r2, [r3, #0]
}
 800075c:	bf00      	nop
 800075e:	371c      	adds	r7, #28
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <DW3000pack_mask_cmd_2octet>:

void DW3000pack_mask_cmd_2octet(uint32_t reg, uint16_t andmask, uint16_t ormask, uint8_t* cmd) {
 8000768:	b480      	push	{r7}
 800076a:	b087      	sub	sp, #28
 800076c:	af00      	add	r7, sp, #0
 800076e:	60f8      	str	r0, [r7, #12]
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	460b      	mov	r3, r1
 8000774:	817b      	strh	r3, [r7, #10]
 8000776:	4613      	mov	r3, r2
 8000778:	813b      	strh	r3, [r7, #8]
  uint8_t base = reg >> 16;
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	0c1b      	lsrs	r3, r3, #16
 800077e:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC002;
 8000784:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8000788:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800078a:	7dfb      	ldrb	r3, [r7, #23]
 800078c:	b21b      	sxth	r3, r3
 800078e:	025b      	lsls	r3, r3, #9
 8000790:	b21b      	sxth	r3, r3
 8000792:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000796:	b21a      	sxth	r2, r3
 8000798:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800079c:	4313      	orrs	r3, r2
 800079e:	b21b      	sxth	r3, r3
 80007a0:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 80007a2:	7dbb      	ldrb	r3, [r7, #22]
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80007b4:	4313      	orrs	r3, r2
 80007b6:	b21b      	sxth	r3, r3
 80007b8:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 80007ba:	8abb      	ldrh	r3, [r7, #20]
 80007bc:	0a1b      	lsrs	r3, r3, #8
 80007be:	b29b      	uxth	r3, r3
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	3301      	adds	r3, #1
 80007ca:	8aba      	ldrh	r2, [r7, #20]
 80007cc:	b2d2      	uxtb	r2, r2
 80007ce:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3302      	adds	r3, #2
 80007d4:	897a      	ldrh	r2, [r7, #10]
 80007d6:	b2d2      	uxtb	r2, r2
 80007d8:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 80007da:	897b      	ldrh	r3, [r7, #10]
 80007dc:	0a1b      	lsrs	r3, r3, #8
 80007de:	b29a      	uxth	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3303      	adds	r3, #3
 80007e4:	b2d2      	uxtb	r2, r2
 80007e6:	701a      	strb	r2, [r3, #0]
  cmd[4] = ormask & 0xFF;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3304      	adds	r3, #4
 80007ec:	893a      	ldrh	r2, [r7, #8]
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	701a      	strb	r2, [r3, #0]
  cmd[5] = ormask >> 8;
 80007f2:	893b      	ldrh	r3, [r7, #8]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3305      	adds	r3, #5
 80007fc:	b2d2      	uxtb	r2, r2
 80007fe:	701a      	strb	r2, [r3, #0]
}
 8000800:	bf00      	nop
 8000802:	371c      	adds	r7, #28
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <DW3000pack_mask_cmd_4octet>:

void DW3000pack_mask_cmd_4octet(uint32_t reg, uint32_t andmask, uint32_t ormask, uint8_t* cmd) {
 800080c:	b480      	push	{r7}
 800080e:	b087      	sub	sp, #28
 8000810:	af00      	add	r7, sp, #0
 8000812:	60f8      	str	r0, [r7, #12]
 8000814:	60b9      	str	r1, [r7, #8]
 8000816:	607a      	str	r2, [r7, #4]
 8000818:	603b      	str	r3, [r7, #0]
  uint8_t base = reg >> 16;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	0c1b      	lsrs	r3, r3, #16
 800081e:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC003;
 8000824:	f24c 0303 	movw	r3, #49155	@ 0xc003
 8000828:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800082a:	7dfb      	ldrb	r3, [r7, #23]
 800082c:	b21b      	sxth	r3, r3
 800082e:	025b      	lsls	r3, r3, #9
 8000830:	b21b      	sxth	r3, r3
 8000832:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000836:	b21a      	sxth	r2, r3
 8000838:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800083c:	4313      	orrs	r3, r2
 800083e:	b21b      	sxth	r3, r3
 8000840:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 8000842:	7dbb      	ldrb	r3, [r7, #22]
 8000844:	b21b      	sxth	r3, r3
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	b21b      	sxth	r3, r3
 800084a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800084e:	b21a      	sxth	r2, r3
 8000850:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000854:	4313      	orrs	r3, r2
 8000856:	b21b      	sxth	r3, r3
 8000858:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 800085a:	8abb      	ldrh	r3, [r7, #20]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	b29b      	uxth	r3, r3
 8000860:	b2da      	uxtb	r2, r3
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	8aba      	ldrh	r2, [r7, #20]
 800086c:	b2d2      	uxtb	r2, r2
 800086e:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	3302      	adds	r3, #2
 8000874:	68ba      	ldr	r2, [r7, #8]
 8000876:	b2d2      	uxtb	r2, r2
 8000878:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	0a1a      	lsrs	r2, r3, #8
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	3303      	adds	r3, #3
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	701a      	strb	r2, [r3, #0]
  cmd[4] = andmask >> 16;
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	0c1a      	lsrs	r2, r3, #16
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	3304      	adds	r3, #4
 800088e:	b2d2      	uxtb	r2, r2
 8000890:	701a      	strb	r2, [r3, #0]
  cmd[5] = andmask >> 24;
 8000892:	68bb      	ldr	r3, [r7, #8]
 8000894:	0e1a      	lsrs	r2, r3, #24
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	3305      	adds	r3, #5
 800089a:	b2d2      	uxtb	r2, r2
 800089c:	701a      	strb	r2, [r3, #0]
  cmd[6] = ormask & 0xFF;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	3306      	adds	r3, #6
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	b2d2      	uxtb	r2, r2
 80008a6:	701a      	strb	r2, [r3, #0]
  cmd[7] = ormask >> 8;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	0a1a      	lsrs	r2, r3, #8
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	3307      	adds	r3, #7
 80008b0:	b2d2      	uxtb	r2, r2
 80008b2:	701a      	strb	r2, [r3, #0]
  cmd[8] = ormask >> 16;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	0c1a      	lsrs	r2, r3, #16
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	3308      	adds	r3, #8
 80008bc:	b2d2      	uxtb	r2, r2
 80008be:	701a      	strb	r2, [r3, #0]
  cmd[9] = ormask >> 24;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	0e1a      	lsrs	r2, r3, #24
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	3309      	adds	r3, #9
 80008c8:	b2d2      	uxtb	r2, r2
 80008ca:	701a      	strb	r2, [r3, #0]
}
 80008cc:	bf00      	nop
 80008ce:	371c      	adds	r7, #28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <set_bits>:

void set_bits(uint32_t reg, uint32_t mask, uint8_t reg_width) {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	@ 0x28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	4613      	mov	r3, r2
 80008e4:	71fb      	strb	r3, [r7, #7]
  // longest command is 10 bytes, so allocate 10 bytes
  uint8_t cmd[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	811a      	strh	r2, [r3, #8]
  uint32_t andmask = 0xFFFFFFFFUL;
 80008f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ormask  = mask;
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	623b      	str	r3, [r7, #32]

  if (reg_width == 1)      DW3000pack_mask_cmd_1octet(reg, andmask, ormask, cmd);
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d109      	bne.n	8000916 <set_bits+0x3e>
 8000902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000904:	b2d9      	uxtb	r1, r3
 8000906:	6a3b      	ldr	r3, [r7, #32]
 8000908:	b2da      	uxtb	r2, r3
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	68f8      	ldr	r0, [r7, #12]
 8000910:	f7ff fee8 	bl	80006e4 <DW3000pack_mask_cmd_1octet>
 8000914:	e016      	b.n	8000944 <set_bits+0x6c>
  else if (reg_width == 2) DW3000pack_mask_cmd_2octet(reg, andmask, ormask, cmd);
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	2b02      	cmp	r3, #2
 800091a:	d109      	bne.n	8000930 <set_bits+0x58>
 800091c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800091e:	b299      	uxth	r1, r3
 8000920:	6a3b      	ldr	r3, [r7, #32]
 8000922:	b29a      	uxth	r2, r3
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	68f8      	ldr	r0, [r7, #12]
 800092a:	f7ff ff1d 	bl	8000768 <DW3000pack_mask_cmd_2octet>
 800092e:	e009      	b.n	8000944 <set_bits+0x6c>
  else if (reg_width == 4) DW3000pack_mask_cmd_4octet(reg, andmask, ormask, cmd);
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	2b04      	cmp	r3, #4
 8000934:	d106      	bne.n	8000944 <set_bits+0x6c>
 8000936:	f107 0314 	add.w	r3, r7, #20
 800093a:	6a3a      	ldr	r2, [r7, #32]
 800093c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff ff64 	bl	800080c <DW3000pack_mask_cmd_4octet>

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800094a:	4809      	ldr	r0, [pc, #36]	@ (8000970 <set_bits+0x98>)
 800094c:	f001 f984 	bl	8001c58 <HAL_GPIO_WritePin>
  sendBytes(cmd, 10);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	210a      	movs	r1, #10
 8000956:	4618      	mov	r0, r3
 8000958:	f7ff fe48 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000962:	4803      	ldr	r0, [pc, #12]	@ (8000970 <set_bits+0x98>)
 8000964:	f001 f978 	bl	8001c58 <HAL_GPIO_WritePin>
}
 8000968:	bf00      	nop
 800096a:	3728      	adds	r7, #40	@ 0x28
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40020800 	.word	0x40020800

08000974 <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 * 
 * @param hspi 
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  // set SPI speed to 3 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2218      	movs	r2, #24
 8000980:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f003 fc70 	bl	8004268 <HAL_SPI_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <set_SPI2lowspeed+0x1e>
    Error_Handler();
 800098e:	f000 fc4f 	bl	8001230 <Error_Handler>
  }
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 * 
 * @param hspi 
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  // set SPI speed to 24 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2210      	movs	r2, #16
 80009a6:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f003 fc5d 	bl	8004268 <HAL_SPI_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <set_SPI2highspeed+0x1e>
    Error_Handler();
 80009b4:	f000 fc3c 	bl	8001230 <Error_Handler>
  }
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 * 
 */
void DW3000poweron(void) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	2102      	movs	r1, #2
 80009c8:	4802      	ldr	r0, [pc, #8]	@ (80009d4 <DW3000poweron+0x14>)
 80009ca:	f001 f945 	bl	8001c58 <HAL_GPIO_WritePin>
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40020000 	.word	0x40020000

080009d8 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 * 
 */
void DW3000hardReset(void) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	2108      	movs	r1, #8
 80009e0:	4806      	ldr	r0, [pc, #24]	@ (80009fc <DW3000hardReset+0x24>)
 80009e2:	f001 f939 	bl	8001c58 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80009e6:	200a      	movs	r0, #10
 80009e8:	f000 fe64 	bl	80016b4 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	2108      	movs	r1, #8
 80009f0:	4802      	ldr	r0, [pc, #8]	@ (80009fc <DW3000hardReset+0x24>)
 80009f2:	f001 f931 	bl	8001c58 <HAL_GPIO_WritePin>
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40020000 	.word	0x40020000

08000a00 <DW3000writereg>:
 * 
 * @param reg register full address (base + sub)
 * @param data data to write
 * @param len length of data to write (1, 2, 4 bytes)
 */
void DW3000writereg(uint32_t reg, uint8_t* data, uint8_t len) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	71fb      	strb	r3, [r7, #7]
  uint8_t base = reg >> 16;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	0c1b      	lsrs	r3, r3, #16
 8000a12:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 1);
 8000a18:	7db9      	ldrb	r1, [r7, #22]
 8000a1a:	7dfb      	ldrb	r3, [r7, #23]
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fe2c 	bl	800067c <DW3000pack_full_address>
 8000a24:	4603      	mov	r3, r0
 8000a26:	82bb      	strh	r3, [r7, #20]

  // uint8_t* regBytes = data;
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000a28:	8abb      	ldrh	r3, [r7, #20]
 8000a2a:	0a1b      	lsrs	r3, r3, #8
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	743b      	strb	r3, [r7, #16]
  headerBytes[1] = header & 0xFF;
 8000a32:	8abb      	ldrh	r3, [r7, #20]
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	747b      	strb	r3, [r7, #17]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3e:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <DW3000writereg+0x70>)
 8000a40:	f001 f90a 	bl	8001c58 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000a44:	f107 0310 	add.w	r3, r7, #16
 8000a48:	2102      	movs	r1, #2
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fdce 	bl	80005ec <sendBytes>
  sendBytes(data, len);
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	4619      	mov	r1, r3
 8000a56:	68b8      	ldr	r0, [r7, #8]
 8000a58:	f7ff fdc8 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a62:	4803      	ldr	r0, [pc, #12]	@ (8000a70 <DW3000writereg+0x70>)
 8000a64:	f001 f8f8 	bl	8001c58 <HAL_GPIO_WritePin>
}
 8000a68:	bf00      	nop
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40020800 	.word	0x40020800

08000a74 <DW3000readreg>:
 * 
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	0c1b      	lsrs	r3, r3, #16
 8000a84:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 8000a8a:	7db9      	ldrb	r1, [r7, #22]
 8000a8c:	7dfb      	ldrb	r3, [r7, #23]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fdf3 	bl	800067c <DW3000pack_full_address>
 8000a96:	4603      	mov	r3, r0
 8000a98:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000a9e:	8abb      	ldrh	r3, [r7, #20]
 8000aa0:	0a1b      	lsrs	r3, r3, #8
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 8000aa8:	8abb      	ldrh	r3, [r7, #20]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ab4:	4813      	ldr	r0, [pc, #76]	@ (8000b04 <DW3000readreg+0x90>)
 8000ab6:	f001 f8cf 	bl	8001c58 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000aba:	f107 0308 	add.w	r3, r7, #8
 8000abe:	2102      	movs	r1, #2
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fd93 	bl	80005ec <sendBytes>
  readBytes(regBytes, len);
 8000ac6:	78fb      	ldrb	r3, [r7, #3]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	f107 030c 	add.w	r3, r7, #12
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fda3 	bl	800061c <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000adc:	4809      	ldr	r0, [pc, #36]	@ (8000b04 <DW3000readreg+0x90>)
 8000ade:	f001 f8bb 	bl	8001c58 <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 8000ae6:	7bbb      	ldrb	r3, [r7, #14]
 8000ae8:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 8000aea:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 8000aec:	7b7b      	ldrb	r3, [r7, #13]
 8000aee:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 8000af0:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 8000af2:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]

  return regValue;
 8000af8:	693b      	ldr	r3, [r7, #16]
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40020800 	.word	0x40020800

08000b08 <DW3000enter_IDLE_PLL>:

/**
 * @brief set the AINIT2IDLE bit in the SEQ_CTRL register to automatically enter the IDLE_PLL state
 * 
 */
void DW3000enter_IDLE_PLL(void) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  set_bits(SEQ_CTRL_ID, SEQ_CTRL_AINIT2IDLE_BIT_MASK, 4); // set the AINIT2IDLE bit
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b12:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <DW3000enter_IDLE_PLL+0x1c>)
 8000b14:	f7ff fee0 	bl	80008d8 <set_bits>
  Delay_us(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f000 f8ea 	bl	8000cf2 <Delay_us>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	00110008 	.word	0x00110008

08000b28 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_RC(void) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 8000b2e:	2104      	movs	r1, #4
 8000b30:	2044      	movs	r0, #68	@ 0x44
 8000b32:	f7ff ff9f 	bl	8000a74 <DW3000readreg>
 8000b36:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK)) ? 1U : 0U;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	0e1b      	lsrs	r3, r3, #24
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	b2db      	uxtb	r3, r3
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <DW3000check_IDLE_PLL>:
/**
 * @brief check if the DW3000 PLL locked, which shows the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_PLL(void) {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 8000b52:	2104      	movs	r1, #4
 8000b54:	2044      	movs	r0, #68	@ 0x44
 8000b56:	f7ff ff8d 	bl	8000a74 <DW3000readreg>
 8000b5a:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_CP_LOCK_BIT_MASK)) == (SYS_STATUS_CP_LOCK_BIT_MASK)) ? 1U : 0U;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	085b      	lsrs	r3, r3, #1
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	b2db      	uxtb	r3, r3
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <DW3000check_IDLE>:
/**
 * @brief check if the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE(void) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATE_LO_ID, 4);
 8000b76:	2104      	movs	r1, #4
 8000b78:	4808      	ldr	r0, [pc, #32]	@ (8000b9c <DW3000check_IDLE+0x2c>)
 8000b7a:	f7ff ff7b 	bl	8000a74 <DW3000readreg>
 8000b7e:	6078      	str	r0, [r7, #4]
  return (reg >> 16 & DW_SYS_STATE_IDLE) == DW_SYS_STATE_IDLE ? 1 : 0;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	0c1b      	lsrs	r3, r3, #16
 8000b84:	f003 0303 	and.w	r3, r3, #3
 8000b88:	2b03      	cmp	r3, #3
 8000b8a:	bf0c      	ite	eq
 8000b8c:	2301      	moveq	r3, #1
 8000b8e:	2300      	movne	r3, #0
 8000b90:	b2db      	uxtb	r3, r3
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	000f0030 	.word	0x000f0030

08000ba0 <DW3000_writefastCMD_FZ>:
/**
 * @brief write a fast command to the DW3000
 * 
 * @param cmd 
 */
void DW3000_writefastCMD_FZ(uint8_t cmd) {
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd2send = DW3000pack_fast_command(cmd);
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fd4b 	bl	8000648 <DW3000pack_fast_command>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bbc:	4809      	ldr	r0, [pc, #36]	@ (8000be4 <DW3000_writefastCMD_FZ+0x44>)
 8000bbe:	f001 f84b 	bl	8001c58 <HAL_GPIO_WritePin>
  sendBytes(&cmd2send, 1);
 8000bc2:	f107 030f 	add.w	r3, r7, #15
 8000bc6:	2101      	movs	r1, #1
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff fd0f 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bd4:	4803      	ldr	r0, [pc, #12]	@ (8000be4 <DW3000_writefastCMD_FZ+0x44>)
 8000bd6:	f001 f83f 	bl	8001c58 <HAL_GPIO_WritePin>
}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40020800 	.word	0x40020800

08000be8 <DW3000_clear_IRQ>:

// clear the IRQ flags
void DW3000_clear_IRQ(void) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
  uint32_t irqFlags = DW3000readreg(SYS_STATUS_ID, 4);
 8000bee:	2104      	movs	r1, #4
 8000bf0:	2044      	movs	r0, #68	@ 0x44
 8000bf2:	f7ff ff3f 	bl	8000a74 <DW3000readreg>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	607b      	str	r3, [r7, #4]
    // FZ: Clear the interrupt flags
  DW3000writereg(SYS_STATUS_ID, (uint8_t*)&irqFlags, 4);
 8000bfa:	1d3b      	adds	r3, r7, #4
 8000bfc:	2204      	movs	r2, #4
 8000bfe:	4619      	mov	r1, r3
 8000c00:	2044      	movs	r0, #68	@ 0x44
 8000c02:	f7ff fefd 	bl	8000a00 <DW3000writereg>
  DW3000_IRQ_flag = false;
 8000c06:	4b03      	ldr	r3, [pc, #12]	@ (8000c14 <DW3000_clear_IRQ+0x2c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	701a      	strb	r2, [r3, #0]
}
 8000c0c:	bf00      	nop
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	200001a4 	.word	0x200001a4

08000c18 <HAL_GPIO_EXTI_Callback>:

// FZ: the IRQ will be triggered at the very beginning because
// the SPI ready will cause an interrupt
// so we need to clear the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == UWB_IRQ_Pin) {
 8000c22:	88fb      	ldrh	r3, [r7, #6]
 8000c24:	2b04      	cmp	r3, #4
 8000c26:	d102      	bne.n	8000c2e <HAL_GPIO_EXTI_Callback+0x16>
    DW3000_IRQ_flag = true;
 8000c28:	4b04      	ldr	r3, [pc, #16]	@ (8000c3c <HAL_GPIO_EXTI_Callback+0x24>)
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	701a      	strb	r2, [r3, #0]
  }
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	200001a4 	.word	0x200001a4

08000c40 <DW3000_irq_for_tx_done>:

void DW3000_irq_for_tx_done(void) {
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
  uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
 8000c46:	2104      	movs	r1, #4
 8000c48:	203c      	movs	r0, #60	@ 0x3c
 8000c4a:	f7ff ff13 	bl	8000a74 <DW3000readreg>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	607b      	str	r3, [r7, #4]
  sys_enable |= SYS_ENABLE_LO_TXFRS_ENABLE_BIT_MASK; // Enable TX done interrupt
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c58:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	2204      	movs	r2, #4
 8000c5e:	4619      	mov	r1, r3
 8000c60:	203c      	movs	r0, #60	@ 0x3c
 8000c62:	f7ff fecd 	bl	8000a00 <DW3000writereg>
}
 8000c66:	bf00      	nop
 8000c68:	3708      	adds	r7, #8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <DW3000_writetxdata_FZ>:
 * 
 * @param data data2send
 * @param len length of data2send
 * @return uint8_t 
 */
void DW3000_writetxdata_FZ(uint8_t *data, uint16_t len) {
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
 8000c76:	460b      	mov	r3, r1
 8000c78:	807b      	strh	r3, [r7, #2]
  DW3000writereg(TX_BUFFER_ID, data, len);
 8000c7a:	887b      	ldrh	r3, [r7, #2]
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	461a      	mov	r2, r3
 8000c80:	6879      	ldr	r1, [r7, #4]
 8000c82:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8000c86:	f7ff febb 	bl	8000a00 <DW3000writereg>
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <DW3000_txcmd_FZ>:
/**
 * @brief write a TX fast command
 * 
 * @param delay 
 */
void DW3000_txcmd_FZ(uint32_t delay) {
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b082      	sub	sp, #8
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]
  DW3000_writefastCMD_FZ(CMD_TX);
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	f7ff ff80 	bl	8000ba0 <DW3000_writefastCMD_FZ>
}
 8000ca0:	bf00      	nop
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <blink_led>:
 * 
 * @param GPIOx GPIO port
 * @param GPIO_Pin GPIO pin
 * @param interval LED on duration in ms. If 0, always on.
 */
void blink_led(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, int interval) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	607a      	str	r2, [r7, #4]
 8000cb4:	817b      	strh	r3, [r7, #10]
    // if interval > 0, blink
	if (interval) {
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d010      	beq.n	8000cde <blink_led+0x36>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000cbc:	897b      	ldrh	r3, [r7, #10]
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	68f8      	ldr	r0, [r7, #12]
 8000cc4:	f000 ffc8 	bl	8001c58 <HAL_GPIO_WritePin>
		HAL_Delay(interval);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f000 fcf2 	bl	80016b4 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000cd0:	897b      	ldrh	r3, [r7, #10]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	68f8      	ldr	r0, [r7, #12]
 8000cd8:	f000 ffbe 	bl	8001c58 <HAL_GPIO_WritePin>
	}
	// if interval == 0, always on
	else {
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}
 8000cdc:	e005      	b.n	8000cea <blink_led+0x42>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000cde:	897b      	ldrh	r3, [r7, #10]
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	68f8      	ldr	r0, [r7, #12]
 8000ce6:	f000 ffb7 	bl	8001c58 <HAL_GPIO_WritePin>
}
 8000cea:	bf00      	nop
 8000cec:	3710      	adds	r7, #16
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <Delay_us>:

void Delay_us(uint32_t us)
{
 8000cf2:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000cf6:	b087      	sub	sp, #28
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  uint64_t delayus;
	unsigned int i;

  delayus = us * 10;
 8000cfc:	687a      	ldr	r2, [r7, #4]
 8000cfe:	4613      	mov	r3, r2
 8000d00:	009b      	lsls	r3, r3, #2
 8000d02:	4413      	add	r3, r2
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	461a      	mov	r2, r3
 8000d08:	2300      	movs	r3, #0
 8000d0a:	4690      	mov	r8, r2
 8000d0c:	4699      	mov	r9, r3
 8000d0e:	e9c7 8902 	strd	r8, r9, [r7, #8]
  for (i = 0; i < delayus; i++)
 8000d12:	2300      	movs	r3, #0
 8000d14:	617b      	str	r3, [r7, #20]
 8000d16:	e003      	b.n	8000d20 <Delay_us+0x2e>
  {
    __NOP();
 8000d18:	bf00      	nop
  for (i = 0; i < delayus; i++)
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	2200      	movs	r2, #0
 8000d24:	461c      	mov	r4, r3
 8000d26:	4615      	mov	r5, r2
 8000d28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000d2c:	4294      	cmp	r4, r2
 8000d2e:	eb75 0303 	sbcs.w	r3, r5, r3
 8000d32:	d3f1      	bcc.n	8000d18 <Delay_us+0x26>
  }
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	371c      	adds	r7, #28
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000d40:	4770      	bx	lr
	...

08000d44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d4a:	f000 fc56 	bl	80015fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d4e:	f000 f8b3 	bl	8000eb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d52:	f000 f99b 	bl	800108c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000d56:	f000 f91d 	bl	8000f94 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000d5a:	f000 f959 	bl	8001010 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000d5e:	f005 fd89 	bl	8006874 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000d62:	f007 fe67 	bl	8008a34 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10);
 8000d66:	200a      	movs	r0, #10
 8000d68:	f000 fca4 	bl	80016b4 <HAL_Delay>

  DW3000poweron();
 8000d6c:	f7ff fe28 	bl	80009c0 <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 8000d70:	200a      	movs	r0, #10
 8000d72:	f000 fc9f 	bl	80016b4 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 8000d76:	f7ff fe2f 	bl	80009d8 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 8000d7a:	200a      	movs	r0, #10
 8000d7c:	f000 fc9a 	bl	80016b4 <HAL_Delay>

  set_SPI2lowspeed(&hspi1);
 8000d80:	4844      	ldr	r0, [pc, #272]	@ (8000e94 <main+0x150>)
 8000d82:	f7ff fdf7 	bl	8000974 <set_SPI2lowspeed>
  // HAL_Delay(10);     // wait for the DW3000 to wake up

  // Make sure the SPI is ready
  while(!(DW3000readreg(SYS_STATUS_ID, 4) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8000d86:	e002      	b.n	8000d8e <main+0x4a>
    HAL_Delay(10);
 8000d88:	200a      	movs	r0, #10
 8000d8a:	f000 fc93 	bl	80016b4 <HAL_Delay>
  while(!(DW3000readreg(SYS_STATUS_ID, 4) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8000d8e:	2104      	movs	r1, #4
 8000d90:	2044      	movs	r0, #68	@ 0x44
 8000d92:	f7ff fe6f 	bl	8000a74 <DW3000readreg>
 8000d96:	4603      	mov	r3, r0
 8000d98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d0f3      	beq.n	8000d88 <main+0x44>
  }

  // check if the DW3000 is present
  uint32_t dev_id = DW3000readreg(DEV_ID_ID, 4);
 8000da0:	2104      	movs	r1, #4
 8000da2:	2000      	movs	r0, #0
 8000da4:	f7ff fe66 	bl	8000a74 <DW3000readreg>
 8000da8:	6078      	str	r0, [r7, #4]
  printf("DW3000 Device ID: 0x%08lX\r\n", dev_id);
 8000daa:	6879      	ldr	r1, [r7, #4]
 8000dac:	483a      	ldr	r0, [pc, #232]	@ (8000e98 <main+0x154>)
 8000dae:	f008 fd63 	bl	8009878 <iprintf>

  if (dev_id == (uint32_t)DWT_DW3000_DEV_ID) {
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a39      	ldr	r2, [pc, #228]	@ (8000e9c <main+0x158>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d10d      	bne.n	8000dd6 <main+0x92>
    blink_led(PIN_LED1_GPIO_Port, PIN_LED1_Pin, 50);
 8000dba:	2232      	movs	r2, #50	@ 0x32
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	4838      	ldr	r0, [pc, #224]	@ (8000ea0 <main+0x15c>)
 8000dc0:	f7ff ff72 	bl	8000ca8 <blink_led>
  }
  else {
    while (1);
  }

  HAL_Delay(10);
 8000dc4:	200a      	movs	r0, #10
 8000dc6:	f000 fc75 	bl	80016b4 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 8000dca:	f7ff fead 	bl	8000b28 <DW3000check_IDLE_RC>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d00c      	beq.n	8000dee <main+0xaa>
 8000dd4:	e000      	b.n	8000dd8 <main+0x94>
    while (1);
 8000dd6:	e7fe      	b.n	8000dd6 <main+0x92>
    DW3000enter_IDLE_PLL(); // enter PLL mode
 8000dd8:	f7ff fe96 	bl	8000b08 <DW3000enter_IDLE_PLL>
    HAL_Delay(10); // wait for the PLL to lock
 8000ddc:	200a      	movs	r0, #10
 8000dde:	f000 fc69 	bl	80016b4 <HAL_Delay>
    while (1);
  }

  // wait until the PLL is locked and the DW3000 is in IDLE state
  // actually this is redundant since PLL lock means IDLE_PLL state
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8000de2:	f7ff feb3 	bl	8000b4c <DW3000check_IDLE_PLL>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d011      	beq.n	8000e10 <main+0xcc>
 8000dec:	e000      	b.n	8000df0 <main+0xac>
    while (1);
 8000dee:	e7fe      	b.n	8000dee <main+0xaa>
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8000df0:	f7ff febe 	bl	8000b70 <DW3000check_IDLE>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d00a      	beq.n	8000e10 <main+0xcc>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	4828      	ldr	r0, [pc, #160]	@ (8000ea0 <main+0x15c>)
 8000e00:	f000 ff2a 	bl	8001c58 <HAL_GPIO_WritePin>
  else {
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
    while (1);
  }

  DW3000_irq_for_tx_done(); // enable the IRQ for TX done
 8000e04:	f7ff ff1c 	bl	8000c40 <DW3000_irq_for_tx_done>
  // DW3000set_TXLED(); // set TX_LED

  // after PLL locked, SPI can operate up to 38MHz.
  set_SPI2highspeed(&hspi1);
 8000e08:	4822      	ldr	r0, [pc, #136]	@ (8000e94 <main+0x150>)
 8000e0a:	f7ff fdc6 	bl	800099a <set_SPI2highspeed>
 8000e0e:	e006      	b.n	8000e1e <main+0xda>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8000e10:	2200      	movs	r2, #0
 8000e12:	2101      	movs	r1, #1
 8000e14:	4822      	ldr	r0, [pc, #136]	@ (8000ea0 <main+0x15c>)
 8000e16:	f000 ff1f 	bl	8001c58 <HAL_GPIO_WritePin>
    while (1);
 8000e1a:	bf00      	nop
 8000e1c:	e7fd      	b.n	8000e1a <main+0xd6>
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // send data
    DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8000e1e:	f7ff fee3 	bl	8000be8 <DW3000_clear_IRQ>
    DW3000_writetxdata_FZ(data2send, 10);
 8000e22:	210a      	movs	r1, #10
 8000e24:	481f      	ldr	r0, [pc, #124]	@ (8000ea4 <main+0x160>)
 8000e26:	f7ff ff22 	bl	8000c6e <DW3000_writetxdata_FZ>
    DW3000_txcmd_FZ(0);
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f7ff ff31 	bl	8000c92 <DW3000_txcmd_FZ>

    // wait for the IRQ to be triggered
    while (!DW3000_IRQ_flag) {;}
 8000e30:	bf00      	nop
 8000e32:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea8 <main+0x164>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	f083 0301 	eor.w	r3, r3, #1
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d1f8      	bne.n	8000e32 <main+0xee>

    DW3000_IRQ_flag = false; // reset the flag
 8000e40:	4b19      	ldr	r3, [pc, #100]	@ (8000ea8 <main+0x164>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	701a      	strb	r2, [r3, #0]
    uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 8000e46:	2104      	movs	r1, #4
 8000e48:	2044      	movs	r0, #68	@ 0x44
 8000e4a:	f7ff fe13 	bl	8000a74 <DW3000readreg>
 8000e4e:	6038      	str	r0, [r7, #0]
    if (current_status & SYS_STATUS_TXFRS_BIT_MASK) {
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d004      	beq.n	8000e64 <main+0x120>
      // TX done
      printf("TX done, SYS_STATUS: 0x%08lX\r\n", current_status);
 8000e5a:	6839      	ldr	r1, [r7, #0]
 8000e5c:	4813      	ldr	r0, [pc, #76]	@ (8000eac <main+0x168>)
 8000e5e:	f008 fd0b 	bl	8009878 <iprintf>
 8000e62:	e003      	b.n	8000e6c <main+0x128>
    } else {
      // TX failed
      printf("TX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 8000e64:	6839      	ldr	r1, [r7, #0]
 8000e66:	4812      	ldr	r0, [pc, #72]	@ (8000eb0 <main+0x16c>)
 8000e68:	f008 fd06 	bl	8009878 <iprintf>
    }
    // clear the IRQ flags
    DW3000_clear_IRQ();
 8000e6c:	f7ff febc 	bl	8000be8 <DW3000_clear_IRQ>
    HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 8000e70:	2201      	movs	r2, #1
 8000e72:	2110      	movs	r1, #16
 8000e74:	480f      	ldr	r0, [pc, #60]	@ (8000eb4 <main+0x170>)
 8000e76:	f000 feef 	bl	8001c58 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000e7a:	2032      	movs	r0, #50	@ 0x32
 8000e7c:	f000 fc1a 	bl	80016b4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	2110      	movs	r1, #16
 8000e84:	480b      	ldr	r0, [pc, #44]	@ (8000eb4 <main+0x170>)
 8000e86:	f000 fee7 	bl	8001c58 <HAL_GPIO_WritePin>
    HAL_Delay(950);
 8000e8a:	f240 30b6 	movw	r0, #950	@ 0x3b6
 8000e8e:	f000 fc11 	bl	80016b4 <HAL_Delay>
  while (1) {
 8000e92:	e7c4      	b.n	8000e1e <main+0xda>
 8000e94:	200001a8 	.word	0x200001a8
 8000e98:	0800a40c 	.word	0x0800a40c
 8000e9c:	deca0302 	.word	0xdeca0302
 8000ea0:	40020400 	.word	0x40020400
 8000ea4:	20000000 	.word	0x20000000
 8000ea8:	200001a4 	.word	0x200001a4
 8000eac:	0800a428 	.word	0x0800a428
 8000eb0:	0800a448 	.word	0x0800a448
 8000eb4:	40020800 	.word	0x40020800

08000eb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b094      	sub	sp, #80	@ 0x50
 8000ebc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ebe:	f107 0320 	add.w	r3, r7, #32
 8000ec2:	2230      	movs	r2, #48	@ 0x30
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f008 fce8 	bl	800989c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ecc:	f107 030c 	add.w	r3, r7, #12
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000edc:	f002 f97a 	bl	80031d4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f8c <SystemClock_Config+0xd4>)
 8000ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee4:	4a29      	ldr	r2, [pc, #164]	@ (8000f8c <SystemClock_Config+0xd4>)
 8000ee6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eea:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eec:	4b27      	ldr	r3, [pc, #156]	@ (8000f8c <SystemClock_Config+0xd4>)
 8000eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ef8:	4b25      	ldr	r3, [pc, #148]	@ (8000f90 <SystemClock_Config+0xd8>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a24      	ldr	r2, [pc, #144]	@ (8000f90 <SystemClock_Config+0xd8>)
 8000efe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f02:	6013      	str	r3, [r2, #0]
 8000f04:	4b22      	ldr	r3, [pc, #136]	@ (8000f90 <SystemClock_Config+0xd8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f0c:	607b      	str	r3, [r7, #4]
 8000f0e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f10:	2301      	movs	r3, #1
 8000f12:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f14:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f1e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f24:	2308      	movs	r3, #8
 8000f26:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000f28:	2360      	movs	r3, #96	@ 0x60
 8000f2a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f30:	2304      	movs	r3, #4
 8000f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f34:	f107 0320 	add.w	r3, r7, #32
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f002 f9ab 	bl	8003294 <HAL_RCC_OscConfig>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000f44:	f000 f974 	bl	8001230 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f48:	f002 f954 	bl	80031f4 <HAL_PWREx_EnableOverDrive>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000f52:	f000 f96d 	bl	8001230 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f56:	230f      	movs	r3, #15
 8000f58:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f66:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000f6e:	f107 030c 	add.w	r3, r7, #12
 8000f72:	2103      	movs	r1, #3
 8000f74:	4618      	mov	r0, r3
 8000f76:	f002 fc31 	bl	80037dc <HAL_RCC_ClockConfig>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000f80:	f000 f956 	bl	8001230 <Error_Handler>
  }
}
 8000f84:	bf00      	nop
 8000f86:	3750      	adds	r7, #80	@ 0x50
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40023800 	.word	0x40023800
 8000f90:	40007000 	.word	0x40007000

08000f94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f98:	4b1b      	ldr	r3, [pc, #108]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800100c <MX_SPI1_Init+0x78>)
 8000f9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fa0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fa4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fa6:	4b18      	ldr	r3, [pc, #96]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fac:	4b16      	ldr	r3, [pc, #88]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fae:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000fb2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fba:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fc6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fca:	2220      	movs	r2, #32
 8000fcc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fce:	4b0e      	ldr	r3, [pc, #56]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fda:	4b0b      	ldr	r3, [pc, #44]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000fe0:	4b09      	ldr	r3, [pc, #36]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fe2:	2207      	movs	r2, #7
 8000fe4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fe6:	4b08      	ldr	r3, [pc, #32]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000fee:	2208      	movs	r2, #8
 8000ff0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ff2:	4805      	ldr	r0, [pc, #20]	@ (8001008 <MX_SPI1_Init+0x74>)
 8000ff4:	f003 f938 	bl	8004268 <HAL_SPI_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000ffe:	f000 f917 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	200001a8 	.word	0x200001a8
 800100c:	40013000 	.word	0x40013000

08001010 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001016:	4a1c      	ldr	r2, [pc, #112]	@ (8001088 <MX_SPI2_Init+0x78>)
 8001018:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800101a:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <MX_SPI2_Init+0x74>)
 800101c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001020:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001022:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001028:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <MX_SPI2_Init+0x74>)
 800102a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800102e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001030:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001032:	2200      	movs	r2, #0
 8001034:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001038:	2200      	movs	r2, #0
 800103a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800103c:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_SPI2_Init+0x74>)
 800103e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001042:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001046:	2238      	movs	r2, #56	@ 0x38
 8001048:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800104a:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <MX_SPI2_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001050:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001056:	4b0b      	ldr	r3, [pc, #44]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800105c:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <MX_SPI2_Init+0x74>)
 800105e:	2207      	movs	r2, #7
 8001060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001062:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001064:	2200      	movs	r2, #0
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <MX_SPI2_Init+0x74>)
 800106a:	2208      	movs	r2, #8
 800106c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800106e:	4805      	ldr	r0, [pc, #20]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001070:	f003 f8fa 	bl	8004268 <HAL_SPI_Init>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800107a:	f000 f8d9 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000020c 	.word	0x2000020c
 8001088:	40003800 	.word	0x40003800

0800108c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	@ 0x28
 8001090:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
 80010a0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a2:	4b5f      	ldr	r3, [pc, #380]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	4a5e      	ldr	r2, [pc, #376]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010a8:	f043 0304 	orr.w	r3, r3, #4
 80010ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ae:	4b5c      	ldr	r3, [pc, #368]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b2:	f003 0304 	and.w	r3, r3, #4
 80010b6:	613b      	str	r3, [r7, #16]
 80010b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ba:	4b59      	ldr	r3, [pc, #356]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010be:	4a58      	ldr	r2, [pc, #352]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c6:	4b56      	ldr	r3, [pc, #344]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	4b53      	ldr	r3, [pc, #332]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d6:	4a52      	ldr	r2, [pc, #328]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010d8:	f043 0301 	orr.w	r3, r3, #1
 80010dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010de:	4b50      	ldr	r3, [pc, #320]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ea:	4b4d      	ldr	r3, [pc, #308]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	4a4c      	ldr	r2, [pc, #304]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010f0:	f043 0302 	orr.w	r3, r3, #2
 80010f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001220 <MX_GPIO_Init+0x194>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	607b      	str	r3, [r7, #4]
 8001100:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8001102:	2200      	movs	r2, #0
 8001104:	2158      	movs	r1, #88	@ 0x58
 8001106:	4847      	ldr	r0, [pc, #284]	@ (8001224 <MX_GPIO_Init+0x198>)
 8001108:	f000 fda6 	bl	8001c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 800110c:	2201      	movs	r2, #1
 800110e:	2101      	movs	r1, #1
 8001110:	4845      	ldr	r0, [pc, #276]	@ (8001228 <MX_GPIO_Init+0x19c>)
 8001112:	f000 fda1 	bl	8001c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	210a      	movs	r1, #10
 800111a:	4843      	ldr	r0, [pc, #268]	@ (8001228 <MX_GPIO_Init+0x19c>)
 800111c:	f000 fd9c 	bl	8001c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	2101      	movs	r1, #1
 8001124:	4841      	ldr	r0, [pc, #260]	@ (800122c <MX_GPIO_Init+0x1a0>)
 8001126:	f000 fd97 	bl	8001c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800112a:	2201      	movs	r2, #1
 800112c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001130:	483c      	ldr	r0, [pc, #240]	@ (8001224 <MX_GPIO_Init+0x198>)
 8001132:	f000 fd91 	bl	8001c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_RESET_Pin SD_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin|SD_CS_Pin|UWB_CS_Pin;
 8001136:	f44f 7312 	mov.w	r3, #584	@ 0x248
 800113a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113c:	2301      	movs	r3, #1
 800113e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001140:	2301      	movs	r3, #1
 8001142:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2300      	movs	r3, #0
 8001146:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	4619      	mov	r1, r3
 800114e:	4835      	ldr	r0, [pc, #212]	@ (8001224 <MX_GPIO_Init+0x198>)
 8001150:	f000 fbe6 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin;
 8001154:	2301      	movs	r3, #1
 8001156:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001158:	2301      	movs	r3, #1
 800115a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800115c:	2301      	movs	r3, #1
 800115e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001160:	2300      	movs	r3, #0
 8001162:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_CS_GPIO_Port, &GPIO_InitStruct);
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4619      	mov	r1, r3
 800116a:	482f      	ldr	r0, [pc, #188]	@ (8001228 <MX_GPIO_Init+0x19c>)
 800116c:	f000 fbd8 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin;
 8001170:	230a      	movs	r3, #10
 8001172:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
 8001176:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001180:	f107 0314 	add.w	r3, r7, #20
 8001184:	4619      	mov	r1, r3
 8001186:	4828      	ldr	r0, [pc, #160]	@ (8001228 <MX_GPIO_Init+0x19c>)
 8001188:	f000 fbca 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 800118c:	2304      	movs	r3, #4
 800118e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001190:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	4619      	mov	r1, r3
 80011a0:	4821      	ldr	r0, [pc, #132]	@ (8001228 <MX_GPIO_Init+0x19c>)
 80011a2:	f000 fbbd 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 80011a6:	2310      	movs	r3, #16
 80011a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011aa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011b0:	2302      	movs	r3, #2
 80011b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 80011b4:	f107 0314 	add.w	r3, r7, #20
 80011b8:	4619      	mov	r1, r3
 80011ba:	481b      	ldr	r0, [pc, #108]	@ (8001228 <MX_GPIO_Init+0x19c>)
 80011bc:	f000 fbb0 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 80011c0:	2310      	movs	r3, #16
 80011c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c4:	2301      	movs	r3, #1
 80011c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	4619      	mov	r1, r3
 80011d6:	4813      	ldr	r0, [pc, #76]	@ (8001224 <MX_GPIO_Init+0x198>)
 80011d8:	f000 fba2 	bl	8001920 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 80011dc:	2301      	movs	r3, #1
 80011de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e0:	2301      	movs	r3, #1
 80011e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e8:	2300      	movs	r3, #0
 80011ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 80011ec:	f107 0314 	add.w	r3, r7, #20
 80011f0:	4619      	mov	r1, r3
 80011f2:	480e      	ldr	r0, [pc, #56]	@ (800122c <MX_GPIO_Init+0x1a0>)
 80011f4:	f000 fb94 	bl	8001920 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80011f8:	2200      	movs	r2, #0
 80011fa:	2100      	movs	r1, #0
 80011fc:	2008      	movs	r0, #8
 80011fe:	f000 fb58 	bl	80018b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001202:	2008      	movs	r0, #8
 8001204:	f000 fb71 	bl	80018ea <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	2100      	movs	r1, #0
 800120c:	200a      	movs	r0, #10
 800120e:	f000 fb50 	bl	80018b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001212:	200a      	movs	r0, #10
 8001214:	f000 fb69 	bl	80018ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001218:	bf00      	nop
 800121a:	3728      	adds	r7, #40	@ 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40023800 	.word	0x40023800
 8001224:	40020800 	.word	0x40020800
 8001228:	40020000 	.word	0x40020000
 800122c:	40020400 	.word	0x40020400

08001230 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001234:	b672      	cpsid	i
}
 8001236:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001238:	bf00      	nop
 800123a:	e7fd      	b.n	8001238 <Error_Handler+0x8>

0800123c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	4b0f      	ldr	r3, [pc, #60]	@ (8001280 <HAL_MspInit+0x44>)
 8001244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001246:	4a0e      	ldr	r2, [pc, #56]	@ (8001280 <HAL_MspInit+0x44>)
 8001248:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800124c:	6413      	str	r3, [r2, #64]	@ 0x40
 800124e:	4b0c      	ldr	r3, [pc, #48]	@ (8001280 <HAL_MspInit+0x44>)
 8001250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001256:	607b      	str	r3, [r7, #4]
 8001258:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_MspInit+0x44>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125e:	4a08      	ldr	r2, [pc, #32]	@ (8001280 <HAL_MspInit+0x44>)
 8001260:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001264:	6453      	str	r3, [r2, #68]	@ 0x44
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <HAL_MspInit+0x44>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800126e:	603b      	str	r3, [r7, #0]
 8001270:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800

08001284 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08c      	sub	sp, #48	@ 0x30
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	f107 031c 	add.w	r3, r7, #28
 8001290:	2200      	movs	r2, #0
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	605a      	str	r2, [r3, #4]
 8001296:	609a      	str	r2, [r3, #8]
 8001298:	60da      	str	r2, [r3, #12]
 800129a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a3c      	ldr	r2, [pc, #240]	@ (8001394 <HAL_SPI_MspInit+0x110>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d128      	bne.n	80012f8 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012aa:	4a3b      	ldr	r2, [pc, #236]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 80012ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012b2:	4b39      	ldr	r3, [pc, #228]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012ba:	61bb      	str	r3, [r7, #24]
 80012bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012be:	4b36      	ldr	r3, [pc, #216]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c2:	4a35      	ldr	r2, [pc, #212]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ca:	4b33      	ldr	r3, [pc, #204]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80012d6:	23e0      	movs	r3, #224	@ 0xe0
 80012d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012e6:	2305      	movs	r3, #5
 80012e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ea:	f107 031c 	add.w	r3, r7, #28
 80012ee:	4619      	mov	r1, r3
 80012f0:	482a      	ldr	r0, [pc, #168]	@ (800139c <HAL_SPI_MspInit+0x118>)
 80012f2:	f000 fb15 	bl	8001920 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80012f6:	e049      	b.n	800138c <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a28      	ldr	r2, [pc, #160]	@ (80013a0 <HAL_SPI_MspInit+0x11c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d144      	bne.n	800138c <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001302:	4b25      	ldr	r3, [pc, #148]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 8001304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001306:	4a24      	ldr	r2, [pc, #144]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 8001308:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800130c:	6413      	str	r3, [r2, #64]	@ 0x40
 800130e:	4b22      	ldr	r3, [pc, #136]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 8001310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001312:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001316:	613b      	str	r3, [r7, #16]
 8001318:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800131a:	4b1f      	ldr	r3, [pc, #124]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	4a1e      	ldr	r2, [pc, #120]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 8001320:	f043 0304 	orr.w	r3, r3, #4
 8001324:	6313      	str	r3, [r2, #48]	@ 0x30
 8001326:	4b1c      	ldr	r3, [pc, #112]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132a:	f003 0304 	and.w	r3, r3, #4
 800132e:	60fb      	str	r3, [r7, #12]
 8001330:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001332:	4b19      	ldr	r3, [pc, #100]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001336:	4a18      	ldr	r2, [pc, #96]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 8001338:	f043 0302 	orr.w	r3, r3, #2
 800133c:	6313      	str	r3, [r2, #48]	@ 0x30
 800133e:	4b16      	ldr	r3, [pc, #88]	@ (8001398 <HAL_SPI_MspInit+0x114>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	60bb      	str	r3, [r7, #8]
 8001348:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800134a:	2306      	movs	r3, #6
 800134c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001352:	2300      	movs	r3, #0
 8001354:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001356:	2303      	movs	r3, #3
 8001358:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800135a:	2305      	movs	r3, #5
 800135c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800135e:	f107 031c 	add.w	r3, r7, #28
 8001362:	4619      	mov	r1, r3
 8001364:	480f      	ldr	r0, [pc, #60]	@ (80013a4 <HAL_SPI_MspInit+0x120>)
 8001366:	f000 fadb 	bl	8001920 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800136a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800136e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001370:	2302      	movs	r3, #2
 8001372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001378:	2303      	movs	r3, #3
 800137a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800137c:	2305      	movs	r3, #5
 800137e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001380:	f107 031c 	add.w	r3, r7, #28
 8001384:	4619      	mov	r1, r3
 8001386:	4808      	ldr	r0, [pc, #32]	@ (80013a8 <HAL_SPI_MspInit+0x124>)
 8001388:	f000 faca 	bl	8001920 <HAL_GPIO_Init>
}
 800138c:	bf00      	nop
 800138e:	3730      	adds	r7, #48	@ 0x30
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40013000 	.word	0x40013000
 8001398:	40023800 	.word	0x40023800
 800139c:	40020000 	.word	0x40020000
 80013a0:	40003800 	.word	0x40003800
 80013a4:	40020800 	.word	0x40020800
 80013a8:	40020400 	.word	0x40020400

080013ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <NMI_Handler+0x4>

080013b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <HardFault_Handler+0x4>

080013bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <MemManage_Handler+0x4>

080013c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <BusFault_Handler+0x4>

080013cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <UsageFault_Handler+0x4>

080013d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr

080013e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e2:	b480      	push	{r7}
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013e6:	bf00      	nop
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr

080013f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013f4:	bf00      	nop
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013fe:	b580      	push	{r7, lr}
 8001400:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001402:	f000 f937 	bl	8001674 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}

0800140a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 800140e:	2004      	movs	r0, #4
 8001410:	f000 fc3c 	bl	8001c8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001414:	bf00      	nop
 8001416:	bd80      	pop	{r7, pc}

08001418 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 800141c:	2010      	movs	r0, #16
 800141e:	f000 fc35 	bl	8001c8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
	...

08001428 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800142c:	4802      	ldr	r0, [pc, #8]	@ (8001438 <OTG_FS_IRQHandler+0x10>)
 800142e:	f000 fd7d 	bl	8001f2c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	2000176c 	.word	0x2000176c

0800143c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
 800144c:	e00a      	b.n	8001464 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800144e:	f3af 8000 	nop.w
 8001452:	4601      	mov	r1, r0
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	1c5a      	adds	r2, r3, #1
 8001458:	60ba      	str	r2, [r7, #8]
 800145a:	b2ca      	uxtb	r2, r1
 800145c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	3301      	adds	r3, #1
 8001462:	617b      	str	r3, [r7, #20]
 8001464:	697a      	ldr	r2, [r7, #20]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	429a      	cmp	r2, r3
 800146a:	dbf0      	blt.n	800144e <_read+0x12>
  }

  return len;
 800146c:	687b      	ldr	r3, [r7, #4]
}
 800146e:	4618      	mov	r0, r3
 8001470:	3718      	adds	r7, #24
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b086      	sub	sp, #24
 800147a:	af00      	add	r7, sp, #0
 800147c:	60f8      	str	r0, [r7, #12]
 800147e:	60b9      	str	r1, [r7, #8]
 8001480:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
 8001486:	e009      	b.n	800149c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	60ba      	str	r2, [r7, #8]
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4618      	mov	r0, r3
 8001492:	f007 fbc4 	bl	8008c1e <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	3301      	adds	r3, #1
 800149a:	617b      	str	r3, [r7, #20]
 800149c:	697a      	ldr	r2, [r7, #20]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	dbf1      	blt.n	8001488 <_write+0x12>
  }
  return len;
 80014a4:	687b      	ldr	r3, [r7, #4]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3718      	adds	r7, #24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <_close>:

int _close(int file)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b083      	sub	sp, #12
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
 80014ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014d6:	605a      	str	r2, [r3, #4]
  return 0;
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <_isatty>:

int _isatty(int file)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b083      	sub	sp, #12
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014ee:	2301      	movs	r3, #1
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b085      	sub	sp, #20
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3714      	adds	r7, #20
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001520:	4a14      	ldr	r2, [pc, #80]	@ (8001574 <_sbrk+0x5c>)
 8001522:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <_sbrk+0x60>)
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <_sbrk+0x64>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d102      	bne.n	800153a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001534:	4b11      	ldr	r3, [pc, #68]	@ (800157c <_sbrk+0x64>)
 8001536:	4a12      	ldr	r2, [pc, #72]	@ (8001580 <_sbrk+0x68>)
 8001538:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800153a:	4b10      	ldr	r3, [pc, #64]	@ (800157c <_sbrk+0x64>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	429a      	cmp	r2, r3
 8001546:	d207      	bcs.n	8001558 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001548:	f008 f9c0 	bl	80098cc <__errno>
 800154c:	4603      	mov	r3, r0
 800154e:	220c      	movs	r2, #12
 8001550:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001552:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001556:	e009      	b.n	800156c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001558:	4b08      	ldr	r3, [pc, #32]	@ (800157c <_sbrk+0x64>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800155e:	4b07      	ldr	r3, [pc, #28]	@ (800157c <_sbrk+0x64>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	4a05      	ldr	r2, [pc, #20]	@ (800157c <_sbrk+0x64>)
 8001568:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800156a:	68fb      	ldr	r3, [r7, #12]
}
 800156c:	4618      	mov	r0, r3
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20040000 	.word	0x20040000
 8001578:	00000400 	.word	0x00000400
 800157c:	20000270 	.word	0x20000270
 8001580:	20001d98 	.word	0x20001d98

08001584 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001588:	4b06      	ldr	r3, [pc, #24]	@ (80015a4 <SystemInit+0x20>)
 800158a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800158e:	4a05      	ldr	r2, [pc, #20]	@ (80015a4 <SystemInit+0x20>)
 8001590:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001594:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015e0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 80015ac:	f7ff ffea 	bl	8001584 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015b0:	480c      	ldr	r0, [pc, #48]	@ (80015e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015b2:	490d      	ldr	r1, [pc, #52]	@ (80015e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015b8:	e002      	b.n	80015c0 <LoopCopyDataInit>

080015ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015be:	3304      	adds	r3, #4

080015c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015c4:	d3f9      	bcc.n	80015ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015c6:	4a0a      	ldr	r2, [pc, #40]	@ (80015f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015c8:	4c0a      	ldr	r4, [pc, #40]	@ (80015f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015cc:	e001      	b.n	80015d2 <LoopFillZerobss>

080015ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015d0:	3204      	adds	r2, #4

080015d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015d4:	d3fb      	bcc.n	80015ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015d6:	f008 f97f 	bl	80098d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015da:	f7ff fbb3 	bl	8000d44 <main>
  bx  lr    
 80015de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80015e0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80015e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e8:	20000188 	.word	0x20000188
  ldr r2, =_sidata
 80015ec:	0800a508 	.word	0x0800a508
  ldr r2, =_sbss
 80015f0:	20000188 	.word	0x20000188
  ldr r4, =_ebss
 80015f4:	20001d98 	.word	0x20001d98

080015f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015f8:	e7fe      	b.n	80015f8 <ADC_IRQHandler>

080015fa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015fe:	2003      	movs	r0, #3
 8001600:	f000 f94c 	bl	800189c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001604:	200f      	movs	r0, #15
 8001606:	f000 f805 	bl	8001614 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800160a:	f7ff fe17 	bl	800123c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800160e:	2300      	movs	r3, #0
}
 8001610:	4618      	mov	r0, r3
 8001612:	bd80      	pop	{r7, pc}

08001614 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800161c:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <HAL_InitTick+0x54>)
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	4b12      	ldr	r3, [pc, #72]	@ (800166c <HAL_InitTick+0x58>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	4619      	mov	r1, r3
 8001626:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800162a:	fbb3 f3f1 	udiv	r3, r3, r1
 800162e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f967 	bl	8001906 <HAL_SYSTICK_Config>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e00e      	b.n	8001660 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b0f      	cmp	r3, #15
 8001646:	d80a      	bhi.n	800165e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001648:	2200      	movs	r2, #0
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001650:	f000 f92f 	bl	80018b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001654:	4a06      	ldr	r2, [pc, #24]	@ (8001670 <HAL_InitTick+0x5c>)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800165a:	2300      	movs	r3, #0
 800165c:	e000      	b.n	8001660 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
}
 8001660:	4618      	mov	r0, r3
 8001662:	3708      	adds	r7, #8
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	2000000c 	.word	0x2000000c
 800166c:	20000014 	.word	0x20000014
 8001670:	20000010 	.word	0x20000010

08001674 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <HAL_IncTick+0x20>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <HAL_IncTick+0x24>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4413      	add	r3, r2
 8001684:	4a04      	ldr	r2, [pc, #16]	@ (8001698 <HAL_IncTick+0x24>)
 8001686:	6013      	str	r3, [r2, #0]
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	20000014 	.word	0x20000014
 8001698:	20000274 	.word	0x20000274

0800169c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return uwTick;
 80016a0:	4b03      	ldr	r3, [pc, #12]	@ (80016b0 <HAL_GetTick+0x14>)
 80016a2:	681b      	ldr	r3, [r3, #0]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000274 	.word	0x20000274

080016b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b084      	sub	sp, #16
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016bc:	f7ff ffee 	bl	800169c <HAL_GetTick>
 80016c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80016cc:	d005      	beq.n	80016da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ce:	4b0a      	ldr	r3, [pc, #40]	@ (80016f8 <HAL_Delay+0x44>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	461a      	mov	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	4413      	add	r3, r2
 80016d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016da:	bf00      	nop
 80016dc:	f7ff ffde 	bl	800169c <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	68fa      	ldr	r2, [r7, #12]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d8f7      	bhi.n	80016dc <HAL_Delay+0x28>
  {
  }
}
 80016ec:	bf00      	nop
 80016ee:	bf00      	nop
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20000014 	.word	0x20000014

080016fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800170c:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <__NVIC_SetPriorityGrouping+0x40>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001712:	68ba      	ldr	r2, [r7, #8]
 8001714:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001718:	4013      	ands	r3, r2
 800171a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001720:	68bb      	ldr	r3, [r7, #8]
 8001722:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001724:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <__NVIC_SetPriorityGrouping+0x44>)
 8001726:	4313      	orrs	r3, r2
 8001728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800172a:	4a04      	ldr	r2, [pc, #16]	@ (800173c <__NVIC_SetPriorityGrouping+0x40>)
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	60d3      	str	r3, [r2, #12]
}
 8001730:	bf00      	nop
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000ed00 	.word	0xe000ed00
 8001740:	05fa0000 	.word	0x05fa0000

08001744 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001748:	4b04      	ldr	r3, [pc, #16]	@ (800175c <__NVIC_GetPriorityGrouping+0x18>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	0a1b      	lsrs	r3, r3, #8
 800174e:	f003 0307 	and.w	r3, r3, #7
}
 8001752:	4618      	mov	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	e000ed00 	.word	0xe000ed00

08001760 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	2b00      	cmp	r3, #0
 8001770:	db0b      	blt.n	800178a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001772:	79fb      	ldrb	r3, [r7, #7]
 8001774:	f003 021f 	and.w	r2, r3, #31
 8001778:	4907      	ldr	r1, [pc, #28]	@ (8001798 <__NVIC_EnableIRQ+0x38>)
 800177a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800177e:	095b      	lsrs	r3, r3, #5
 8001780:	2001      	movs	r0, #1
 8001782:	fa00 f202 	lsl.w	r2, r0, r2
 8001786:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000e100 	.word	0xe000e100

0800179c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	6039      	str	r1, [r7, #0]
 80017a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	db0a      	blt.n	80017c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	490c      	ldr	r1, [pc, #48]	@ (80017e8 <__NVIC_SetPriority+0x4c>)
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	0112      	lsls	r2, r2, #4
 80017bc:	b2d2      	uxtb	r2, r2
 80017be:	440b      	add	r3, r1
 80017c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017c4:	e00a      	b.n	80017dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	4908      	ldr	r1, [pc, #32]	@ (80017ec <__NVIC_SetPriority+0x50>)
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	f003 030f 	and.w	r3, r3, #15
 80017d2:	3b04      	subs	r3, #4
 80017d4:	0112      	lsls	r2, r2, #4
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	440b      	add	r3, r1
 80017da:	761a      	strb	r2, [r3, #24]
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr
 80017e8:	e000e100 	.word	0xe000e100
 80017ec:	e000ed00 	.word	0xe000ed00

080017f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b089      	sub	sp, #36	@ 0x24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f1c3 0307 	rsb	r3, r3, #7
 800180a:	2b04      	cmp	r3, #4
 800180c:	bf28      	it	cs
 800180e:	2304      	movcs	r3, #4
 8001810:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	3304      	adds	r3, #4
 8001816:	2b06      	cmp	r3, #6
 8001818:	d902      	bls.n	8001820 <NVIC_EncodePriority+0x30>
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	3b03      	subs	r3, #3
 800181e:	e000      	b.n	8001822 <NVIC_EncodePriority+0x32>
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	43da      	mvns	r2, r3
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	401a      	ands	r2, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001838:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	fa01 f303 	lsl.w	r3, r1, r3
 8001842:	43d9      	mvns	r1, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001848:	4313      	orrs	r3, r2
         );
}
 800184a:	4618      	mov	r0, r3
 800184c:	3724      	adds	r7, #36	@ 0x24
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
	...

08001858 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3b01      	subs	r3, #1
 8001864:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001868:	d301      	bcc.n	800186e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800186a:	2301      	movs	r3, #1
 800186c:	e00f      	b.n	800188e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800186e:	4a0a      	ldr	r2, [pc, #40]	@ (8001898 <SysTick_Config+0x40>)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	3b01      	subs	r3, #1
 8001874:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001876:	210f      	movs	r1, #15
 8001878:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800187c:	f7ff ff8e 	bl	800179c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <SysTick_Config+0x40>)
 8001882:	2200      	movs	r2, #0
 8001884:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001886:	4b04      	ldr	r3, [pc, #16]	@ (8001898 <SysTick_Config+0x40>)
 8001888:	2207      	movs	r2, #7
 800188a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	e000e010 	.word	0xe000e010

0800189c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f7ff ff29 	bl	80016fc <__NVIC_SetPriorityGrouping>
}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b086      	sub	sp, #24
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	4603      	mov	r3, r0
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	607a      	str	r2, [r7, #4]
 80018be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018c4:	f7ff ff3e 	bl	8001744 <__NVIC_GetPriorityGrouping>
 80018c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	6978      	ldr	r0, [r7, #20]
 80018d0:	f7ff ff8e 	bl	80017f0 <NVIC_EncodePriority>
 80018d4:	4602      	mov	r2, r0
 80018d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018da:	4611      	mov	r1, r2
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff ff5d 	bl	800179c <__NVIC_SetPriority>
}
 80018e2:	bf00      	nop
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b082      	sub	sp, #8
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	4603      	mov	r3, r0
 80018f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff ff31 	bl	8001760 <__NVIC_EnableIRQ>
}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f7ff ffa2 	bl	8001858 <SysTick_Config>
 8001914:	4603      	mov	r3, r0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
	...

08001920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001920:	b480      	push	{r7}
 8001922:	b089      	sub	sp, #36	@ 0x24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001932:	2300      	movs	r3, #0
 8001934:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001936:	2300      	movs	r3, #0
 8001938:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800193a:	2300      	movs	r3, #0
 800193c:	61fb      	str	r3, [r7, #28]
 800193e:	e169      	b.n	8001c14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001940:	2201      	movs	r2, #1
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	4013      	ands	r3, r2
 8001952:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	429a      	cmp	r2, r3
 800195a:	f040 8158 	bne.w	8001c0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f003 0303 	and.w	r3, r3, #3
 8001966:	2b01      	cmp	r3, #1
 8001968:	d005      	beq.n	8001976 <HAL_GPIO_Init+0x56>
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f003 0303 	and.w	r3, r3, #3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d130      	bne.n	80019d8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	2203      	movs	r2, #3
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43db      	mvns	r3, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4013      	ands	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	68da      	ldr	r2, [r3, #12]
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	4313      	orrs	r3, r2
 800199e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019ac:	2201      	movs	r2, #1
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	091b      	lsrs	r3, r3, #4
 80019c2:	f003 0201 	and.w	r2, r3, #1
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 0303 	and.w	r3, r3, #3
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	d017      	beq.n	8001a14 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	2203      	movs	r2, #3
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	43db      	mvns	r3, r3
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	4013      	ands	r3, r2
 80019fa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	689a      	ldr	r2, [r3, #8]
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 0303 	and.w	r3, r3, #3
 8001a1c:	2b02      	cmp	r3, #2
 8001a1e:	d123      	bne.n	8001a68 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	08da      	lsrs	r2, r3, #3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3208      	adds	r2, #8
 8001a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	f003 0307 	and.w	r3, r3, #7
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	220f      	movs	r2, #15
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4013      	ands	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	691a      	ldr	r2, [r3, #16]
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	69ba      	ldr	r2, [r7, #24]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001a5a:	69fb      	ldr	r3, [r7, #28]
 8001a5c:	08da      	lsrs	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	3208      	adds	r2, #8
 8001a62:	69b9      	ldr	r1, [r7, #24]
 8001a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	2203      	movs	r2, #3
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 0203 	and.w	r2, r3, #3
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f000 80b2 	beq.w	8001c0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aaa:	4b60      	ldr	r3, [pc, #384]	@ (8001c2c <HAL_GPIO_Init+0x30c>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aae:	4a5f      	ldr	r2, [pc, #380]	@ (8001c2c <HAL_GPIO_Init+0x30c>)
 8001ab0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ab6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c2c <HAL_GPIO_Init+0x30c>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001ac2:	4a5b      	ldr	r2, [pc, #364]	@ (8001c30 <HAL_GPIO_Init+0x310>)
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	089b      	lsrs	r3, r3, #2
 8001ac8:	3302      	adds	r3, #2
 8001aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ad0:	69fb      	ldr	r3, [r7, #28]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	220f      	movs	r2, #15
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a52      	ldr	r2, [pc, #328]	@ (8001c34 <HAL_GPIO_Init+0x314>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d02b      	beq.n	8001b46 <HAL_GPIO_Init+0x226>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a51      	ldr	r2, [pc, #324]	@ (8001c38 <HAL_GPIO_Init+0x318>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d025      	beq.n	8001b42 <HAL_GPIO_Init+0x222>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a50      	ldr	r2, [pc, #320]	@ (8001c3c <HAL_GPIO_Init+0x31c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d01f      	beq.n	8001b3e <HAL_GPIO_Init+0x21e>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a4f      	ldr	r2, [pc, #316]	@ (8001c40 <HAL_GPIO_Init+0x320>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d019      	beq.n	8001b3a <HAL_GPIO_Init+0x21a>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a4e      	ldr	r2, [pc, #312]	@ (8001c44 <HAL_GPIO_Init+0x324>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d013      	beq.n	8001b36 <HAL_GPIO_Init+0x216>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a4d      	ldr	r2, [pc, #308]	@ (8001c48 <HAL_GPIO_Init+0x328>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d00d      	beq.n	8001b32 <HAL_GPIO_Init+0x212>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a4c      	ldr	r2, [pc, #304]	@ (8001c4c <HAL_GPIO_Init+0x32c>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d007      	beq.n	8001b2e <HAL_GPIO_Init+0x20e>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a4b      	ldr	r2, [pc, #300]	@ (8001c50 <HAL_GPIO_Init+0x330>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d101      	bne.n	8001b2a <HAL_GPIO_Init+0x20a>
 8001b26:	2307      	movs	r3, #7
 8001b28:	e00e      	b.n	8001b48 <HAL_GPIO_Init+0x228>
 8001b2a:	2308      	movs	r3, #8
 8001b2c:	e00c      	b.n	8001b48 <HAL_GPIO_Init+0x228>
 8001b2e:	2306      	movs	r3, #6
 8001b30:	e00a      	b.n	8001b48 <HAL_GPIO_Init+0x228>
 8001b32:	2305      	movs	r3, #5
 8001b34:	e008      	b.n	8001b48 <HAL_GPIO_Init+0x228>
 8001b36:	2304      	movs	r3, #4
 8001b38:	e006      	b.n	8001b48 <HAL_GPIO_Init+0x228>
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e004      	b.n	8001b48 <HAL_GPIO_Init+0x228>
 8001b3e:	2302      	movs	r3, #2
 8001b40:	e002      	b.n	8001b48 <HAL_GPIO_Init+0x228>
 8001b42:	2301      	movs	r3, #1
 8001b44:	e000      	b.n	8001b48 <HAL_GPIO_Init+0x228>
 8001b46:	2300      	movs	r3, #0
 8001b48:	69fa      	ldr	r2, [r7, #28]
 8001b4a:	f002 0203 	and.w	r2, r2, #3
 8001b4e:	0092      	lsls	r2, r2, #2
 8001b50:	4093      	lsls	r3, r2
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b58:	4935      	ldr	r1, [pc, #212]	@ (8001c30 <HAL_GPIO_Init+0x310>)
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	089b      	lsrs	r3, r3, #2
 8001b5e:	3302      	adds	r3, #2
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b66:	4b3b      	ldr	r3, [pc, #236]	@ (8001c54 <HAL_GPIO_Init+0x334>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	69ba      	ldr	r2, [r7, #24]
 8001b72:	4013      	ands	r3, r2
 8001b74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d003      	beq.n	8001b8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b82:	69ba      	ldr	r2, [r7, #24]
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b8a:	4a32      	ldr	r2, [pc, #200]	@ (8001c54 <HAL_GPIO_Init+0x334>)
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b90:	4b30      	ldr	r3, [pc, #192]	@ (8001c54 <HAL_GPIO_Init+0x334>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	69ba      	ldr	r2, [r7, #24]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d003      	beq.n	8001bb4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001bac:	69ba      	ldr	r2, [r7, #24]
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bb4:	4a27      	ldr	r2, [pc, #156]	@ (8001c54 <HAL_GPIO_Init+0x334>)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bba:	4b26      	ldr	r3, [pc, #152]	@ (8001c54 <HAL_GPIO_Init+0x334>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bde:	4a1d      	ldr	r2, [pc, #116]	@ (8001c54 <HAL_GPIO_Init+0x334>)
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001be4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <HAL_GPIO_Init+0x334>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d003      	beq.n	8001c08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c08:	4a12      	ldr	r2, [pc, #72]	@ (8001c54 <HAL_GPIO_Init+0x334>)
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	3301      	adds	r3, #1
 8001c12:	61fb      	str	r3, [r7, #28]
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	2b0f      	cmp	r3, #15
 8001c18:	f67f ae92 	bls.w	8001940 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001c1c:	bf00      	nop
 8001c1e:	bf00      	nop
 8001c20:	3724      	adds	r7, #36	@ 0x24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40013800 	.word	0x40013800
 8001c34:	40020000 	.word	0x40020000
 8001c38:	40020400 	.word	0x40020400
 8001c3c:	40020800 	.word	0x40020800
 8001c40:	40020c00 	.word	0x40020c00
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40021400 	.word	0x40021400
 8001c4c:	40021800 	.word	0x40021800
 8001c50:	40021c00 	.word	0x40021c00
 8001c54:	40013c00 	.word	0x40013c00

08001c58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	807b      	strh	r3, [r7, #2]
 8001c64:	4613      	mov	r3, r2
 8001c66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c68:	787b      	ldrb	r3, [r7, #1]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d003      	beq.n	8001c76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c6e:	887a      	ldrh	r2, [r7, #2]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001c74:	e003      	b.n	8001c7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001c76:	887b      	ldrh	r3, [r7, #2]
 8001c78:	041a      	lsls	r2, r3, #16
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	619a      	str	r2, [r3, #24]
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
	...

08001c8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001c96:	4b08      	ldr	r3, [pc, #32]	@ (8001cb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c98:	695a      	ldr	r2, [r3, #20]
 8001c9a:	88fb      	ldrh	r3, [r7, #6]
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d006      	beq.n	8001cb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ca2:	4a05      	ldr	r2, [pc, #20]	@ (8001cb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ca4:	88fb      	ldrh	r3, [r7, #6]
 8001ca6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ca8:	88fb      	ldrh	r3, [r7, #6]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7fe ffb4 	bl	8000c18 <HAL_GPIO_EXTI_Callback>
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	40013c00 	.word	0x40013c00

08001cbc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af02      	add	r7, sp, #8
 8001cc2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e108      	b.n	8001ee0 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d106      	bne.n	8001cee <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f007 f8d3 	bl	8008e94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2203      	movs	r2, #3
 8001cf2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001cfc:	d102      	bne.n	8001d04 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f003 fb68 	bl	80053de <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6818      	ldr	r0, [r3, #0]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	7c1a      	ldrb	r2, [r3, #16]
 8001d16:	f88d 2000 	strb.w	r2, [sp]
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d1e:	f003 fa1f 	bl	8005160 <USB_CoreInit>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d005      	beq.n	8001d34 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e0d5      	b.n	8001ee0 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2100      	movs	r1, #0
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f003 fb60 	bl	8005400 <USB_SetCurrentMode>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d005      	beq.n	8001d52 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2202      	movs	r2, #2
 8001d4a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e0c6      	b.n	8001ee0 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d52:	2300      	movs	r3, #0
 8001d54:	73fb      	strb	r3, [r7, #15]
 8001d56:	e04a      	b.n	8001dee <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001d58:	7bfa      	ldrb	r2, [r7, #15]
 8001d5a:	6879      	ldr	r1, [r7, #4]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	00db      	lsls	r3, r3, #3
 8001d60:	4413      	add	r3, r2
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	440b      	add	r3, r1
 8001d66:	3315      	adds	r3, #21
 8001d68:	2201      	movs	r2, #1
 8001d6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001d6c:	7bfa      	ldrb	r2, [r7, #15]
 8001d6e:	6879      	ldr	r1, [r7, #4]
 8001d70:	4613      	mov	r3, r2
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	4413      	add	r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	440b      	add	r3, r1
 8001d7a:	3314      	adds	r3, #20
 8001d7c:	7bfa      	ldrb	r2, [r7, #15]
 8001d7e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001d80:	7bfa      	ldrb	r2, [r7, #15]
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	b298      	uxth	r0, r3
 8001d86:	6879      	ldr	r1, [r7, #4]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	00db      	lsls	r3, r3, #3
 8001d8c:	4413      	add	r3, r2
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	440b      	add	r3, r1
 8001d92:	332e      	adds	r3, #46	@ 0x2e
 8001d94:	4602      	mov	r2, r0
 8001d96:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001d98:	7bfa      	ldrb	r2, [r7, #15]
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	4413      	add	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	440b      	add	r3, r1
 8001da6:	3318      	adds	r3, #24
 8001da8:	2200      	movs	r2, #0
 8001daa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001dac:	7bfa      	ldrb	r2, [r7, #15]
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	4613      	mov	r3, r2
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	4413      	add	r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	440b      	add	r3, r1
 8001dba:	331c      	adds	r3, #28
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001dc0:	7bfa      	ldrb	r2, [r7, #15]
 8001dc2:	6879      	ldr	r1, [r7, #4]
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	00db      	lsls	r3, r3, #3
 8001dc8:	4413      	add	r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	440b      	add	r3, r1
 8001dce:	3320      	adds	r3, #32
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001dd4:	7bfa      	ldrb	r2, [r7, #15]
 8001dd6:	6879      	ldr	r1, [r7, #4]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	4413      	add	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	440b      	add	r3, r1
 8001de2:	3324      	adds	r3, #36	@ 0x24
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
 8001dea:	3301      	adds	r3, #1
 8001dec:	73fb      	strb	r3, [r7, #15]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	791b      	ldrb	r3, [r3, #4]
 8001df2:	7bfa      	ldrb	r2, [r7, #15]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d3af      	bcc.n	8001d58 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]
 8001dfc:	e044      	b.n	8001e88 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001dfe:	7bfa      	ldrb	r2, [r7, #15]
 8001e00:	6879      	ldr	r1, [r7, #4]
 8001e02:	4613      	mov	r3, r2
 8001e04:	00db      	lsls	r3, r3, #3
 8001e06:	4413      	add	r3, r2
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	440b      	add	r3, r1
 8001e0c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001e10:	2200      	movs	r2, #0
 8001e12:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001e14:	7bfa      	ldrb	r2, [r7, #15]
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	00db      	lsls	r3, r3, #3
 8001e1c:	4413      	add	r3, r2
 8001e1e:	009b      	lsls	r3, r3, #2
 8001e20:	440b      	add	r3, r1
 8001e22:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001e26:	7bfa      	ldrb	r2, [r7, #15]
 8001e28:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001e2a:	7bfa      	ldrb	r2, [r7, #15]
 8001e2c:	6879      	ldr	r1, [r7, #4]
 8001e2e:	4613      	mov	r3, r2
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	4413      	add	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	440b      	add	r3, r1
 8001e38:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001e40:	7bfa      	ldrb	r2, [r7, #15]
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	4613      	mov	r3, r2
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	4413      	add	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001e56:	7bfa      	ldrb	r2, [r7, #15]
 8001e58:	6879      	ldr	r1, [r7, #4]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	4413      	add	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	440b      	add	r3, r1
 8001e64:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e6c:	7bfa      	ldrb	r2, [r7, #15]
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	4613      	mov	r3, r2
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	4413      	add	r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	440b      	add	r3, r1
 8001e7a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	3301      	adds	r3, #1
 8001e86:	73fb      	strb	r3, [r7, #15]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	791b      	ldrb	r3, [r3, #4]
 8001e8c:	7bfa      	ldrb	r2, [r7, #15]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d3b5      	bcc.n	8001dfe <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	7c1a      	ldrb	r2, [r3, #16]
 8001e9a:	f88d 2000 	strb.w	r2, [sp]
 8001e9e:	3304      	adds	r3, #4
 8001ea0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ea2:	f003 faf9 	bl	8005498 <USB_DevInit>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d005      	beq.n	8001eb8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2202      	movs	r2, #2
 8001eb0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e013      	b.n	8001ee0 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	7b1b      	ldrb	r3, [r3, #12]
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d102      	bne.n	8001ed4 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f001 f95c 	bl	800318c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f004 fb4e 	bl	800657a <USB_DevDisconnect>

  return HAL_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3710      	adds	r7, #16
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d101      	bne.n	8001efe <HAL_PCD_Start+0x16>
 8001efa:	2302      	movs	r3, #2
 8001efc:	e012      	b.n	8001f24 <HAL_PCD_Start+0x3c>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f003 fa56 	bl	80053bc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4618      	mov	r0, r3
 8001f16:	f004 fb0f 	bl	8006538 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001f22:	2300      	movs	r3, #0
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	3708      	adds	r7, #8
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001f2c:	b590      	push	{r4, r7, lr}
 8001f2e:	b08d      	sub	sp, #52	@ 0x34
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f3a:	6a3b      	ldr	r3, [r7, #32]
 8001f3c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f004 fbcd 	bl	80066e2 <USB_GetMode>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f040 84b9 	bne.w	80028c2 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f004 fb31 	bl	80065bc <USB_ReadInterrupts>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f000 84af 	beq.w	80028c0 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f68:	689b      	ldr	r3, [r3, #8]
 8001f6a:	0a1b      	lsrs	r3, r3, #8
 8001f6c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f004 fb1e 	bl	80065bc <USB_ReadInterrupts>
 8001f80:	4603      	mov	r3, r0
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d107      	bne.n	8001f9a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	695a      	ldr	r2, [r3, #20]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f002 0202 	and.w	r2, r2, #2
 8001f98:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f004 fb0c 	bl	80065bc <USB_ReadInterrupts>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	f003 0310 	and.w	r3, r3, #16
 8001faa:	2b10      	cmp	r3, #16
 8001fac:	d161      	bne.n	8002072 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	699a      	ldr	r2, [r3, #24]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f022 0210 	bic.w	r2, r2, #16
 8001fbc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001fbe:	6a3b      	ldr	r3, [r7, #32]
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	f003 020f 	and.w	r2, r3, #15
 8001fca:	4613      	mov	r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4413      	add	r3, r2
 8001fd0:	009b      	lsls	r3, r3, #2
 8001fd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	4413      	add	r3, r2
 8001fda:	3304      	adds	r3, #4
 8001fdc:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001fe4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001fe8:	d124      	bne.n	8002034 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d035      	beq.n	8002062 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	091b      	lsrs	r3, r3, #4
 8001ffe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002000:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002004:	b29b      	uxth	r3, r3
 8002006:	461a      	mov	r2, r3
 8002008:	6a38      	ldr	r0, [r7, #32]
 800200a:	f004 f943 	bl	8006294 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	68da      	ldr	r2, [r3, #12]
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	091b      	lsrs	r3, r3, #4
 8002016:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800201a:	441a      	add	r2, r3
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	695a      	ldr	r2, [r3, #20]
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	091b      	lsrs	r3, r3, #4
 8002028:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800202c:	441a      	add	r2, r3
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	615a      	str	r2, [r3, #20]
 8002032:	e016      	b.n	8002062 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002034:	69bb      	ldr	r3, [r7, #24]
 8002036:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800203a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800203e:	d110      	bne.n	8002062 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002046:	2208      	movs	r2, #8
 8002048:	4619      	mov	r1, r3
 800204a:	6a38      	ldr	r0, [r7, #32]
 800204c:	f004 f922 	bl	8006294 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	695a      	ldr	r2, [r3, #20]
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	091b      	lsrs	r3, r3, #4
 8002058:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800205c:	441a      	add	r2, r3
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	699a      	ldr	r2, [r3, #24]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f042 0210 	orr.w	r2, r2, #16
 8002070:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f004 faa0 	bl	80065bc <USB_ReadInterrupts>
 800207c:	4603      	mov	r3, r0
 800207e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002082:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002086:	f040 80a7 	bne.w	80021d8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800208a:	2300      	movs	r3, #0
 800208c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f004 faa5 	bl	80065e2 <USB_ReadDevAllOutEpInterrupt>
 8002098:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800209a:	e099      	b.n	80021d0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800209c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f000 808e 	beq.w	80021c4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ae:	b2d2      	uxtb	r2, r2
 80020b0:	4611      	mov	r1, r2
 80020b2:	4618      	mov	r0, r3
 80020b4:	f004 fac9 	bl	800664a <USB_ReadDevOutEPInterrupt>
 80020b8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00c      	beq.n	80020de <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80020c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020c6:	015a      	lsls	r2, r3, #5
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	4413      	add	r3, r2
 80020cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020d0:	461a      	mov	r2, r3
 80020d2:	2301      	movs	r3, #1
 80020d4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80020d6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f000 fed1 	bl	8002e80 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	f003 0308 	and.w	r3, r3, #8
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d00c      	beq.n	8002102 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80020e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ea:	015a      	lsls	r2, r3, #5
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	4413      	add	r3, r2
 80020f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020f4:	461a      	mov	r2, r3
 80020f6:	2308      	movs	r3, #8
 80020f8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80020fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f000 ffa7 	bl	8003050 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	f003 0310 	and.w	r3, r3, #16
 8002108:	2b00      	cmp	r3, #0
 800210a:	d008      	beq.n	800211e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800210c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210e:	015a      	lsls	r2, r3, #5
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	4413      	add	r3, r2
 8002114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002118:	461a      	mov	r2, r3
 800211a:	2310      	movs	r3, #16
 800211c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d030      	beq.n	800218a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002128:	6a3b      	ldr	r3, [r7, #32]
 800212a:	695b      	ldr	r3, [r3, #20]
 800212c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002130:	2b80      	cmp	r3, #128	@ 0x80
 8002132:	d109      	bne.n	8002148 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	69fa      	ldr	r2, [r7, #28]
 800213e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002142:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002146:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002148:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800214a:	4613      	mov	r3, r2
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	4413      	add	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	4413      	add	r3, r2
 800215a:	3304      	adds	r3, #4
 800215c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	78db      	ldrb	r3, [r3, #3]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d108      	bne.n	8002178 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	2200      	movs	r2, #0
 800216a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800216c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800216e:	b2db      	uxtb	r3, r3
 8002170:	4619      	mov	r1, r3
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f006 ffb2 	bl	80090dc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217a:	015a      	lsls	r2, r3, #5
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	4413      	add	r3, r2
 8002180:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002184:	461a      	mov	r2, r3
 8002186:	2302      	movs	r3, #2
 8002188:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	f003 0320 	and.w	r3, r3, #32
 8002190:	2b00      	cmp	r3, #0
 8002192:	d008      	beq.n	80021a6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002196:	015a      	lsls	r2, r3, #5
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	4413      	add	r3, r2
 800219c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021a0:	461a      	mov	r2, r3
 80021a2:	2320      	movs	r3, #32
 80021a4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d009      	beq.n	80021c4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80021b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b2:	015a      	lsls	r2, r3, #5
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	4413      	add	r3, r2
 80021b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021bc:	461a      	mov	r2, r3
 80021be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021c2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80021c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c6:	3301      	adds	r3, #1
 80021c8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80021ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021cc:	085b      	lsrs	r3, r3, #1
 80021ce:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80021d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	f47f af62 	bne.w	800209c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f004 f9ed 	bl	80065bc <USB_ReadInterrupts>
 80021e2:	4603      	mov	r3, r0
 80021e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80021ec:	f040 80db 	bne.w	80023a6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f004 fa0e 	bl	8006616 <USB_ReadDevAllInEpInterrupt>
 80021fa:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002200:	e0cd      	b.n	800239e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002204:	f003 0301 	and.w	r3, r3, #1
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 80c2 	beq.w	8002392 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002214:	b2d2      	uxtb	r2, r2
 8002216:	4611      	mov	r1, r2
 8002218:	4618      	mov	r0, r3
 800221a:	f004 fa34 	bl	8006686 <USB_ReadDevInEPInterrupt>
 800221e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	2b00      	cmp	r3, #0
 8002228:	d057      	beq.n	80022da <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800222a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222c:	f003 030f 	and.w	r3, r3, #15
 8002230:	2201      	movs	r2, #1
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800223e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	43db      	mvns	r3, r3
 8002244:	69f9      	ldr	r1, [r7, #28]
 8002246:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800224a:	4013      	ands	r3, r2
 800224c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800224e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002250:	015a      	lsls	r2, r3, #5
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	4413      	add	r3, r2
 8002256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800225a:	461a      	mov	r2, r3
 800225c:	2301      	movs	r3, #1
 800225e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	799b      	ldrb	r3, [r3, #6]
 8002264:	2b01      	cmp	r3, #1
 8002266:	d132      	bne.n	80022ce <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800226c:	4613      	mov	r3, r2
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	4413      	add	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	3320      	adds	r3, #32
 8002278:	6819      	ldr	r1, [r3, #0]
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800227e:	4613      	mov	r3, r2
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	4413      	add	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4403      	add	r3, r0
 8002288:	331c      	adds	r3, #28
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4419      	add	r1, r3
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002292:	4613      	mov	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	4413      	add	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	4403      	add	r3, r0
 800229c:	3320      	adds	r3, #32
 800229e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80022a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d113      	bne.n	80022ce <HAL_PCD_IRQHandler+0x3a2>
 80022a6:	6879      	ldr	r1, [r7, #4]
 80022a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022aa:	4613      	mov	r3, r2
 80022ac:	00db      	lsls	r3, r3, #3
 80022ae:	4413      	add	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	440b      	add	r3, r1
 80022b4:	3324      	adds	r3, #36	@ 0x24
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d108      	bne.n	80022ce <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6818      	ldr	r0, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80022c6:	461a      	mov	r2, r3
 80022c8:	2101      	movs	r1, #1
 80022ca:	f004 fa3d 	bl	8006748 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80022ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	4619      	mov	r1, r3
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f006 fe7c 	bl	8008fd2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	f003 0308 	and.w	r3, r3, #8
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d008      	beq.n	80022f6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80022e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e6:	015a      	lsls	r2, r3, #5
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	4413      	add	r3, r2
 80022ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022f0:	461a      	mov	r2, r3
 80022f2:	2308      	movs	r3, #8
 80022f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	f003 0310 	and.w	r3, r3, #16
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d008      	beq.n	8002312 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002302:	015a      	lsls	r2, r3, #5
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	4413      	add	r3, r2
 8002308:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800230c:	461a      	mov	r2, r3
 800230e:	2310      	movs	r3, #16
 8002310:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002318:	2b00      	cmp	r3, #0
 800231a:	d008      	beq.n	800232e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800231c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231e:	015a      	lsls	r2, r3, #5
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	4413      	add	r3, r2
 8002324:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002328:	461a      	mov	r2, r3
 800232a:	2340      	movs	r3, #64	@ 0x40
 800232c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d023      	beq.n	8002380 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002338:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800233a:	6a38      	ldr	r0, [r7, #32]
 800233c:	f003 fa1c 	bl	8005778 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002340:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002342:	4613      	mov	r3, r2
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	4413      	add	r3, r2
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	3310      	adds	r3, #16
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	4413      	add	r3, r2
 8002350:	3304      	adds	r3, #4
 8002352:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	78db      	ldrb	r3, [r3, #3]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d108      	bne.n	800236e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	2200      	movs	r2, #0
 8002360:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002364:	b2db      	uxtb	r3, r3
 8002366:	4619      	mov	r1, r3
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	f006 fec9 	bl	8009100 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800236e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002370:	015a      	lsls	r2, r3, #5
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	4413      	add	r3, r2
 8002376:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800237a:	461a      	mov	r2, r3
 800237c:	2302      	movs	r3, #2
 800237e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800238a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f000 fcea 	bl	8002d66 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002394:	3301      	adds	r3, #1
 8002396:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800239a:	085b      	lsrs	r3, r3, #1
 800239c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800239e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f47f af2e 	bne.w	8002202 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f004 f906 	bl	80065bc <USB_ReadInterrupts>
 80023b0:	4603      	mov	r3, r0
 80023b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80023b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80023ba:	d122      	bne.n	8002402 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	69fa      	ldr	r2, [r7, #28]
 80023c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80023ca:	f023 0301 	bic.w	r3, r3, #1
 80023ce:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d108      	bne.n	80023ec <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80023e2:	2100      	movs	r1, #0
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f007 f847 	bl	8009478 <HAL_PCDEx_LPM_Callback>
 80023ea:	e002      	b.n	80023f2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f006 fe67 	bl	80090c0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	695a      	ldr	r2, [r3, #20]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002400:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f004 f8d8 	bl	80065bc <USB_ReadInterrupts>
 800240c:	4603      	mov	r3, r0
 800240e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002412:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002416:	d112      	bne.n	800243e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	2b01      	cmp	r3, #1
 8002426:	d102      	bne.n	800242e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002428:	6878      	ldr	r0, [r7, #4]
 800242a:	f006 fe23 	bl	8009074 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	695a      	ldr	r2, [r3, #20]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800243c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f004 f8ba 	bl	80065bc <USB_ReadInterrupts>
 8002448:	4603      	mov	r3, r0
 800244a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800244e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002452:	d121      	bne.n	8002498 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	695a      	ldr	r2, [r3, #20]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002462:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800246a:	2b00      	cmp	r3, #0
 800246c:	d111      	bne.n	8002492 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	f003 020f 	and.w	r2, r3, #15
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002488:	2101      	movs	r1, #1
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f006 fff4 	bl	8009478 <HAL_PCDEx_LPM_Callback>
 8002490:	e002      	b.n	8002498 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f006 fdee 	bl	8009074 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4618      	mov	r0, r3
 800249e:	f004 f88d 	bl	80065bc <USB_ReadInterrupts>
 80024a2:	4603      	mov	r3, r0
 80024a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024ac:	f040 80b7 	bne.w	800261e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	69fa      	ldr	r2, [r7, #28]
 80024ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024be:	f023 0301 	bic.w	r3, r3, #1
 80024c2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2110      	movs	r1, #16
 80024ca:	4618      	mov	r0, r3
 80024cc:	f003 f954 	bl	8005778 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024d0:	2300      	movs	r3, #0
 80024d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024d4:	e046      	b.n	8002564 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80024d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024d8:	015a      	lsls	r2, r3, #5
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	4413      	add	r3, r2
 80024de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80024e2:	461a      	mov	r2, r3
 80024e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80024e8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80024ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ec:	015a      	lsls	r2, r3, #5
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	4413      	add	r3, r2
 80024f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80024fa:	0151      	lsls	r1, r2, #5
 80024fc:	69fa      	ldr	r2, [r7, #28]
 80024fe:	440a      	add	r2, r1
 8002500:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002504:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002508:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800250a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800250c:	015a      	lsls	r2, r3, #5
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	4413      	add	r3, r2
 8002512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002516:	461a      	mov	r2, r3
 8002518:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800251c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800251e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002520:	015a      	lsls	r2, r3, #5
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	4413      	add	r3, r2
 8002526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800252e:	0151      	lsls	r1, r2, #5
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	440a      	add	r2, r1
 8002534:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002538:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800253c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800253e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002540:	015a      	lsls	r2, r3, #5
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	4413      	add	r3, r2
 8002546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800254e:	0151      	lsls	r1, r2, #5
 8002550:	69fa      	ldr	r2, [r7, #28]
 8002552:	440a      	add	r2, r1
 8002554:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002558:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800255c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800255e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002560:	3301      	adds	r3, #1
 8002562:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	791b      	ldrb	r3, [r3, #4]
 8002568:	461a      	mov	r2, r3
 800256a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800256c:	4293      	cmp	r3, r2
 800256e:	d3b2      	bcc.n	80024d6 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002576:	69db      	ldr	r3, [r3, #28]
 8002578:	69fa      	ldr	r2, [r7, #28]
 800257a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800257e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002582:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	7bdb      	ldrb	r3, [r3, #15]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d016      	beq.n	80025ba <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002592:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002596:	69fa      	ldr	r2, [r7, #28]
 8002598:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800259c:	f043 030b 	orr.w	r3, r3, #11
 80025a0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ac:	69fa      	ldr	r2, [r7, #28]
 80025ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025b2:	f043 030b 	orr.w	r3, r3, #11
 80025b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80025b8:	e015      	b.n	80025e6 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025c0:	695a      	ldr	r2, [r3, #20]
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025c8:	4619      	mov	r1, r3
 80025ca:	f242 032b 	movw	r3, #8235	@ 0x202b
 80025ce:	4313      	orrs	r3, r2
 80025d0:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	69fa      	ldr	r2, [r7, #28]
 80025dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025e0:	f043 030b 	orr.w	r3, r3, #11
 80025e4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	69fa      	ldr	r2, [r7, #28]
 80025f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025f4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80025f8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6818      	ldr	r0, [r3, #0]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002608:	461a      	mov	r2, r3
 800260a:	f004 f89d 	bl	8006748 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	695a      	ldr	r2, [r3, #20]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800261c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f003 ffca 	bl	80065bc <USB_ReadInterrupts>
 8002628:	4603      	mov	r3, r0
 800262a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800262e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002632:	d123      	bne.n	800267c <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4618      	mov	r0, r3
 800263a:	f004 f861 	bl	8006700 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f003 f911 	bl	800586a <USB_GetDevSpeed>
 8002648:	4603      	mov	r3, r0
 800264a:	461a      	mov	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681c      	ldr	r4, [r3, #0]
 8002654:	f001 fab2 	bl	8003bbc <HAL_RCC_GetHCLKFreq>
 8002658:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800265e:	461a      	mov	r2, r3
 8002660:	4620      	mov	r0, r4
 8002662:	f002 fe09 	bl	8005278 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f006 fcdb 	bl	8009022 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	695a      	ldr	r2, [r3, #20]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800267a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4618      	mov	r0, r3
 8002682:	f003 ff9b 	bl	80065bc <USB_ReadInterrupts>
 8002686:	4603      	mov	r3, r0
 8002688:	f003 0308 	and.w	r3, r3, #8
 800268c:	2b08      	cmp	r3, #8
 800268e:	d10a      	bne.n	80026a6 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f006 fcb8 	bl	8009006 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	695a      	ldr	r2, [r3, #20]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f002 0208 	and.w	r2, r2, #8
 80026a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f003 ff86 	bl	80065bc <USB_ReadInterrupts>
 80026b0:	4603      	mov	r3, r0
 80026b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026b6:	2b80      	cmp	r3, #128	@ 0x80
 80026b8:	d123      	bne.n	8002702 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80026ba:	6a3b      	ldr	r3, [r7, #32]
 80026bc:	699b      	ldr	r3, [r3, #24]
 80026be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026c6:	2301      	movs	r3, #1
 80026c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80026ca:	e014      	b.n	80026f6 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026d0:	4613      	mov	r3, r2
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	4413      	add	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d105      	bne.n	80026f0 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80026e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	4619      	mov	r1, r3
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f000 fb0a 	bl	8002d04 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f2:	3301      	adds	r3, #1
 80026f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	791b      	ldrb	r3, [r3, #4]
 80026fa:	461a      	mov	r2, r3
 80026fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fe:	4293      	cmp	r3, r2
 8002700:	d3e4      	bcc.n	80026cc <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f003 ff58 	bl	80065bc <USB_ReadInterrupts>
 800270c:	4603      	mov	r3, r0
 800270e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002712:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002716:	d13c      	bne.n	8002792 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002718:	2301      	movs	r3, #1
 800271a:	627b      	str	r3, [r7, #36]	@ 0x24
 800271c:	e02b      	b.n	8002776 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002720:	015a      	lsls	r2, r3, #5
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	4413      	add	r3, r2
 8002726:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002732:	4613      	mov	r3, r2
 8002734:	00db      	lsls	r3, r3, #3
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	3318      	adds	r3, #24
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b01      	cmp	r3, #1
 8002742:	d115      	bne.n	8002770 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002744:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002746:	2b00      	cmp	r3, #0
 8002748:	da12      	bge.n	8002770 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800274e:	4613      	mov	r3, r2
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	3317      	adds	r3, #23
 800275a:	2201      	movs	r2, #1
 800275c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800275e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002760:	b2db      	uxtb	r3, r3
 8002762:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002766:	b2db      	uxtb	r3, r3
 8002768:	4619      	mov	r1, r3
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 faca 	bl	8002d04 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002772:	3301      	adds	r3, #1
 8002774:	627b      	str	r3, [r7, #36]	@ 0x24
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	791b      	ldrb	r3, [r3, #4]
 800277a:	461a      	mov	r2, r3
 800277c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277e:	4293      	cmp	r3, r2
 8002780:	d3cd      	bcc.n	800271e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	695a      	ldr	r2, [r3, #20]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002790:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f003 ff10 	bl	80065bc <USB_ReadInterrupts>
 800279c:	4603      	mov	r3, r0
 800279e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80027a6:	d156      	bne.n	8002856 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80027a8:	2301      	movs	r3, #1
 80027aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80027ac:	e045      	b.n	800283a <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80027ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b0:	015a      	lsls	r2, r3, #5
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	4413      	add	r3, r2
 80027b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027c2:	4613      	mov	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	4413      	add	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d12e      	bne.n	8002834 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80027d6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80027d8:	2b00      	cmp	r3, #0
 80027da:	da2b      	bge.n	8002834 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	0c1a      	lsrs	r2, r3, #16
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80027e6:	4053      	eors	r3, r2
 80027e8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d121      	bne.n	8002834 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027f4:	4613      	mov	r3, r2
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	4413      	add	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	440b      	add	r3, r1
 80027fe:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002802:	2201      	movs	r2, #1
 8002804:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	699b      	ldr	r3, [r3, #24]
 800280a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800280e:	6a3b      	ldr	r3, [r7, #32]
 8002810:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002812:	6a3b      	ldr	r3, [r7, #32]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10a      	bne.n	8002834 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	69fa      	ldr	r2, [r7, #28]
 8002828:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800282c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002830:	6053      	str	r3, [r2, #4]
            break;
 8002832:	e008      	b.n	8002846 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002836:	3301      	adds	r3, #1
 8002838:	627b      	str	r3, [r7, #36]	@ 0x24
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	791b      	ldrb	r3, [r3, #4]
 800283e:	461a      	mov	r2, r3
 8002840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002842:	4293      	cmp	r3, r2
 8002844:	d3b3      	bcc.n	80027ae <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	695a      	ldr	r2, [r3, #20]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002854:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4618      	mov	r0, r3
 800285c:	f003 feae 	bl	80065bc <USB_ReadInterrupts>
 8002860:	4603      	mov	r3, r0
 8002862:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002866:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800286a:	d10a      	bne.n	8002882 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f006 fc59 	bl	8009124 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	695a      	ldr	r2, [r3, #20]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002880:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f003 fe98 	bl	80065bc <USB_ReadInterrupts>
 800288c:	4603      	mov	r3, r0
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	2b04      	cmp	r3, #4
 8002894:	d115      	bne.n	80028c2 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	f003 0304 	and.w	r3, r3, #4
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d002      	beq.n	80028ae <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f006 fc49 	bl	8009140 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	6859      	ldr	r1, [r3, #4]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	e000      	b.n	80028c2 <HAL_PCD_IRQHandler+0x996>
      return;
 80028c0:	bf00      	nop
    }
  }
}
 80028c2:	3734      	adds	r7, #52	@ 0x34
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd90      	pop	{r4, r7, pc}

080028c8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	460b      	mov	r3, r1
 80028d2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d101      	bne.n	80028e2 <HAL_PCD_SetAddress+0x1a>
 80028de:	2302      	movs	r3, #2
 80028e0:	e012      	b.n	8002908 <HAL_PCD_SetAddress+0x40>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	78fa      	ldrb	r2, [r7, #3]
 80028ee:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	78fa      	ldrb	r2, [r7, #3]
 80028f6:	4611      	mov	r1, r2
 80028f8:	4618      	mov	r0, r3
 80028fa:	f003 fdf7 	bl	80064ec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	4608      	mov	r0, r1
 800291a:	4611      	mov	r1, r2
 800291c:	461a      	mov	r2, r3
 800291e:	4603      	mov	r3, r0
 8002920:	70fb      	strb	r3, [r7, #3]
 8002922:	460b      	mov	r3, r1
 8002924:	803b      	strh	r3, [r7, #0]
 8002926:	4613      	mov	r3, r2
 8002928:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800292e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002932:	2b00      	cmp	r3, #0
 8002934:	da0f      	bge.n	8002956 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002936:	78fb      	ldrb	r3, [r7, #3]
 8002938:	f003 020f 	and.w	r2, r3, #15
 800293c:	4613      	mov	r3, r2
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4413      	add	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	3310      	adds	r3, #16
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	4413      	add	r3, r2
 800294a:	3304      	adds	r3, #4
 800294c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2201      	movs	r2, #1
 8002952:	705a      	strb	r2, [r3, #1]
 8002954:	e00f      	b.n	8002976 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002956:	78fb      	ldrb	r3, [r7, #3]
 8002958:	f003 020f 	and.w	r2, r3, #15
 800295c:	4613      	mov	r3, r2
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	4413      	add	r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	4413      	add	r3, r2
 800296c:	3304      	adds	r3, #4
 800296e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002976:	78fb      	ldrb	r3, [r7, #3]
 8002978:	f003 030f 	and.w	r3, r3, #15
 800297c:	b2da      	uxtb	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002982:	883b      	ldrh	r3, [r7, #0]
 8002984:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	78ba      	ldrb	r2, [r7, #2]
 8002990:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	785b      	ldrb	r3, [r3, #1]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d004      	beq.n	80029a4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	461a      	mov	r2, r3
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80029a4:	78bb      	ldrb	r3, [r7, #2]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d102      	bne.n	80029b0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d101      	bne.n	80029be <HAL_PCD_EP_Open+0xae>
 80029ba:	2302      	movs	r3, #2
 80029bc:	e00e      	b.n	80029dc <HAL_PCD_EP_Open+0xcc>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	68f9      	ldr	r1, [r7, #12]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f002 ff71 	bl	80058b4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80029da:	7afb      	ldrb	r3, [r7, #11]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	460b      	mov	r3, r1
 80029ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80029f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	da0f      	bge.n	8002a18 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029f8:	78fb      	ldrb	r3, [r7, #3]
 80029fa:	f003 020f 	and.w	r2, r3, #15
 80029fe:	4613      	mov	r3, r2
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	4413      	add	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	3310      	adds	r3, #16
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	4413      	add	r3, r2
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2201      	movs	r2, #1
 8002a14:	705a      	strb	r2, [r3, #1]
 8002a16:	e00f      	b.n	8002a38 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a18:	78fb      	ldrb	r3, [r7, #3]
 8002a1a:	f003 020f 	and.w	r2, r3, #15
 8002a1e:	4613      	mov	r3, r2
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	4413      	add	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3304      	adds	r3, #4
 8002a30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2200      	movs	r2, #0
 8002a36:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a38:	78fb      	ldrb	r3, [r7, #3]
 8002a3a:	f003 030f 	and.w	r3, r3, #15
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d101      	bne.n	8002a52 <HAL_PCD_EP_Close+0x6e>
 8002a4e:	2302      	movs	r3, #2
 8002a50:	e00e      	b.n	8002a70 <HAL_PCD_EP_Close+0x8c>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2201      	movs	r2, #1
 8002a56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68f9      	ldr	r1, [r7, #12]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f002 ffaf 	bl	80059c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b086      	sub	sp, #24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	607a      	str	r2, [r7, #4]
 8002a82:	603b      	str	r3, [r7, #0]
 8002a84:	460b      	mov	r3, r1
 8002a86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a88:	7afb      	ldrb	r3, [r7, #11]
 8002a8a:	f003 020f 	and.w	r2, r3, #15
 8002a8e:	4613      	mov	r3, r2
 8002a90:	00db      	lsls	r3, r3, #3
 8002a92:	4413      	add	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	3304      	adds	r3, #4
 8002aa0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002aba:	7afb      	ldrb	r3, [r7, #11]
 8002abc:	f003 030f 	and.w	r3, r3, #15
 8002ac0:	b2da      	uxtb	r2, r3
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	799b      	ldrb	r3, [r3, #6]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d102      	bne.n	8002ad4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6818      	ldr	r0, [r3, #0]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	799b      	ldrb	r3, [r3, #6]
 8002adc:	461a      	mov	r2, r3
 8002ade:	6979      	ldr	r1, [r7, #20]
 8002ae0:	f003 f84c 	bl	8005b7c <USB_EPStartXfer>

  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3718      	adds	r7, #24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
 8002af6:	460b      	mov	r3, r1
 8002af8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002afa:	78fb      	ldrb	r3, [r7, #3]
 8002afc:	f003 020f 	and.w	r2, r3, #15
 8002b00:	6879      	ldr	r1, [r7, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	4413      	add	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	440b      	add	r3, r1
 8002b0c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002b10:	681b      	ldr	r3, [r3, #0]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002b1e:	b580      	push	{r7, lr}
 8002b20:	b086      	sub	sp, #24
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	60f8      	str	r0, [r7, #12]
 8002b26:	607a      	str	r2, [r7, #4]
 8002b28:	603b      	str	r3, [r7, #0]
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b2e:	7afb      	ldrb	r3, [r7, #11]
 8002b30:	f003 020f 	and.w	r2, r3, #15
 8002b34:	4613      	mov	r3, r2
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	4413      	add	r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	3310      	adds	r3, #16
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	4413      	add	r3, r2
 8002b42:	3304      	adds	r3, #4
 8002b44:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	2200      	movs	r2, #0
 8002b56:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b5e:	7afb      	ldrb	r3, [r7, #11]
 8002b60:	f003 030f 	and.w	r3, r3, #15
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	799b      	ldrb	r3, [r3, #6]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d102      	bne.n	8002b78 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6818      	ldr	r0, [r3, #0]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	799b      	ldrb	r3, [r3, #6]
 8002b80:	461a      	mov	r2, r3
 8002b82:	6979      	ldr	r1, [r7, #20]
 8002b84:	f002 fffa 	bl	8005b7c <USB_EPStartXfer>

  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3718      	adds	r7, #24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b084      	sub	sp, #16
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002b9e:	78fb      	ldrb	r3, [r7, #3]
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	7912      	ldrb	r2, [r2, #4]
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d901      	bls.n	8002bb0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e04f      	b.n	8002c50 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002bb0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	da0f      	bge.n	8002bd8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bb8:	78fb      	ldrb	r3, [r7, #3]
 8002bba:	f003 020f 	and.w	r2, r3, #15
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	3310      	adds	r3, #16
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	4413      	add	r3, r2
 8002bcc:	3304      	adds	r3, #4
 8002bce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	705a      	strb	r2, [r3, #1]
 8002bd6:	e00d      	b.n	8002bf4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002bd8:	78fa      	ldrb	r2, [r7, #3]
 8002bda:	4613      	mov	r3, r2
 8002bdc:	00db      	lsls	r3, r3, #3
 8002bde:	4413      	add	r3, r2
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	4413      	add	r3, r2
 8002bea:	3304      	adds	r3, #4
 8002bec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002bfa:	78fb      	ldrb	r3, [r7, #3]
 8002bfc:	f003 030f 	and.w	r3, r3, #15
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d101      	bne.n	8002c14 <HAL_PCD_EP_SetStall+0x82>
 8002c10:	2302      	movs	r3, #2
 8002c12:	e01d      	b.n	8002c50 <HAL_PCD_EP_SetStall+0xbe>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68f9      	ldr	r1, [r7, #12]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f003 fb8e 	bl	8006344 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	f003 030f 	and.w	r3, r3, #15
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d109      	bne.n	8002c46 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6818      	ldr	r0, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	7999      	ldrb	r1, [r3, #6]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c40:	461a      	mov	r2, r3
 8002c42:	f003 fd81 	bl	8006748 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	460b      	mov	r3, r1
 8002c62:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002c64:	78fb      	ldrb	r3, [r7, #3]
 8002c66:	f003 030f 	and.w	r3, r3, #15
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	7912      	ldrb	r2, [r2, #4]
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d901      	bls.n	8002c76 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e042      	b.n	8002cfc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002c76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	da0f      	bge.n	8002c9e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c7e:	78fb      	ldrb	r3, [r7, #3]
 8002c80:	f003 020f 	and.w	r2, r3, #15
 8002c84:	4613      	mov	r3, r2
 8002c86:	00db      	lsls	r3, r3, #3
 8002c88:	4413      	add	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	3310      	adds	r3, #16
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	4413      	add	r3, r2
 8002c92:	3304      	adds	r3, #4
 8002c94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	705a      	strb	r2, [r3, #1]
 8002c9c:	e00f      	b.n	8002cbe <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c9e:	78fb      	ldrb	r3, [r7, #3]
 8002ca0:	f003 020f 	and.w	r2, r3, #15
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	00db      	lsls	r3, r3, #3
 8002ca8:	4413      	add	r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	3304      	adds	r3, #4
 8002cb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	f003 030f 	and.w	r3, r3, #15
 8002cca:	b2da      	uxtb	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d101      	bne.n	8002cde <HAL_PCD_EP_ClrStall+0x86>
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e00e      	b.n	8002cfc <HAL_PCD_EP_ClrStall+0xa4>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68f9      	ldr	r1, [r7, #12]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f003 fb97 	bl	8006420 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002d10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	da0c      	bge.n	8002d32 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d18:	78fb      	ldrb	r3, [r7, #3]
 8002d1a:	f003 020f 	and.w	r2, r3, #15
 8002d1e:	4613      	mov	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	3310      	adds	r3, #16
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	4413      	add	r3, r2
 8002d2c:	3304      	adds	r3, #4
 8002d2e:	60fb      	str	r3, [r7, #12]
 8002d30:	e00c      	b.n	8002d4c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d32:	78fb      	ldrb	r3, [r7, #3]
 8002d34:	f003 020f 	and.w	r2, r3, #15
 8002d38:	4613      	mov	r3, r2
 8002d3a:	00db      	lsls	r3, r3, #3
 8002d3c:	4413      	add	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	4413      	add	r3, r2
 8002d48:	3304      	adds	r3, #4
 8002d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68f9      	ldr	r1, [r7, #12]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f003 f9b6 	bl	80060c4 <USB_EPStopXfer>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002d5c:	7afb      	ldrb	r3, [r7, #11]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}

08002d66 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	b08a      	sub	sp, #40	@ 0x28
 8002d6a:	af02      	add	r7, sp, #8
 8002d6c:	6078      	str	r0, [r7, #4]
 8002d6e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002d7a:	683a      	ldr	r2, [r7, #0]
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	4413      	add	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	3310      	adds	r3, #16
 8002d86:	687a      	ldr	r2, [r7, #4]
 8002d88:	4413      	add	r3, r2
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	695a      	ldr	r2, [r3, #20]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d901      	bls.n	8002d9e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e06b      	b.n	8002e76 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	691a      	ldr	r2, [r3, #16]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	69fa      	ldr	r2, [r7, #28]
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d902      	bls.n	8002dba <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	3303      	adds	r3, #3
 8002dbe:	089b      	lsrs	r3, r3, #2
 8002dc0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002dc2:	e02a      	b.n	8002e1a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	691a      	ldr	r2, [r3, #16]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	69fa      	ldr	r2, [r7, #28]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d902      	bls.n	8002de0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	3303      	adds	r3, #3
 8002de4:	089b      	lsrs	r3, r3, #2
 8002de6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	68d9      	ldr	r1, [r3, #12]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	b2da      	uxtb	r2, r3
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	6978      	ldr	r0, [r7, #20]
 8002dfe:	f003 fa0b 	bl	8006218 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	68da      	ldr	r2, [r3, #12]
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	441a      	add	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	695a      	ldr	r2, [r3, #20]
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	441a      	add	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	015a      	lsls	r2, r3, #5
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	4413      	add	r3, r2
 8002e22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d809      	bhi.n	8002e44 <PCD_WriteEmptyTxFifo+0xde>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	695a      	ldr	r2, [r3, #20]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e38:	429a      	cmp	r2, r3
 8002e3a:	d203      	bcs.n	8002e44 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1bf      	bne.n	8002dc4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	691a      	ldr	r2, [r3, #16]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d811      	bhi.n	8002e74 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	f003 030f 	and.w	r3, r3, #15
 8002e56:	2201      	movs	r2, #1
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	43db      	mvns	r3, r3
 8002e6a:	6939      	ldr	r1, [r7, #16]
 8002e6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002e70:	4013      	ands	r3, r2
 8002e72:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3720      	adds	r7, #32
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b088      	sub	sp, #32
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	333c      	adds	r3, #60	@ 0x3c
 8002e98:	3304      	adds	r3, #4
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	015a      	lsls	r2, r3, #5
 8002ea2:	69bb      	ldr	r3, [r7, #24]
 8002ea4:	4413      	add	r3, r2
 8002ea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	799b      	ldrb	r3, [r3, #6]
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d17b      	bne.n	8002fae <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d015      	beq.n	8002eec <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	4a61      	ldr	r2, [pc, #388]	@ (8003048 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	f240 80b9 	bls.w	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f000 80b3 	beq.w	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	015a      	lsls	r2, r3, #5
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	4413      	add	r3, r2
 8002ede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ee8:	6093      	str	r3, [r2, #8]
 8002eea:	e0a7      	b.n	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	f003 0320 	and.w	r3, r3, #32
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d009      	beq.n	8002f0a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f02:	461a      	mov	r2, r3
 8002f04:	2320      	movs	r3, #32
 8002f06:	6093      	str	r3, [r2, #8]
 8002f08:	e098      	b.n	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f040 8093 	bne.w	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	4a4b      	ldr	r2, [pc, #300]	@ (8003048 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d90f      	bls.n	8002f3e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d00a      	beq.n	8002f3e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	015a      	lsls	r2, r3, #5
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	4413      	add	r3, r2
 8002f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f34:	461a      	mov	r2, r3
 8002f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f3a:	6093      	str	r3, [r2, #8]
 8002f3c:	e07e      	b.n	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	4613      	mov	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	4413      	add	r3, r2
 8002f50:	3304      	adds	r3, #4
 8002f52:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6a1a      	ldr	r2, [r3, #32]
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	0159      	lsls	r1, r3, #5
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	440b      	add	r3, r1
 8002f60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f6a:	1ad2      	subs	r2, r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d114      	bne.n	8002fa0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d109      	bne.n	8002f92 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6818      	ldr	r0, [r3, #0]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002f88:	461a      	mov	r2, r3
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	f003 fbdc 	bl	8006748 <USB_EP0_OutStart>
 8002f90:	e006      	b.n	8002fa0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	68da      	ldr	r2, [r3, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	441a      	add	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f005 fff8 	bl	8008f9c <HAL_PCD_DataOutStageCallback>
 8002fac:	e046      	b.n	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	4a26      	ldr	r2, [pc, #152]	@ (800304c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d124      	bne.n	8003000 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00a      	beq.n	8002fd6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	015a      	lsls	r2, r3, #5
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	4413      	add	r3, r2
 8002fc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fcc:	461a      	mov	r2, r3
 8002fce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fd2:	6093      	str	r3, [r2, #8]
 8002fd4:	e032      	b.n	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	f003 0320 	and.w	r3, r3, #32
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d008      	beq.n	8002ff2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	015a      	lsls	r2, r3, #5
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fec:	461a      	mov	r2, r3
 8002fee:	2320      	movs	r3, #32
 8002ff0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f005 ffcf 	bl	8008f9c <HAL_PCD_DataOutStageCallback>
 8002ffe:	e01d      	b.n	800303c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d114      	bne.n	8003030 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003006:	6879      	ldr	r1, [r7, #4]
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	4613      	mov	r3, r2
 800300c:	00db      	lsls	r3, r3, #3
 800300e:	4413      	add	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	440b      	add	r3, r1
 8003014:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d108      	bne.n	8003030 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003028:	461a      	mov	r2, r3
 800302a:	2100      	movs	r1, #0
 800302c:	f003 fb8c 	bl	8006748 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	b2db      	uxtb	r3, r3
 8003034:	4619      	mov	r1, r3
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f005 ffb0 	bl	8008f9c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3720      	adds	r7, #32
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	4f54300a 	.word	0x4f54300a
 800304c:	4f54310a 	.word	0x4f54310a

08003050 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	333c      	adds	r3, #60	@ 0x3c
 8003068:	3304      	adds	r3, #4
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	015a      	lsls	r2, r3, #5
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4413      	add	r3, r2
 8003076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4a15      	ldr	r2, [pc, #84]	@ (80030d8 <PCD_EP_OutSetupPacket_int+0x88>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d90e      	bls.n	80030a4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800308c:	2b00      	cmp	r3, #0
 800308e:	d009      	beq.n	80030a4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	015a      	lsls	r2, r3, #5
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	4413      	add	r3, r2
 8003098:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800309c:	461a      	mov	r2, r3
 800309e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030a2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f005 ff67 	bl	8008f78 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	4a0a      	ldr	r2, [pc, #40]	@ (80030d8 <PCD_EP_OutSetupPacket_int+0x88>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d90c      	bls.n	80030cc <PCD_EP_OutSetupPacket_int+0x7c>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	799b      	ldrb	r3, [r3, #6]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d108      	bne.n	80030cc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6818      	ldr	r0, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80030c4:	461a      	mov	r2, r3
 80030c6:	2101      	movs	r1, #1
 80030c8:	f003 fb3e 	bl	8006748 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3718      	adds	r7, #24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	4f54300a 	.word	0x4f54300a

080030dc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	460b      	mov	r3, r1
 80030e6:	70fb      	strb	r3, [r7, #3]
 80030e8:	4613      	mov	r3, r2
 80030ea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80030f4:	78fb      	ldrb	r3, [r7, #3]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d107      	bne.n	800310a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80030fa:	883b      	ldrh	r3, [r7, #0]
 80030fc:	0419      	lsls	r1, r3, #16
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	430a      	orrs	r2, r1
 8003106:	629a      	str	r2, [r3, #40]	@ 0x28
 8003108:	e028      	b.n	800315c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003110:	0c1b      	lsrs	r3, r3, #16
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	4413      	add	r3, r2
 8003116:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003118:	2300      	movs	r3, #0
 800311a:	73fb      	strb	r3, [r7, #15]
 800311c:	e00d      	b.n	800313a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	7bfb      	ldrb	r3, [r7, #15]
 8003124:	3340      	adds	r3, #64	@ 0x40
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	4413      	add	r3, r2
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	0c1b      	lsrs	r3, r3, #16
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	4413      	add	r3, r2
 8003132:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003134:	7bfb      	ldrb	r3, [r7, #15]
 8003136:	3301      	adds	r3, #1
 8003138:	73fb      	strb	r3, [r7, #15]
 800313a:	7bfa      	ldrb	r2, [r7, #15]
 800313c:	78fb      	ldrb	r3, [r7, #3]
 800313e:	3b01      	subs	r3, #1
 8003140:	429a      	cmp	r2, r3
 8003142:	d3ec      	bcc.n	800311e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003144:	883b      	ldrh	r3, [r7, #0]
 8003146:	0418      	lsls	r0, r3, #16
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6819      	ldr	r1, [r3, #0]
 800314c:	78fb      	ldrb	r3, [r7, #3]
 800314e:	3b01      	subs	r3, #1
 8003150:	68ba      	ldr	r2, [r7, #8]
 8003152:	4302      	orrs	r2, r0
 8003154:	3340      	adds	r3, #64	@ 0x40
 8003156:	009b      	lsls	r3, r3, #2
 8003158:	440b      	add	r3, r1
 800315a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3714      	adds	r7, #20
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
 8003172:	460b      	mov	r3, r1
 8003174:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	887a      	ldrh	r2, [r7, #2]
 800317c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	699b      	ldr	r3, [r3, #24]
 80031ae:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80031ba:	4b05      	ldr	r3, [pc, #20]	@ (80031d0 <HAL_PCDEx_ActivateLPM+0x44>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	68fa      	ldr	r2, [r7, #12]
 80031c0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80031c2:	2300      	movs	r3, #0
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr
 80031d0:	10000003 	.word	0x10000003

080031d4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031d8:	4b05      	ldr	r3, [pc, #20]	@ (80031f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a04      	ldr	r2, [pc, #16]	@ (80031f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80031de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031e2:	6013      	str	r3, [r2, #0]
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop
 80031f0:	40007000 	.word	0x40007000

080031f4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80031fa:	2300      	movs	r3, #0
 80031fc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80031fe:	4b23      	ldr	r3, [pc, #140]	@ (800328c <HAL_PWREx_EnableOverDrive+0x98>)
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	4a22      	ldr	r2, [pc, #136]	@ (800328c <HAL_PWREx_EnableOverDrive+0x98>)
 8003204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003208:	6413      	str	r3, [r2, #64]	@ 0x40
 800320a:	4b20      	ldr	r3, [pc, #128]	@ (800328c <HAL_PWREx_EnableOverDrive+0x98>)
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003216:	4b1e      	ldr	r3, [pc, #120]	@ (8003290 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a1d      	ldr	r2, [pc, #116]	@ (8003290 <HAL_PWREx_EnableOverDrive+0x9c>)
 800321c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003220:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003222:	f7fe fa3b 	bl	800169c <HAL_GetTick>
 8003226:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003228:	e009      	b.n	800323e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800322a:	f7fe fa37 	bl	800169c <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003238:	d901      	bls.n	800323e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e022      	b.n	8003284 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800323e:	4b14      	ldr	r3, [pc, #80]	@ (8003290 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003246:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800324a:	d1ee      	bne.n	800322a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800324c:	4b10      	ldr	r3, [pc, #64]	@ (8003290 <HAL_PWREx_EnableOverDrive+0x9c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a0f      	ldr	r2, [pc, #60]	@ (8003290 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003252:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003256:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003258:	f7fe fa20 	bl	800169c <HAL_GetTick>
 800325c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800325e:	e009      	b.n	8003274 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003260:	f7fe fa1c 	bl	800169c <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800326e:	d901      	bls.n	8003274 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e007      	b.n	8003284 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003274:	4b06      	ldr	r3, [pc, #24]	@ (8003290 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800327c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003280:	d1ee      	bne.n	8003260 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3708      	adds	r7, #8
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40023800 	.word	0x40023800
 8003290:	40007000 	.word	0x40007000

08003294 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800329c:	2300      	movs	r3, #0
 800329e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e291      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f003 0301 	and.w	r3, r3, #1
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f000 8087 	beq.w	80033c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032b8:	4b96      	ldr	r3, [pc, #600]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f003 030c 	and.w	r3, r3, #12
 80032c0:	2b04      	cmp	r3, #4
 80032c2:	d00c      	beq.n	80032de <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80032c4:	4b93      	ldr	r3, [pc, #588]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 030c 	and.w	r3, r3, #12
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d112      	bne.n	80032f6 <HAL_RCC_OscConfig+0x62>
 80032d0:	4b90      	ldr	r3, [pc, #576]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032dc:	d10b      	bne.n	80032f6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032de:	4b8d      	ldr	r3, [pc, #564]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d06c      	beq.n	80033c4 <HAL_RCC_OscConfig+0x130>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d168      	bne.n	80033c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e26b      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032fe:	d106      	bne.n	800330e <HAL_RCC_OscConfig+0x7a>
 8003300:	4b84      	ldr	r3, [pc, #528]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a83      	ldr	r2, [pc, #524]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800330a:	6013      	str	r3, [r2, #0]
 800330c:	e02e      	b.n	800336c <HAL_RCC_OscConfig+0xd8>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d10c      	bne.n	8003330 <HAL_RCC_OscConfig+0x9c>
 8003316:	4b7f      	ldr	r3, [pc, #508]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a7e      	ldr	r2, [pc, #504]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800331c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003320:	6013      	str	r3, [r2, #0]
 8003322:	4b7c      	ldr	r3, [pc, #496]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a7b      	ldr	r2, [pc, #492]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003328:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	e01d      	b.n	800336c <HAL_RCC_OscConfig+0xd8>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003338:	d10c      	bne.n	8003354 <HAL_RCC_OscConfig+0xc0>
 800333a:	4b76      	ldr	r3, [pc, #472]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a75      	ldr	r2, [pc, #468]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003340:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003344:	6013      	str	r3, [r2, #0]
 8003346:	4b73      	ldr	r3, [pc, #460]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a72      	ldr	r2, [pc, #456]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800334c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003350:	6013      	str	r3, [r2, #0]
 8003352:	e00b      	b.n	800336c <HAL_RCC_OscConfig+0xd8>
 8003354:	4b6f      	ldr	r3, [pc, #444]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a6e      	ldr	r2, [pc, #440]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800335a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800335e:	6013      	str	r3, [r2, #0]
 8003360:	4b6c      	ldr	r3, [pc, #432]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a6b      	ldr	r2, [pc, #428]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003366:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800336a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d013      	beq.n	800339c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003374:	f7fe f992 	bl	800169c <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800337c:	f7fe f98e 	bl	800169c <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b64      	cmp	r3, #100	@ 0x64
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e21f      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800338e:	4b61      	ldr	r3, [pc, #388]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d0f0      	beq.n	800337c <HAL_RCC_OscConfig+0xe8>
 800339a:	e014      	b.n	80033c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7fe f97e 	bl	800169c <HAL_GetTick>
 80033a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033a4:	f7fe f97a 	bl	800169c <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b64      	cmp	r3, #100	@ 0x64
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e20b      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033b6:	4b57      	ldr	r3, [pc, #348]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d1f0      	bne.n	80033a4 <HAL_RCC_OscConfig+0x110>
 80033c2:	e000      	b.n	80033c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0302 	and.w	r3, r3, #2
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d069      	beq.n	80034a6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033d2:	4b50      	ldr	r3, [pc, #320]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	f003 030c 	and.w	r3, r3, #12
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00b      	beq.n	80033f6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80033de:	4b4d      	ldr	r3, [pc, #308]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 030c 	and.w	r3, r3, #12
 80033e6:	2b08      	cmp	r3, #8
 80033e8:	d11c      	bne.n	8003424 <HAL_RCC_OscConfig+0x190>
 80033ea:	4b4a      	ldr	r3, [pc, #296]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d116      	bne.n	8003424 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033f6:	4b47      	ldr	r3, [pc, #284]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0302 	and.w	r3, r3, #2
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d005      	beq.n	800340e <HAL_RCC_OscConfig+0x17a>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d001      	beq.n	800340e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e1df      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800340e:	4b41      	ldr	r3, [pc, #260]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	00db      	lsls	r3, r3, #3
 800341c:	493d      	ldr	r1, [pc, #244]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800341e:	4313      	orrs	r3, r2
 8003420:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003422:	e040      	b.n	80034a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d023      	beq.n	8003474 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800342c:	4b39      	ldr	r3, [pc, #228]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a38      	ldr	r2, [pc, #224]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003432:	f043 0301 	orr.w	r3, r3, #1
 8003436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003438:	f7fe f930 	bl	800169c <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003440:	f7fe f92c 	bl	800169c <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e1bd      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003452:	4b30      	ldr	r3, [pc, #192]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f0      	beq.n	8003440 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800345e:	4b2d      	ldr	r3, [pc, #180]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	691b      	ldr	r3, [r3, #16]
 800346a:	00db      	lsls	r3, r3, #3
 800346c:	4929      	ldr	r1, [pc, #164]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800346e:	4313      	orrs	r3, r2
 8003470:	600b      	str	r3, [r1, #0]
 8003472:	e018      	b.n	80034a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003474:	4b27      	ldr	r3, [pc, #156]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a26      	ldr	r2, [pc, #152]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003480:	f7fe f90c 	bl	800169c <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003486:	e008      	b.n	800349a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003488:	f7fe f908 	bl	800169c <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e199      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800349a:	4b1e      	ldr	r3, [pc, #120]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d1f0      	bne.n	8003488 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d038      	beq.n	8003524 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	695b      	ldr	r3, [r3, #20]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d019      	beq.n	80034ee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ba:	4b16      	ldr	r3, [pc, #88]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80034bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034be:	4a15      	ldr	r2, [pc, #84]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c6:	f7fe f8e9 	bl	800169c <HAL_GetTick>
 80034ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034cc:	e008      	b.n	80034e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ce:	f7fe f8e5 	bl	800169c <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d901      	bls.n	80034e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e176      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80034e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0f0      	beq.n	80034ce <HAL_RCC_OscConfig+0x23a>
 80034ec:	e01a      	b.n	8003524 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034ee:	4b09      	ldr	r3, [pc, #36]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80034f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80034f2:	4a08      	ldr	r2, [pc, #32]	@ (8003514 <HAL_RCC_OscConfig+0x280>)
 80034f4:	f023 0301 	bic.w	r3, r3, #1
 80034f8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fa:	f7fe f8cf 	bl	800169c <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003500:	e00a      	b.n	8003518 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003502:	f7fe f8cb 	bl	800169c <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d903      	bls.n	8003518 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e15c      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
 8003514:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003518:	4b91      	ldr	r3, [pc, #580]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 800351a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d1ee      	bne.n	8003502 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0304 	and.w	r3, r3, #4
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 80a4 	beq.w	800367a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003532:	4b8b      	ldr	r3, [pc, #556]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10d      	bne.n	800355a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800353e:	4b88      	ldr	r3, [pc, #544]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	4a87      	ldr	r2, [pc, #540]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003548:	6413      	str	r3, [r2, #64]	@ 0x40
 800354a:	4b85      	ldr	r3, [pc, #532]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 800354c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003552:	60bb      	str	r3, [r7, #8]
 8003554:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003556:	2301      	movs	r3, #1
 8003558:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800355a:	4b82      	ldr	r3, [pc, #520]	@ (8003764 <HAL_RCC_OscConfig+0x4d0>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003562:	2b00      	cmp	r3, #0
 8003564:	d118      	bne.n	8003598 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003566:	4b7f      	ldr	r3, [pc, #508]	@ (8003764 <HAL_RCC_OscConfig+0x4d0>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a7e      	ldr	r2, [pc, #504]	@ (8003764 <HAL_RCC_OscConfig+0x4d0>)
 800356c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003570:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003572:	f7fe f893 	bl	800169c <HAL_GetTick>
 8003576:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003578:	e008      	b.n	800358c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800357a:	f7fe f88f 	bl	800169c <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b64      	cmp	r3, #100	@ 0x64
 8003586:	d901      	bls.n	800358c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e120      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800358c:	4b75      	ldr	r3, [pc, #468]	@ (8003764 <HAL_RCC_OscConfig+0x4d0>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003594:	2b00      	cmp	r3, #0
 8003596:	d0f0      	beq.n	800357a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d106      	bne.n	80035ae <HAL_RCC_OscConfig+0x31a>
 80035a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035a4:	4a6e      	ldr	r2, [pc, #440]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035a6:	f043 0301 	orr.w	r3, r3, #1
 80035aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80035ac:	e02d      	b.n	800360a <HAL_RCC_OscConfig+0x376>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d10c      	bne.n	80035d0 <HAL_RCC_OscConfig+0x33c>
 80035b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ba:	4a69      	ldr	r2, [pc, #420]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035bc:	f023 0301 	bic.w	r3, r3, #1
 80035c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80035c2:	4b67      	ldr	r3, [pc, #412]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035c6:	4a66      	ldr	r2, [pc, #408]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035c8:	f023 0304 	bic.w	r3, r3, #4
 80035cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80035ce:	e01c      	b.n	800360a <HAL_RCC_OscConfig+0x376>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	2b05      	cmp	r3, #5
 80035d6:	d10c      	bne.n	80035f2 <HAL_RCC_OscConfig+0x35e>
 80035d8:	4b61      	ldr	r3, [pc, #388]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035dc:	4a60      	ldr	r2, [pc, #384]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035de:	f043 0304 	orr.w	r3, r3, #4
 80035e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80035e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035e8:	4a5d      	ldr	r2, [pc, #372]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80035f0:	e00b      	b.n	800360a <HAL_RCC_OscConfig+0x376>
 80035f2:	4b5b      	ldr	r3, [pc, #364]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035f6:	4a5a      	ldr	r2, [pc, #360]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80035f8:	f023 0301 	bic.w	r3, r3, #1
 80035fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80035fe:	4b58      	ldr	r3, [pc, #352]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003602:	4a57      	ldr	r2, [pc, #348]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003604:	f023 0304 	bic.w	r3, r3, #4
 8003608:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d015      	beq.n	800363e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003612:	f7fe f843 	bl	800169c <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003618:	e00a      	b.n	8003630 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361a:	f7fe f83f 	bl	800169c <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003628:	4293      	cmp	r3, r2
 800362a:	d901      	bls.n	8003630 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800362c:	2303      	movs	r3, #3
 800362e:	e0ce      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003630:	4b4b      	ldr	r3, [pc, #300]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d0ee      	beq.n	800361a <HAL_RCC_OscConfig+0x386>
 800363c:	e014      	b.n	8003668 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363e:	f7fe f82d 	bl	800169c <HAL_GetTick>
 8003642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003644:	e00a      	b.n	800365c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003646:	f7fe f829 	bl	800169c <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003654:	4293      	cmp	r3, r2
 8003656:	d901      	bls.n	800365c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e0b8      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800365c:	4b40      	ldr	r3, [pc, #256]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 800365e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003660:	f003 0302 	and.w	r3, r3, #2
 8003664:	2b00      	cmp	r3, #0
 8003666:	d1ee      	bne.n	8003646 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003668:	7dfb      	ldrb	r3, [r7, #23]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d105      	bne.n	800367a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800366e:	4b3c      	ldr	r3, [pc, #240]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003672:	4a3b      	ldr	r2, [pc, #236]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003674:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003678:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	2b00      	cmp	r3, #0
 8003680:	f000 80a4 	beq.w	80037cc <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003684:	4b36      	ldr	r3, [pc, #216]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	f003 030c 	and.w	r3, r3, #12
 800368c:	2b08      	cmp	r3, #8
 800368e:	d06b      	beq.n	8003768 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	2b02      	cmp	r3, #2
 8003696:	d149      	bne.n	800372c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003698:	4b31      	ldr	r3, [pc, #196]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a30      	ldr	r2, [pc, #192]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 800369e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a4:	f7fd fffa 	bl	800169c <HAL_GetTick>
 80036a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036aa:	e008      	b.n	80036be <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036ac:	f7fd fff6 	bl	800169c <HAL_GetTick>
 80036b0:	4602      	mov	r2, r0
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d901      	bls.n	80036be <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e087      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036be:	4b28      	ldr	r3, [pc, #160]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f0      	bne.n	80036ac <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69da      	ldr	r2, [r3, #28]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	431a      	orrs	r2, r3
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d8:	019b      	lsls	r3, r3, #6
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e0:	085b      	lsrs	r3, r3, #1
 80036e2:	3b01      	subs	r3, #1
 80036e4:	041b      	lsls	r3, r3, #16
 80036e6:	431a      	orrs	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ec:	061b      	lsls	r3, r3, #24
 80036ee:	4313      	orrs	r3, r2
 80036f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80036f2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80036f6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036f8:	4b19      	ldr	r3, [pc, #100]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a18      	ldr	r2, [pc, #96]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 80036fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003704:	f7fd ffca 	bl	800169c <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370a:	e008      	b.n	800371e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370c:	f7fd ffc6 	bl	800169c <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	2b02      	cmp	r3, #2
 8003718:	d901      	bls.n	800371e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e057      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800371e:	4b10      	ldr	r3, [pc, #64]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d0f0      	beq.n	800370c <HAL_RCC_OscConfig+0x478>
 800372a:	e04f      	b.n	80037cc <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800372c:	4b0c      	ldr	r3, [pc, #48]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a0b      	ldr	r2, [pc, #44]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003732:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003736:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003738:	f7fd ffb0 	bl	800169c <HAL_GetTick>
 800373c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003740:	f7fd ffac 	bl	800169c <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b02      	cmp	r3, #2
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e03d      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003752:	4b03      	ldr	r3, [pc, #12]	@ (8003760 <HAL_RCC_OscConfig+0x4cc>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1f0      	bne.n	8003740 <HAL_RCC_OscConfig+0x4ac>
 800375e:	e035      	b.n	80037cc <HAL_RCC_OscConfig+0x538>
 8003760:	40023800 	.word	0x40023800
 8003764:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003768:	4b1b      	ldr	r3, [pc, #108]	@ (80037d8 <HAL_RCC_OscConfig+0x544>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	699b      	ldr	r3, [r3, #24]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d028      	beq.n	80037c8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003780:	429a      	cmp	r2, r3
 8003782:	d121      	bne.n	80037c8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800378e:	429a      	cmp	r2, r3
 8003790:	d11a      	bne.n	80037c8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003798:	4013      	ands	r3, r2
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800379e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d111      	bne.n	80037c8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ae:	085b      	lsrs	r3, r3, #1
 80037b0:	3b01      	subs	r3, #1
 80037b2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d107      	bne.n	80037c8 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d001      	beq.n	80037cc <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e000      	b.n	80037ce <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3718      	adds	r7, #24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	40023800 	.word	0x40023800

080037dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80037e6:	2300      	movs	r3, #0
 80037e8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e0d0      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037f4:	4b6a      	ldr	r3, [pc, #424]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c4>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 030f 	and.w	r3, r3, #15
 80037fc:	683a      	ldr	r2, [r7, #0]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d910      	bls.n	8003824 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003802:	4b67      	ldr	r3, [pc, #412]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f023 020f 	bic.w	r2, r3, #15
 800380a:	4965      	ldr	r1, [pc, #404]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c4>)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	4313      	orrs	r3, r2
 8003810:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003812:	4b63      	ldr	r3, [pc, #396]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	429a      	cmp	r2, r3
 800381e:	d001      	beq.n	8003824 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e0b8      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d020      	beq.n	8003872 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b00      	cmp	r3, #0
 800383a:	d005      	beq.n	8003848 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800383c:	4b59      	ldr	r3, [pc, #356]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	4a58      	ldr	r2, [pc, #352]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003842:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003846:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b00      	cmp	r3, #0
 8003852:	d005      	beq.n	8003860 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003854:	4b53      	ldr	r3, [pc, #332]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	4a52      	ldr	r2, [pc, #328]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 800385a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800385e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003860:	4b50      	ldr	r3, [pc, #320]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	494d      	ldr	r1, [pc, #308]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 800386e:	4313      	orrs	r3, r2
 8003870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b00      	cmp	r3, #0
 800387c:	d040      	beq.n	8003900 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d107      	bne.n	8003896 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003886:	4b47      	ldr	r3, [pc, #284]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d115      	bne.n	80038be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e07f      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d107      	bne.n	80038ae <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800389e:	4b41      	ldr	r3, [pc, #260]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d109      	bne.n	80038be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e073      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ae:	4b3d      	ldr	r3, [pc, #244]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e06b      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038be:	4b39      	ldr	r3, [pc, #228]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	f023 0203 	bic.w	r2, r3, #3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	4936      	ldr	r1, [pc, #216]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038d0:	f7fd fee4 	bl	800169c <HAL_GetTick>
 80038d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038d6:	e00a      	b.n	80038ee <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038d8:	f7fd fee0 	bl	800169c <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d901      	bls.n	80038ee <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80038ea:	2303      	movs	r3, #3
 80038ec:	e053      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ee:	4b2d      	ldr	r3, [pc, #180]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f003 020c 	and.w	r2, r3, #12
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d1eb      	bne.n	80038d8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003900:	4b27      	ldr	r3, [pc, #156]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 030f 	and.w	r3, r3, #15
 8003908:	683a      	ldr	r2, [r7, #0]
 800390a:	429a      	cmp	r2, r3
 800390c:	d210      	bcs.n	8003930 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800390e:	4b24      	ldr	r3, [pc, #144]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f023 020f 	bic.w	r2, r3, #15
 8003916:	4922      	ldr	r1, [pc, #136]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	4313      	orrs	r3, r2
 800391c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800391e:	4b20      	ldr	r3, [pc, #128]	@ (80039a0 <HAL_RCC_ClockConfig+0x1c4>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	429a      	cmp	r2, r3
 800392a:	d001      	beq.n	8003930 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e032      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	d008      	beq.n	800394e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800393c:	4b19      	ldr	r3, [pc, #100]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	4916      	ldr	r1, [pc, #88]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 800394a:	4313      	orrs	r3, r2
 800394c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0308 	and.w	r3, r3, #8
 8003956:	2b00      	cmp	r3, #0
 8003958:	d009      	beq.n	800396e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800395a:	4b12      	ldr	r3, [pc, #72]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	490e      	ldr	r1, [pc, #56]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 800396a:	4313      	orrs	r3, r2
 800396c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800396e:	f000 f821 	bl	80039b4 <HAL_RCC_GetSysClockFreq>
 8003972:	4602      	mov	r2, r0
 8003974:	4b0b      	ldr	r3, [pc, #44]	@ (80039a4 <HAL_RCC_ClockConfig+0x1c8>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	091b      	lsrs	r3, r3, #4
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	490a      	ldr	r1, [pc, #40]	@ (80039a8 <HAL_RCC_ClockConfig+0x1cc>)
 8003980:	5ccb      	ldrb	r3, [r1, r3]
 8003982:	fa22 f303 	lsr.w	r3, r2, r3
 8003986:	4a09      	ldr	r2, [pc, #36]	@ (80039ac <HAL_RCC_ClockConfig+0x1d0>)
 8003988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800398a:	4b09      	ldr	r3, [pc, #36]	@ (80039b0 <HAL_RCC_ClockConfig+0x1d4>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4618      	mov	r0, r3
 8003990:	f7fd fe40 	bl	8001614 <HAL_InitTick>

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	40023c00 	.word	0x40023c00
 80039a4:	40023800 	.word	0x40023800
 80039a8:	0800a4b4 	.word	0x0800a4b4
 80039ac:	2000000c 	.word	0x2000000c
 80039b0:	20000010 	.word	0x20000010

080039b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039b8:	b094      	sub	sp, #80	@ 0x50
 80039ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80039bc:	2300      	movs	r3, #0
 80039be:	647b      	str	r3, [r7, #68]	@ 0x44
 80039c0:	2300      	movs	r3, #0
 80039c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039c4:	2300      	movs	r3, #0
 80039c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80039c8:	2300      	movs	r3, #0
 80039ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039cc:	4b79      	ldr	r3, [pc, #484]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f003 030c 	and.w	r3, r3, #12
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d00d      	beq.n	80039f4 <HAL_RCC_GetSysClockFreq+0x40>
 80039d8:	2b08      	cmp	r3, #8
 80039da:	f200 80e1 	bhi.w	8003ba0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d002      	beq.n	80039e8 <HAL_RCC_GetSysClockFreq+0x34>
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d003      	beq.n	80039ee <HAL_RCC_GetSysClockFreq+0x3a>
 80039e6:	e0db      	b.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039e8:	4b73      	ldr	r3, [pc, #460]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 80039ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039ec:	e0db      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039ee:	4b72      	ldr	r3, [pc, #456]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 80039f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039f2:	e0d8      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039f4:	4b6f      	ldr	r3, [pc, #444]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80039fe:	4b6d      	ldr	r3, [pc, #436]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d063      	beq.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	099b      	lsrs	r3, r3, #6
 8003a10:	2200      	movs	r2, #0
 8003a12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a1e:	2300      	movs	r3, #0
 8003a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a26:	4622      	mov	r2, r4
 8003a28:	462b      	mov	r3, r5
 8003a2a:	f04f 0000 	mov.w	r0, #0
 8003a2e:	f04f 0100 	mov.w	r1, #0
 8003a32:	0159      	lsls	r1, r3, #5
 8003a34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a38:	0150      	lsls	r0, r2, #5
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4621      	mov	r1, r4
 8003a40:	1a51      	subs	r1, r2, r1
 8003a42:	6139      	str	r1, [r7, #16]
 8003a44:	4629      	mov	r1, r5
 8003a46:	eb63 0301 	sbc.w	r3, r3, r1
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	f04f 0200 	mov.w	r2, #0
 8003a50:	f04f 0300 	mov.w	r3, #0
 8003a54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a58:	4659      	mov	r1, fp
 8003a5a:	018b      	lsls	r3, r1, #6
 8003a5c:	4651      	mov	r1, sl
 8003a5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a62:	4651      	mov	r1, sl
 8003a64:	018a      	lsls	r2, r1, #6
 8003a66:	4651      	mov	r1, sl
 8003a68:	ebb2 0801 	subs.w	r8, r2, r1
 8003a6c:	4659      	mov	r1, fp
 8003a6e:	eb63 0901 	sbc.w	r9, r3, r1
 8003a72:	f04f 0200 	mov.w	r2, #0
 8003a76:	f04f 0300 	mov.w	r3, #0
 8003a7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a86:	4690      	mov	r8, r2
 8003a88:	4699      	mov	r9, r3
 8003a8a:	4623      	mov	r3, r4
 8003a8c:	eb18 0303 	adds.w	r3, r8, r3
 8003a90:	60bb      	str	r3, [r7, #8]
 8003a92:	462b      	mov	r3, r5
 8003a94:	eb49 0303 	adc.w	r3, r9, r3
 8003a98:	60fb      	str	r3, [r7, #12]
 8003a9a:	f04f 0200 	mov.w	r2, #0
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003aa6:	4629      	mov	r1, r5
 8003aa8:	028b      	lsls	r3, r1, #10
 8003aaa:	4621      	mov	r1, r4
 8003aac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ab0:	4621      	mov	r1, r4
 8003ab2:	028a      	lsls	r2, r1, #10
 8003ab4:	4610      	mov	r0, r2
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003aba:	2200      	movs	r2, #0
 8003abc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003abe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ac0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ac4:	f7fc fbfc 	bl	80002c0 <__aeabi_uldivmod>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	460b      	mov	r3, r1
 8003acc:	4613      	mov	r3, r2
 8003ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ad0:	e058      	b.n	8003b84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ad2:	4b38      	ldr	r3, [pc, #224]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	099b      	lsrs	r3, r3, #6
 8003ad8:	2200      	movs	r2, #0
 8003ada:	4618      	mov	r0, r3
 8003adc:	4611      	mov	r1, r2
 8003ade:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ae2:	623b      	str	r3, [r7, #32]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ae8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003aec:	4642      	mov	r2, r8
 8003aee:	464b      	mov	r3, r9
 8003af0:	f04f 0000 	mov.w	r0, #0
 8003af4:	f04f 0100 	mov.w	r1, #0
 8003af8:	0159      	lsls	r1, r3, #5
 8003afa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003afe:	0150      	lsls	r0, r2, #5
 8003b00:	4602      	mov	r2, r0
 8003b02:	460b      	mov	r3, r1
 8003b04:	4641      	mov	r1, r8
 8003b06:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b0a:	4649      	mov	r1, r9
 8003b0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b10:	f04f 0200 	mov.w	r2, #0
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b24:	ebb2 040a 	subs.w	r4, r2, sl
 8003b28:	eb63 050b 	sbc.w	r5, r3, fp
 8003b2c:	f04f 0200 	mov.w	r2, #0
 8003b30:	f04f 0300 	mov.w	r3, #0
 8003b34:	00eb      	lsls	r3, r5, #3
 8003b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b3a:	00e2      	lsls	r2, r4, #3
 8003b3c:	4614      	mov	r4, r2
 8003b3e:	461d      	mov	r5, r3
 8003b40:	4643      	mov	r3, r8
 8003b42:	18e3      	adds	r3, r4, r3
 8003b44:	603b      	str	r3, [r7, #0]
 8003b46:	464b      	mov	r3, r9
 8003b48:	eb45 0303 	adc.w	r3, r5, r3
 8003b4c:	607b      	str	r3, [r7, #4]
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	f04f 0300 	mov.w	r3, #0
 8003b56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b5a:	4629      	mov	r1, r5
 8003b5c:	028b      	lsls	r3, r1, #10
 8003b5e:	4621      	mov	r1, r4
 8003b60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b64:	4621      	mov	r1, r4
 8003b66:	028a      	lsls	r2, r1, #10
 8003b68:	4610      	mov	r0, r2
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b6e:	2200      	movs	r2, #0
 8003b70:	61bb      	str	r3, [r7, #24]
 8003b72:	61fa      	str	r2, [r7, #28]
 8003b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b78:	f7fc fba2 	bl	80002c0 <__aeabi_uldivmod>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4613      	mov	r3, r2
 8003b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003b84:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	0c1b      	lsrs	r3, r3, #16
 8003b8a:	f003 0303 	and.w	r3, r3, #3
 8003b8e:	3301      	adds	r3, #1
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003b94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b9e:	e002      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ba0:	4b05      	ldr	r3, [pc, #20]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3750      	adds	r7, #80	@ 0x50
 8003bac:	46bd      	mov	sp, r7
 8003bae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	00f42400 	.word	0x00f42400

08003bbc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bc0:	4b03      	ldr	r3, [pc, #12]	@ (8003bd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	2000000c 	.word	0x2000000c

08003bd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b088      	sub	sp, #32
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003be0:	2300      	movs	r3, #0
 8003be2:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003be4:	2300      	movs	r3, #0
 8003be6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003be8:	2300      	movs	r3, #0
 8003bea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0301 	and.w	r3, r3, #1
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d012      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003bf8:	4b65      	ldr	r3, [pc, #404]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	4a64      	ldr	r2, [pc, #400]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003bfe:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003c02:	6093      	str	r3, [r2, #8]
 8003c04:	4b62      	ldr	r3, [pc, #392]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c06:	689a      	ldr	r2, [r3, #8]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0c:	4960      	ldr	r1, [pc, #384]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d101      	bne.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d017      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c2a:	4b59      	ldr	r3, [pc, #356]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c30:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c38:	4955      	ldr	r1, [pc, #340]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c48:	d101      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d101      	bne.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8003c56:	2301      	movs	r3, #1
 8003c58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d017      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c66:	4b4a      	ldr	r3, [pc, #296]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c6c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c74:	4946      	ldr	r1, [pc, #280]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c84:	d101      	bne.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8003c86:	2301      	movs	r3, #1
 8003c88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8003c92:	2301      	movs	r3, #1
 8003c94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0320 	and.w	r3, r3, #32
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	f000 808b 	beq.w	8003dba <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003ca4:	4b3a      	ldr	r3, [pc, #232]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	4a39      	ldr	r2, [pc, #228]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003caa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cae:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cb0:	4b37      	ldr	r3, [pc, #220]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003cbc:	4b35      	ldr	r3, [pc, #212]	@ (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a34      	ldr	r2, [pc, #208]	@ (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003cc2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cc8:	f7fd fce8 	bl	800169c <HAL_GetTick>
 8003ccc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003cce:	e008      	b.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd0:	f7fd fce4 	bl	800169c <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b64      	cmp	r3, #100	@ 0x64
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e2bc      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8003d94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d0f0      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cee:	4b28      	ldr	r3, [pc, #160]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003cf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cf6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d035      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d02e      	beq.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d0c:	4b20      	ldr	r3, [pc, #128]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d14:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d16:	4b1e      	ldr	r3, [pc, #120]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d1a:	4a1d      	ldr	r2, [pc, #116]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d20:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d22:	4b1b      	ldr	r3, [pc, #108]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d26:	4a1a      	ldr	r2, [pc, #104]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d2c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003d2e:	4a18      	ldr	r2, [pc, #96]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003d34:	4b16      	ldr	r3, [pc, #88]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d114      	bne.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d40:	f7fd fcac 	bl	800169c <HAL_GetTick>
 8003d44:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d46:	e00a      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d48:	f7fd fca8 	bl	800169c <HAL_GetTick>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e27e      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d0ee      	beq.n	8003d48 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d76:	d111      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003d78:	4b05      	ldr	r3, [pc, #20]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003d84:	4b04      	ldr	r3, [pc, #16]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003d86:	400b      	ands	r3, r1
 8003d88:	4901      	ldr	r1, [pc, #4]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	608b      	str	r3, [r1, #8]
 8003d8e:	e00b      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003d90:	40023800 	.word	0x40023800
 8003d94:	40007000 	.word	0x40007000
 8003d98:	0ffffcff 	.word	0x0ffffcff
 8003d9c:	4ba4      	ldr	r3, [pc, #656]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	4aa3      	ldr	r2, [pc, #652]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003da2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003da6:	6093      	str	r3, [r2, #8]
 8003da8:	4ba1      	ldr	r3, [pc, #644]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003daa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db4:	499e      	ldr	r1, [pc, #632]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0310 	and.w	r3, r3, #16
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d010      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003dc6:	4b9a      	ldr	r3, [pc, #616]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003dcc:	4a98      	ldr	r2, [pc, #608]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dd2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003dd6:	4b96      	ldr	r3, [pc, #600]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003dd8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de0:	4993      	ldr	r1, [pc, #588]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d00a      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003df4:	4b8e      	ldr	r3, [pc, #568]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dfa:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e02:	498b      	ldr	r1, [pc, #556]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00a      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e16:	4b86      	ldr	r3, [pc, #536]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e24:	4982      	ldr	r1, [pc, #520]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e26:	4313      	orrs	r3, r2
 8003e28:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00a      	beq.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e38:	4b7d      	ldr	r3, [pc, #500]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e46:	497a      	ldr	r1, [pc, #488]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00a      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e5a:	4b75      	ldr	r3, [pc, #468]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e60:	f023 0203 	bic.w	r2, r3, #3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e68:	4971      	ldr	r1, [pc, #452]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00a      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e7c:	4b6c      	ldr	r3, [pc, #432]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e82:	f023 020c 	bic.w	r2, r3, #12
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	4969      	ldr	r1, [pc, #420]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00a      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e9e:	4b64      	ldr	r3, [pc, #400]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ea4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eac:	4960      	ldr	r1, [pc, #384]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00a      	beq.n	8003ed6 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ec0:	4b5b      	ldr	r3, [pc, #364]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ec2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ec6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ece:	4958      	ldr	r1, [pc, #352]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00a      	beq.n	8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ee2:	4b53      	ldr	r3, [pc, #332]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ef0:	494f      	ldr	r1, [pc, #316]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00a      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003f04:	4b4a      	ldr	r3, [pc, #296]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f0a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f12:	4947      	ldr	r1, [pc, #284]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00a      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003f26:	4b42      	ldr	r3, [pc, #264]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f2c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f34:	493e      	ldr	r1, [pc, #248]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d00a      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003f48:	4b39      	ldr	r3, [pc, #228]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f4e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f56:	4936      	ldr	r1, [pc, #216]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d011      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003f6a:	4b31      	ldr	r3, [pc, #196]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f70:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f78:	492d      	ldr	r1, [pc, #180]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f88:	d101      	bne.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00a      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f9a:	4b25      	ldr	r3, [pc, #148]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fa0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fa8:	4921      	ldr	r1, [pc, #132]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d00a      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003fbc:	4b1c      	ldr	r3, [pc, #112]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003fca:	4919      	ldr	r1, [pc, #100]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00a      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003fde:	4b14      	ldr	r3, [pc, #80]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fe4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fec:	4910      	ldr	r1, [pc, #64]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d006      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 809d 	beq.w	8004142 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004008:	4b09      	ldr	r3, [pc, #36]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a08      	ldr	r2, [pc, #32]	@ (8004030 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800400e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004012:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004014:	f7fd fb42 	bl	800169c <HAL_GetTick>
 8004018:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800401a:	e00b      	b.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800401c:	f7fd fb3e 	bl	800169c <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b64      	cmp	r3, #100	@ 0x64
 8004028:	d904      	bls.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e116      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x688>
 800402e:	bf00      	nop
 8004030:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004034:	4b8b      	ldr	r3, [pc, #556]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1ed      	bne.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b00      	cmp	r3, #0
 800404a:	d017      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004050:	2b00      	cmp	r3, #0
 8004052:	d113      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004054:	4b83      	ldr	r3, [pc, #524]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004056:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800405a:	0e1b      	lsrs	r3, r3, #24
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	019a      	lsls	r2, r3, #6
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	061b      	lsls	r3, r3, #24
 800406c:	431a      	orrs	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	071b      	lsls	r3, r3, #28
 8004074:	497b      	ldr	r1, [pc, #492]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004076:	4313      	orrs	r3, r2
 8004078:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d004      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800408c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004090:	d00a      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800409a:	2b00      	cmp	r3, #0
 800409c:	d024      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040a6:	d11f      	bne.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80040a8:	4b6e      	ldr	r3, [pc, #440]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ae:	0f1b      	lsrs	r3, r3, #28
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	019a      	lsls	r2, r3, #6
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	061b      	lsls	r3, r3, #24
 80040c2:	431a      	orrs	r2, r3
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	071b      	lsls	r3, r3, #28
 80040c8:	4966      	ldr	r1, [pc, #408]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040ca:	4313      	orrs	r3, r2
 80040cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80040d0:	4b64      	ldr	r3, [pc, #400]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040d6:	f023 021f 	bic.w	r2, r3, #31
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69db      	ldr	r3, [r3, #28]
 80040de:	3b01      	subs	r3, #1
 80040e0:	4960      	ldr	r1, [pc, #384]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d00d      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	019a      	lsls	r2, r3, #6
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	061b      	lsls	r3, r3, #24
 8004100:	431a      	orrs	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	071b      	lsls	r3, r3, #28
 8004108:	4956      	ldr	r1, [pc, #344]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800410a:	4313      	orrs	r3, r2
 800410c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004110:	4b54      	ldr	r3, [pc, #336]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a53      	ldr	r2, [pc, #332]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004116:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800411a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800411c:	f7fd fabe 	bl	800169c <HAL_GetTick>
 8004120:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004122:	e008      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004124:	f7fd faba 	bl	800169c <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b64      	cmp	r3, #100	@ 0x64
 8004130:	d901      	bls.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e092      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004136:	4b4b      	ldr	r3, [pc, #300]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0f0      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	2b01      	cmp	r3, #1
 8004146:	f040 8088 	bne.w	800425a <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800414a:	4b46      	ldr	r3, [pc, #280]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a45      	ldr	r2, [pc, #276]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004150:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004154:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004156:	f7fd faa1 	bl	800169c <HAL_GetTick>
 800415a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800415c:	e008      	b.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800415e:	f7fd fa9d 	bl	800169c <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b64      	cmp	r3, #100	@ 0x64
 800416a:	d901      	bls.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e075      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004170:	4b3c      	ldr	r3, [pc, #240]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004178:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800417c:	d0ef      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d003      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800418e:	2b00      	cmp	r3, #0
 8004190:	d009      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800419a:	2b00      	cmp	r3, #0
 800419c:	d024      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d120      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80041a6:	4b2f      	ldr	r3, [pc, #188]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80041a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ac:	0c1b      	lsrs	r3, r3, #16
 80041ae:	f003 0303 	and.w	r3, r3, #3
 80041b2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	019a      	lsls	r2, r3, #6
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	041b      	lsls	r3, r3, #16
 80041be:	431a      	orrs	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	061b      	lsls	r3, r3, #24
 80041c6:	4927      	ldr	r1, [pc, #156]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80041ce:	4b25      	ldr	r3, [pc, #148]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80041d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80041d4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a1b      	ldr	r3, [r3, #32]
 80041dc:	3b01      	subs	r3, #1
 80041de:	021b      	lsls	r3, r3, #8
 80041e0:	4920      	ldr	r1, [pc, #128]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d018      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x652>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041fc:	d113      	bne.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80041fe:	4b19      	ldr	r3, [pc, #100]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004204:	0e1b      	lsrs	r3, r3, #24
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	019a      	lsls	r2, r3, #6
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	041b      	lsls	r3, r3, #16
 8004218:	431a      	orrs	r2, r3
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	061b      	lsls	r3, r3, #24
 800421e:	4911      	ldr	r1, [pc, #68]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004220:	4313      	orrs	r3, r2
 8004222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004226:	4b0f      	ldr	r3, [pc, #60]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a0e      	ldr	r2, [pc, #56]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800422c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004230:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004232:	f7fd fa33 	bl	800169c <HAL_GetTick>
 8004236:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004238:	e008      	b.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800423a:	f7fd fa2f 	bl	800169c <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	2b64      	cmp	r3, #100	@ 0x64
 8004246:	d901      	bls.n	800424c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e007      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800424c:	4b05      	ldr	r3, [pc, #20]	@ (8004264 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004254:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004258:	d1ef      	bne.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3720      	adds	r7, #32
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40023800 	.word	0x40023800

08004268 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e09d      	b.n	80043b6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427e:	2b00      	cmp	r3, #0
 8004280:	d108      	bne.n	8004294 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800428a:	d009      	beq.n	80042a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	61da      	str	r2, [r3, #28]
 8004292:	e005      	b.n	80042a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d106      	bne.n	80042c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f7fc ffe2 	bl	8001284 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2202      	movs	r2, #2
 80042c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042d6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80042e0:	d902      	bls.n	80042e8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80042e2:	2300      	movs	r3, #0
 80042e4:	60fb      	str	r3, [r7, #12]
 80042e6:	e002      	b.n	80042ee <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80042e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042ec:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80042f6:	d007      	beq.n	8004308 <HAL_SPI_Init+0xa0>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004300:	d002      	beq.n	8004308 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004318:	431a      	orrs	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	f003 0301 	and.w	r3, r3, #1
 800432c:	431a      	orrs	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004336:	431a      	orrs	r2, r3
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004340:	431a      	orrs	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800434a:	ea42 0103 	orr.w	r1, r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004352:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	430a      	orrs	r2, r1
 800435c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	699b      	ldr	r3, [r3, #24]
 8004362:	0c1b      	lsrs	r3, r3, #16
 8004364:	f003 0204 	and.w	r2, r3, #4
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	f003 0310 	and.w	r3, r3, #16
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004376:	f003 0308 	and.w	r3, r3, #8
 800437a:	431a      	orrs	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004384:	ea42 0103 	orr.w	r1, r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	430a      	orrs	r2, r1
 8004394:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	69da      	ldr	r2, [r3, #28]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80043b4:	2300      	movs	r3, #0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b088      	sub	sp, #32
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	60f8      	str	r0, [r7, #12]
 80043c6:	60b9      	str	r1, [r7, #8]
 80043c8:	603b      	str	r3, [r7, #0]
 80043ca:	4613      	mov	r3, r2
 80043cc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043ce:	f7fd f965 	bl	800169c <HAL_GetTick>
 80043d2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80043d4:	88fb      	ldrh	r3, [r7, #6]
 80043d6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d001      	beq.n	80043e8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80043e4:	2302      	movs	r3, #2
 80043e6:	e15c      	b.n	80046a2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <HAL_SPI_Transmit+0x36>
 80043ee:	88fb      	ldrh	r3, [r7, #6]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d101      	bne.n	80043f8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e154      	b.n	80046a2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d101      	bne.n	8004406 <HAL_SPI_Transmit+0x48>
 8004402:	2302      	movs	r3, #2
 8004404:	e14d      	b.n	80046a2 <HAL_SPI_Transmit+0x2e4>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2201      	movs	r2, #1
 800440a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2203      	movs	r2, #3
 8004412:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	88fa      	ldrh	r2, [r7, #6]
 8004426:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	88fa      	ldrh	r2, [r7, #6]
 800442c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2200      	movs	r2, #0
 8004440:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004458:	d10f      	bne.n	800447a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004468:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004478:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004484:	2b40      	cmp	r3, #64	@ 0x40
 8004486:	d007      	beq.n	8004498 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004496:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80044a0:	d952      	bls.n	8004548 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d002      	beq.n	80044b0 <HAL_SPI_Transmit+0xf2>
 80044aa:	8b7b      	ldrh	r3, [r7, #26]
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d145      	bne.n	800453c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b4:	881a      	ldrh	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c0:	1c9a      	adds	r2, r3, #2
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	3b01      	subs	r3, #1
 80044ce:	b29a      	uxth	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044d4:	e032      	b.n	800453c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f003 0302 	and.w	r3, r3, #2
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d112      	bne.n	800450a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e8:	881a      	ldrh	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f4:	1c9a      	adds	r2, r3, #2
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044fe:	b29b      	uxth	r3, r3
 8004500:	3b01      	subs	r3, #1
 8004502:	b29a      	uxth	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004508:	e018      	b.n	800453c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800450a:	f7fd f8c7 	bl	800169c <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	683a      	ldr	r2, [r7, #0]
 8004516:	429a      	cmp	r2, r3
 8004518:	d803      	bhi.n	8004522 <HAL_SPI_Transmit+0x164>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004520:	d102      	bne.n	8004528 <HAL_SPI_Transmit+0x16a>
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d109      	bne.n	800453c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004538:	2303      	movs	r3, #3
 800453a:	e0b2      	b.n	80046a2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004540:	b29b      	uxth	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1c7      	bne.n	80044d6 <HAL_SPI_Transmit+0x118>
 8004546:	e083      	b.n	8004650 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d002      	beq.n	8004556 <HAL_SPI_Transmit+0x198>
 8004550:	8b7b      	ldrh	r3, [r7, #26]
 8004552:	2b01      	cmp	r3, #1
 8004554:	d177      	bne.n	8004646 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800455a:	b29b      	uxth	r3, r3
 800455c:	2b01      	cmp	r3, #1
 800455e:	d912      	bls.n	8004586 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004564:	881a      	ldrh	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004570:	1c9a      	adds	r2, r3, #2
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800457a:	b29b      	uxth	r3, r3
 800457c:	3b02      	subs	r3, #2
 800457e:	b29a      	uxth	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004584:	e05f      	b.n	8004646 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	330c      	adds	r3, #12
 8004590:	7812      	ldrb	r2, [r2, #0]
 8004592:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004598:	1c5a      	adds	r2, r3, #1
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	3b01      	subs	r3, #1
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80045ac:	e04b      	b.n	8004646 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d12b      	bne.n	8004614 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d912      	bls.n	80045ec <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ca:	881a      	ldrh	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d6:	1c9a      	adds	r2, r3, #2
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	3b02      	subs	r3, #2
 80045e4:	b29a      	uxth	r2, r3
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045ea:	e02c      	b.n	8004646 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	330c      	adds	r3, #12
 80045f6:	7812      	ldrb	r2, [r2, #0]
 80045f8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045fe:	1c5a      	adds	r2, r3, #1
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004608:	b29b      	uxth	r3, r3
 800460a:	3b01      	subs	r3, #1
 800460c:	b29a      	uxth	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004612:	e018      	b.n	8004646 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004614:	f7fd f842 	bl	800169c <HAL_GetTick>
 8004618:	4602      	mov	r2, r0
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	1ad3      	subs	r3, r2, r3
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	429a      	cmp	r2, r3
 8004622:	d803      	bhi.n	800462c <HAL_SPI_Transmit+0x26e>
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800462a:	d102      	bne.n	8004632 <HAL_SPI_Transmit+0x274>
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d109      	bne.n	8004646 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2201      	movs	r2, #1
 8004636:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2200      	movs	r2, #0
 800463e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e02d      	b.n	80046a2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800464a:	b29b      	uxth	r3, r3
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1ae      	bne.n	80045ae <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004650:	69fa      	ldr	r2, [r7, #28]
 8004652:	6839      	ldr	r1, [r7, #0]
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 fd19 	bl	800508c <SPI_EndRxTxTransaction>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2220      	movs	r2, #32
 8004664:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10a      	bne.n	8004684 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	617b      	str	r3, [r7, #20]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	617b      	str	r3, [r7, #20]
 8004682:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e000      	b.n	80046a2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80046a0:	2300      	movs	r3, #0
  }
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3720      	adds	r7, #32
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}

080046aa <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046aa:	b580      	push	{r7, lr}
 80046ac:	b088      	sub	sp, #32
 80046ae:	af02      	add	r7, sp, #8
 80046b0:	60f8      	str	r0, [r7, #12]
 80046b2:	60b9      	str	r1, [r7, #8]
 80046b4:	603b      	str	r3, [r7, #0]
 80046b6:	4613      	mov	r3, r2
 80046b8:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d001      	beq.n	80046ca <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80046c6:	2302      	movs	r3, #2
 80046c8:	e123      	b.n	8004912 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d002      	beq.n	80046d6 <HAL_SPI_Receive+0x2c>
 80046d0:	88fb      	ldrh	r3, [r7, #6]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e11b      	b.n	8004912 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80046e2:	d112      	bne.n	800470a <HAL_SPI_Receive+0x60>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d10e      	bne.n	800470a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2204      	movs	r2, #4
 80046f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80046f4:	88fa      	ldrh	r2, [r7, #6]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	4613      	mov	r3, r2
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	68b9      	ldr	r1, [r7, #8]
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	f000 f90a 	bl	800491a <HAL_SPI_TransmitReceive>
 8004706:	4603      	mov	r3, r0
 8004708:	e103      	b.n	8004912 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800470a:	f7fc ffc7 	bl	800169c <HAL_GetTick>
 800470e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004716:	2b01      	cmp	r3, #1
 8004718:	d101      	bne.n	800471e <HAL_SPI_Receive+0x74>
 800471a:	2302      	movs	r3, #2
 800471c:	e0f9      	b.n	8004912 <HAL_SPI_Receive+0x268>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2204      	movs	r2, #4
 800472a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	88fa      	ldrh	r2, [r7, #6]
 800473e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	88fa      	ldrh	r2, [r7, #6]
 8004746:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2200      	movs	r2, #0
 800474e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004770:	d908      	bls.n	8004784 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	685a      	ldr	r2, [r3, #4]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004780:	605a      	str	r2, [r3, #4]
 8004782:	e007      	b.n	8004794 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004792:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	689b      	ldr	r3, [r3, #8]
 8004798:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800479c:	d10f      	bne.n	80047be <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047bc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047c8:	2b40      	cmp	r3, #64	@ 0x40
 80047ca:	d007      	beq.n	80047dc <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80047da:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047e4:	d875      	bhi.n	80048d2 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80047e6:	e037      	b.n	8004858 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d117      	bne.n	8004826 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f103 020c 	add.w	r2, r3, #12
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004802:	7812      	ldrb	r2, [r2, #0]
 8004804:	b2d2      	uxtb	r2, r2
 8004806:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480c:	1c5a      	adds	r2, r3, #1
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004818:	b29b      	uxth	r3, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	b29a      	uxth	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004824:	e018      	b.n	8004858 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004826:	f7fc ff39 	bl	800169c <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	683a      	ldr	r2, [r7, #0]
 8004832:	429a      	cmp	r2, r3
 8004834:	d803      	bhi.n	800483e <HAL_SPI_Receive+0x194>
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800483c:	d102      	bne.n	8004844 <HAL_SPI_Receive+0x19a>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d109      	bne.n	8004858 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	e05c      	b.n	8004912 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800485e:	b29b      	uxth	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1c1      	bne.n	80047e8 <HAL_SPI_Receive+0x13e>
 8004864:	e03b      	b.n	80048de <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b01      	cmp	r3, #1
 8004872:	d115      	bne.n	80048a0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68da      	ldr	r2, [r3, #12]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487e:	b292      	uxth	r2, r2
 8004880:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004886:	1c9a      	adds	r2, r3, #2
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004892:	b29b      	uxth	r3, r3
 8004894:	3b01      	subs	r3, #1
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800489e:	e018      	b.n	80048d2 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048a0:	f7fc fefc 	bl	800169c <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d803      	bhi.n	80048b8 <HAL_SPI_Receive+0x20e>
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048b6:	d102      	bne.n	80048be <HAL_SPI_Receive+0x214>
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d109      	bne.n	80048d2 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e01f      	b.n	8004912 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1c3      	bne.n	8004866 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	6839      	ldr	r1, [r7, #0]
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f000 fb56 	bl	8004f94 <SPI_EndRxTransaction>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d002      	beq.n	80048f4 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2220      	movs	r2, #32
 80048f2:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2201      	movs	r2, #1
 80048f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e000      	b.n	8004912 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004910:	2300      	movs	r3, #0
  }
}
 8004912:	4618      	mov	r0, r3
 8004914:	3718      	adds	r7, #24
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800491a:	b580      	push	{r7, lr}
 800491c:	b08a      	sub	sp, #40	@ 0x28
 800491e:	af00      	add	r7, sp, #0
 8004920:	60f8      	str	r0, [r7, #12]
 8004922:	60b9      	str	r1, [r7, #8]
 8004924:	607a      	str	r2, [r7, #4]
 8004926:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004928:	2301      	movs	r3, #1
 800492a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800492c:	f7fc feb6 	bl	800169c <HAL_GetTick>
 8004930:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004938:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004940:	887b      	ldrh	r3, [r7, #2]
 8004942:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004944:	887b      	ldrh	r3, [r7, #2]
 8004946:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004948:	7ffb      	ldrb	r3, [r7, #31]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d00c      	beq.n	8004968 <HAL_SPI_TransmitReceive+0x4e>
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004954:	d106      	bne.n	8004964 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d102      	bne.n	8004964 <HAL_SPI_TransmitReceive+0x4a>
 800495e:	7ffb      	ldrb	r3, [r7, #31]
 8004960:	2b04      	cmp	r3, #4
 8004962:	d001      	beq.n	8004968 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004964:	2302      	movs	r3, #2
 8004966:	e1f3      	b.n	8004d50 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d005      	beq.n	800497a <HAL_SPI_TransmitReceive+0x60>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d002      	beq.n	800497a <HAL_SPI_TransmitReceive+0x60>
 8004974:	887b      	ldrh	r3, [r7, #2]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e1e8      	b.n	8004d50 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004984:	2b01      	cmp	r3, #1
 8004986:	d101      	bne.n	800498c <HAL_SPI_TransmitReceive+0x72>
 8004988:	2302      	movs	r3, #2
 800498a:	e1e1      	b.n	8004d50 <HAL_SPI_TransmitReceive+0x436>
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800499a:	b2db      	uxtb	r3, r3
 800499c:	2b04      	cmp	r3, #4
 800499e:	d003      	beq.n	80049a8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2205      	movs	r2, #5
 80049a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	887a      	ldrh	r2, [r7, #2]
 80049b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	887a      	ldrh	r2, [r7, #2]
 80049c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	68ba      	ldr	r2, [r7, #8]
 80049c8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	887a      	ldrh	r2, [r7, #2]
 80049ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	887a      	ldrh	r2, [r7, #2]
 80049d4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80049ea:	d802      	bhi.n	80049f2 <HAL_SPI_TransmitReceive+0xd8>
 80049ec:	8abb      	ldrh	r3, [r7, #20]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d908      	bls.n	8004a04 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	685a      	ldr	r2, [r3, #4]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a00:	605a      	str	r2, [r3, #4]
 8004a02:	e007      	b.n	8004a14 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a12:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a1e:	2b40      	cmp	r3, #64	@ 0x40
 8004a20:	d007      	beq.n	8004a32 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	68db      	ldr	r3, [r3, #12]
 8004a36:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a3a:	f240 8083 	bls.w	8004b44 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <HAL_SPI_TransmitReceive+0x132>
 8004a46:	8afb      	ldrh	r3, [r7, #22]
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d16f      	bne.n	8004b2c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a50:	881a      	ldrh	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5c:	1c9a      	adds	r2, r3, #2
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a70:	e05c      	b.n	8004b2c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d11b      	bne.n	8004ab8 <HAL_SPI_TransmitReceive+0x19e>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d016      	beq.n	8004ab8 <HAL_SPI_TransmitReceive+0x19e>
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d113      	bne.n	8004ab8 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a94:	881a      	ldrh	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa0:	1c9a      	adds	r2, r3, #2
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	3b01      	subs	r3, #1
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f003 0301 	and.w	r3, r3, #1
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d11c      	bne.n	8004b00 <HAL_SPI_TransmitReceive+0x1e6>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d016      	beq.n	8004b00 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	68da      	ldr	r2, [r3, #12]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004adc:	b292      	uxth	r2, r2
 8004ade:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ae4:	1c9a      	adds	r2, r3, #2
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004afc:	2301      	movs	r3, #1
 8004afe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004b00:	f7fc fdcc 	bl	800169c <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b0c:	429a      	cmp	r2, r3
 8004b0e:	d80d      	bhi.n	8004b2c <HAL_SPI_TransmitReceive+0x212>
 8004b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b16:	d009      	beq.n	8004b2c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e111      	b.n	8004d50 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d19d      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x158>
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d197      	bne.n	8004a72 <HAL_SPI_TransmitReceive+0x158>
 8004b42:	e0e5      	b.n	8004d10 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_SPI_TransmitReceive+0x23a>
 8004b4c:	8afb      	ldrh	r3, [r7, #22]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	f040 80d1 	bne.w	8004cf6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b58:	b29b      	uxth	r3, r3
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d912      	bls.n	8004b84 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b62:	881a      	ldrh	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6e:	1c9a      	adds	r2, r3, #2
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b78:	b29b      	uxth	r3, r3
 8004b7a:	3b02      	subs	r3, #2
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004b82:	e0b8      	b.n	8004cf6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	330c      	adds	r3, #12
 8004b8e:	7812      	ldrb	r2, [r2, #0]
 8004b90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b96:	1c5a      	adds	r2, r3, #1
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004baa:	e0a4      	b.n	8004cf6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 0302 	and.w	r3, r3, #2
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d134      	bne.n	8004c24 <HAL_SPI_TransmitReceive+0x30a>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d02f      	beq.n	8004c24 <HAL_SPI_TransmitReceive+0x30a>
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d12c      	bne.n	8004c24 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d912      	bls.n	8004bfa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd8:	881a      	ldrh	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be4:	1c9a      	adds	r2, r3, #2
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	3b02      	subs	r3, #2
 8004bf2:	b29a      	uxth	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004bf8:	e012      	b.n	8004c20 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	330c      	adds	r3, #12
 8004c04:	7812      	ldrb	r2, [r2, #0]
 8004c06:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0c:	1c5a      	adds	r2, r3, #1
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	3b01      	subs	r3, #1
 8004c1a:	b29a      	uxth	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d148      	bne.n	8004cc4 <HAL_SPI_TransmitReceive+0x3aa>
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d042      	beq.n	8004cc4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d923      	bls.n	8004c92 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	68da      	ldr	r2, [r3, #12]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c54:	b292      	uxth	r2, r2
 8004c56:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5c:	1c9a      	adds	r2, r3, #2
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	3b02      	subs	r3, #2
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d81f      	bhi.n	8004cc0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	685a      	ldr	r2, [r3, #4]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c8e:	605a      	str	r2, [r3, #4]
 8004c90:	e016      	b.n	8004cc0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f103 020c 	add.w	r2, r3, #12
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9e:	7812      	ldrb	r2, [r2, #0]
 8004ca0:	b2d2      	uxtb	r2, r2
 8004ca2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004cc4:	f7fc fcea 	bl	800169c <HAL_GetTick>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	6a3b      	ldr	r3, [r7, #32]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d803      	bhi.n	8004cdc <HAL_SPI_TransmitReceive+0x3c2>
 8004cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cda:	d102      	bne.n	8004ce2 <HAL_SPI_TransmitReceive+0x3c8>
 8004cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d109      	bne.n	8004cf6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e02c      	b.n	8004d50 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f47f af55 	bne.w	8004bac <HAL_SPI_TransmitReceive+0x292>
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	f47f af4e 	bne.w	8004bac <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d10:	6a3a      	ldr	r2, [r7, #32]
 8004d12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004d14:	68f8      	ldr	r0, [r7, #12]
 8004d16:	f000 f9b9 	bl	800508c <SPI_EndRxTxTransaction>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d008      	beq.n	8004d32 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2220      	movs	r2, #32
 8004d24:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e00e      	b.n	8004d50 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d001      	beq.n	8004d4e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e000      	b.n	8004d50 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004d4e:	2300      	movs	r3, #0
  }
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3728      	adds	r7, #40	@ 0x28
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b088      	sub	sp, #32
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	603b      	str	r3, [r7, #0]
 8004d64:	4613      	mov	r3, r2
 8004d66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d68:	f7fc fc98 	bl	800169c <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d70:	1a9b      	subs	r3, r3, r2
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	4413      	add	r3, r2
 8004d76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d78:	f7fc fc90 	bl	800169c <HAL_GetTick>
 8004d7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d7e:	4b39      	ldr	r3, [pc, #228]	@ (8004e64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	015b      	lsls	r3, r3, #5
 8004d84:	0d1b      	lsrs	r3, r3, #20
 8004d86:	69fa      	ldr	r2, [r7, #28]
 8004d88:	fb02 f303 	mul.w	r3, r2, r3
 8004d8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d8e:	e055      	b.n	8004e3c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d96:	d051      	beq.n	8004e3c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d98:	f7fc fc80 	bl	800169c <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	69fa      	ldr	r2, [r7, #28]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	d902      	bls.n	8004dae <SPI_WaitFlagStateUntilTimeout+0x56>
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d13d      	bne.n	8004e2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	685a      	ldr	r2, [r3, #4]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004dbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004dc6:	d111      	bne.n	8004dec <SPI_WaitFlagStateUntilTimeout+0x94>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dd0:	d004      	beq.n	8004ddc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dda:	d107      	bne.n	8004dec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004df4:	d10f      	bne.n	8004e16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e04:	601a      	str	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e018      	b.n	8004e5c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d102      	bne.n	8004e36 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	61fb      	str	r3, [r7, #28]
 8004e34:	e002      	b.n	8004e3c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	4013      	ands	r3, r2
 8004e46:	68ba      	ldr	r2, [r7, #8]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	bf0c      	ite	eq
 8004e4c:	2301      	moveq	r3, #1
 8004e4e:	2300      	movne	r3, #0
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	461a      	mov	r2, r3
 8004e54:	79fb      	ldrb	r3, [r7, #7]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d19a      	bne.n	8004d90 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3720      	adds	r7, #32
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	2000000c 	.word	0x2000000c

08004e68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08a      	sub	sp, #40	@ 0x28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004e76:	2300      	movs	r3, #0
 8004e78:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004e7a:	f7fc fc0f 	bl	800169c <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e82:	1a9b      	subs	r3, r3, r2
 8004e84:	683a      	ldr	r2, [r7, #0]
 8004e86:	4413      	add	r3, r2
 8004e88:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004e8a:	f7fc fc07 	bl	800169c <HAL_GetTick>
 8004e8e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	330c      	adds	r3, #12
 8004e96:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004e98:	4b3d      	ldr	r3, [pc, #244]	@ (8004f90 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	4413      	add	r3, r2
 8004ea2:	00da      	lsls	r2, r3, #3
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	0d1b      	lsrs	r3, r3, #20
 8004ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eaa:	fb02 f303 	mul.w	r3, r2, r3
 8004eae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004eb0:	e061      	b.n	8004f76 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004eb8:	d107      	bne.n	8004eca <SPI_WaitFifoStateUntilTimeout+0x62>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d104      	bne.n	8004eca <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004ec8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ed0:	d051      	beq.n	8004f76 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ed2:	f7fc fbe3 	bl	800169c <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	6a3b      	ldr	r3, [r7, #32]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d902      	bls.n	8004ee8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d13d      	bne.n	8004f64 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ef6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f00:	d111      	bne.n	8004f26 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f0a:	d004      	beq.n	8004f16 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f14:	d107      	bne.n	8004f26 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f24:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f2e:	d10f      	bne.n	8004f50 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f3e:	601a      	str	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f4e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004f60:	2303      	movs	r3, #3
 8004f62:	e011      	b.n	8004f88 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f64:	69bb      	ldr	r3, [r7, #24]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d102      	bne.n	8004f70 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f6e:	e002      	b.n	8004f76 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	3b01      	subs	r3, #1
 8004f74:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	4013      	ands	r3, r2
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d195      	bne.n	8004eb2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3728      	adds	r7, #40	@ 0x28
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}
 8004f90:	2000000c 	.word	0x2000000c

08004f94 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b088      	sub	sp, #32
 8004f98:	af02      	add	r7, sp, #8
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fa8:	d111      	bne.n	8004fce <SPI_EndRxTransaction+0x3a>
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fb2:	d004      	beq.n	8004fbe <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fbc:	d107      	bne.n	8004fce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fcc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fd6:	d112      	bne.n	8004ffe <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	2180      	movs	r1, #128	@ 0x80
 8004fe2:	68f8      	ldr	r0, [r7, #12]
 8004fe4:	f7ff feb8 	bl	8004d58 <SPI_WaitFlagStateUntilTimeout>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d021      	beq.n	8005032 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ff2:	f043 0220 	orr.w	r2, r3, #32
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e03d      	b.n	800507a <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ffe:	4b21      	ldr	r3, [pc, #132]	@ (8005084 <SPI_EndRxTransaction+0xf0>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a21      	ldr	r2, [pc, #132]	@ (8005088 <SPI_EndRxTransaction+0xf4>)
 8005004:	fba2 2303 	umull	r2, r3, r2, r3
 8005008:	0d5b      	lsrs	r3, r3, #21
 800500a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800500e:	fb02 f303 	mul.w	r3, r2, r3
 8005012:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00a      	beq.n	8005030 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	3b01      	subs	r3, #1
 800501e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800502a:	2b80      	cmp	r3, #128	@ 0x80
 800502c:	d0f2      	beq.n	8005014 <SPI_EndRxTransaction+0x80>
 800502e:	e000      	b.n	8005032 <SPI_EndRxTransaction+0x9e>
        break;
 8005030:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800503a:	d11d      	bne.n	8005078 <SPI_EndRxTransaction+0xe4>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005044:	d004      	beq.n	8005050 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800504e:	d113      	bne.n	8005078 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	2200      	movs	r2, #0
 8005058:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f7ff ff03 	bl	8004e68 <SPI_WaitFifoStateUntilTimeout>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d007      	beq.n	8005078 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800506c:	f043 0220 	orr.w	r2, r3, #32
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e000      	b.n	800507a <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3718      	adds	r7, #24
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	2000000c 	.word	0x2000000c
 8005088:	165e9f81 	.word	0x165e9f81

0800508c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b088      	sub	sp, #32
 8005090:	af02      	add	r7, sp, #8
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	2200      	movs	r2, #0
 80050a0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f7ff fedf 	bl	8004e68 <SPI_WaitFifoStateUntilTimeout>
 80050aa:	4603      	mov	r3, r0
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d007      	beq.n	80050c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050b4:	f043 0220 	orr.w	r2, r3, #32
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e046      	b.n	800514e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050c0:	4b25      	ldr	r3, [pc, #148]	@ (8005158 <SPI_EndRxTxTransaction+0xcc>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a25      	ldr	r2, [pc, #148]	@ (800515c <SPI_EndRxTxTransaction+0xd0>)
 80050c6:	fba2 2303 	umull	r2, r3, r2, r3
 80050ca:	0d5b      	lsrs	r3, r3, #21
 80050cc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80050d0:	fb02 f303 	mul.w	r3, r2, r3
 80050d4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050de:	d112      	bne.n	8005106 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	2200      	movs	r2, #0
 80050e8:	2180      	movs	r1, #128	@ 0x80
 80050ea:	68f8      	ldr	r0, [r7, #12]
 80050ec:	f7ff fe34 	bl	8004d58 <SPI_WaitFlagStateUntilTimeout>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d016      	beq.n	8005124 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050fa:	f043 0220 	orr.w	r2, r3, #32
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e023      	b.n	800514e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00a      	beq.n	8005122 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	3b01      	subs	r3, #1
 8005110:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800511c:	2b80      	cmp	r3, #128	@ 0x80
 800511e:	d0f2      	beq.n	8005106 <SPI_EndRxTxTransaction+0x7a>
 8005120:	e000      	b.n	8005124 <SPI_EndRxTxTransaction+0x98>
        break;
 8005122:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	9300      	str	r3, [sp, #0]
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	2200      	movs	r2, #0
 800512c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f7ff fe99 	bl	8004e68 <SPI_WaitFifoStateUntilTimeout>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d007      	beq.n	800514c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005140:	f043 0220 	orr.w	r2, r3, #32
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005148:	2303      	movs	r3, #3
 800514a:	e000      	b.n	800514e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	2000000c 	.word	0x2000000c
 800515c:	165e9f81 	.word	0x165e9f81

08005160 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005160:	b084      	sub	sp, #16
 8005162:	b580      	push	{r7, lr}
 8005164:	b084      	sub	sp, #16
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
 800516a:	f107 001c 	add.w	r0, r7, #28
 800516e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005172:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005176:	2b01      	cmp	r3, #1
 8005178:	d127      	bne.n	80051ca <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	68da      	ldr	r2, [r3, #12]
 800518a:	4b3a      	ldr	r3, [pc, #232]	@ (8005274 <USB_CoreInit+0x114>)
 800518c:	4013      	ands	r3, r2
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	f043 0210 	orr.w	r2, r3, #16
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80051aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d105      	bne.n	80051be <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f001 fb20 	bl	8006804 <USB_CoreReset>
 80051c4:	4603      	mov	r3, r0
 80051c6:	73fb      	strb	r3, [r7, #15]
 80051c8:	e03c      	b.n	8005244 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80051ca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80051ce:	2b03      	cmp	r3, #3
 80051d0:	d127      	bne.n	8005222 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68da      	ldr	r2, [r3, #12]
 80051e2:	4b24      	ldr	r3, [pc, #144]	@ (8005274 <USB_CoreInit+0x114>)
 80051e4:	4013      	ands	r3, r2
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f023 0210 	bic.w	r2, r3, #16
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8005202:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005206:	2b01      	cmp	r3, #1
 8005208:	d105      	bne.n	8005216 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f001 faf4 	bl	8006804 <USB_CoreReset>
 800521c:	4603      	mov	r3, r0
 800521e:	73fb      	strb	r3, [r7, #15]
 8005220:	e010      	b.n	8005244 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f001 fae8 	bl	8006804 <USB_CoreReset>
 8005234:	4603      	mov	r3, r0
 8005236:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005244:	7fbb      	ldrb	r3, [r7, #30]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d10b      	bne.n	8005262 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f043 0206 	orr.w	r2, r3, #6
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f043 0220 	orr.w	r2, r3, #32
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005262:	7bfb      	ldrb	r3, [r7, #15]
}
 8005264:	4618      	mov	r0, r3
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800526e:	b004      	add	sp, #16
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	ffbdffbf 	.word	0xffbdffbf

08005278 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005278:	b480      	push	{r7}
 800527a:	b087      	sub	sp, #28
 800527c:	af00      	add	r7, sp, #0
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	4613      	mov	r3, r2
 8005284:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005286:	79fb      	ldrb	r3, [r7, #7]
 8005288:	2b02      	cmp	r3, #2
 800528a:	d165      	bne.n	8005358 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	4a41      	ldr	r2, [pc, #260]	@ (8005394 <USB_SetTurnaroundTime+0x11c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d906      	bls.n	80052a2 <USB_SetTurnaroundTime+0x2a>
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	4a40      	ldr	r2, [pc, #256]	@ (8005398 <USB_SetTurnaroundTime+0x120>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d202      	bcs.n	80052a2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800529c:	230f      	movs	r3, #15
 800529e:	617b      	str	r3, [r7, #20]
 80052a0:	e062      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	4a3c      	ldr	r2, [pc, #240]	@ (8005398 <USB_SetTurnaroundTime+0x120>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d306      	bcc.n	80052b8 <USB_SetTurnaroundTime+0x40>
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	4a3b      	ldr	r2, [pc, #236]	@ (800539c <USB_SetTurnaroundTime+0x124>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d202      	bcs.n	80052b8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80052b2:	230e      	movs	r3, #14
 80052b4:	617b      	str	r3, [r7, #20]
 80052b6:	e057      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	4a38      	ldr	r2, [pc, #224]	@ (800539c <USB_SetTurnaroundTime+0x124>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d306      	bcc.n	80052ce <USB_SetTurnaroundTime+0x56>
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	4a37      	ldr	r2, [pc, #220]	@ (80053a0 <USB_SetTurnaroundTime+0x128>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d202      	bcs.n	80052ce <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80052c8:	230d      	movs	r3, #13
 80052ca:	617b      	str	r3, [r7, #20]
 80052cc:	e04c      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	4a33      	ldr	r2, [pc, #204]	@ (80053a0 <USB_SetTurnaroundTime+0x128>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d306      	bcc.n	80052e4 <USB_SetTurnaroundTime+0x6c>
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	4a32      	ldr	r2, [pc, #200]	@ (80053a4 <USB_SetTurnaroundTime+0x12c>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d802      	bhi.n	80052e4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80052de:	230c      	movs	r3, #12
 80052e0:	617b      	str	r3, [r7, #20]
 80052e2:	e041      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	4a2f      	ldr	r2, [pc, #188]	@ (80053a4 <USB_SetTurnaroundTime+0x12c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d906      	bls.n	80052fa <USB_SetTurnaroundTime+0x82>
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	4a2e      	ldr	r2, [pc, #184]	@ (80053a8 <USB_SetTurnaroundTime+0x130>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d802      	bhi.n	80052fa <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80052f4:	230b      	movs	r3, #11
 80052f6:	617b      	str	r3, [r7, #20]
 80052f8:	e036      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	4a2a      	ldr	r2, [pc, #168]	@ (80053a8 <USB_SetTurnaroundTime+0x130>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d906      	bls.n	8005310 <USB_SetTurnaroundTime+0x98>
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	4a29      	ldr	r2, [pc, #164]	@ (80053ac <USB_SetTurnaroundTime+0x134>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d802      	bhi.n	8005310 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800530a:	230a      	movs	r3, #10
 800530c:	617b      	str	r3, [r7, #20]
 800530e:	e02b      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	4a26      	ldr	r2, [pc, #152]	@ (80053ac <USB_SetTurnaroundTime+0x134>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d906      	bls.n	8005326 <USB_SetTurnaroundTime+0xae>
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	4a25      	ldr	r2, [pc, #148]	@ (80053b0 <USB_SetTurnaroundTime+0x138>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d202      	bcs.n	8005326 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005320:	2309      	movs	r3, #9
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	e020      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	4a21      	ldr	r2, [pc, #132]	@ (80053b0 <USB_SetTurnaroundTime+0x138>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d306      	bcc.n	800533c <USB_SetTurnaroundTime+0xc4>
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	4a20      	ldr	r2, [pc, #128]	@ (80053b4 <USB_SetTurnaroundTime+0x13c>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d802      	bhi.n	800533c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005336:	2308      	movs	r3, #8
 8005338:	617b      	str	r3, [r7, #20]
 800533a:	e015      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	4a1d      	ldr	r2, [pc, #116]	@ (80053b4 <USB_SetTurnaroundTime+0x13c>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d906      	bls.n	8005352 <USB_SetTurnaroundTime+0xda>
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	4a1c      	ldr	r2, [pc, #112]	@ (80053b8 <USB_SetTurnaroundTime+0x140>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d202      	bcs.n	8005352 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800534c:	2307      	movs	r3, #7
 800534e:	617b      	str	r3, [r7, #20]
 8005350:	e00a      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005352:	2306      	movs	r3, #6
 8005354:	617b      	str	r3, [r7, #20]
 8005356:	e007      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005358:	79fb      	ldrb	r3, [r7, #7]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d102      	bne.n	8005364 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800535e:	2309      	movs	r3, #9
 8005360:	617b      	str	r3, [r7, #20]
 8005362:	e001      	b.n	8005368 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005364:	2309      	movs	r3, #9
 8005366:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	029b      	lsls	r3, r3, #10
 800537c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005380:	431a      	orrs	r2, r3
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005386:	2300      	movs	r3, #0
}
 8005388:	4618      	mov	r0, r3
 800538a:	371c      	adds	r7, #28
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	00d8acbf 	.word	0x00d8acbf
 8005398:	00e4e1c0 	.word	0x00e4e1c0
 800539c:	00f42400 	.word	0x00f42400
 80053a0:	01067380 	.word	0x01067380
 80053a4:	011a499f 	.word	0x011a499f
 80053a8:	01312cff 	.word	0x01312cff
 80053ac:	014ca43f 	.word	0x014ca43f
 80053b0:	016e3600 	.word	0x016e3600
 80053b4:	01a6ab1f 	.word	0x01a6ab1f
 80053b8:	01e84800 	.word	0x01e84800

080053bc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f043 0201 	orr.w	r2, r3, #1
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr

080053de <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053de:	b480      	push	{r7}
 80053e0:	b083      	sub	sp, #12
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f023 0201 	bic.w	r2, r3, #1
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800541c:	78fb      	ldrb	r3, [r7, #3]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d115      	bne.n	800544e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800542e:	200a      	movs	r0, #10
 8005430:	f7fc f940 	bl	80016b4 <HAL_Delay>
      ms += 10U;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	330a      	adds	r3, #10
 8005438:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800543a:	6878      	ldr	r0, [r7, #4]
 800543c:	f001 f951 	bl	80066e2 <USB_GetMode>
 8005440:	4603      	mov	r3, r0
 8005442:	2b01      	cmp	r3, #1
 8005444:	d01e      	beq.n	8005484 <USB_SetCurrentMode+0x84>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2bc7      	cmp	r3, #199	@ 0xc7
 800544a:	d9f0      	bls.n	800542e <USB_SetCurrentMode+0x2e>
 800544c:	e01a      	b.n	8005484 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800544e:	78fb      	ldrb	r3, [r7, #3]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d115      	bne.n	8005480 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	68db      	ldr	r3, [r3, #12]
 8005458:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005460:	200a      	movs	r0, #10
 8005462:	f7fc f927 	bl	80016b4 <HAL_Delay>
      ms += 10U;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	330a      	adds	r3, #10
 800546a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f001 f938 	bl	80066e2 <USB_GetMode>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d005      	beq.n	8005484 <USB_SetCurrentMode+0x84>
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2bc7      	cmp	r3, #199	@ 0xc7
 800547c:	d9f0      	bls.n	8005460 <USB_SetCurrentMode+0x60>
 800547e:	e001      	b.n	8005484 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e005      	b.n	8005490 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2bc8      	cmp	r3, #200	@ 0xc8
 8005488:	d101      	bne.n	800548e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e000      	b.n	8005490 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}

08005498 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005498:	b084      	sub	sp, #16
 800549a:	b580      	push	{r7, lr}
 800549c:	b086      	sub	sp, #24
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
 80054a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80054a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80054b2:	2300      	movs	r3, #0
 80054b4:	613b      	str	r3, [r7, #16]
 80054b6:	e009      	b.n	80054cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	3340      	adds	r3, #64	@ 0x40
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	2200      	movs	r2, #0
 80054c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	3301      	adds	r3, #1
 80054ca:	613b      	str	r3, [r7, #16]
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	2b0e      	cmp	r3, #14
 80054d0:	d9f2      	bls.n	80054b8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80054d2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d11c      	bne.n	8005514 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054e8:	f043 0302 	orr.w	r3, r3, #2
 80054ec:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054f2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	601a      	str	r2, [r3, #0]
 8005512:	e005      	b.n	8005520 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005518:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005526:	461a      	mov	r2, r3
 8005528:	2300      	movs	r3, #0
 800552a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800552c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005530:	2b01      	cmp	r3, #1
 8005532:	d10d      	bne.n	8005550 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005534:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005538:	2b00      	cmp	r3, #0
 800553a:	d104      	bne.n	8005546 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800553c:	2100      	movs	r1, #0
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 f97a 	bl	8005838 <USB_SetDevSpeed>
 8005544:	e01a      	b.n	800557c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005546:	2101      	movs	r1, #1
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f975 	bl	8005838 <USB_SetDevSpeed>
 800554e:	e015      	b.n	800557c <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005550:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005554:	2b03      	cmp	r3, #3
 8005556:	d10d      	bne.n	8005574 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800555c:	2b00      	cmp	r3, #0
 800555e:	d104      	bne.n	800556a <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005560:	2100      	movs	r1, #0
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f000 f968 	bl	8005838 <USB_SetDevSpeed>
 8005568:	e008      	b.n	800557c <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800556a:	2101      	movs	r1, #1
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 f963 	bl	8005838 <USB_SetDevSpeed>
 8005572:	e003      	b.n	800557c <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005574:	2103      	movs	r1, #3
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 f95e 	bl	8005838 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800557c:	2110      	movs	r1, #16
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f000 f8fa 	bl	8005778 <USB_FlushTxFifo>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d001      	beq.n	800558e <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f924 	bl	80057dc <USB_FlushRxFifo>
 8005594:	4603      	mov	r3, r0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d001      	beq.n	800559e <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055a4:	461a      	mov	r2, r3
 80055a6:	2300      	movs	r3, #0
 80055a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055b0:	461a      	mov	r2, r3
 80055b2:	2300      	movs	r3, #0
 80055b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055bc:	461a      	mov	r2, r3
 80055be:	2300      	movs	r3, #0
 80055c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055c2:	2300      	movs	r3, #0
 80055c4:	613b      	str	r3, [r7, #16]
 80055c6:	e043      	b.n	8005650 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	015a      	lsls	r2, r3, #5
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	4413      	add	r3, r2
 80055d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055de:	d118      	bne.n	8005612 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d10a      	bne.n	80055fc <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055f2:	461a      	mov	r2, r3
 80055f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80055f8:	6013      	str	r3, [r2, #0]
 80055fa:	e013      	b.n	8005624 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	015a      	lsls	r2, r3, #5
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	4413      	add	r3, r2
 8005604:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005608:	461a      	mov	r2, r3
 800560a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800560e:	6013      	str	r3, [r2, #0]
 8005610:	e008      	b.n	8005624 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	4413      	add	r3, r2
 800561a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800561e:	461a      	mov	r2, r3
 8005620:	2300      	movs	r3, #0
 8005622:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	015a      	lsls	r2, r3, #5
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	4413      	add	r3, r2
 800562c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005630:	461a      	mov	r2, r3
 8005632:	2300      	movs	r3, #0
 8005634:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	015a      	lsls	r2, r3, #5
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	4413      	add	r3, r2
 800563e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005642:	461a      	mov	r2, r3
 8005644:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005648:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	3301      	adds	r3, #1
 800564e:	613b      	str	r3, [r7, #16]
 8005650:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005654:	461a      	mov	r2, r3
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	4293      	cmp	r3, r2
 800565a:	d3b5      	bcc.n	80055c8 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800565c:	2300      	movs	r3, #0
 800565e:	613b      	str	r3, [r7, #16]
 8005660:	e043      	b.n	80056ea <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	015a      	lsls	r2, r3, #5
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	4413      	add	r3, r2
 800566a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005674:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005678:	d118      	bne.n	80056ac <USB_DevInit+0x214>
    {
      if (i == 0U)
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10a      	bne.n	8005696 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	015a      	lsls	r2, r3, #5
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4413      	add	r3, r2
 8005688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800568c:	461a      	mov	r2, r3
 800568e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005692:	6013      	str	r3, [r2, #0]
 8005694:	e013      	b.n	80056be <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	015a      	lsls	r2, r3, #5
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	4413      	add	r3, r2
 800569e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056a2:	461a      	mov	r2, r3
 80056a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80056a8:	6013      	str	r3, [r2, #0]
 80056aa:	e008      	b.n	80056be <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	015a      	lsls	r2, r3, #5
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4413      	add	r3, r2
 80056b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056b8:	461a      	mov	r2, r3
 80056ba:	2300      	movs	r3, #0
 80056bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056ca:	461a      	mov	r2, r3
 80056cc:	2300      	movs	r3, #0
 80056ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056dc:	461a      	mov	r2, r3
 80056de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80056e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	3301      	adds	r3, #1
 80056e8:	613b      	str	r3, [r7, #16]
 80056ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056ee:	461a      	mov	r2, r3
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d3b5      	bcc.n	8005662 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	68fa      	ldr	r2, [r7, #12]
 8005700:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005708:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005716:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005718:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800571c:	2b00      	cmp	r3, #0
 800571e:	d105      	bne.n	800572c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	699b      	ldr	r3, [r3, #24]
 8005724:	f043 0210 	orr.w	r2, r3, #16
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	699a      	ldr	r2, [r3, #24]
 8005730:	4b0f      	ldr	r3, [pc, #60]	@ (8005770 <USB_DevInit+0x2d8>)
 8005732:	4313      	orrs	r3, r2
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005738:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800573c:	2b00      	cmp	r3, #0
 800573e:	d005      	beq.n	800574c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	f043 0208 	orr.w	r2, r3, #8
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800574c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005750:	2b01      	cmp	r3, #1
 8005752:	d105      	bne.n	8005760 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	699a      	ldr	r2, [r3, #24]
 8005758:	4b06      	ldr	r3, [pc, #24]	@ (8005774 <USB_DevInit+0x2dc>)
 800575a:	4313      	orrs	r3, r2
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005760:	7dfb      	ldrb	r3, [r7, #23]
}
 8005762:	4618      	mov	r0, r3
 8005764:	3718      	adds	r7, #24
 8005766:	46bd      	mov	sp, r7
 8005768:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800576c:	b004      	add	sp, #16
 800576e:	4770      	bx	lr
 8005770:	803c3800 	.word	0x803c3800
 8005774:	40000004 	.word	0x40000004

08005778 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005782:	2300      	movs	r3, #0
 8005784:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	3301      	adds	r3, #1
 800578a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005792:	d901      	bls.n	8005798 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005794:	2303      	movs	r3, #3
 8005796:	e01b      	b.n	80057d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	2b00      	cmp	r3, #0
 800579e:	daf2      	bge.n	8005786 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	019b      	lsls	r3, r3, #6
 80057a8:	f043 0220 	orr.w	r2, r3, #32
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	3301      	adds	r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057bc:	d901      	bls.n	80057c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e006      	b.n	80057d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	f003 0320 	and.w	r3, r3, #32
 80057ca:	2b20      	cmp	r3, #32
 80057cc:	d0f0      	beq.n	80057b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80057ce:	2300      	movs	r3, #0
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	3301      	adds	r3, #1
 80057ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80057f4:	d901      	bls.n	80057fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e018      	b.n	800582c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	daf2      	bge.n	80057e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2210      	movs	r2, #16
 800580a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	3301      	adds	r3, #1
 8005810:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005818:	d901      	bls.n	800581e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e006      	b.n	800582c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	f003 0310 	and.w	r3, r3, #16
 8005826:	2b10      	cmp	r3, #16
 8005828:	d0f0      	beq.n	800580c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3714      	adds	r7, #20
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	460b      	mov	r3, r1
 8005842:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800584e:	681a      	ldr	r2, [r3, #0]
 8005850:	78fb      	ldrb	r3, [r7, #3]
 8005852:	68f9      	ldr	r1, [r7, #12]
 8005854:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005858:	4313      	orrs	r3, r2
 800585a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3714      	adds	r7, #20
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr

0800586a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800586a:	b480      	push	{r7}
 800586c:	b087      	sub	sp, #28
 800586e:	af00      	add	r7, sp, #0
 8005870:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f003 0306 	and.w	r3, r3, #6
 8005882:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d102      	bne.n	8005890 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800588a:	2300      	movs	r3, #0
 800588c:	75fb      	strb	r3, [r7, #23]
 800588e:	e00a      	b.n	80058a6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b02      	cmp	r3, #2
 8005894:	d002      	beq.n	800589c <USB_GetDevSpeed+0x32>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2b06      	cmp	r3, #6
 800589a:	d102      	bne.n	80058a2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800589c:	2302      	movs	r3, #2
 800589e:	75fb      	strb	r3, [r7, #23]
 80058a0:	e001      	b.n	80058a6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80058a2:	230f      	movs	r3, #15
 80058a4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80058a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	371c      	adds	r7, #28
 80058ac:	46bd      	mov	sp, r7
 80058ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b2:	4770      	bx	lr

080058b4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	785b      	ldrb	r3, [r3, #1]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d139      	bne.n	8005944 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058d6:	69da      	ldr	r2, [r3, #28]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	f003 030f 	and.w	r3, r3, #15
 80058e0:	2101      	movs	r1, #1
 80058e2:	fa01 f303 	lsl.w	r3, r1, r3
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	68f9      	ldr	r1, [r7, #12]
 80058ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058ee:	4313      	orrs	r3, r2
 80058f0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d153      	bne.n	80059b0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	015a      	lsls	r2, r3, #5
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	4413      	add	r3, r2
 8005910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	791b      	ldrb	r3, [r3, #4]
 8005922:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005924:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	059b      	lsls	r3, r3, #22
 800592a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800592c:	431a      	orrs	r2, r3
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	0159      	lsls	r1, r3, #5
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	440b      	add	r3, r1
 8005936:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800593a:	4619      	mov	r1, r3
 800593c:	4b20      	ldr	r3, [pc, #128]	@ (80059c0 <USB_ActivateEndpoint+0x10c>)
 800593e:	4313      	orrs	r3, r2
 8005940:	600b      	str	r3, [r1, #0]
 8005942:	e035      	b.n	80059b0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800594a:	69da      	ldr	r2, [r3, #28]
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	f003 030f 	and.w	r3, r3, #15
 8005954:	2101      	movs	r1, #1
 8005956:	fa01 f303 	lsl.w	r3, r1, r3
 800595a:	041b      	lsls	r3, r3, #16
 800595c:	68f9      	ldr	r1, [r7, #12]
 800595e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005962:	4313      	orrs	r3, r2
 8005964:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	015a      	lsls	r2, r3, #5
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	4413      	add	r3, r2
 800596e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d119      	bne.n	80059b0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	015a      	lsls	r2, r3, #5
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	4413      	add	r3, r2
 8005984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	791b      	ldrb	r3, [r3, #4]
 8005996:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005998:	430b      	orrs	r3, r1
 800599a:	431a      	orrs	r2, r3
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	0159      	lsls	r1, r3, #5
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	440b      	add	r3, r1
 80059a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059a8:	4619      	mov	r1, r3
 80059aa:	4b05      	ldr	r3, [pc, #20]	@ (80059c0 <USB_ActivateEndpoint+0x10c>)
 80059ac:	4313      	orrs	r3, r2
 80059ae:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3714      	adds	r7, #20
 80059b6:	46bd      	mov	sp, r7
 80059b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059bc:	4770      	bx	lr
 80059be:	bf00      	nop
 80059c0:	10008000 	.word	0x10008000

080059c4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	785b      	ldrb	r3, [r3, #1]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d161      	bne.n	8005aa4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	015a      	lsls	r2, r3, #5
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	4413      	add	r3, r2
 80059e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059f6:	d11f      	bne.n	8005a38 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	015a      	lsls	r2, r3, #5
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	4413      	add	r3, r2
 8005a00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68ba      	ldr	r2, [r7, #8]
 8005a08:	0151      	lsls	r1, r2, #5
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	440a      	add	r2, r1
 8005a0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a12:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005a16:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	015a      	lsls	r2, r3, #5
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	4413      	add	r3, r2
 8005a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68ba      	ldr	r2, [r7, #8]
 8005a28:	0151      	lsls	r1, r2, #5
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	440a      	add	r2, r1
 8005a2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a32:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005a36:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	f003 030f 	and.w	r3, r3, #15
 8005a48:	2101      	movs	r1, #1
 8005a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	43db      	mvns	r3, r3
 8005a52:	68f9      	ldr	r1, [r7, #12]
 8005a54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a58:	4013      	ands	r3, r2
 8005a5a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a62:	69da      	ldr	r2, [r3, #28]
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	f003 030f 	and.w	r3, r3, #15
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	43db      	mvns	r3, r3
 8005a76:	68f9      	ldr	r1, [r7, #12]
 8005a78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	015a      	lsls	r2, r3, #5
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	4413      	add	r3, r2
 8005a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	0159      	lsls	r1, r3, #5
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	440b      	add	r3, r1
 8005a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	4b35      	ldr	r3, [pc, #212]	@ (8005b74 <USB_DeactivateEndpoint+0x1b0>)
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	600b      	str	r3, [r1, #0]
 8005aa2:	e060      	b.n	8005b66 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	015a      	lsls	r2, r3, #5
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	4413      	add	r3, r2
 8005aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ab6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005aba:	d11f      	bne.n	8005afc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	0151      	lsls	r1, r2, #5
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	440a      	add	r2, r1
 8005ad2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ad6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ada:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	015a      	lsls	r2, r3, #5
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	4413      	add	r3, r2
 8005ae4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	0151      	lsls	r1, r2, #5
 8005aee:	68fa      	ldr	r2, [r7, #12]
 8005af0:	440a      	add	r2, r1
 8005af2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005af6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005afa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	781b      	ldrb	r3, [r3, #0]
 8005b08:	f003 030f 	and.w	r3, r3, #15
 8005b0c:	2101      	movs	r1, #1
 8005b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b12:	041b      	lsls	r3, r3, #16
 8005b14:	43db      	mvns	r3, r3
 8005b16:	68f9      	ldr	r1, [r7, #12]
 8005b18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b26:	69da      	ldr	r2, [r3, #28]
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	f003 030f 	and.w	r3, r3, #15
 8005b30:	2101      	movs	r1, #1
 8005b32:	fa01 f303 	lsl.w	r3, r1, r3
 8005b36:	041b      	lsls	r3, r3, #16
 8005b38:	43db      	mvns	r3, r3
 8005b3a:	68f9      	ldr	r1, [r7, #12]
 8005b3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b40:	4013      	ands	r3, r2
 8005b42:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	015a      	lsls	r2, r3, #5
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	4413      	add	r3, r2
 8005b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	0159      	lsls	r1, r3, #5
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	440b      	add	r3, r1
 8005b5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b5e:	4619      	mov	r1, r3
 8005b60:	4b05      	ldr	r3, [pc, #20]	@ (8005b78 <USB_DeactivateEndpoint+0x1b4>)
 8005b62:	4013      	ands	r3, r2
 8005b64:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3714      	adds	r7, #20
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr
 8005b74:	ec337800 	.word	0xec337800
 8005b78:	eff37800 	.word	0xeff37800

08005b7c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b08a      	sub	sp, #40	@ 0x28
 8005b80:	af02      	add	r7, sp, #8
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	4613      	mov	r3, r2
 8005b88:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	781b      	ldrb	r3, [r3, #0]
 8005b92:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	785b      	ldrb	r3, [r3, #1]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	f040 8185 	bne.w	8005ea8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d132      	bne.n	8005c0c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	015a      	lsls	r2, r3, #5
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	4413      	add	r3, r2
 8005bae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bb2:	691a      	ldr	r2, [r3, #16]
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	0159      	lsls	r1, r3, #5
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	440b      	add	r3, r1
 8005bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	4ba7      	ldr	r3, [pc, #668]	@ (8005e60 <USB_EPStartXfer+0x2e4>)
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	015a      	lsls	r2, r3, #5
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	4413      	add	r3, r2
 8005bd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	69ba      	ldr	r2, [r7, #24]
 8005bd8:	0151      	lsls	r1, r2, #5
 8005bda:	69fa      	ldr	r2, [r7, #28]
 8005bdc:	440a      	add	r2, r1
 8005bde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005be2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005be6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	015a      	lsls	r2, r3, #5
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	4413      	add	r3, r2
 8005bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bf4:	691a      	ldr	r2, [r3, #16]
 8005bf6:	69bb      	ldr	r3, [r7, #24]
 8005bf8:	0159      	lsls	r1, r3, #5
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	440b      	add	r3, r1
 8005bfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c02:	4619      	mov	r1, r3
 8005c04:	4b97      	ldr	r3, [pc, #604]	@ (8005e64 <USB_EPStartXfer+0x2e8>)
 8005c06:	4013      	ands	r3, r2
 8005c08:	610b      	str	r3, [r1, #16]
 8005c0a:	e097      	b.n	8005d3c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005c0c:	69bb      	ldr	r3, [r7, #24]
 8005c0e:	015a      	lsls	r2, r3, #5
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	4413      	add	r3, r2
 8005c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c18:	691a      	ldr	r2, [r3, #16]
 8005c1a:	69bb      	ldr	r3, [r7, #24]
 8005c1c:	0159      	lsls	r1, r3, #5
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	440b      	add	r3, r1
 8005c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c26:	4619      	mov	r1, r3
 8005c28:	4b8e      	ldr	r3, [pc, #568]	@ (8005e64 <USB_EPStartXfer+0x2e8>)
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005c2e:	69bb      	ldr	r3, [r7, #24]
 8005c30:	015a      	lsls	r2, r3, #5
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	4413      	add	r3, r2
 8005c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c3a:	691a      	ldr	r2, [r3, #16]
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	0159      	lsls	r1, r3, #5
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	440b      	add	r3, r1
 8005c44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c48:	4619      	mov	r1, r3
 8005c4a:	4b85      	ldr	r3, [pc, #532]	@ (8005e60 <USB_EPStartXfer+0x2e4>)
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d11a      	bne.n	8005c8c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	691a      	ldr	r2, [r3, #16]
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d903      	bls.n	8005c6a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	69ba      	ldr	r2, [r7, #24]
 8005c7a:	0151      	lsls	r1, r2, #5
 8005c7c:	69fa      	ldr	r2, [r7, #28]
 8005c7e:	440a      	add	r2, r1
 8005c80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c88:	6113      	str	r3, [r2, #16]
 8005c8a:	e044      	b.n	8005d16 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	691a      	ldr	r2, [r3, #16]
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	4413      	add	r3, r2
 8005c96:	1e5a      	subs	r2, r3, #1
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ca0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005ca2:	69bb      	ldr	r3, [r7, #24]
 8005ca4:	015a      	lsls	r2, r3, #5
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	4413      	add	r3, r2
 8005caa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cae:	691a      	ldr	r2, [r3, #16]
 8005cb0:	8afb      	ldrh	r3, [r7, #22]
 8005cb2:	04d9      	lsls	r1, r3, #19
 8005cb4:	4b6c      	ldr	r3, [pc, #432]	@ (8005e68 <USB_EPStartXfer+0x2ec>)
 8005cb6:	400b      	ands	r3, r1
 8005cb8:	69b9      	ldr	r1, [r7, #24]
 8005cba:	0148      	lsls	r0, r1, #5
 8005cbc:	69f9      	ldr	r1, [r7, #28]
 8005cbe:	4401      	add	r1, r0
 8005cc0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005cc4:	4313      	orrs	r3, r2
 8005cc6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005cc8:	68bb      	ldr	r3, [r7, #8]
 8005cca:	791b      	ldrb	r3, [r3, #4]
 8005ccc:	2b01      	cmp	r3, #1
 8005cce:	d122      	bne.n	8005d16 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	015a      	lsls	r2, r3, #5
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	69ba      	ldr	r2, [r7, #24]
 8005ce0:	0151      	lsls	r1, r2, #5
 8005ce2:	69fa      	ldr	r2, [r7, #28]
 8005ce4:	440a      	add	r2, r1
 8005ce6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cea:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005cee:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	015a      	lsls	r2, r3, #5
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cfc:	691a      	ldr	r2, [r3, #16]
 8005cfe:	8afb      	ldrh	r3, [r7, #22]
 8005d00:	075b      	lsls	r3, r3, #29
 8005d02:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005d06:	69b9      	ldr	r1, [r7, #24]
 8005d08:	0148      	lsls	r0, r1, #5
 8005d0a:	69f9      	ldr	r1, [r7, #28]
 8005d0c:	4401      	add	r1, r0
 8005d0e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005d12:	4313      	orrs	r3, r2
 8005d14:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	015a      	lsls	r2, r3, #5
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d22:	691a      	ldr	r2, [r3, #16]
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d2c:	69b9      	ldr	r1, [r7, #24]
 8005d2e:	0148      	lsls	r0, r1, #5
 8005d30:	69f9      	ldr	r1, [r7, #28]
 8005d32:	4401      	add	r1, r0
 8005d34:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005d3c:	79fb      	ldrb	r3, [r7, #7]
 8005d3e:	2b01      	cmp	r3, #1
 8005d40:	d14b      	bne.n	8005dda <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	69db      	ldr	r3, [r3, #28]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d009      	beq.n	8005d5e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	015a      	lsls	r2, r3, #5
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	4413      	add	r3, r2
 8005d52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d56:	461a      	mov	r2, r3
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	69db      	ldr	r3, [r3, #28]
 8005d5c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	791b      	ldrb	r3, [r3, #4]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d128      	bne.n	8005db8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d110      	bne.n	8005d98 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	015a      	lsls	r2, r3, #5
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	69ba      	ldr	r2, [r7, #24]
 8005d86:	0151      	lsls	r1, r2, #5
 8005d88:	69fa      	ldr	r2, [r7, #28]
 8005d8a:	440a      	add	r2, r1
 8005d8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005d94:	6013      	str	r3, [r2, #0]
 8005d96:	e00f      	b.n	8005db8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	015a      	lsls	r2, r3, #5
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	4413      	add	r3, r2
 8005da0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	69ba      	ldr	r2, [r7, #24]
 8005da8:	0151      	lsls	r1, r2, #5
 8005daa:	69fa      	ldr	r2, [r7, #28]
 8005dac:	440a      	add	r2, r1
 8005dae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005db6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	015a      	lsls	r2, r3, #5
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	69ba      	ldr	r2, [r7, #24]
 8005dc8:	0151      	lsls	r1, r2, #5
 8005dca:	69fa      	ldr	r2, [r7, #28]
 8005dcc:	440a      	add	r2, r1
 8005dce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005dd2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005dd6:	6013      	str	r3, [r2, #0]
 8005dd8:	e169      	b.n	80060ae <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	015a      	lsls	r2, r3, #5
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	4413      	add	r3, r2
 8005de2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	69ba      	ldr	r2, [r7, #24]
 8005dea:	0151      	lsls	r1, r2, #5
 8005dec:	69fa      	ldr	r2, [r7, #28]
 8005dee:	440a      	add	r2, r1
 8005df0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005df4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005df8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	791b      	ldrb	r3, [r3, #4]
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d015      	beq.n	8005e2e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	691b      	ldr	r3, [r3, #16]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	f000 8151 	beq.w	80060ae <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005e0c:	69fb      	ldr	r3, [r7, #28]
 8005e0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	781b      	ldrb	r3, [r3, #0]
 8005e18:	f003 030f 	and.w	r3, r3, #15
 8005e1c:	2101      	movs	r1, #1
 8005e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e22:	69f9      	ldr	r1, [r7, #28]
 8005e24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	634b      	str	r3, [r1, #52]	@ 0x34
 8005e2c:	e13f      	b.n	80060ae <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e2e:	69fb      	ldr	r3, [r7, #28]
 8005e30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d116      	bne.n	8005e6c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	015a      	lsls	r2, r3, #5
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	4413      	add	r3, r2
 8005e46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	69ba      	ldr	r2, [r7, #24]
 8005e4e:	0151      	lsls	r1, r2, #5
 8005e50:	69fa      	ldr	r2, [r7, #28]
 8005e52:	440a      	add	r2, r1
 8005e54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e5c:	6013      	str	r3, [r2, #0]
 8005e5e:	e015      	b.n	8005e8c <USB_EPStartXfer+0x310>
 8005e60:	e007ffff 	.word	0xe007ffff
 8005e64:	fff80000 	.word	0xfff80000
 8005e68:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	015a      	lsls	r2, r3, #5
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	4413      	add	r3, r2
 8005e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	69ba      	ldr	r2, [r7, #24]
 8005e7c:	0151      	lsls	r1, r2, #5
 8005e7e:	69fa      	ldr	r2, [r7, #28]
 8005e80:	440a      	add	r2, r1
 8005e82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e8a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	68d9      	ldr	r1, [r3, #12]
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	781a      	ldrb	r2, [r3, #0]
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	691b      	ldr	r3, [r3, #16]
 8005e98:	b298      	uxth	r0, r3
 8005e9a:	79fb      	ldrb	r3, [r7, #7]
 8005e9c:	9300      	str	r3, [sp, #0]
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f000 f9b9 	bl	8006218 <USB_WritePacket>
 8005ea6:	e102      	b.n	80060ae <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eb4:	691a      	ldr	r2, [r3, #16]
 8005eb6:	69bb      	ldr	r3, [r7, #24]
 8005eb8:	0159      	lsls	r1, r3, #5
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	440b      	add	r3, r1
 8005ebe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	4b7c      	ldr	r3, [pc, #496]	@ (80060b8 <USB_EPStartXfer+0x53c>)
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	015a      	lsls	r2, r3, #5
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed6:	691a      	ldr	r2, [r3, #16]
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	0159      	lsls	r1, r3, #5
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	440b      	add	r3, r1
 8005ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ee4:	4619      	mov	r1, r3
 8005ee6:	4b75      	ldr	r3, [pc, #468]	@ (80060bc <USB_EPStartXfer+0x540>)
 8005ee8:	4013      	ands	r3, r2
 8005eea:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d12f      	bne.n	8005f52 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d003      	beq.n	8005f02 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	689a      	ldr	r2, [r3, #8]
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	015a      	lsls	r2, r3, #5
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	4413      	add	r3, r2
 8005f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f16:	691a      	ldr	r2, [r3, #16]
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	6a1b      	ldr	r3, [r3, #32]
 8005f1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f20:	69b9      	ldr	r1, [r7, #24]
 8005f22:	0148      	lsls	r0, r1, #5
 8005f24:	69f9      	ldr	r1, [r7, #28]
 8005f26:	4401      	add	r1, r0
 8005f28:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	015a      	lsls	r2, r3, #5
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	4413      	add	r3, r2
 8005f38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	69ba      	ldr	r2, [r7, #24]
 8005f40:	0151      	lsls	r1, r2, #5
 8005f42:	69fa      	ldr	r2, [r7, #28]
 8005f44:	440a      	add	r2, r1
 8005f46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f4a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f4e:	6113      	str	r3, [r2, #16]
 8005f50:	e05f      	b.n	8006012 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d123      	bne.n	8005fa2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	015a      	lsls	r2, r3, #5
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	4413      	add	r3, r2
 8005f62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f66:	691a      	ldr	r2, [r3, #16]
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f70:	69b9      	ldr	r1, [r7, #24]
 8005f72:	0148      	lsls	r0, r1, #5
 8005f74:	69f9      	ldr	r1, [r7, #28]
 8005f76:	4401      	add	r1, r0
 8005f78:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	015a      	lsls	r2, r3, #5
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	4413      	add	r3, r2
 8005f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	0151      	lsls	r1, r2, #5
 8005f92:	69fa      	ldr	r2, [r7, #28]
 8005f94:	440a      	add	r2, r1
 8005f96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005f9e:	6113      	str	r3, [r2, #16]
 8005fa0:	e037      	b.n	8006012 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	691a      	ldr	r2, [r3, #16]
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	4413      	add	r3, r2
 8005fac:	1e5a      	subs	r2, r3, #1
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fb6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	8afa      	ldrh	r2, [r7, #22]
 8005fbe:	fb03 f202 	mul.w	r2, r3, r2
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	015a      	lsls	r2, r3, #5
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	4413      	add	r3, r2
 8005fce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fd2:	691a      	ldr	r2, [r3, #16]
 8005fd4:	8afb      	ldrh	r3, [r7, #22]
 8005fd6:	04d9      	lsls	r1, r3, #19
 8005fd8:	4b39      	ldr	r3, [pc, #228]	@ (80060c0 <USB_EPStartXfer+0x544>)
 8005fda:	400b      	ands	r3, r1
 8005fdc:	69b9      	ldr	r1, [r7, #24]
 8005fde:	0148      	lsls	r0, r1, #5
 8005fe0:	69f9      	ldr	r1, [r7, #28]
 8005fe2:	4401      	add	r1, r0
 8005fe4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	015a      	lsls	r2, r3, #5
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	4413      	add	r3, r2
 8005ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ff8:	691a      	ldr	r2, [r3, #16]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006002:	69b9      	ldr	r1, [r7, #24]
 8006004:	0148      	lsls	r0, r1, #5
 8006006:	69f9      	ldr	r1, [r7, #28]
 8006008:	4401      	add	r1, r0
 800600a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800600e:	4313      	orrs	r3, r2
 8006010:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006012:	79fb      	ldrb	r3, [r7, #7]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d10d      	bne.n	8006034 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d009      	beq.n	8006034 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	68d9      	ldr	r1, [r3, #12]
 8006024:	69bb      	ldr	r3, [r7, #24]
 8006026:	015a      	lsls	r2, r3, #5
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	4413      	add	r3, r2
 800602c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006030:	460a      	mov	r2, r1
 8006032:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	791b      	ldrb	r3, [r3, #4]
 8006038:	2b01      	cmp	r3, #1
 800603a:	d128      	bne.n	800608e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006048:	2b00      	cmp	r3, #0
 800604a:	d110      	bne.n	800606e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	015a      	lsls	r2, r3, #5
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	4413      	add	r3, r2
 8006054:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69ba      	ldr	r2, [r7, #24]
 800605c:	0151      	lsls	r1, r2, #5
 800605e:	69fa      	ldr	r2, [r7, #28]
 8006060:	440a      	add	r2, r1
 8006062:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006066:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800606a:	6013      	str	r3, [r2, #0]
 800606c:	e00f      	b.n	800608e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800606e:	69bb      	ldr	r3, [r7, #24]
 8006070:	015a      	lsls	r2, r3, #5
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	4413      	add	r3, r2
 8006076:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	69ba      	ldr	r2, [r7, #24]
 800607e:	0151      	lsls	r1, r2, #5
 8006080:	69fa      	ldr	r2, [r7, #28]
 8006082:	440a      	add	r2, r1
 8006084:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006088:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800608c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	015a      	lsls	r2, r3, #5
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	4413      	add	r3, r2
 8006096:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	69ba      	ldr	r2, [r7, #24]
 800609e:	0151      	lsls	r1, r2, #5
 80060a0:	69fa      	ldr	r2, [r7, #28]
 80060a2:	440a      	add	r2, r1
 80060a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80060ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3720      	adds	r7, #32
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}
 80060b8:	fff80000 	.word	0xfff80000
 80060bc:	e007ffff 	.word	0xe007ffff
 80060c0:	1ff80000 	.word	0x1ff80000

080060c4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80060ce:	2300      	movs	r3, #0
 80060d0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80060d2:	2300      	movs	r3, #0
 80060d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	785b      	ldrb	r3, [r3, #1]
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d14a      	bne.n	8006178 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	015a      	lsls	r2, r3, #5
 80060e8:	693b      	ldr	r3, [r7, #16]
 80060ea:	4413      	add	r3, r2
 80060ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060fa:	f040 8086 	bne.w	800620a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	781b      	ldrb	r3, [r3, #0]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	7812      	ldrb	r2, [r2, #0]
 8006112:	0151      	lsls	r1, r2, #5
 8006114:	693a      	ldr	r2, [r7, #16]
 8006116:	440a      	add	r2, r1
 8006118:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800611c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006120:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	015a      	lsls	r2, r3, #5
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	4413      	add	r3, r2
 800612c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	7812      	ldrb	r2, [r2, #0]
 8006136:	0151      	lsls	r1, r2, #5
 8006138:	693a      	ldr	r2, [r7, #16]
 800613a:	440a      	add	r2, r1
 800613c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006140:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006144:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	3301      	adds	r3, #1
 800614a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006152:	4293      	cmp	r3, r2
 8006154:	d902      	bls.n	800615c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	75fb      	strb	r3, [r7, #23]
          break;
 800615a:	e056      	b.n	800620a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	015a      	lsls	r2, r3, #5
 8006162:	693b      	ldr	r3, [r7, #16]
 8006164:	4413      	add	r3, r2
 8006166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006170:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006174:	d0e7      	beq.n	8006146 <USB_EPStopXfer+0x82>
 8006176:	e048      	b.n	800620a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	015a      	lsls	r2, r3, #5
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	4413      	add	r3, r2
 8006182:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800618c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006190:	d13b      	bne.n	800620a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	781b      	ldrb	r3, [r3, #0]
 8006196:	015a      	lsls	r2, r3, #5
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	4413      	add	r3, r2
 800619c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	7812      	ldrb	r2, [r2, #0]
 80061a6:	0151      	lsls	r1, r2, #5
 80061a8:	693a      	ldr	r2, [r7, #16]
 80061aa:	440a      	add	r2, r1
 80061ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061b0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80061b4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	7812      	ldrb	r2, [r2, #0]
 80061ca:	0151      	lsls	r1, r2, #5
 80061cc:	693a      	ldr	r2, [r7, #16]
 80061ce:	440a      	add	r2, r1
 80061d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	3301      	adds	r3, #1
 80061de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d902      	bls.n	80061f0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	75fb      	strb	r3, [r7, #23]
          break;
 80061ee:	e00c      	b.n	800620a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	015a      	lsls	r2, r3, #5
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	4413      	add	r3, r2
 80061fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006204:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006208:	d0e7      	beq.n	80061da <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800620a:	7dfb      	ldrb	r3, [r7, #23]
}
 800620c:	4618      	mov	r0, r3
 800620e:	371c      	adds	r7, #28
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006218:	b480      	push	{r7}
 800621a:	b089      	sub	sp, #36	@ 0x24
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	4611      	mov	r1, r2
 8006224:	461a      	mov	r2, r3
 8006226:	460b      	mov	r3, r1
 8006228:	71fb      	strb	r3, [r7, #7]
 800622a:	4613      	mov	r3, r2
 800622c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006236:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800623a:	2b00      	cmp	r3, #0
 800623c:	d123      	bne.n	8006286 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800623e:	88bb      	ldrh	r3, [r7, #4]
 8006240:	3303      	adds	r3, #3
 8006242:	089b      	lsrs	r3, r3, #2
 8006244:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006246:	2300      	movs	r3, #0
 8006248:	61bb      	str	r3, [r7, #24]
 800624a:	e018      	b.n	800627e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800624c:	79fb      	ldrb	r3, [r7, #7]
 800624e:	031a      	lsls	r2, r3, #12
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	4413      	add	r3, r2
 8006254:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006258:	461a      	mov	r2, r3
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	3301      	adds	r3, #1
 8006264:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	3301      	adds	r3, #1
 800626a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800626c:	69fb      	ldr	r3, [r7, #28]
 800626e:	3301      	adds	r3, #1
 8006270:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006272:	69fb      	ldr	r3, [r7, #28]
 8006274:	3301      	adds	r3, #1
 8006276:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	3301      	adds	r3, #1
 800627c:	61bb      	str	r3, [r7, #24]
 800627e:	69ba      	ldr	r2, [r7, #24]
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	429a      	cmp	r2, r3
 8006284:	d3e2      	bcc.n	800624c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3724      	adds	r7, #36	@ 0x24
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr

08006294 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006294:	b480      	push	{r7}
 8006296:	b08b      	sub	sp, #44	@ 0x2c
 8006298:	af00      	add	r7, sp, #0
 800629a:	60f8      	str	r0, [r7, #12]
 800629c:	60b9      	str	r1, [r7, #8]
 800629e:	4613      	mov	r3, r2
 80062a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80062aa:	88fb      	ldrh	r3, [r7, #6]
 80062ac:	089b      	lsrs	r3, r3, #2
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80062b2:	88fb      	ldrh	r3, [r7, #6]
 80062b4:	f003 0303 	and.w	r3, r3, #3
 80062b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80062ba:	2300      	movs	r3, #0
 80062bc:	623b      	str	r3, [r7, #32]
 80062be:	e014      	b.n	80062ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ce:	3301      	adds	r3, #1
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80062d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d4:	3301      	adds	r3, #1
 80062d6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80062d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062da:	3301      	adds	r3, #1
 80062dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	3301      	adds	r3, #1
 80062e2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80062e4:	6a3b      	ldr	r3, [r7, #32]
 80062e6:	3301      	adds	r3, #1
 80062e8:	623b      	str	r3, [r7, #32]
 80062ea:	6a3a      	ldr	r2, [r7, #32]
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d3e6      	bcc.n	80062c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80062f2:	8bfb      	ldrh	r3, [r7, #30]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d01e      	beq.n	8006336 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80062f8:	2300      	movs	r3, #0
 80062fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006302:	461a      	mov	r2, r3
 8006304:	f107 0310 	add.w	r3, r7, #16
 8006308:	6812      	ldr	r2, [r2, #0]
 800630a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	6a3b      	ldr	r3, [r7, #32]
 8006310:	b2db      	uxtb	r3, r3
 8006312:	00db      	lsls	r3, r3, #3
 8006314:	fa22 f303 	lsr.w	r3, r2, r3
 8006318:	b2da      	uxtb	r2, r3
 800631a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631c:	701a      	strb	r2, [r3, #0]
      i++;
 800631e:	6a3b      	ldr	r3, [r7, #32]
 8006320:	3301      	adds	r3, #1
 8006322:	623b      	str	r3, [r7, #32]
      pDest++;
 8006324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006326:	3301      	adds	r3, #1
 8006328:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800632a:	8bfb      	ldrh	r3, [r7, #30]
 800632c:	3b01      	subs	r3, #1
 800632e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006330:	8bfb      	ldrh	r3, [r7, #30]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1ea      	bne.n	800630c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006338:	4618      	mov	r0, r3
 800633a:	372c      	adds	r7, #44	@ 0x2c
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	785b      	ldrb	r3, [r3, #1]
 800635c:	2b01      	cmp	r3, #1
 800635e:	d12c      	bne.n	80063ba <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	015a      	lsls	r2, r3, #5
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	4413      	add	r3, r2
 8006368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	db12      	blt.n	8006398 <USB_EPSetStall+0x54>
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00f      	beq.n	8006398 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4413      	add	r3, r2
 8006380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68ba      	ldr	r2, [r7, #8]
 8006388:	0151      	lsls	r1, r2, #5
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	440a      	add	r2, r1
 800638e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006392:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006396:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	015a      	lsls	r2, r3, #5
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	4413      	add	r3, r2
 80063a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68ba      	ldr	r2, [r7, #8]
 80063a8:	0151      	lsls	r1, r2, #5
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	440a      	add	r2, r1
 80063ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063b6:	6013      	str	r3, [r2, #0]
 80063b8:	e02b      	b.n	8006412 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	015a      	lsls	r2, r3, #5
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	4413      	add	r3, r2
 80063c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	db12      	blt.n	80063f2 <USB_EPSetStall+0xae>
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d00f      	beq.n	80063f2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	015a      	lsls	r2, r3, #5
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	4413      	add	r3, r2
 80063da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68ba      	ldr	r2, [r7, #8]
 80063e2:	0151      	lsls	r1, r2, #5
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	440a      	add	r2, r1
 80063e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063ec:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80063f0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	015a      	lsls	r2, r3, #5
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	4413      	add	r3, r2
 80063fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68ba      	ldr	r2, [r7, #8]
 8006402:	0151      	lsls	r1, r2, #5
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	440a      	add	r2, r1
 8006408:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800640c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006410:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3714      	adds	r7, #20
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	785b      	ldrb	r3, [r3, #1]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d128      	bne.n	800648e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	015a      	lsls	r2, r3, #5
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	4413      	add	r3, r2
 8006444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68ba      	ldr	r2, [r7, #8]
 800644c:	0151      	lsls	r1, r2, #5
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	440a      	add	r2, r1
 8006452:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006456:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800645a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	791b      	ldrb	r3, [r3, #4]
 8006460:	2b03      	cmp	r3, #3
 8006462:	d003      	beq.n	800646c <USB_EPClearStall+0x4c>
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	791b      	ldrb	r3, [r3, #4]
 8006468:	2b02      	cmp	r3, #2
 800646a:	d138      	bne.n	80064de <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	015a      	lsls	r2, r3, #5
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	4413      	add	r3, r2
 8006474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68ba      	ldr	r2, [r7, #8]
 800647c:	0151      	lsls	r1, r2, #5
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	440a      	add	r2, r1
 8006482:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800648a:	6013      	str	r3, [r2, #0]
 800648c:	e027      	b.n	80064de <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	015a      	lsls	r2, r3, #5
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	4413      	add	r3, r2
 8006496:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	0151      	lsls	r1, r2, #5
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	440a      	add	r2, r1
 80064a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80064ac:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	791b      	ldrb	r3, [r3, #4]
 80064b2:	2b03      	cmp	r3, #3
 80064b4:	d003      	beq.n	80064be <USB_EPClearStall+0x9e>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	791b      	ldrb	r3, [r3, #4]
 80064ba:	2b02      	cmp	r3, #2
 80064bc:	d10f      	bne.n	80064de <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	68ba      	ldr	r2, [r7, #8]
 80064ce:	0151      	lsls	r1, r2, #5
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	440a      	add	r2, r1
 80064d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80064d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064dc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3714      	adds	r7, #20
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b085      	sub	sp, #20
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	460b      	mov	r3, r1
 80064f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68fa      	ldr	r2, [r7, #12]
 8006506:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800650a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800650e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	78fb      	ldrb	r3, [r7, #3]
 800651a:	011b      	lsls	r3, r3, #4
 800651c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006520:	68f9      	ldr	r1, [r7, #12]
 8006522:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006526:	4313      	orrs	r3, r2
 8006528:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800652a:	2300      	movs	r3, #0
}
 800652c:	4618      	mov	r0, r3
 800652e:	3714      	adds	r7, #20
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006552:	f023 0303 	bic.w	r3, r3, #3
 8006556:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006566:	f023 0302 	bic.w	r3, r3, #2
 800656a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800656c:	2300      	movs	r3, #0
}
 800656e:	4618      	mov	r0, r3
 8006570:	3714      	adds	r7, #20
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr

0800657a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800657a:	b480      	push	{r7}
 800657c:	b085      	sub	sp, #20
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006594:	f023 0303 	bic.w	r3, r3, #3
 8006598:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	68fa      	ldr	r2, [r7, #12]
 80065a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065a8:	f043 0302 	orr.w	r3, r3, #2
 80065ac:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3714      	adds	r7, #20
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80065bc:	b480      	push	{r7}
 80065be:	b085      	sub	sp, #20
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	695b      	ldr	r3, [r3, #20]
 80065c8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	68fa      	ldr	r2, [r7, #12]
 80065d0:	4013      	ands	r3, r2
 80065d2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80065d4:	68fb      	ldr	r3, [r7, #12]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3714      	adds	r7, #20
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80065e2:	b480      	push	{r7}
 80065e4:	b085      	sub	sp, #20
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065fe:	69db      	ldr	r3, [r3, #28]
 8006600:	68ba      	ldr	r2, [r7, #8]
 8006602:	4013      	ands	r3, r2
 8006604:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	0c1b      	lsrs	r3, r3, #16
}
 800660a:	4618      	mov	r0, r3
 800660c:	3714      	adds	r7, #20
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr

08006616 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006616:	b480      	push	{r7}
 8006618:	b085      	sub	sp, #20
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006632:	69db      	ldr	r3, [r3, #28]
 8006634:	68ba      	ldr	r2, [r7, #8]
 8006636:	4013      	ands	r3, r2
 8006638:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800663a:	68bb      	ldr	r3, [r7, #8]
 800663c:	b29b      	uxth	r3, r3
}
 800663e:	4618      	mov	r0, r3
 8006640:	3714      	adds	r7, #20
 8006642:	46bd      	mov	sp, r7
 8006644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006648:	4770      	bx	lr

0800664a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800664a:	b480      	push	{r7}
 800664c:	b085      	sub	sp, #20
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
 8006652:	460b      	mov	r3, r1
 8006654:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800665a:	78fb      	ldrb	r3, [r7, #3]
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	4413      	add	r3, r2
 8006662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	68ba      	ldr	r2, [r7, #8]
 8006674:	4013      	ands	r3, r2
 8006676:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006678:	68bb      	ldr	r3, [r7, #8]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3714      	adds	r7, #20
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr

08006686 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006686:	b480      	push	{r7}
 8006688:	b087      	sub	sp, #28
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
 800668e:	460b      	mov	r3, r1
 8006690:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066a8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80066aa:	78fb      	ldrb	r3, [r7, #3]
 80066ac:	f003 030f 	and.w	r3, r3, #15
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	fa22 f303 	lsr.w	r3, r2, r3
 80066b6:	01db      	lsls	r3, r3, #7
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	693a      	ldr	r2, [r7, #16]
 80066bc:	4313      	orrs	r3, r2
 80066be:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80066c0:	78fb      	ldrb	r3, [r7, #3]
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	4013      	ands	r3, r2
 80066d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80066d4:	68bb      	ldr	r3, [r7, #8]
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	371c      	adds	r7, #28
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr

080066e2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80066e2:	b480      	push	{r7}
 80066e4:	b083      	sub	sp, #12
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	695b      	ldr	r3, [r3, #20]
 80066ee:	f003 0301 	and.w	r3, r3, #1
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	370c      	adds	r7, #12
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
	...

08006700 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006700:	b480      	push	{r7}
 8006702:	b085      	sub	sp, #20
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800671a:	4619      	mov	r1, r3
 800671c:	4b09      	ldr	r3, [pc, #36]	@ (8006744 <USB_ActivateSetup+0x44>)
 800671e:	4013      	ands	r3, r2
 8006720:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006730:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006734:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3714      	adds	r7, #20
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr
 8006744:	fffff800 	.word	0xfffff800

08006748 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006748:	b480      	push	{r7}
 800674a:	b087      	sub	sp, #28
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	460b      	mov	r3, r1
 8006752:	607a      	str	r2, [r7, #4]
 8006754:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	333c      	adds	r3, #60	@ 0x3c
 800675e:	3304      	adds	r3, #4
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	4a26      	ldr	r2, [pc, #152]	@ (8006800 <USB_EP0_OutStart+0xb8>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d90a      	bls.n	8006782 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006778:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800677c:	d101      	bne.n	8006782 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800677e:	2300      	movs	r3, #0
 8006780:	e037      	b.n	80067f2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006788:	461a      	mov	r2, r3
 800678a:	2300      	movs	r3, #0
 800678c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006794:	691b      	ldr	r3, [r3, #16]
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800679c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80067a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	697a      	ldr	r2, [r7, #20]
 80067ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067b0:	f043 0318 	orr.w	r3, r3, #24
 80067b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	697a      	ldr	r2, [r7, #20]
 80067c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067c4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80067c8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80067ca:	7afb      	ldrb	r3, [r7, #11]
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d10f      	bne.n	80067f0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067d6:	461a      	mov	r2, r3
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	697a      	ldr	r2, [r7, #20]
 80067e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067ea:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80067ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	371c      	adds	r7, #28
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	4f54300a 	.word	0x4f54300a

08006804 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006804:	b480      	push	{r7}
 8006806:	b085      	sub	sp, #20
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800680c:	2300      	movs	r3, #0
 800680e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	3301      	adds	r3, #1
 8006814:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800681c:	d901      	bls.n	8006822 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800681e:	2303      	movs	r3, #3
 8006820:	e022      	b.n	8006868 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	691b      	ldr	r3, [r3, #16]
 8006826:	2b00      	cmp	r3, #0
 8006828:	daf2      	bge.n	8006810 <USB_CoreReset+0xc>

  count = 10U;
 800682a:	230a      	movs	r3, #10
 800682c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800682e:	e002      	b.n	8006836 <USB_CoreReset+0x32>
  {
    count--;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	3b01      	subs	r3, #1
 8006834:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1f9      	bne.n	8006830 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	691b      	ldr	r3, [r3, #16]
 8006840:	f043 0201 	orr.w	r2, r3, #1
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	3301      	adds	r3, #1
 800684c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006854:	d901      	bls.n	800685a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e006      	b.n	8006868 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	2b01      	cmp	r3, #1
 8006864:	d0f0      	beq.n	8006848 <USB_CoreReset+0x44>

  return HAL_OK;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3714      	adds	r7, #20
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006878:	4904      	ldr	r1, [pc, #16]	@ (800688c <MX_FATFS_Init+0x18>)
 800687a:	4805      	ldr	r0, [pc, #20]	@ (8006890 <MX_FATFS_Init+0x1c>)
 800687c:	f000 f8b0 	bl	80069e0 <FATFS_LinkDriver>
 8006880:	4603      	mov	r3, r0
 8006882:	461a      	mov	r2, r3
 8006884:	4b03      	ldr	r3, [pc, #12]	@ (8006894 <MX_FATFS_Init+0x20>)
 8006886:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006888:	bf00      	nop
 800688a:	bd80      	pop	{r7, pc}
 800688c:	2000027c 	.word	0x2000027c
 8006890:	20000018 	.word	0x20000018
 8006894:	20000278 	.word	0x20000278

08006898 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	4603      	mov	r3, r0
 80068a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80068a2:	4b06      	ldr	r3, [pc, #24]	@ (80068bc <USER_initialize+0x24>)
 80068a4:	2201      	movs	r2, #1
 80068a6:	701a      	strb	r2, [r3, #0]
    return Stat;
 80068a8:	4b04      	ldr	r3, [pc, #16]	@ (80068bc <USER_initialize+0x24>)
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	20000015 	.word	0x20000015

080068c0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	4603      	mov	r3, r0
 80068c8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80068ca:	4b06      	ldr	r3, [pc, #24]	@ (80068e4 <USER_status+0x24>)
 80068cc:	2201      	movs	r2, #1
 80068ce:	701a      	strb	r2, [r3, #0]
    return Stat;
 80068d0:	4b04      	ldr	r3, [pc, #16]	@ (80068e4 <USER_status+0x24>)
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	370c      	adds	r7, #12
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	20000015 	.word	0x20000015

080068e8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	60b9      	str	r1, [r7, #8]
 80068f0:	607a      	str	r2, [r7, #4]
 80068f2:	603b      	str	r3, [r7, #0]
 80068f4:	4603      	mov	r3, r0
 80068f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 80068f8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3714      	adds	r7, #20
 80068fe:	46bd      	mov	sp, r7
 8006900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006904:	4770      	bx	lr

08006906 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006906:	b480      	push	{r7}
 8006908:	b085      	sub	sp, #20
 800690a:	af00      	add	r7, sp, #0
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]
 8006910:	603b      	str	r3, [r7, #0]
 8006912:	4603      	mov	r3, r0
 8006914:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8006916:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8006918:	4618      	mov	r0, r3
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	4603      	mov	r3, r0
 800692c:	603a      	str	r2, [r7, #0]
 800692e:	71fb      	strb	r3, [r7, #7]
 8006930:	460b      	mov	r3, r1
 8006932:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	73fb      	strb	r3, [r7, #15]
    return res;
 8006938:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800693a:	4618      	mov	r0, r3
 800693c:	3714      	adds	r7, #20
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
	...

08006948 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006948:	b480      	push	{r7}
 800694a:	b087      	sub	sp, #28
 800694c:	af00      	add	r7, sp, #0
 800694e:	60f8      	str	r0, [r7, #12]
 8006950:	60b9      	str	r1, [r7, #8]
 8006952:	4613      	mov	r3, r2
 8006954:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006956:	2301      	movs	r3, #1
 8006958:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800695a:	2300      	movs	r3, #0
 800695c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800695e:	4b1f      	ldr	r3, [pc, #124]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 8006960:	7a5b      	ldrb	r3, [r3, #9]
 8006962:	b2db      	uxtb	r3, r3
 8006964:	2b00      	cmp	r3, #0
 8006966:	d131      	bne.n	80069cc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006968:	4b1c      	ldr	r3, [pc, #112]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 800696a:	7a5b      	ldrb	r3, [r3, #9]
 800696c:	b2db      	uxtb	r3, r3
 800696e:	461a      	mov	r2, r3
 8006970:	4b1a      	ldr	r3, [pc, #104]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 8006972:	2100      	movs	r1, #0
 8006974:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006976:	4b19      	ldr	r3, [pc, #100]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 8006978:	7a5b      	ldrb	r3, [r3, #9]
 800697a:	b2db      	uxtb	r3, r3
 800697c:	4a17      	ldr	r2, [pc, #92]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	4413      	add	r3, r2
 8006982:	68fa      	ldr	r2, [r7, #12]
 8006984:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006986:	4b15      	ldr	r3, [pc, #84]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 8006988:	7a5b      	ldrb	r3, [r3, #9]
 800698a:	b2db      	uxtb	r3, r3
 800698c:	461a      	mov	r2, r3
 800698e:	4b13      	ldr	r3, [pc, #76]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 8006990:	4413      	add	r3, r2
 8006992:	79fa      	ldrb	r2, [r7, #7]
 8006994:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006996:	4b11      	ldr	r3, [pc, #68]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 8006998:	7a5b      	ldrb	r3, [r3, #9]
 800699a:	b2db      	uxtb	r3, r3
 800699c:	1c5a      	adds	r2, r3, #1
 800699e:	b2d1      	uxtb	r1, r2
 80069a0:	4a0e      	ldr	r2, [pc, #56]	@ (80069dc <FATFS_LinkDriverEx+0x94>)
 80069a2:	7251      	strb	r1, [r2, #9]
 80069a4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80069a6:	7dbb      	ldrb	r3, [r7, #22]
 80069a8:	3330      	adds	r3, #48	@ 0x30
 80069aa:	b2da      	uxtb	r2, r3
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	3301      	adds	r3, #1
 80069b4:	223a      	movs	r2, #58	@ 0x3a
 80069b6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	3302      	adds	r3, #2
 80069bc:	222f      	movs	r2, #47	@ 0x2f
 80069be:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	3303      	adds	r3, #3
 80069c4:	2200      	movs	r2, #0
 80069c6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80069c8:	2300      	movs	r3, #0
 80069ca:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80069cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	371c      	adds	r7, #28
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	20000280 	.word	0x20000280

080069e0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80069ea:	2200      	movs	r2, #0
 80069ec:	6839      	ldr	r1, [r7, #0]
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7ff ffaa 	bl	8006948 <FATFS_LinkDriverEx>
 80069f4:	4603      	mov	r3, r0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3708      	adds	r7, #8
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
	...

08006a00 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006a0c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006a10:	f002 fdb2 	bl	8009578 <malloc>
 8006a14:	4603      	mov	r3, r0
 8006a16:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d109      	bne.n	8006a32 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	32b0      	adds	r2, #176	@ 0xb0
 8006a28:	2100      	movs	r1, #0
 8006a2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006a2e:	2302      	movs	r3, #2
 8006a30:	e0d4      	b.n	8006bdc <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006a32:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006a36:	2100      	movs	r1, #0
 8006a38:	68f8      	ldr	r0, [r7, #12]
 8006a3a:	f002 ff2f 	bl	800989c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	32b0      	adds	r2, #176	@ 0xb0
 8006a48:	68f9      	ldr	r1, [r7, #12]
 8006a4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	32b0      	adds	r2, #176	@ 0xb0
 8006a58:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	7c1b      	ldrb	r3, [r3, #16]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d138      	bne.n	8006adc <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006a6a:	4b5e      	ldr	r3, [pc, #376]	@ (8006be4 <USBD_CDC_Init+0x1e4>)
 8006a6c:	7819      	ldrb	r1, [r3, #0]
 8006a6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a72:	2202      	movs	r2, #2
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f002 fbdc 	bl	8009232 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006a7a:	4b5a      	ldr	r3, [pc, #360]	@ (8006be4 <USBD_CDC_Init+0x1e4>)
 8006a7c:	781b      	ldrb	r3, [r3, #0]
 8006a7e:	f003 020f 	and.w	r2, r3, #15
 8006a82:	6879      	ldr	r1, [r7, #4]
 8006a84:	4613      	mov	r3, r2
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	4413      	add	r3, r2
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	440b      	add	r3, r1
 8006a8e:	3323      	adds	r3, #35	@ 0x23
 8006a90:	2201      	movs	r2, #1
 8006a92:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006a94:	4b54      	ldr	r3, [pc, #336]	@ (8006be8 <USBD_CDC_Init+0x1e8>)
 8006a96:	7819      	ldrb	r1, [r3, #0]
 8006a98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a9c:	2202      	movs	r2, #2
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f002 fbc7 	bl	8009232 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006aa4:	4b50      	ldr	r3, [pc, #320]	@ (8006be8 <USBD_CDC_Init+0x1e8>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	f003 020f 	and.w	r2, r3, #15
 8006aac:	6879      	ldr	r1, [r7, #4]
 8006aae:	4613      	mov	r3, r2
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	4413      	add	r3, r2
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	440b      	add	r3, r1
 8006ab8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006abc:	2201      	movs	r2, #1
 8006abe:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006ac0:	4b4a      	ldr	r3, [pc, #296]	@ (8006bec <USBD_CDC_Init+0x1ec>)
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	f003 020f 	and.w	r2, r3, #15
 8006ac8:	6879      	ldr	r1, [r7, #4]
 8006aca:	4613      	mov	r3, r2
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	4413      	add	r3, r2
 8006ad0:	009b      	lsls	r3, r3, #2
 8006ad2:	440b      	add	r3, r1
 8006ad4:	331c      	adds	r3, #28
 8006ad6:	2210      	movs	r2, #16
 8006ad8:	601a      	str	r2, [r3, #0]
 8006ada:	e035      	b.n	8006b48 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006adc:	4b41      	ldr	r3, [pc, #260]	@ (8006be4 <USBD_CDC_Init+0x1e4>)
 8006ade:	7819      	ldrb	r1, [r3, #0]
 8006ae0:	2340      	movs	r3, #64	@ 0x40
 8006ae2:	2202      	movs	r2, #2
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f002 fba4 	bl	8009232 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006aea:	4b3e      	ldr	r3, [pc, #248]	@ (8006be4 <USBD_CDC_Init+0x1e4>)
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	f003 020f 	and.w	r2, r3, #15
 8006af2:	6879      	ldr	r1, [r7, #4]
 8006af4:	4613      	mov	r3, r2
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	4413      	add	r3, r2
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	440b      	add	r3, r1
 8006afe:	3323      	adds	r3, #35	@ 0x23
 8006b00:	2201      	movs	r2, #1
 8006b02:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006b04:	4b38      	ldr	r3, [pc, #224]	@ (8006be8 <USBD_CDC_Init+0x1e8>)
 8006b06:	7819      	ldrb	r1, [r3, #0]
 8006b08:	2340      	movs	r3, #64	@ 0x40
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f002 fb90 	bl	8009232 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006b12:	4b35      	ldr	r3, [pc, #212]	@ (8006be8 <USBD_CDC_Init+0x1e8>)
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	f003 020f 	and.w	r2, r3, #15
 8006b1a:	6879      	ldr	r1, [r7, #4]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	4413      	add	r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	440b      	add	r3, r1
 8006b26:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006b2e:	4b2f      	ldr	r3, [pc, #188]	@ (8006bec <USBD_CDC_Init+0x1ec>)
 8006b30:	781b      	ldrb	r3, [r3, #0]
 8006b32:	f003 020f 	and.w	r2, r3, #15
 8006b36:	6879      	ldr	r1, [r7, #4]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	009b      	lsls	r3, r3, #2
 8006b3c:	4413      	add	r3, r2
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	440b      	add	r3, r1
 8006b42:	331c      	adds	r3, #28
 8006b44:	2210      	movs	r2, #16
 8006b46:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006b48:	4b28      	ldr	r3, [pc, #160]	@ (8006bec <USBD_CDC_Init+0x1ec>)
 8006b4a:	7819      	ldrb	r1, [r3, #0]
 8006b4c:	2308      	movs	r3, #8
 8006b4e:	2203      	movs	r2, #3
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f002 fb6e 	bl	8009232 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006b56:	4b25      	ldr	r3, [pc, #148]	@ (8006bec <USBD_CDC_Init+0x1ec>)
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	f003 020f 	and.w	r2, r3, #15
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	4613      	mov	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	440b      	add	r3, r1
 8006b6a:	3323      	adds	r3, #35	@ 0x23
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	33b0      	adds	r3, #176	@ 0xb0
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 8006ba6:	2302      	movs	r3, #2
 8006ba8:	e018      	b.n	8006bdc <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	7c1b      	ldrb	r3, [r3, #16]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10a      	bne.n	8006bc8 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006be8 <USBD_CDC_Init+0x1e8>)
 8006bb4:	7819      	ldrb	r1, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006bbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f002 fc25 	bl	8009410 <USBD_LL_PrepareReceive>
 8006bc6:	e008      	b.n	8006bda <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006bc8:	4b07      	ldr	r3, [pc, #28]	@ (8006be8 <USBD_CDC_Init+0x1e8>)
 8006bca:	7819      	ldrb	r1, [r3, #0]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006bd2:	2340      	movs	r3, #64	@ 0x40
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f002 fc1b 	bl	8009410 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3710      	adds	r7, #16
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}
 8006be4:	200000b3 	.word	0x200000b3
 8006be8:	200000b4 	.word	0x200000b4
 8006bec:	200000b5 	.word	0x200000b5

08006bf0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b082      	sub	sp, #8
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006bfc:	4b3a      	ldr	r3, [pc, #232]	@ (8006ce8 <USBD_CDC_DeInit+0xf8>)
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	4619      	mov	r1, r3
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f002 fb3b 	bl	800927e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006c08:	4b37      	ldr	r3, [pc, #220]	@ (8006ce8 <USBD_CDC_DeInit+0xf8>)
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	f003 020f 	and.w	r2, r3, #15
 8006c10:	6879      	ldr	r1, [r7, #4]
 8006c12:	4613      	mov	r3, r2
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	440b      	add	r3, r1
 8006c1c:	3323      	adds	r3, #35	@ 0x23
 8006c1e:	2200      	movs	r2, #0
 8006c20:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006c22:	4b32      	ldr	r3, [pc, #200]	@ (8006cec <USBD_CDC_DeInit+0xfc>)
 8006c24:	781b      	ldrb	r3, [r3, #0]
 8006c26:	4619      	mov	r1, r3
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f002 fb28 	bl	800927e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8006cec <USBD_CDC_DeInit+0xfc>)
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	f003 020f 	and.w	r2, r3, #15
 8006c36:	6879      	ldr	r1, [r7, #4]
 8006c38:	4613      	mov	r3, r2
 8006c3a:	009b      	lsls	r3, r3, #2
 8006c3c:	4413      	add	r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	440b      	add	r3, r1
 8006c42:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006c46:	2200      	movs	r2, #0
 8006c48:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006c4a:	4b29      	ldr	r3, [pc, #164]	@ (8006cf0 <USBD_CDC_DeInit+0x100>)
 8006c4c:	781b      	ldrb	r3, [r3, #0]
 8006c4e:	4619      	mov	r1, r3
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f002 fb14 	bl	800927e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006c56:	4b26      	ldr	r3, [pc, #152]	@ (8006cf0 <USBD_CDC_DeInit+0x100>)
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	f003 020f 	and.w	r2, r3, #15
 8006c5e:	6879      	ldr	r1, [r7, #4]
 8006c60:	4613      	mov	r3, r2
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	4413      	add	r3, r2
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	440b      	add	r3, r1
 8006c6a:	3323      	adds	r3, #35	@ 0x23
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006c70:	4b1f      	ldr	r3, [pc, #124]	@ (8006cf0 <USBD_CDC_DeInit+0x100>)
 8006c72:	781b      	ldrb	r3, [r3, #0]
 8006c74:	f003 020f 	and.w	r2, r3, #15
 8006c78:	6879      	ldr	r1, [r7, #4]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	009b      	lsls	r3, r3, #2
 8006c7e:	4413      	add	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	440b      	add	r3, r1
 8006c84:	331c      	adds	r3, #28
 8006c86:	2200      	movs	r2, #0
 8006c88:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	32b0      	adds	r2, #176	@ 0xb0
 8006c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d01f      	beq.n	8006cdc <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	33b0      	adds	r3, #176	@ 0xb0
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	4413      	add	r3, r2
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	685b      	ldr	r3, [r3, #4]
 8006cae:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	32b0      	adds	r2, #176	@ 0xb0
 8006cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f002 fc62 	bl	8009588 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	32b0      	adds	r2, #176	@ 0xb0
 8006cce:	2100      	movs	r1, #0
 8006cd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3708      	adds	r7, #8
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	bd80      	pop	{r7, pc}
 8006ce6:	bf00      	nop
 8006ce8:	200000b3 	.word	0x200000b3
 8006cec:	200000b4 	.word	0x200000b4
 8006cf0:	200000b5 	.word	0x200000b5

08006cf4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	32b0      	adds	r2, #176	@ 0xb0
 8006d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d0c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006d12:	2300      	movs	r3, #0
 8006d14:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d16:	2300      	movs	r3, #0
 8006d18:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d101      	bne.n	8006d24 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e0bf      	b.n	8006ea4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	781b      	ldrb	r3, [r3, #0]
 8006d28:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d050      	beq.n	8006dd2 <USBD_CDC_Setup+0xde>
 8006d30:	2b20      	cmp	r3, #32
 8006d32:	f040 80af 	bne.w	8006e94 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	88db      	ldrh	r3, [r3, #6]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d03a      	beq.n	8006db4 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	b25b      	sxtb	r3, r3
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	da1b      	bge.n	8006d80 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	33b0      	adds	r3, #176	@ 0xb0
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	4413      	add	r3, r2
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006d5e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006d60:	683a      	ldr	r2, [r7, #0]
 8006d62:	88d2      	ldrh	r2, [r2, #6]
 8006d64:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	88db      	ldrh	r3, [r3, #6]
 8006d6a:	2b07      	cmp	r3, #7
 8006d6c:	bf28      	it	cs
 8006d6e:	2307      	movcs	r3, #7
 8006d70:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	89fa      	ldrh	r2, [r7, #14]
 8006d76:	4619      	mov	r1, r3
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f001 fdd3 	bl	8008924 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006d7e:	e090      	b.n	8006ea2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	785a      	ldrb	r2, [r3, #1]
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	88db      	ldrh	r3, [r3, #6]
 8006d8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8006d90:	d803      	bhi.n	8006d9a <USBD_CDC_Setup+0xa6>
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	88db      	ldrh	r3, [r3, #6]
 8006d96:	b2da      	uxtb	r2, r3
 8006d98:	e000      	b.n	8006d9c <USBD_CDC_Setup+0xa8>
 8006d9a:	2240      	movs	r2, #64	@ 0x40
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006da2:	6939      	ldr	r1, [r7, #16]
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006daa:	461a      	mov	r2, r3
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f001 fde8 	bl	8008982 <USBD_CtlPrepareRx>
      break;
 8006db2:	e076      	b.n	8006ea2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	33b0      	adds	r3, #176	@ 0xb0
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	4413      	add	r3, r2
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	689b      	ldr	r3, [r3, #8]
 8006dc6:	683a      	ldr	r2, [r7, #0]
 8006dc8:	7850      	ldrb	r0, [r2, #1]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	6839      	ldr	r1, [r7, #0]
 8006dce:	4798      	blx	r3
      break;
 8006dd0:	e067      	b.n	8006ea2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	785b      	ldrb	r3, [r3, #1]
 8006dd6:	2b0b      	cmp	r3, #11
 8006dd8:	d851      	bhi.n	8006e7e <USBD_CDC_Setup+0x18a>
 8006dda:	a201      	add	r2, pc, #4	@ (adr r2, 8006de0 <USBD_CDC_Setup+0xec>)
 8006ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de0:	08006e11 	.word	0x08006e11
 8006de4:	08006e8d 	.word	0x08006e8d
 8006de8:	08006e7f 	.word	0x08006e7f
 8006dec:	08006e7f 	.word	0x08006e7f
 8006df0:	08006e7f 	.word	0x08006e7f
 8006df4:	08006e7f 	.word	0x08006e7f
 8006df8:	08006e7f 	.word	0x08006e7f
 8006dfc:	08006e7f 	.word	0x08006e7f
 8006e00:	08006e7f 	.word	0x08006e7f
 8006e04:	08006e7f 	.word	0x08006e7f
 8006e08:	08006e3b 	.word	0x08006e3b
 8006e0c:	08006e65 	.word	0x08006e65
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	2b03      	cmp	r3, #3
 8006e1a:	d107      	bne.n	8006e2c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006e1c:	f107 030a 	add.w	r3, r7, #10
 8006e20:	2202      	movs	r2, #2
 8006e22:	4619      	mov	r1, r3
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f001 fd7d 	bl	8008924 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e2a:	e032      	b.n	8006e92 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006e2c:	6839      	ldr	r1, [r7, #0]
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f001 fcfb 	bl	800882a <USBD_CtlError>
            ret = USBD_FAIL;
 8006e34:	2303      	movs	r3, #3
 8006e36:	75fb      	strb	r3, [r7, #23]
          break;
 8006e38:	e02b      	b.n	8006e92 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	2b03      	cmp	r3, #3
 8006e44:	d107      	bne.n	8006e56 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006e46:	f107 030d 	add.w	r3, r7, #13
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f001 fd68 	bl	8008924 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e54:	e01d      	b.n	8006e92 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006e56:	6839      	ldr	r1, [r7, #0]
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f001 fce6 	bl	800882a <USBD_CtlError>
            ret = USBD_FAIL;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	75fb      	strb	r3, [r7, #23]
          break;
 8006e62:	e016      	b.n	8006e92 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b03      	cmp	r3, #3
 8006e6e:	d00f      	beq.n	8006e90 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006e70:	6839      	ldr	r1, [r7, #0]
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f001 fcd9 	bl	800882a <USBD_CtlError>
            ret = USBD_FAIL;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006e7c:	e008      	b.n	8006e90 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006e7e:	6839      	ldr	r1, [r7, #0]
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f001 fcd2 	bl	800882a <USBD_CtlError>
          ret = USBD_FAIL;
 8006e86:	2303      	movs	r3, #3
 8006e88:	75fb      	strb	r3, [r7, #23]
          break;
 8006e8a:	e002      	b.n	8006e92 <USBD_CDC_Setup+0x19e>
          break;
 8006e8c:	bf00      	nop
 8006e8e:	e008      	b.n	8006ea2 <USBD_CDC_Setup+0x1ae>
          break;
 8006e90:	bf00      	nop
      }
      break;
 8006e92:	e006      	b.n	8006ea2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006e94:	6839      	ldr	r1, [r7, #0]
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f001 fcc7 	bl	800882a <USBD_CtlError>
      ret = USBD_FAIL;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	75fb      	strb	r3, [r7, #23]
      break;
 8006ea0:	bf00      	nop
  }

  return (uint8_t)ret;
 8006ea2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3718      	adds	r7, #24
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}

08006eac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b084      	sub	sp, #16
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006ebe:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	32b0      	adds	r2, #176	@ 0xb0
 8006eca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d101      	bne.n	8006ed6 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e065      	b.n	8006fa2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	32b0      	adds	r2, #176	@ 0xb0
 8006ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ee4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006ee6:	78fb      	ldrb	r3, [r7, #3]
 8006ee8:	f003 020f 	and.w	r2, r3, #15
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	4413      	add	r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	3314      	adds	r3, #20
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d02f      	beq.n	8006f60 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006f00:	78fb      	ldrb	r3, [r7, #3]
 8006f02:	f003 020f 	and.w	r2, r3, #15
 8006f06:	6879      	ldr	r1, [r7, #4]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	4413      	add	r3, r2
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	440b      	add	r3, r1
 8006f12:	3314      	adds	r3, #20
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	78fb      	ldrb	r3, [r7, #3]
 8006f18:	f003 010f 	and.w	r1, r3, #15
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	460b      	mov	r3, r1
 8006f20:	00db      	lsls	r3, r3, #3
 8006f22:	440b      	add	r3, r1
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	4403      	add	r3, r0
 8006f28:	331c      	adds	r3, #28
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006f30:	fb01 f303 	mul.w	r3, r1, r3
 8006f34:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d112      	bne.n	8006f60 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006f3a:	78fb      	ldrb	r3, [r7, #3]
 8006f3c:	f003 020f 	and.w	r2, r3, #15
 8006f40:	6879      	ldr	r1, [r7, #4]
 8006f42:	4613      	mov	r3, r2
 8006f44:	009b      	lsls	r3, r3, #2
 8006f46:	4413      	add	r3, r2
 8006f48:	009b      	lsls	r3, r3, #2
 8006f4a:	440b      	add	r3, r1
 8006f4c:	3314      	adds	r3, #20
 8006f4e:	2200      	movs	r2, #0
 8006f50:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006f52:	78f9      	ldrb	r1, [r7, #3]
 8006f54:	2300      	movs	r3, #0
 8006f56:	2200      	movs	r2, #0
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f002 fa38 	bl	80093ce <USBD_LL_Transmit>
 8006f5e:	e01f      	b.n	8006fa0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	2200      	movs	r2, #0
 8006f64:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	33b0      	adds	r3, #176	@ 0xb0
 8006f72:	009b      	lsls	r3, r3, #2
 8006f74:	4413      	add	r3, r2
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d010      	beq.n	8006fa0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f84:	687a      	ldr	r2, [r7, #4]
 8006f86:	33b0      	adds	r3, #176	@ 0xb0
 8006f88:	009b      	lsls	r3, r3, #2
 8006f8a:	4413      	add	r3, r2
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	691b      	ldr	r3, [r3, #16]
 8006f90:	68ba      	ldr	r2, [r7, #8]
 8006f92:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006f9c:	78fa      	ldrb	r2, [r7, #3]
 8006f9e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3710      	adds	r7, #16
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}

08006faa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b084      	sub	sp, #16
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	32b0      	adds	r2, #176	@ 0xb0
 8006fc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fc4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	32b0      	adds	r2, #176	@ 0xb0
 8006fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d101      	bne.n	8006fdc <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e01a      	b.n	8007012 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006fdc:	78fb      	ldrb	r3, [r7, #3]
 8006fde:	4619      	mov	r1, r3
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f002 fa36 	bl	8009452 <USBD_LL_GetRxDataSize>
 8006fe6:	4602      	mov	r2, r0
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	33b0      	adds	r3, #176	@ 0xb0
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	4413      	add	r3, r2
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007006:	68fa      	ldr	r2, [r7, #12]
 8007008:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800700c:	4611      	mov	r1, r2
 800700e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3710      	adds	r7, #16
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}

0800701a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b084      	sub	sp, #16
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	32b0      	adds	r2, #176	@ 0xb0
 800702c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007030:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d101      	bne.n	800703c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007038:	2303      	movs	r3, #3
 800703a:	e024      	b.n	8007086 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007042:	687a      	ldr	r2, [r7, #4]
 8007044:	33b0      	adds	r3, #176	@ 0xb0
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d019      	beq.n	8007084 <USBD_CDC_EP0_RxReady+0x6a>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007056:	2bff      	cmp	r3, #255	@ 0xff
 8007058:	d014      	beq.n	8007084 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	33b0      	adds	r3, #176	@ 0xb0
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	4413      	add	r3, r2
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	68fa      	ldr	r2, [r7, #12]
 800706e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007072:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007074:	68fa      	ldr	r2, [r7, #12]
 8007076:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800707a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	22ff      	movs	r2, #255	@ 0xff
 8007080:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	3710      	adds	r7, #16
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}
	...

08007090 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007098:	2182      	movs	r1, #130	@ 0x82
 800709a:	4818      	ldr	r0, [pc, #96]	@ (80070fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 800709c:	f000 fd62 	bl	8007b64 <USBD_GetEpDesc>
 80070a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80070a2:	2101      	movs	r1, #1
 80070a4:	4815      	ldr	r0, [pc, #84]	@ (80070fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 80070a6:	f000 fd5d 	bl	8007b64 <USBD_GetEpDesc>
 80070aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80070ac:	2181      	movs	r1, #129	@ 0x81
 80070ae:	4813      	ldr	r0, [pc, #76]	@ (80070fc <USBD_CDC_GetFSCfgDesc+0x6c>)
 80070b0:	f000 fd58 	bl	8007b64 <USBD_GetEpDesc>
 80070b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d002      	beq.n	80070c2 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	2210      	movs	r2, #16
 80070c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d006      	beq.n	80070d6 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070d0:	711a      	strb	r2, [r3, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d006      	beq.n	80070ea <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070e4:	711a      	strb	r2, [r3, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2243      	movs	r2, #67	@ 0x43
 80070ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80070f0:	4b02      	ldr	r3, [pc, #8]	@ (80070fc <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3718      	adds	r7, #24
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	20000070 	.word	0x20000070

08007100 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007108:	2182      	movs	r1, #130	@ 0x82
 800710a:	4818      	ldr	r0, [pc, #96]	@ (800716c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800710c:	f000 fd2a 	bl	8007b64 <USBD_GetEpDesc>
 8007110:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007112:	2101      	movs	r1, #1
 8007114:	4815      	ldr	r0, [pc, #84]	@ (800716c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007116:	f000 fd25 	bl	8007b64 <USBD_GetEpDesc>
 800711a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800711c:	2181      	movs	r1, #129	@ 0x81
 800711e:	4813      	ldr	r0, [pc, #76]	@ (800716c <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007120:	f000 fd20 	bl	8007b64 <USBD_GetEpDesc>
 8007124:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d002      	beq.n	8007132 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	2210      	movs	r2, #16
 8007130:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d006      	beq.n	8007146 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	2200      	movs	r2, #0
 800713c:	711a      	strb	r2, [r3, #4]
 800713e:	2200      	movs	r2, #0
 8007140:	f042 0202 	orr.w	r2, r2, #2
 8007144:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d006      	beq.n	800715a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2200      	movs	r2, #0
 8007150:	711a      	strb	r2, [r3, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	f042 0202 	orr.w	r2, r2, #2
 8007158:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2243      	movs	r2, #67	@ 0x43
 800715e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007160:	4b02      	ldr	r3, [pc, #8]	@ (800716c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007162:	4618      	mov	r0, r3
 8007164:	3718      	adds	r7, #24
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	20000070 	.word	0x20000070

08007170 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b086      	sub	sp, #24
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007178:	2182      	movs	r1, #130	@ 0x82
 800717a:	4818      	ldr	r0, [pc, #96]	@ (80071dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800717c:	f000 fcf2 	bl	8007b64 <USBD_GetEpDesc>
 8007180:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007182:	2101      	movs	r1, #1
 8007184:	4815      	ldr	r0, [pc, #84]	@ (80071dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007186:	f000 fced 	bl	8007b64 <USBD_GetEpDesc>
 800718a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800718c:	2181      	movs	r1, #129	@ 0x81
 800718e:	4813      	ldr	r0, [pc, #76]	@ (80071dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007190:	f000 fce8 	bl	8007b64 <USBD_GetEpDesc>
 8007194:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d002      	beq.n	80071a2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	2210      	movs	r2, #16
 80071a0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d006      	beq.n	80071b6 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071b0:	711a      	strb	r2, [r3, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d006      	beq.n	80071ca <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071c4:	711a      	strb	r2, [r3, #4]
 80071c6:	2200      	movs	r2, #0
 80071c8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2243      	movs	r2, #67	@ 0x43
 80071ce:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80071d0:	4b02      	ldr	r3, [pc, #8]	@ (80071dc <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3718      	adds	r7, #24
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
 80071da:	bf00      	nop
 80071dc:	20000070 	.word	0x20000070

080071e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	220a      	movs	r2, #10
 80071ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80071ee:	4b03      	ldr	r3, [pc, #12]	@ (80071fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr
 80071fc:	2000002c 	.word	0x2000002c

08007200 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d101      	bne.n	8007214 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007210:	2303      	movs	r3, #3
 8007212:	e009      	b.n	8007228 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	33b0      	adds	r3, #176	@ 0xb0
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	4413      	add	r3, r2
 8007222:	683a      	ldr	r2, [r7, #0]
 8007224:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007226:	2300      	movs	r3, #0
}
 8007228:	4618      	mov	r0, r3
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007234:	b480      	push	{r7}
 8007236:	b087      	sub	sp, #28
 8007238:	af00      	add	r7, sp, #0
 800723a:	60f8      	str	r0, [r7, #12]
 800723c:	60b9      	str	r1, [r7, #8]
 800723e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	32b0      	adds	r2, #176	@ 0xb0
 800724a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800724e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007256:	2303      	movs	r3, #3
 8007258:	e008      	b.n	800726c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	68ba      	ldr	r2, [r7, #8]
 800725e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	371c      	adds	r7, #28
 8007270:	46bd      	mov	sp, r7
 8007272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007276:	4770      	bx	lr

08007278 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007278:	b480      	push	{r7}
 800727a:	b085      	sub	sp, #20
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	32b0      	adds	r2, #176	@ 0xb0
 800728c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007290:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007298:	2303      	movs	r3, #3
 800729a:	e004      	b.n	80072a6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	683a      	ldr	r2, [r7, #0]
 80072a0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80072a4:	2300      	movs	r3, #0
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	3714      	adds	r7, #20
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr
	...

080072b4 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	32b0      	adds	r2, #176	@ 0xb0
 80072c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ca:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80072cc:	2301      	movs	r3, #1
 80072ce:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d101      	bne.n	80072da <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80072d6:	2303      	movs	r3, #3
 80072d8:	e025      	b.n	8007326 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d11f      	bne.n	8007324 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80072ec:	4b10      	ldr	r3, [pc, #64]	@ (8007330 <USBD_CDC_TransmitPacket+0x7c>)
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	f003 020f 	and.w	r2, r3, #15
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	4613      	mov	r3, r2
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4403      	add	r3, r0
 8007306:	3314      	adds	r3, #20
 8007308:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800730a:	4b09      	ldr	r3, [pc, #36]	@ (8007330 <USBD_CDC_TransmitPacket+0x7c>)
 800730c:	7819      	ldrb	r1, [r3, #0]
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f002 f857 	bl	80093ce <USBD_LL_Transmit>

    ret = USBD_OK;
 8007320:	2300      	movs	r3, #0
 8007322:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007324:	7bfb      	ldrb	r3, [r7, #15]
}
 8007326:	4618      	mov	r0, r3
 8007328:	3710      	adds	r7, #16
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	200000b3 	.word	0x200000b3

08007334 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	32b0      	adds	r2, #176	@ 0xb0
 8007346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800734a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	32b0      	adds	r2, #176	@ 0xb0
 8007356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800735e:	2303      	movs	r3, #3
 8007360:	e018      	b.n	8007394 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	7c1b      	ldrb	r3, [r3, #16]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d10a      	bne.n	8007380 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800736a:	4b0c      	ldr	r3, [pc, #48]	@ (800739c <USBD_CDC_ReceivePacket+0x68>)
 800736c:	7819      	ldrb	r1, [r3, #0]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007374:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f002 f849 	bl	8009410 <USBD_LL_PrepareReceive>
 800737e:	e008      	b.n	8007392 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007380:	4b06      	ldr	r3, [pc, #24]	@ (800739c <USBD_CDC_ReceivePacket+0x68>)
 8007382:	7819      	ldrb	r1, [r3, #0]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800738a:	2340      	movs	r3, #64	@ 0x40
 800738c:	6878      	ldr	r0, [r7, #4]
 800738e:	f002 f83f 	bl	8009410 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007392:	2300      	movs	r3, #0
}
 8007394:	4618      	mov	r0, r3
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	200000b4 	.word	0x200000b4

080073a0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	4613      	mov	r3, r2
 80073ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d101      	bne.n	80073b8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80073b4:	2303      	movs	r3, #3
 80073b6:	e01f      	b.n	80073f8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d003      	beq.n	80073de <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	68ba      	ldr	r2, [r7, #8]
 80073da:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	2201      	movs	r2, #1
 80073e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	79fa      	ldrb	r2, [r7, #7]
 80073ea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80073ec:	68f8      	ldr	r0, [r7, #12]
 80073ee:	f001 feb5 	bl	800915c <USBD_LL_Init>
 80073f2:	4603      	mov	r3, r0
 80073f4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80073f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3718      	adds	r7, #24
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800740a:	2300      	movs	r3, #0
 800740c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007414:	2303      	movs	r3, #3
 8007416:	e025      	b.n	8007464 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	683a      	ldr	r2, [r7, #0]
 800741c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	32ae      	adds	r2, #174	@ 0xae
 800742a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800742e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007430:	2b00      	cmp	r3, #0
 8007432:	d00f      	beq.n	8007454 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	32ae      	adds	r2, #174	@ 0xae
 800743e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007444:	f107 020e 	add.w	r2, r7, #14
 8007448:	4610      	mov	r0, r2
 800744a:	4798      	blx	r3
 800744c:	4602      	mov	r2, r0
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b082      	sub	sp, #8
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f001 fec1 	bl	80091fc <USBD_LL_Start>
 800747a:	4603      	mov	r3, r0
}
 800747c:	4618      	mov	r0, r3
 800747e:	3708      	adds	r7, #8
 8007480:	46bd      	mov	sp, r7
 8007482:	bd80      	pop	{r7, pc}

08007484 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007484:	b480      	push	{r7}
 8007486:	b083      	sub	sp, #12
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800748c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800748e:	4618      	mov	r0, r3
 8007490:	370c      	adds	r7, #12
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr

0800749a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800749a:	b580      	push	{r7, lr}
 800749c:	b084      	sub	sp, #16
 800749e:	af00      	add	r7, sp, #0
 80074a0:	6078      	str	r0, [r7, #4]
 80074a2:	460b      	mov	r3, r1
 80074a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80074a6:	2300      	movs	r3, #0
 80074a8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d009      	beq.n	80074c8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	78fa      	ldrb	r2, [r7, #3]
 80074be:	4611      	mov	r1, r2
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	4798      	blx	r3
 80074c4:	4603      	mov	r3, r0
 80074c6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80074c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3710      	adds	r7, #16
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}

080074d2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80074d2:	b580      	push	{r7, lr}
 80074d4:	b084      	sub	sp, #16
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
 80074da:	460b      	mov	r3, r1
 80074dc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80074de:	2300      	movs	r3, #0
 80074e0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074e8:	685b      	ldr	r3, [r3, #4]
 80074ea:	78fa      	ldrb	r2, [r7, #3]
 80074ec:	4611      	mov	r1, r2
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	4798      	blx	r3
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d001      	beq.n	80074fc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80074f8:	2303      	movs	r3, #3
 80074fa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80074fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3710      	adds	r7, #16
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}

08007506 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007506:	b580      	push	{r7, lr}
 8007508:	b084      	sub	sp, #16
 800750a:	af00      	add	r7, sp, #0
 800750c:	6078      	str	r0, [r7, #4]
 800750e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007516:	6839      	ldr	r1, [r7, #0]
 8007518:	4618      	mov	r0, r3
 800751a:	f001 f94c 	bl	80087b6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2201      	movs	r2, #1
 8007522:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800752c:	461a      	mov	r2, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800753a:	f003 031f 	and.w	r3, r3, #31
 800753e:	2b02      	cmp	r3, #2
 8007540:	d01a      	beq.n	8007578 <USBD_LL_SetupStage+0x72>
 8007542:	2b02      	cmp	r3, #2
 8007544:	d822      	bhi.n	800758c <USBD_LL_SetupStage+0x86>
 8007546:	2b00      	cmp	r3, #0
 8007548:	d002      	beq.n	8007550 <USBD_LL_SetupStage+0x4a>
 800754a:	2b01      	cmp	r3, #1
 800754c:	d00a      	beq.n	8007564 <USBD_LL_SetupStage+0x5e>
 800754e:	e01d      	b.n	800758c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007556:	4619      	mov	r1, r3
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 fb77 	bl	8007c4c <USBD_StdDevReq>
 800755e:	4603      	mov	r3, r0
 8007560:	73fb      	strb	r3, [r7, #15]
      break;
 8007562:	e020      	b.n	80075a6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800756a:	4619      	mov	r1, r3
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 fbdf 	bl	8007d30 <USBD_StdItfReq>
 8007572:	4603      	mov	r3, r0
 8007574:	73fb      	strb	r3, [r7, #15]
      break;
 8007576:	e016      	b.n	80075a6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800757e:	4619      	mov	r1, r3
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 fc41 	bl	8007e08 <USBD_StdEPReq>
 8007586:	4603      	mov	r3, r0
 8007588:	73fb      	strb	r3, [r7, #15]
      break;
 800758a:	e00c      	b.n	80075a6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007592:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007596:	b2db      	uxtb	r3, r3
 8007598:	4619      	mov	r1, r3
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f001 fe8e 	bl	80092bc <USBD_LL_StallEP>
 80075a0:	4603      	mov	r3, r0
 80075a2:	73fb      	strb	r3, [r7, #15]
      break;
 80075a4:	bf00      	nop
  }

  return ret;
 80075a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3710      	adds	r7, #16
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b086      	sub	sp, #24
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	460b      	mov	r3, r1
 80075ba:	607a      	str	r2, [r7, #4]
 80075bc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80075be:	2300      	movs	r3, #0
 80075c0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80075c2:	7afb      	ldrb	r3, [r7, #11]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d177      	bne.n	80076b8 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80075ce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80075d6:	2b03      	cmp	r3, #3
 80075d8:	f040 80a1 	bne.w	800771e <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	693a      	ldr	r2, [r7, #16]
 80075e2:	8992      	ldrh	r2, [r2, #12]
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d91c      	bls.n	8007622 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	693a      	ldr	r2, [r7, #16]
 80075ee:	8992      	ldrh	r2, [r2, #12]
 80075f0:	1a9a      	subs	r2, r3, r2
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	693a      	ldr	r2, [r7, #16]
 80075fc:	8992      	ldrh	r2, [r2, #12]
 80075fe:	441a      	add	r2, r3
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	6919      	ldr	r1, [r3, #16]
 8007608:	693b      	ldr	r3, [r7, #16]
 800760a:	899b      	ldrh	r3, [r3, #12]
 800760c:	461a      	mov	r2, r3
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	4293      	cmp	r3, r2
 8007614:	bf38      	it	cc
 8007616:	4613      	movcc	r3, r2
 8007618:	461a      	mov	r2, r3
 800761a:	68f8      	ldr	r0, [r7, #12]
 800761c:	f001 f9d2 	bl	80089c4 <USBD_CtlContinueRx>
 8007620:	e07d      	b.n	800771e <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007628:	f003 031f 	and.w	r3, r3, #31
 800762c:	2b02      	cmp	r3, #2
 800762e:	d014      	beq.n	800765a <USBD_LL_DataOutStage+0xaa>
 8007630:	2b02      	cmp	r3, #2
 8007632:	d81d      	bhi.n	8007670 <USBD_LL_DataOutStage+0xc0>
 8007634:	2b00      	cmp	r3, #0
 8007636:	d002      	beq.n	800763e <USBD_LL_DataOutStage+0x8e>
 8007638:	2b01      	cmp	r3, #1
 800763a:	d003      	beq.n	8007644 <USBD_LL_DataOutStage+0x94>
 800763c:	e018      	b.n	8007670 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800763e:	2300      	movs	r3, #0
 8007640:	75bb      	strb	r3, [r7, #22]
            break;
 8007642:	e018      	b.n	8007676 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800764a:	b2db      	uxtb	r3, r3
 800764c:	4619      	mov	r1, r3
 800764e:	68f8      	ldr	r0, [r7, #12]
 8007650:	f000 fa6e 	bl	8007b30 <USBD_CoreFindIF>
 8007654:	4603      	mov	r3, r0
 8007656:	75bb      	strb	r3, [r7, #22]
            break;
 8007658:	e00d      	b.n	8007676 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007660:	b2db      	uxtb	r3, r3
 8007662:	4619      	mov	r1, r3
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f000 fa70 	bl	8007b4a <USBD_CoreFindEP>
 800766a:	4603      	mov	r3, r0
 800766c:	75bb      	strb	r3, [r7, #22]
            break;
 800766e:	e002      	b.n	8007676 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007670:	2300      	movs	r3, #0
 8007672:	75bb      	strb	r3, [r7, #22]
            break;
 8007674:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007676:	7dbb      	ldrb	r3, [r7, #22]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d119      	bne.n	80076b0 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b03      	cmp	r3, #3
 8007686:	d113      	bne.n	80076b0 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007688:	7dba      	ldrb	r2, [r7, #22]
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	32ae      	adds	r2, #174	@ 0xae
 800768e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007692:	691b      	ldr	r3, [r3, #16]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d00b      	beq.n	80076b0 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007698:	7dba      	ldrb	r2, [r7, #22]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80076a0:	7dba      	ldrb	r2, [r7, #22]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	32ae      	adds	r2, #174	@ 0xae
 80076a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f001 f998 	bl	80089e6 <USBD_CtlSendStatus>
 80076b6:	e032      	b.n	800771e <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80076b8:	7afb      	ldrb	r3, [r7, #11]
 80076ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	4619      	mov	r1, r3
 80076c2:	68f8      	ldr	r0, [r7, #12]
 80076c4:	f000 fa41 	bl	8007b4a <USBD_CoreFindEP>
 80076c8:	4603      	mov	r3, r0
 80076ca:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80076cc:	7dbb      	ldrb	r3, [r7, #22]
 80076ce:	2bff      	cmp	r3, #255	@ 0xff
 80076d0:	d025      	beq.n	800771e <USBD_LL_DataOutStage+0x16e>
 80076d2:	7dbb      	ldrb	r3, [r7, #22]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d122      	bne.n	800771e <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	2b03      	cmp	r3, #3
 80076e2:	d117      	bne.n	8007714 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80076e4:	7dba      	ldrb	r2, [r7, #22]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	32ae      	adds	r2, #174	@ 0xae
 80076ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076ee:	699b      	ldr	r3, [r3, #24]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00f      	beq.n	8007714 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80076f4:	7dba      	ldrb	r2, [r7, #22]
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80076fc:	7dba      	ldrb	r2, [r7, #22]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	32ae      	adds	r2, #174	@ 0xae
 8007702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007706:	699b      	ldr	r3, [r3, #24]
 8007708:	7afa      	ldrb	r2, [r7, #11]
 800770a:	4611      	mov	r1, r2
 800770c:	68f8      	ldr	r0, [r7, #12]
 800770e:	4798      	blx	r3
 8007710:	4603      	mov	r3, r0
 8007712:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007714:	7dfb      	ldrb	r3, [r7, #23]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d001      	beq.n	800771e <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800771a:	7dfb      	ldrb	r3, [r7, #23]
 800771c:	e000      	b.n	8007720 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3718      	adds	r7, #24
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b086      	sub	sp, #24
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	460b      	mov	r3, r1
 8007732:	607a      	str	r2, [r7, #4]
 8007734:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007736:	7afb      	ldrb	r3, [r7, #11]
 8007738:	2b00      	cmp	r3, #0
 800773a:	d178      	bne.n	800782e <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3314      	adds	r3, #20
 8007740:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007748:	2b02      	cmp	r3, #2
 800774a:	d163      	bne.n	8007814 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	693a      	ldr	r2, [r7, #16]
 8007752:	8992      	ldrh	r2, [r2, #12]
 8007754:	4293      	cmp	r3, r2
 8007756:	d91c      	bls.n	8007792 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	8992      	ldrh	r2, [r2, #12]
 8007760:	1a9a      	subs	r2, r3, r2
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	8992      	ldrh	r2, [r2, #12]
 800776e:	441a      	add	r2, r3
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	6919      	ldr	r1, [r3, #16]
 8007778:	693b      	ldr	r3, [r7, #16]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	461a      	mov	r2, r3
 800777e:	68f8      	ldr	r0, [r7, #12]
 8007780:	f001 f8ee 	bl	8008960 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007784:	2300      	movs	r3, #0
 8007786:	2200      	movs	r2, #0
 8007788:	2100      	movs	r1, #0
 800778a:	68f8      	ldr	r0, [r7, #12]
 800778c:	f001 fe40 	bl	8009410 <USBD_LL_PrepareReceive>
 8007790:	e040      	b.n	8007814 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	899b      	ldrh	r3, [r3, #12]
 8007796:	461a      	mov	r2, r3
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	429a      	cmp	r2, r3
 800779e:	d11c      	bne.n	80077da <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d316      	bcc.n	80077da <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d20f      	bcs.n	80077da <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80077ba:	2200      	movs	r2, #0
 80077bc:	2100      	movs	r1, #0
 80077be:	68f8      	ldr	r0, [r7, #12]
 80077c0:	f001 f8ce 	bl	8008960 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077cc:	2300      	movs	r3, #0
 80077ce:	2200      	movs	r2, #0
 80077d0:	2100      	movs	r1, #0
 80077d2:	68f8      	ldr	r0, [r7, #12]
 80077d4:	f001 fe1c 	bl	8009410 <USBD_LL_PrepareReceive>
 80077d8:	e01c      	b.n	8007814 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	2b03      	cmp	r3, #3
 80077e4:	d10f      	bne.n	8007806 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d009      	beq.n	8007806 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	2200      	movs	r2, #0
 80077f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	68f8      	ldr	r0, [r7, #12]
 8007804:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007806:	2180      	movs	r1, #128	@ 0x80
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f001 fd57 	bl	80092bc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800780e:	68f8      	ldr	r0, [r7, #12]
 8007810:	f001 f8fc 	bl	8008a0c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d03a      	beq.n	8007894 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800781e:	68f8      	ldr	r0, [r7, #12]
 8007820:	f7ff fe30 	bl	8007484 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2200      	movs	r2, #0
 8007828:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800782c:	e032      	b.n	8007894 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800782e:	7afb      	ldrb	r3, [r7, #11]
 8007830:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007834:	b2db      	uxtb	r3, r3
 8007836:	4619      	mov	r1, r3
 8007838:	68f8      	ldr	r0, [r7, #12]
 800783a:	f000 f986 	bl	8007b4a <USBD_CoreFindEP>
 800783e:	4603      	mov	r3, r0
 8007840:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007842:	7dfb      	ldrb	r3, [r7, #23]
 8007844:	2bff      	cmp	r3, #255	@ 0xff
 8007846:	d025      	beq.n	8007894 <USBD_LL_DataInStage+0x16c>
 8007848:	7dfb      	ldrb	r3, [r7, #23]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d122      	bne.n	8007894 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007854:	b2db      	uxtb	r3, r3
 8007856:	2b03      	cmp	r3, #3
 8007858:	d11c      	bne.n	8007894 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800785a:	7dfa      	ldrb	r2, [r7, #23]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	32ae      	adds	r2, #174	@ 0xae
 8007860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007864:	695b      	ldr	r3, [r3, #20]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d014      	beq.n	8007894 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800786a:	7dfa      	ldrb	r2, [r7, #23]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007872:	7dfa      	ldrb	r2, [r7, #23]
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	32ae      	adds	r2, #174	@ 0xae
 8007878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800787c:	695b      	ldr	r3, [r3, #20]
 800787e:	7afa      	ldrb	r2, [r7, #11]
 8007880:	4611      	mov	r1, r2
 8007882:	68f8      	ldr	r0, [r7, #12]
 8007884:	4798      	blx	r3
 8007886:	4603      	mov	r3, r0
 8007888:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800788a:	7dbb      	ldrb	r3, [r7, #22]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d001      	beq.n	8007894 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007890:	7dbb      	ldrb	r3, [r7, #22]
 8007892:	e000      	b.n	8007896 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007894:	2300      	movs	r3, #0
}
 8007896:	4618      	mov	r0, r3
 8007898:	3718      	adds	r7, #24
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}

0800789e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b084      	sub	sp, #16
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80078a6:	2300      	movs	r3, #0
 80078a8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2201      	movs	r2, #1
 80078ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d014      	beq.n	8007904 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00e      	beq.n	8007904 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	6852      	ldr	r2, [r2, #4]
 80078f2:	b2d2      	uxtb	r2, r2
 80078f4:	4611      	mov	r1, r2
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	4798      	blx	r3
 80078fa:	4603      	mov	r3, r0
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d001      	beq.n	8007904 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007900:	2303      	movs	r3, #3
 8007902:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007904:	2340      	movs	r3, #64	@ 0x40
 8007906:	2200      	movs	r2, #0
 8007908:	2100      	movs	r1, #0
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f001 fc91 	bl	8009232 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2240      	movs	r2, #64	@ 0x40
 800791c:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007920:	2340      	movs	r3, #64	@ 0x40
 8007922:	2200      	movs	r2, #0
 8007924:	2180      	movs	r1, #128	@ 0x80
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f001 fc83 	bl	8009232 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2240      	movs	r2, #64	@ 0x40
 8007938:	841a      	strh	r2, [r3, #32]

  return ret;
 800793a:	7bfb      	ldrb	r3, [r7, #15]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3710      	adds	r7, #16
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}

08007944 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	460b      	mov	r3, r1
 800794e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	78fa      	ldrb	r2, [r7, #3]
 8007954:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	370c      	adds	r7, #12
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr

08007964 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007972:	b2db      	uxtb	r3, r3
 8007974:	2b04      	cmp	r3, #4
 8007976:	d006      	beq.n	8007986 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800797e:	b2da      	uxtb	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2204      	movs	r2, #4
 800798a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800798e:	2300      	movs	r3, #0
}
 8007990:	4618      	mov	r0, r3
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr

0800799c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800799c:	b480      	push	{r7}
 800799e:	b083      	sub	sp, #12
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b04      	cmp	r3, #4
 80079ae:	d106      	bne.n	80079be <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80079b6:	b2da      	uxtb	r2, r3
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	2b03      	cmp	r3, #3
 80079de:	d110      	bne.n	8007a02 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d00b      	beq.n	8007a02 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079f0:	69db      	ldr	r3, [r3, #28]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d005      	beq.n	8007a02 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079fc:	69db      	ldr	r3, [r3, #28]
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007a02:	2300      	movs	r3, #0
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3708      	adds	r7, #8
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b082      	sub	sp, #8
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	460b      	mov	r3, r1
 8007a16:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	32ae      	adds	r2, #174	@ 0xae
 8007a22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d101      	bne.n	8007a2e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e01c      	b.n	8007a68 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	2b03      	cmp	r3, #3
 8007a38:	d115      	bne.n	8007a66 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	32ae      	adds	r2, #174	@ 0xae
 8007a44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00b      	beq.n	8007a66 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	32ae      	adds	r2, #174	@ 0xae
 8007a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a5c:	6a1b      	ldr	r3, [r3, #32]
 8007a5e:	78fa      	ldrb	r2, [r7, #3]
 8007a60:	4611      	mov	r1, r2
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007a66:	2300      	movs	r3, #0
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3708      	adds	r7, #8
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	460b      	mov	r3, r1
 8007a7a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	32ae      	adds	r2, #174	@ 0xae
 8007a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d101      	bne.n	8007a92 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	e01c      	b.n	8007acc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b03      	cmp	r3, #3
 8007a9c:	d115      	bne.n	8007aca <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	32ae      	adds	r2, #174	@ 0xae
 8007aa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00b      	beq.n	8007aca <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	32ae      	adds	r2, #174	@ 0xae
 8007abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac2:	78fa      	ldrb	r2, [r7, #3]
 8007ac4:	4611      	mov	r1, r2
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3708      	adds	r7, #8
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007ad4:	b480      	push	{r7}
 8007ad6:	b083      	sub	sp, #12
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	370c      	adds	r7, #12
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr

08007aea <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b084      	sub	sp, #16
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007af2:	2300      	movs	r3, #0
 8007af4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2201      	movs	r2, #1
 8007afa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d00e      	beq.n	8007b26 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	6852      	ldr	r2, [r2, #4]
 8007b14:	b2d2      	uxtb	r2, r2
 8007b16:	4611      	mov	r1, r2
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	4798      	blx	r3
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d001      	beq.n	8007b26 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007b22:	2303      	movs	r3, #3
 8007b24:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3710      	adds	r7, #16
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b083      	sub	sp, #12
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	460b      	mov	r3, r1
 8007b3a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007b3c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	370c      	adds	r7, #12
 8007b42:	46bd      	mov	sp, r7
 8007b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b48:	4770      	bx	lr

08007b4a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007b4a:	b480      	push	{r7}
 8007b4c:	b083      	sub	sp, #12
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
 8007b52:	460b      	mov	r3, r1
 8007b54:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007b56:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b086      	sub	sp, #24
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	885b      	ldrh	r3, [r3, #2]
 8007b80:	b29b      	uxth	r3, r3
 8007b82:	68fa      	ldr	r2, [r7, #12]
 8007b84:	7812      	ldrb	r2, [r2, #0]
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d91f      	bls.n	8007bca <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007b90:	e013      	b.n	8007bba <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007b92:	f107 030a 	add.w	r3, r7, #10
 8007b96:	4619      	mov	r1, r3
 8007b98:	6978      	ldr	r0, [r7, #20]
 8007b9a:	f000 f81b 	bl	8007bd4 <USBD_GetNextDesc>
 8007b9e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	785b      	ldrb	r3, [r3, #1]
 8007ba4:	2b05      	cmp	r3, #5
 8007ba6:	d108      	bne.n	8007bba <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	789b      	ldrb	r3, [r3, #2]
 8007bb0:	78fa      	ldrb	r2, [r7, #3]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d008      	beq.n	8007bc8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	885b      	ldrh	r3, [r3, #2]
 8007bbe:	b29a      	uxth	r2, r3
 8007bc0:	897b      	ldrh	r3, [r7, #10]
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d8e5      	bhi.n	8007b92 <USBD_GetEpDesc+0x2e>
 8007bc6:	e000      	b.n	8007bca <USBD_GetEpDesc+0x66>
          break;
 8007bc8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007bca:	693b      	ldr	r3, [r7, #16]
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3718      	adds	r7, #24
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b085      	sub	sp, #20
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	881b      	ldrh	r3, [r3, #0]
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	7812      	ldrb	r2, [r2, #0]
 8007bea:	4413      	add	r3, r2
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007bfe:	68fb      	ldr	r3, [r7, #12]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3714      	adds	r7, #20
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr

08007c0c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007c0c:	b480      	push	{r7}
 8007c0e:	b087      	sub	sp, #28
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	3301      	adds	r3, #1
 8007c22:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007c2a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007c2e:	021b      	lsls	r3, r3, #8
 8007c30:	b21a      	sxth	r2, r3
 8007c32:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	b21b      	sxth	r3, r3
 8007c3a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007c3c:	89fb      	ldrh	r3, [r7, #14]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	371c      	adds	r7, #28
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
	...

08007c4c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007c56:	2300      	movs	r3, #0
 8007c58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007c62:	2b40      	cmp	r3, #64	@ 0x40
 8007c64:	d005      	beq.n	8007c72 <USBD_StdDevReq+0x26>
 8007c66:	2b40      	cmp	r3, #64	@ 0x40
 8007c68:	d857      	bhi.n	8007d1a <USBD_StdDevReq+0xce>
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d00f      	beq.n	8007c8e <USBD_StdDevReq+0x42>
 8007c6e:	2b20      	cmp	r3, #32
 8007c70:	d153      	bne.n	8007d1a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	32ae      	adds	r2, #174	@ 0xae
 8007c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	6839      	ldr	r1, [r7, #0]
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	4798      	blx	r3
 8007c88:	4603      	mov	r3, r0
 8007c8a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c8c:	e04a      	b.n	8007d24 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	785b      	ldrb	r3, [r3, #1]
 8007c92:	2b09      	cmp	r3, #9
 8007c94:	d83b      	bhi.n	8007d0e <USBD_StdDevReq+0xc2>
 8007c96:	a201      	add	r2, pc, #4	@ (adr r2, 8007c9c <USBD_StdDevReq+0x50>)
 8007c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c9c:	08007cf1 	.word	0x08007cf1
 8007ca0:	08007d05 	.word	0x08007d05
 8007ca4:	08007d0f 	.word	0x08007d0f
 8007ca8:	08007cfb 	.word	0x08007cfb
 8007cac:	08007d0f 	.word	0x08007d0f
 8007cb0:	08007ccf 	.word	0x08007ccf
 8007cb4:	08007cc5 	.word	0x08007cc5
 8007cb8:	08007d0f 	.word	0x08007d0f
 8007cbc:	08007ce7 	.word	0x08007ce7
 8007cc0:	08007cd9 	.word	0x08007cd9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007cc4:	6839      	ldr	r1, [r7, #0]
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 fa3e 	bl	8008148 <USBD_GetDescriptor>
          break;
 8007ccc:	e024      	b.n	8007d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007cce:	6839      	ldr	r1, [r7, #0]
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 fbcd 	bl	8008470 <USBD_SetAddress>
          break;
 8007cd6:	e01f      	b.n	8007d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007cd8:	6839      	ldr	r1, [r7, #0]
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fc0c 	bl	80084f8 <USBD_SetConfig>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	73fb      	strb	r3, [r7, #15]
          break;
 8007ce4:	e018      	b.n	8007d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007ce6:	6839      	ldr	r1, [r7, #0]
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 fcaf 	bl	800864c <USBD_GetConfig>
          break;
 8007cee:	e013      	b.n	8007d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007cf0:	6839      	ldr	r1, [r7, #0]
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 fce0 	bl	80086b8 <USBD_GetStatus>
          break;
 8007cf8:	e00e      	b.n	8007d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007cfa:	6839      	ldr	r1, [r7, #0]
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fd0f 	bl	8008720 <USBD_SetFeature>
          break;
 8007d02:	e009      	b.n	8007d18 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007d04:	6839      	ldr	r1, [r7, #0]
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 fd33 	bl	8008772 <USBD_ClrFeature>
          break;
 8007d0c:	e004      	b.n	8007d18 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007d0e:	6839      	ldr	r1, [r7, #0]
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fd8a 	bl	800882a <USBD_CtlError>
          break;
 8007d16:	bf00      	nop
      }
      break;
 8007d18:	e004      	b.n	8007d24 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007d1a:	6839      	ldr	r1, [r7, #0]
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 fd84 	bl	800882a <USBD_CtlError>
      break;
 8007d22:	bf00      	nop
  }

  return ret;
 8007d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3710      	adds	r7, #16
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}
 8007d2e:	bf00      	nop

08007d30 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b084      	sub	sp, #16
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007d46:	2b40      	cmp	r3, #64	@ 0x40
 8007d48:	d005      	beq.n	8007d56 <USBD_StdItfReq+0x26>
 8007d4a:	2b40      	cmp	r3, #64	@ 0x40
 8007d4c:	d852      	bhi.n	8007df4 <USBD_StdItfReq+0xc4>
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d001      	beq.n	8007d56 <USBD_StdItfReq+0x26>
 8007d52:	2b20      	cmp	r3, #32
 8007d54:	d14e      	bne.n	8007df4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	3b01      	subs	r3, #1
 8007d60:	2b02      	cmp	r3, #2
 8007d62:	d840      	bhi.n	8007de6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	889b      	ldrh	r3, [r3, #4]
 8007d68:	b2db      	uxtb	r3, r3
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d836      	bhi.n	8007ddc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	889b      	ldrh	r3, [r3, #4]
 8007d72:	b2db      	uxtb	r3, r3
 8007d74:	4619      	mov	r1, r3
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7ff feda 	bl	8007b30 <USBD_CoreFindIF>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d80:	7bbb      	ldrb	r3, [r7, #14]
 8007d82:	2bff      	cmp	r3, #255	@ 0xff
 8007d84:	d01d      	beq.n	8007dc2 <USBD_StdItfReq+0x92>
 8007d86:	7bbb      	ldrb	r3, [r7, #14]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d11a      	bne.n	8007dc2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007d8c:	7bba      	ldrb	r2, [r7, #14]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	32ae      	adds	r2, #174	@ 0xae
 8007d92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00f      	beq.n	8007dbc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007d9c:	7bba      	ldrb	r2, [r7, #14]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007da4:	7bba      	ldrb	r2, [r7, #14]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	32ae      	adds	r2, #174	@ 0xae
 8007daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	6839      	ldr	r1, [r7, #0]
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	4798      	blx	r3
 8007db6:	4603      	mov	r3, r0
 8007db8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007dba:	e004      	b.n	8007dc6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007dc0:	e001      	b.n	8007dc6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007dc2:	2303      	movs	r3, #3
 8007dc4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	88db      	ldrh	r3, [r3, #6]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d110      	bne.n	8007df0 <USBD_StdItfReq+0xc0>
 8007dce:	7bfb      	ldrb	r3, [r7, #15]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10d      	bne.n	8007df0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f000 fe06 	bl	80089e6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007dda:	e009      	b.n	8007df0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007ddc:	6839      	ldr	r1, [r7, #0]
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 fd23 	bl	800882a <USBD_CtlError>
          break;
 8007de4:	e004      	b.n	8007df0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007de6:	6839      	ldr	r1, [r7, #0]
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 fd1e 	bl	800882a <USBD_CtlError>
          break;
 8007dee:	e000      	b.n	8007df2 <USBD_StdItfReq+0xc2>
          break;
 8007df0:	bf00      	nop
      }
      break;
 8007df2:	e004      	b.n	8007dfe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007df4:	6839      	ldr	r1, [r7, #0]
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 fd17 	bl	800882a <USBD_CtlError>
      break;
 8007dfc:	bf00      	nop
  }

  return ret;
 8007dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3710      	adds	r7, #16
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007e12:	2300      	movs	r3, #0
 8007e14:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	889b      	ldrh	r3, [r3, #4]
 8007e1a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e24:	2b40      	cmp	r3, #64	@ 0x40
 8007e26:	d007      	beq.n	8007e38 <USBD_StdEPReq+0x30>
 8007e28:	2b40      	cmp	r3, #64	@ 0x40
 8007e2a:	f200 8181 	bhi.w	8008130 <USBD_StdEPReq+0x328>
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d02a      	beq.n	8007e88 <USBD_StdEPReq+0x80>
 8007e32:	2b20      	cmp	r3, #32
 8007e34:	f040 817c 	bne.w	8008130 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007e38:	7bbb      	ldrb	r3, [r7, #14]
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	6878      	ldr	r0, [r7, #4]
 8007e3e:	f7ff fe84 	bl	8007b4a <USBD_CoreFindEP>
 8007e42:	4603      	mov	r3, r0
 8007e44:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e46:	7b7b      	ldrb	r3, [r7, #13]
 8007e48:	2bff      	cmp	r3, #255	@ 0xff
 8007e4a:	f000 8176 	beq.w	800813a <USBD_StdEPReq+0x332>
 8007e4e:	7b7b      	ldrb	r3, [r7, #13]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f040 8172 	bne.w	800813a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007e56:	7b7a      	ldrb	r2, [r7, #13]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007e5e:	7b7a      	ldrb	r2, [r7, #13]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	32ae      	adds	r2, #174	@ 0xae
 8007e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f000 8165 	beq.w	800813a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007e70:	7b7a      	ldrb	r2, [r7, #13]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	32ae      	adds	r2, #174	@ 0xae
 8007e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	6839      	ldr	r1, [r7, #0]
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	4798      	blx	r3
 8007e82:	4603      	mov	r3, r0
 8007e84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007e86:	e158      	b.n	800813a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	785b      	ldrb	r3, [r3, #1]
 8007e8c:	2b03      	cmp	r3, #3
 8007e8e:	d008      	beq.n	8007ea2 <USBD_StdEPReq+0x9a>
 8007e90:	2b03      	cmp	r3, #3
 8007e92:	f300 8147 	bgt.w	8008124 <USBD_StdEPReq+0x31c>
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 809b 	beq.w	8007fd2 <USBD_StdEPReq+0x1ca>
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d03c      	beq.n	8007f1a <USBD_StdEPReq+0x112>
 8007ea0:	e140      	b.n	8008124 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b02      	cmp	r3, #2
 8007eac:	d002      	beq.n	8007eb4 <USBD_StdEPReq+0xac>
 8007eae:	2b03      	cmp	r3, #3
 8007eb0:	d016      	beq.n	8007ee0 <USBD_StdEPReq+0xd8>
 8007eb2:	e02c      	b.n	8007f0e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007eb4:	7bbb      	ldrb	r3, [r7, #14]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00d      	beq.n	8007ed6 <USBD_StdEPReq+0xce>
 8007eba:	7bbb      	ldrb	r3, [r7, #14]
 8007ebc:	2b80      	cmp	r3, #128	@ 0x80
 8007ebe:	d00a      	beq.n	8007ed6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ec0:	7bbb      	ldrb	r3, [r7, #14]
 8007ec2:	4619      	mov	r1, r3
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f001 f9f9 	bl	80092bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007eca:	2180      	movs	r1, #128	@ 0x80
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f001 f9f5 	bl	80092bc <USBD_LL_StallEP>
 8007ed2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ed4:	e020      	b.n	8007f18 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007ed6:	6839      	ldr	r1, [r7, #0]
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 fca6 	bl	800882a <USBD_CtlError>
              break;
 8007ede:	e01b      	b.n	8007f18 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	885b      	ldrh	r3, [r3, #2]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d10e      	bne.n	8007f06 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007ee8:	7bbb      	ldrb	r3, [r7, #14]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00b      	beq.n	8007f06 <USBD_StdEPReq+0xfe>
 8007eee:	7bbb      	ldrb	r3, [r7, #14]
 8007ef0:	2b80      	cmp	r3, #128	@ 0x80
 8007ef2:	d008      	beq.n	8007f06 <USBD_StdEPReq+0xfe>
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	88db      	ldrh	r3, [r3, #6]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d104      	bne.n	8007f06 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007efc:	7bbb      	ldrb	r3, [r7, #14]
 8007efe:	4619      	mov	r1, r3
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f001 f9db 	bl	80092bc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f000 fd6d 	bl	80089e6 <USBD_CtlSendStatus>

              break;
 8007f0c:	e004      	b.n	8007f18 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007f0e:	6839      	ldr	r1, [r7, #0]
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fc8a 	bl	800882a <USBD_CtlError>
              break;
 8007f16:	bf00      	nop
          }
          break;
 8007f18:	e109      	b.n	800812e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b02      	cmp	r3, #2
 8007f24:	d002      	beq.n	8007f2c <USBD_StdEPReq+0x124>
 8007f26:	2b03      	cmp	r3, #3
 8007f28:	d016      	beq.n	8007f58 <USBD_StdEPReq+0x150>
 8007f2a:	e04b      	b.n	8007fc4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f2c:	7bbb      	ldrb	r3, [r7, #14]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d00d      	beq.n	8007f4e <USBD_StdEPReq+0x146>
 8007f32:	7bbb      	ldrb	r3, [r7, #14]
 8007f34:	2b80      	cmp	r3, #128	@ 0x80
 8007f36:	d00a      	beq.n	8007f4e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007f38:	7bbb      	ldrb	r3, [r7, #14]
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f001 f9bd 	bl	80092bc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007f42:	2180      	movs	r1, #128	@ 0x80
 8007f44:	6878      	ldr	r0, [r7, #4]
 8007f46:	f001 f9b9 	bl	80092bc <USBD_LL_StallEP>
 8007f4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007f4c:	e040      	b.n	8007fd0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007f4e:	6839      	ldr	r1, [r7, #0]
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f000 fc6a 	bl	800882a <USBD_CtlError>
              break;
 8007f56:	e03b      	b.n	8007fd0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	885b      	ldrh	r3, [r3, #2]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d136      	bne.n	8007fce <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007f60:	7bbb      	ldrb	r3, [r7, #14]
 8007f62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d004      	beq.n	8007f74 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007f6a:	7bbb      	ldrb	r3, [r7, #14]
 8007f6c:	4619      	mov	r1, r3
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f001 f9c3 	bl	80092fa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 fd36 	bl	80089e6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007f7a:	7bbb      	ldrb	r3, [r7, #14]
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f7ff fde3 	bl	8007b4a <USBD_CoreFindEP>
 8007f84:	4603      	mov	r3, r0
 8007f86:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f88:	7b7b      	ldrb	r3, [r7, #13]
 8007f8a:	2bff      	cmp	r3, #255	@ 0xff
 8007f8c:	d01f      	beq.n	8007fce <USBD_StdEPReq+0x1c6>
 8007f8e:	7b7b      	ldrb	r3, [r7, #13]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d11c      	bne.n	8007fce <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007f94:	7b7a      	ldrb	r2, [r7, #13]
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007f9c:	7b7a      	ldrb	r2, [r7, #13]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	32ae      	adds	r2, #174	@ 0xae
 8007fa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d010      	beq.n	8007fce <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007fac:	7b7a      	ldrb	r2, [r7, #13]
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	32ae      	adds	r2, #174	@ 0xae
 8007fb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	6839      	ldr	r1, [r7, #0]
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	4798      	blx	r3
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007fc2:	e004      	b.n	8007fce <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007fc4:	6839      	ldr	r1, [r7, #0]
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 fc2f 	bl	800882a <USBD_CtlError>
              break;
 8007fcc:	e000      	b.n	8007fd0 <USBD_StdEPReq+0x1c8>
              break;
 8007fce:	bf00      	nop
          }
          break;
 8007fd0:	e0ad      	b.n	800812e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	2b02      	cmp	r3, #2
 8007fdc:	d002      	beq.n	8007fe4 <USBD_StdEPReq+0x1dc>
 8007fde:	2b03      	cmp	r3, #3
 8007fe0:	d033      	beq.n	800804a <USBD_StdEPReq+0x242>
 8007fe2:	e099      	b.n	8008118 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007fe4:	7bbb      	ldrb	r3, [r7, #14]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d007      	beq.n	8007ffa <USBD_StdEPReq+0x1f2>
 8007fea:	7bbb      	ldrb	r3, [r7, #14]
 8007fec:	2b80      	cmp	r3, #128	@ 0x80
 8007fee:	d004      	beq.n	8007ffa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007ff0:	6839      	ldr	r1, [r7, #0]
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 fc19 	bl	800882a <USBD_CtlError>
                break;
 8007ff8:	e093      	b.n	8008122 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ffa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	da0b      	bge.n	800801a <USBD_StdEPReq+0x212>
 8008002:	7bbb      	ldrb	r3, [r7, #14]
 8008004:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008008:	4613      	mov	r3, r2
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	4413      	add	r3, r2
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	3310      	adds	r3, #16
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	4413      	add	r3, r2
 8008016:	3304      	adds	r3, #4
 8008018:	e00b      	b.n	8008032 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800801a:	7bbb      	ldrb	r3, [r7, #14]
 800801c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008020:	4613      	mov	r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800802c:	687a      	ldr	r2, [r7, #4]
 800802e:	4413      	add	r3, r2
 8008030:	3304      	adds	r3, #4
 8008032:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	2200      	movs	r2, #0
 8008038:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	330e      	adds	r3, #14
 800803e:	2202      	movs	r2, #2
 8008040:	4619      	mov	r1, r3
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f000 fc6e 	bl	8008924 <USBD_CtlSendData>
              break;
 8008048:	e06b      	b.n	8008122 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800804a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800804e:	2b00      	cmp	r3, #0
 8008050:	da11      	bge.n	8008076 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008052:	7bbb      	ldrb	r3, [r7, #14]
 8008054:	f003 020f 	and.w	r2, r3, #15
 8008058:	6879      	ldr	r1, [r7, #4]
 800805a:	4613      	mov	r3, r2
 800805c:	009b      	lsls	r3, r3, #2
 800805e:	4413      	add	r3, r2
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	440b      	add	r3, r1
 8008064:	3323      	adds	r3, #35	@ 0x23
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d117      	bne.n	800809c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800806c:	6839      	ldr	r1, [r7, #0]
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 fbdb 	bl	800882a <USBD_CtlError>
                  break;
 8008074:	e055      	b.n	8008122 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008076:	7bbb      	ldrb	r3, [r7, #14]
 8008078:	f003 020f 	and.w	r2, r3, #15
 800807c:	6879      	ldr	r1, [r7, #4]
 800807e:	4613      	mov	r3, r2
 8008080:	009b      	lsls	r3, r3, #2
 8008082:	4413      	add	r3, r2
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	440b      	add	r3, r1
 8008088:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d104      	bne.n	800809c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008092:	6839      	ldr	r1, [r7, #0]
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 fbc8 	bl	800882a <USBD_CtlError>
                  break;
 800809a:	e042      	b.n	8008122 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800809c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	da0b      	bge.n	80080bc <USBD_StdEPReq+0x2b4>
 80080a4:	7bbb      	ldrb	r3, [r7, #14]
 80080a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80080aa:	4613      	mov	r3, r2
 80080ac:	009b      	lsls	r3, r3, #2
 80080ae:	4413      	add	r3, r2
 80080b0:	009b      	lsls	r3, r3, #2
 80080b2:	3310      	adds	r3, #16
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	4413      	add	r3, r2
 80080b8:	3304      	adds	r3, #4
 80080ba:	e00b      	b.n	80080d4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80080bc:	7bbb      	ldrb	r3, [r7, #14]
 80080be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80080c2:	4613      	mov	r3, r2
 80080c4:	009b      	lsls	r3, r3, #2
 80080c6:	4413      	add	r3, r2
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	4413      	add	r3, r2
 80080d2:	3304      	adds	r3, #4
 80080d4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80080d6:	7bbb      	ldrb	r3, [r7, #14]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d002      	beq.n	80080e2 <USBD_StdEPReq+0x2da>
 80080dc:	7bbb      	ldrb	r3, [r7, #14]
 80080de:	2b80      	cmp	r3, #128	@ 0x80
 80080e0:	d103      	bne.n	80080ea <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	2200      	movs	r2, #0
 80080e6:	739a      	strb	r2, [r3, #14]
 80080e8:	e00e      	b.n	8008108 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80080ea:	7bbb      	ldrb	r3, [r7, #14]
 80080ec:	4619      	mov	r1, r3
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f001 f922 	bl	8009338 <USBD_LL_IsStallEP>
 80080f4:	4603      	mov	r3, r0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d003      	beq.n	8008102 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	2201      	movs	r2, #1
 80080fe:	739a      	strb	r2, [r3, #14]
 8008100:	e002      	b.n	8008108 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	2200      	movs	r2, #0
 8008106:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	330e      	adds	r3, #14
 800810c:	2202      	movs	r2, #2
 800810e:	4619      	mov	r1, r3
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f000 fc07 	bl	8008924 <USBD_CtlSendData>
              break;
 8008116:	e004      	b.n	8008122 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008118:	6839      	ldr	r1, [r7, #0]
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fb85 	bl	800882a <USBD_CtlError>
              break;
 8008120:	bf00      	nop
          }
          break;
 8008122:	e004      	b.n	800812e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008124:	6839      	ldr	r1, [r7, #0]
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 fb7f 	bl	800882a <USBD_CtlError>
          break;
 800812c:	bf00      	nop
      }
      break;
 800812e:	e005      	b.n	800813c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008130:	6839      	ldr	r1, [r7, #0]
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fb79 	bl	800882a <USBD_CtlError>
      break;
 8008138:	e000      	b.n	800813c <USBD_StdEPReq+0x334>
      break;
 800813a:	bf00      	nop
  }

  return ret;
 800813c:	7bfb      	ldrb	r3, [r7, #15]
}
 800813e:	4618      	mov	r0, r3
 8008140:	3710      	adds	r7, #16
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
	...

08008148 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008152:	2300      	movs	r3, #0
 8008154:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008156:	2300      	movs	r3, #0
 8008158:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800815a:	2300      	movs	r3, #0
 800815c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	885b      	ldrh	r3, [r3, #2]
 8008162:	0a1b      	lsrs	r3, r3, #8
 8008164:	b29b      	uxth	r3, r3
 8008166:	3b01      	subs	r3, #1
 8008168:	2b0e      	cmp	r3, #14
 800816a:	f200 8152 	bhi.w	8008412 <USBD_GetDescriptor+0x2ca>
 800816e:	a201      	add	r2, pc, #4	@ (adr r2, 8008174 <USBD_GetDescriptor+0x2c>)
 8008170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008174:	080081e5 	.word	0x080081e5
 8008178:	080081fd 	.word	0x080081fd
 800817c:	0800823d 	.word	0x0800823d
 8008180:	08008413 	.word	0x08008413
 8008184:	08008413 	.word	0x08008413
 8008188:	080083b3 	.word	0x080083b3
 800818c:	080083df 	.word	0x080083df
 8008190:	08008413 	.word	0x08008413
 8008194:	08008413 	.word	0x08008413
 8008198:	08008413 	.word	0x08008413
 800819c:	08008413 	.word	0x08008413
 80081a0:	08008413 	.word	0x08008413
 80081a4:	08008413 	.word	0x08008413
 80081a8:	08008413 	.word	0x08008413
 80081ac:	080081b1 	.word	0x080081b1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081b6:	69db      	ldr	r3, [r3, #28]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d00b      	beq.n	80081d4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081c2:	69db      	ldr	r3, [r3, #28]
 80081c4:	687a      	ldr	r2, [r7, #4]
 80081c6:	7c12      	ldrb	r2, [r2, #16]
 80081c8:	f107 0108 	add.w	r1, r7, #8
 80081cc:	4610      	mov	r0, r2
 80081ce:	4798      	blx	r3
 80081d0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80081d2:	e126      	b.n	8008422 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80081d4:	6839      	ldr	r1, [r7, #0]
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f000 fb27 	bl	800882a <USBD_CtlError>
        err++;
 80081dc:	7afb      	ldrb	r3, [r7, #11]
 80081de:	3301      	adds	r3, #1
 80081e0:	72fb      	strb	r3, [r7, #11]
      break;
 80081e2:	e11e      	b.n	8008422 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	7c12      	ldrb	r2, [r2, #16]
 80081f0:	f107 0108 	add.w	r1, r7, #8
 80081f4:	4610      	mov	r0, r2
 80081f6:	4798      	blx	r3
 80081f8:	60f8      	str	r0, [r7, #12]
      break;
 80081fa:	e112      	b.n	8008422 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	7c1b      	ldrb	r3, [r3, #16]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d10d      	bne.n	8008220 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800820a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800820c:	f107 0208 	add.w	r2, r7, #8
 8008210:	4610      	mov	r0, r2
 8008212:	4798      	blx	r3
 8008214:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	3301      	adds	r3, #1
 800821a:	2202      	movs	r2, #2
 800821c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800821e:	e100      	b.n	8008422 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008228:	f107 0208 	add.w	r2, r7, #8
 800822c:	4610      	mov	r0, r2
 800822e:	4798      	blx	r3
 8008230:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	3301      	adds	r3, #1
 8008236:	2202      	movs	r2, #2
 8008238:	701a      	strb	r2, [r3, #0]
      break;
 800823a:	e0f2      	b.n	8008422 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	885b      	ldrh	r3, [r3, #2]
 8008240:	b2db      	uxtb	r3, r3
 8008242:	2b05      	cmp	r3, #5
 8008244:	f200 80ac 	bhi.w	80083a0 <USBD_GetDescriptor+0x258>
 8008248:	a201      	add	r2, pc, #4	@ (adr r2, 8008250 <USBD_GetDescriptor+0x108>)
 800824a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800824e:	bf00      	nop
 8008250:	08008269 	.word	0x08008269
 8008254:	0800829d 	.word	0x0800829d
 8008258:	080082d1 	.word	0x080082d1
 800825c:	08008305 	.word	0x08008305
 8008260:	08008339 	.word	0x08008339
 8008264:	0800836d 	.word	0x0800836d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00b      	beq.n	800828c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	7c12      	ldrb	r2, [r2, #16]
 8008280:	f107 0108 	add.w	r1, r7, #8
 8008284:	4610      	mov	r0, r2
 8008286:	4798      	blx	r3
 8008288:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800828a:	e091      	b.n	80083b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800828c:	6839      	ldr	r1, [r7, #0]
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 facb 	bl	800882a <USBD_CtlError>
            err++;
 8008294:	7afb      	ldrb	r3, [r7, #11]
 8008296:	3301      	adds	r3, #1
 8008298:	72fb      	strb	r3, [r7, #11]
          break;
 800829a:	e089      	b.n	80083b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d00b      	beq.n	80082c0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	687a      	ldr	r2, [r7, #4]
 80082b2:	7c12      	ldrb	r2, [r2, #16]
 80082b4:	f107 0108 	add.w	r1, r7, #8
 80082b8:	4610      	mov	r0, r2
 80082ba:	4798      	blx	r3
 80082bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082be:	e077      	b.n	80083b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80082c0:	6839      	ldr	r1, [r7, #0]
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 fab1 	bl	800882a <USBD_CtlError>
            err++;
 80082c8:	7afb      	ldrb	r3, [r7, #11]
 80082ca:	3301      	adds	r3, #1
 80082cc:	72fb      	strb	r3, [r7, #11]
          break;
 80082ce:	e06f      	b.n	80083b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082d6:	68db      	ldr	r3, [r3, #12]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d00b      	beq.n	80082f4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082e2:	68db      	ldr	r3, [r3, #12]
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	7c12      	ldrb	r2, [r2, #16]
 80082e8:	f107 0108 	add.w	r1, r7, #8
 80082ec:	4610      	mov	r0, r2
 80082ee:	4798      	blx	r3
 80082f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082f2:	e05d      	b.n	80083b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80082f4:	6839      	ldr	r1, [r7, #0]
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 fa97 	bl	800882a <USBD_CtlError>
            err++;
 80082fc:	7afb      	ldrb	r3, [r7, #11]
 80082fe:	3301      	adds	r3, #1
 8008300:	72fb      	strb	r3, [r7, #11]
          break;
 8008302:	e055      	b.n	80083b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800830a:	691b      	ldr	r3, [r3, #16]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d00b      	beq.n	8008328 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008316:	691b      	ldr	r3, [r3, #16]
 8008318:	687a      	ldr	r2, [r7, #4]
 800831a:	7c12      	ldrb	r2, [r2, #16]
 800831c:	f107 0108 	add.w	r1, r7, #8
 8008320:	4610      	mov	r0, r2
 8008322:	4798      	blx	r3
 8008324:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008326:	e043      	b.n	80083b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008328:	6839      	ldr	r1, [r7, #0]
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f000 fa7d 	bl	800882a <USBD_CtlError>
            err++;
 8008330:	7afb      	ldrb	r3, [r7, #11]
 8008332:	3301      	adds	r3, #1
 8008334:	72fb      	strb	r3, [r7, #11]
          break;
 8008336:	e03b      	b.n	80083b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800833e:	695b      	ldr	r3, [r3, #20]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d00b      	beq.n	800835c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	7c12      	ldrb	r2, [r2, #16]
 8008350:	f107 0108 	add.w	r1, r7, #8
 8008354:	4610      	mov	r0, r2
 8008356:	4798      	blx	r3
 8008358:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800835a:	e029      	b.n	80083b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800835c:	6839      	ldr	r1, [r7, #0]
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 fa63 	bl	800882a <USBD_CtlError>
            err++;
 8008364:	7afb      	ldrb	r3, [r7, #11]
 8008366:	3301      	adds	r3, #1
 8008368:	72fb      	strb	r3, [r7, #11]
          break;
 800836a:	e021      	b.n	80083b0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00b      	beq.n	8008390 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800837e:	699b      	ldr	r3, [r3, #24]
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	7c12      	ldrb	r2, [r2, #16]
 8008384:	f107 0108 	add.w	r1, r7, #8
 8008388:	4610      	mov	r0, r2
 800838a:	4798      	blx	r3
 800838c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800838e:	e00f      	b.n	80083b0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008390:	6839      	ldr	r1, [r7, #0]
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 fa49 	bl	800882a <USBD_CtlError>
            err++;
 8008398:	7afb      	ldrb	r3, [r7, #11]
 800839a:	3301      	adds	r3, #1
 800839c:	72fb      	strb	r3, [r7, #11]
          break;
 800839e:	e007      	b.n	80083b0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80083a0:	6839      	ldr	r1, [r7, #0]
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f000 fa41 	bl	800882a <USBD_CtlError>
          err++;
 80083a8:	7afb      	ldrb	r3, [r7, #11]
 80083aa:	3301      	adds	r3, #1
 80083ac:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80083ae:	bf00      	nop
      }
      break;
 80083b0:	e037      	b.n	8008422 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	7c1b      	ldrb	r3, [r3, #16]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d109      	bne.n	80083ce <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083c2:	f107 0208 	add.w	r2, r7, #8
 80083c6:	4610      	mov	r0, r2
 80083c8:	4798      	blx	r3
 80083ca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80083cc:	e029      	b.n	8008422 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80083ce:	6839      	ldr	r1, [r7, #0]
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f000 fa2a 	bl	800882a <USBD_CtlError>
        err++;
 80083d6:	7afb      	ldrb	r3, [r7, #11]
 80083d8:	3301      	adds	r3, #1
 80083da:	72fb      	strb	r3, [r7, #11]
      break;
 80083dc:	e021      	b.n	8008422 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	7c1b      	ldrb	r3, [r3, #16]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d10d      	bne.n	8008402 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083ee:	f107 0208 	add.w	r2, r7, #8
 80083f2:	4610      	mov	r0, r2
 80083f4:	4798      	blx	r3
 80083f6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	3301      	adds	r3, #1
 80083fc:	2207      	movs	r2, #7
 80083fe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008400:	e00f      	b.n	8008422 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008402:	6839      	ldr	r1, [r7, #0]
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 fa10 	bl	800882a <USBD_CtlError>
        err++;
 800840a:	7afb      	ldrb	r3, [r7, #11]
 800840c:	3301      	adds	r3, #1
 800840e:	72fb      	strb	r3, [r7, #11]
      break;
 8008410:	e007      	b.n	8008422 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008412:	6839      	ldr	r1, [r7, #0]
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 fa08 	bl	800882a <USBD_CtlError>
      err++;
 800841a:	7afb      	ldrb	r3, [r7, #11]
 800841c:	3301      	adds	r3, #1
 800841e:	72fb      	strb	r3, [r7, #11]
      break;
 8008420:	bf00      	nop
  }

  if (err != 0U)
 8008422:	7afb      	ldrb	r3, [r7, #11]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d11e      	bne.n	8008466 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	88db      	ldrh	r3, [r3, #6]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d016      	beq.n	800845e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008430:	893b      	ldrh	r3, [r7, #8]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d00e      	beq.n	8008454 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	88da      	ldrh	r2, [r3, #6]
 800843a:	893b      	ldrh	r3, [r7, #8]
 800843c:	4293      	cmp	r3, r2
 800843e:	bf28      	it	cs
 8008440:	4613      	movcs	r3, r2
 8008442:	b29b      	uxth	r3, r3
 8008444:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008446:	893b      	ldrh	r3, [r7, #8]
 8008448:	461a      	mov	r2, r3
 800844a:	68f9      	ldr	r1, [r7, #12]
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 fa69 	bl	8008924 <USBD_CtlSendData>
 8008452:	e009      	b.n	8008468 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008454:	6839      	ldr	r1, [r7, #0]
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 f9e7 	bl	800882a <USBD_CtlError>
 800845c:	e004      	b.n	8008468 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 fac1 	bl	80089e6 <USBD_CtlSendStatus>
 8008464:	e000      	b.n	8008468 <USBD_GetDescriptor+0x320>
    return;
 8008466:	bf00      	nop
  }
}
 8008468:	3710      	adds	r7, #16
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}
 800846e:	bf00      	nop

08008470 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	889b      	ldrh	r3, [r3, #4]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d131      	bne.n	80084e6 <USBD_SetAddress+0x76>
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	88db      	ldrh	r3, [r3, #6]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d12d      	bne.n	80084e6 <USBD_SetAddress+0x76>
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	885b      	ldrh	r3, [r3, #2]
 800848e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008490:	d829      	bhi.n	80084e6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	885b      	ldrh	r3, [r3, #2]
 8008496:	b2db      	uxtb	r3, r3
 8008498:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800849c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b03      	cmp	r3, #3
 80084a8:	d104      	bne.n	80084b4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80084aa:	6839      	ldr	r1, [r7, #0]
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f000 f9bc 	bl	800882a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084b2:	e01d      	b.n	80084f0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	7bfa      	ldrb	r2, [r7, #15]
 80084b8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80084bc:	7bfb      	ldrb	r3, [r7, #15]
 80084be:	4619      	mov	r1, r3
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f000 ff65 	bl	8009390 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fa8d 	bl	80089e6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80084cc:	7bfb      	ldrb	r3, [r7, #15]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d004      	beq.n	80084dc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2202      	movs	r2, #2
 80084d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084da:	e009      	b.n	80084f0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80084e4:	e004      	b.n	80084f0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80084e6:	6839      	ldr	r1, [r7, #0]
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f000 f99e 	bl	800882a <USBD_CtlError>
  }
}
 80084ee:	bf00      	nop
 80084f0:	bf00      	nop
 80084f2:	3710      	adds	r7, #16
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
 8008500:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008502:	2300      	movs	r3, #0
 8008504:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	885b      	ldrh	r3, [r3, #2]
 800850a:	b2da      	uxtb	r2, r3
 800850c:	4b4e      	ldr	r3, [pc, #312]	@ (8008648 <USBD_SetConfig+0x150>)
 800850e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008510:	4b4d      	ldr	r3, [pc, #308]	@ (8008648 <USBD_SetConfig+0x150>)
 8008512:	781b      	ldrb	r3, [r3, #0]
 8008514:	2b01      	cmp	r3, #1
 8008516:	d905      	bls.n	8008524 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008518:	6839      	ldr	r1, [r7, #0]
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f000 f985 	bl	800882a <USBD_CtlError>
    return USBD_FAIL;
 8008520:	2303      	movs	r3, #3
 8008522:	e08c      	b.n	800863e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800852a:	b2db      	uxtb	r3, r3
 800852c:	2b02      	cmp	r3, #2
 800852e:	d002      	beq.n	8008536 <USBD_SetConfig+0x3e>
 8008530:	2b03      	cmp	r3, #3
 8008532:	d029      	beq.n	8008588 <USBD_SetConfig+0x90>
 8008534:	e075      	b.n	8008622 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008536:	4b44      	ldr	r3, [pc, #272]	@ (8008648 <USBD_SetConfig+0x150>)
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d020      	beq.n	8008580 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800853e:	4b42      	ldr	r3, [pc, #264]	@ (8008648 <USBD_SetConfig+0x150>)
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	461a      	mov	r2, r3
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008548:	4b3f      	ldr	r3, [pc, #252]	@ (8008648 <USBD_SetConfig+0x150>)
 800854a:	781b      	ldrb	r3, [r3, #0]
 800854c:	4619      	mov	r1, r3
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f7fe ffa3 	bl	800749a <USBD_SetClassConfig>
 8008554:	4603      	mov	r3, r0
 8008556:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008558:	7bfb      	ldrb	r3, [r7, #15]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d008      	beq.n	8008570 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800855e:	6839      	ldr	r1, [r7, #0]
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 f962 	bl	800882a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2202      	movs	r2, #2
 800856a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800856e:	e065      	b.n	800863c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f000 fa38 	bl	80089e6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2203      	movs	r2, #3
 800857a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800857e:	e05d      	b.n	800863c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 fa30 	bl	80089e6 <USBD_CtlSendStatus>
      break;
 8008586:	e059      	b.n	800863c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008588:	4b2f      	ldr	r3, [pc, #188]	@ (8008648 <USBD_SetConfig+0x150>)
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d112      	bne.n	80085b6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2202      	movs	r2, #2
 8008594:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008598:	4b2b      	ldr	r3, [pc, #172]	@ (8008648 <USBD_SetConfig+0x150>)
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	461a      	mov	r2, r3
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80085a2:	4b29      	ldr	r3, [pc, #164]	@ (8008648 <USBD_SetConfig+0x150>)
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	4619      	mov	r1, r3
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f7fe ff92 	bl	80074d2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 fa19 	bl	80089e6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80085b4:	e042      	b.n	800863c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80085b6:	4b24      	ldr	r3, [pc, #144]	@ (8008648 <USBD_SetConfig+0x150>)
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	461a      	mov	r2, r3
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	429a      	cmp	r2, r3
 80085c2:	d02a      	beq.n	800861a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	4619      	mov	r1, r3
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f7fe ff80 	bl	80074d2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80085d2:	4b1d      	ldr	r3, [pc, #116]	@ (8008648 <USBD_SetConfig+0x150>)
 80085d4:	781b      	ldrb	r3, [r3, #0]
 80085d6:	461a      	mov	r2, r3
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80085dc:	4b1a      	ldr	r3, [pc, #104]	@ (8008648 <USBD_SetConfig+0x150>)
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	4619      	mov	r1, r3
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f7fe ff59 	bl	800749a <USBD_SetClassConfig>
 80085e8:	4603      	mov	r3, r0
 80085ea:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80085ec:	7bfb      	ldrb	r3, [r7, #15]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00f      	beq.n	8008612 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80085f2:	6839      	ldr	r1, [r7, #0]
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 f918 	bl	800882a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	b2db      	uxtb	r3, r3
 8008600:	4619      	mov	r1, r3
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f7fe ff65 	bl	80074d2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2202      	movs	r2, #2
 800860c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008610:	e014      	b.n	800863c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 f9e7 	bl	80089e6 <USBD_CtlSendStatus>
      break;
 8008618:	e010      	b.n	800863c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f9e3 	bl	80089e6 <USBD_CtlSendStatus>
      break;
 8008620:	e00c      	b.n	800863c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008622:	6839      	ldr	r1, [r7, #0]
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f000 f900 	bl	800882a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800862a:	4b07      	ldr	r3, [pc, #28]	@ (8008648 <USBD_SetConfig+0x150>)
 800862c:	781b      	ldrb	r3, [r3, #0]
 800862e:	4619      	mov	r1, r3
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f7fe ff4e 	bl	80074d2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008636:	2303      	movs	r3, #3
 8008638:	73fb      	strb	r3, [r7, #15]
      break;
 800863a:	bf00      	nop
  }

  return ret;
 800863c:	7bfb      	ldrb	r3, [r7, #15]
}
 800863e:	4618      	mov	r0, r3
 8008640:	3710      	adds	r7, #16
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	2000028c 	.word	0x2000028c

0800864c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b082      	sub	sp, #8
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	88db      	ldrh	r3, [r3, #6]
 800865a:	2b01      	cmp	r3, #1
 800865c:	d004      	beq.n	8008668 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800865e:	6839      	ldr	r1, [r7, #0]
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f000 f8e2 	bl	800882a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008666:	e023      	b.n	80086b0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800866e:	b2db      	uxtb	r3, r3
 8008670:	2b02      	cmp	r3, #2
 8008672:	dc02      	bgt.n	800867a <USBD_GetConfig+0x2e>
 8008674:	2b00      	cmp	r3, #0
 8008676:	dc03      	bgt.n	8008680 <USBD_GetConfig+0x34>
 8008678:	e015      	b.n	80086a6 <USBD_GetConfig+0x5a>
 800867a:	2b03      	cmp	r3, #3
 800867c:	d00b      	beq.n	8008696 <USBD_GetConfig+0x4a>
 800867e:	e012      	b.n	80086a6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	3308      	adds	r3, #8
 800868a:	2201      	movs	r2, #1
 800868c:	4619      	mov	r1, r3
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f948 	bl	8008924 <USBD_CtlSendData>
        break;
 8008694:	e00c      	b.n	80086b0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	3304      	adds	r3, #4
 800869a:	2201      	movs	r2, #1
 800869c:	4619      	mov	r1, r3
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 f940 	bl	8008924 <USBD_CtlSendData>
        break;
 80086a4:	e004      	b.n	80086b0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80086a6:	6839      	ldr	r1, [r7, #0]
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 f8be 	bl	800882a <USBD_CtlError>
        break;
 80086ae:	bf00      	nop
}
 80086b0:	bf00      	nop
 80086b2:	3708      	adds	r7, #8
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}

080086b8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b082      	sub	sp, #8
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	3b01      	subs	r3, #1
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	d81e      	bhi.n	800870e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	88db      	ldrh	r3, [r3, #6]
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d004      	beq.n	80086e2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80086d8:	6839      	ldr	r1, [r7, #0]
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f8a5 	bl	800882a <USBD_CtlError>
        break;
 80086e0:	e01a      	b.n	8008718 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2201      	movs	r2, #1
 80086e6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d005      	beq.n	80086fe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	f043 0202 	orr.w	r2, r3, #2
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	330c      	adds	r3, #12
 8008702:	2202      	movs	r2, #2
 8008704:	4619      	mov	r1, r3
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 f90c 	bl	8008924 <USBD_CtlSendData>
      break;
 800870c:	e004      	b.n	8008718 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800870e:	6839      	ldr	r1, [r7, #0]
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 f88a 	bl	800882a <USBD_CtlError>
      break;
 8008716:	bf00      	nop
  }
}
 8008718:	bf00      	nop
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b082      	sub	sp, #8
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
 8008728:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	885b      	ldrh	r3, [r3, #2]
 800872e:	2b01      	cmp	r3, #1
 8008730:	d107      	bne.n	8008742 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2201      	movs	r2, #1
 8008736:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f000 f953 	bl	80089e6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008740:	e013      	b.n	800876a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	885b      	ldrh	r3, [r3, #2]
 8008746:	2b02      	cmp	r3, #2
 8008748:	d10b      	bne.n	8008762 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	889b      	ldrh	r3, [r3, #4]
 800874e:	0a1b      	lsrs	r3, r3, #8
 8008750:	b29b      	uxth	r3, r3
 8008752:	b2da      	uxtb	r2, r3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f000 f943 	bl	80089e6 <USBD_CtlSendStatus>
}
 8008760:	e003      	b.n	800876a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008762:	6839      	ldr	r1, [r7, #0]
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 f860 	bl	800882a <USBD_CtlError>
}
 800876a:	bf00      	nop
 800876c:	3708      	adds	r7, #8
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}

08008772 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008772:	b580      	push	{r7, lr}
 8008774:	b082      	sub	sp, #8
 8008776:	af00      	add	r7, sp, #0
 8008778:	6078      	str	r0, [r7, #4]
 800877a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008782:	b2db      	uxtb	r3, r3
 8008784:	3b01      	subs	r3, #1
 8008786:	2b02      	cmp	r3, #2
 8008788:	d80b      	bhi.n	80087a2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	885b      	ldrh	r3, [r3, #2]
 800878e:	2b01      	cmp	r3, #1
 8008790:	d10c      	bne.n	80087ac <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 f923 	bl	80089e6 <USBD_CtlSendStatus>
      }
      break;
 80087a0:	e004      	b.n	80087ac <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80087a2:	6839      	ldr	r1, [r7, #0]
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f000 f840 	bl	800882a <USBD_CtlError>
      break;
 80087aa:	e000      	b.n	80087ae <USBD_ClrFeature+0x3c>
      break;
 80087ac:	bf00      	nop
  }
}
 80087ae:	bf00      	nop
 80087b0:	3708      	adds	r7, #8
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80087b6:	b580      	push	{r7, lr}
 80087b8:	b084      	sub	sp, #16
 80087ba:	af00      	add	r7, sp, #0
 80087bc:	6078      	str	r0, [r7, #4]
 80087be:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	781a      	ldrb	r2, [r3, #0]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	3301      	adds	r3, #1
 80087d0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	781a      	ldrb	r2, [r3, #0]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	3301      	adds	r3, #1
 80087de:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80087e0:	68f8      	ldr	r0, [r7, #12]
 80087e2:	f7ff fa13 	bl	8007c0c <SWAPBYTE>
 80087e6:	4603      	mov	r3, r0
 80087e8:	461a      	mov	r2, r3
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	3301      	adds	r3, #1
 80087f2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	3301      	adds	r3, #1
 80087f8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f7ff fa06 	bl	8007c0c <SWAPBYTE>
 8008800:	4603      	mov	r3, r0
 8008802:	461a      	mov	r2, r3
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	3301      	adds	r3, #1
 800880c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	3301      	adds	r3, #1
 8008812:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	f7ff f9f9 	bl	8007c0c <SWAPBYTE>
 800881a:	4603      	mov	r3, r0
 800881c:	461a      	mov	r2, r3
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	80da      	strh	r2, [r3, #6]
}
 8008822:	bf00      	nop
 8008824:	3710      	adds	r7, #16
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b082      	sub	sp, #8
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
 8008832:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008834:	2180      	movs	r1, #128	@ 0x80
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 fd40 	bl	80092bc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800883c:	2100      	movs	r1, #0
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 fd3c 	bl	80092bc <USBD_LL_StallEP>
}
 8008844:	bf00      	nop
 8008846:	3708      	adds	r7, #8
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b086      	sub	sp, #24
 8008850:	af00      	add	r7, sp, #0
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	60b9      	str	r1, [r7, #8]
 8008856:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008858:	2300      	movs	r3, #0
 800885a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d042      	beq.n	80088e8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008866:	6938      	ldr	r0, [r7, #16]
 8008868:	f000 f842 	bl	80088f0 <USBD_GetLen>
 800886c:	4603      	mov	r3, r0
 800886e:	3301      	adds	r3, #1
 8008870:	005b      	lsls	r3, r3, #1
 8008872:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008876:	d808      	bhi.n	800888a <USBD_GetString+0x3e>
 8008878:	6938      	ldr	r0, [r7, #16]
 800887a:	f000 f839 	bl	80088f0 <USBD_GetLen>
 800887e:	4603      	mov	r3, r0
 8008880:	3301      	adds	r3, #1
 8008882:	b29b      	uxth	r3, r3
 8008884:	005b      	lsls	r3, r3, #1
 8008886:	b29a      	uxth	r2, r3
 8008888:	e001      	b.n	800888e <USBD_GetString+0x42>
 800888a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008892:	7dfb      	ldrb	r3, [r7, #23]
 8008894:	68ba      	ldr	r2, [r7, #8]
 8008896:	4413      	add	r3, r2
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	7812      	ldrb	r2, [r2, #0]
 800889c:	701a      	strb	r2, [r3, #0]
  idx++;
 800889e:	7dfb      	ldrb	r3, [r7, #23]
 80088a0:	3301      	adds	r3, #1
 80088a2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80088a4:	7dfb      	ldrb	r3, [r7, #23]
 80088a6:	68ba      	ldr	r2, [r7, #8]
 80088a8:	4413      	add	r3, r2
 80088aa:	2203      	movs	r2, #3
 80088ac:	701a      	strb	r2, [r3, #0]
  idx++;
 80088ae:	7dfb      	ldrb	r3, [r7, #23]
 80088b0:	3301      	adds	r3, #1
 80088b2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80088b4:	e013      	b.n	80088de <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80088b6:	7dfb      	ldrb	r3, [r7, #23]
 80088b8:	68ba      	ldr	r2, [r7, #8]
 80088ba:	4413      	add	r3, r2
 80088bc:	693a      	ldr	r2, [r7, #16]
 80088be:	7812      	ldrb	r2, [r2, #0]
 80088c0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	3301      	adds	r3, #1
 80088c6:	613b      	str	r3, [r7, #16]
    idx++;
 80088c8:	7dfb      	ldrb	r3, [r7, #23]
 80088ca:	3301      	adds	r3, #1
 80088cc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80088ce:	7dfb      	ldrb	r3, [r7, #23]
 80088d0:	68ba      	ldr	r2, [r7, #8]
 80088d2:	4413      	add	r3, r2
 80088d4:	2200      	movs	r2, #0
 80088d6:	701a      	strb	r2, [r3, #0]
    idx++;
 80088d8:	7dfb      	ldrb	r3, [r7, #23]
 80088da:	3301      	adds	r3, #1
 80088dc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d1e7      	bne.n	80088b6 <USBD_GetString+0x6a>
 80088e6:	e000      	b.n	80088ea <USBD_GetString+0x9e>
    return;
 80088e8:	bf00      	nop
  }
}
 80088ea:	3718      	adds	r7, #24
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b085      	sub	sp, #20
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80088f8:	2300      	movs	r3, #0
 80088fa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008900:	e005      	b.n	800890e <USBD_GetLen+0x1e>
  {
    len++;
 8008902:	7bfb      	ldrb	r3, [r7, #15]
 8008904:	3301      	adds	r3, #1
 8008906:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	3301      	adds	r3, #1
 800890c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	781b      	ldrb	r3, [r3, #0]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d1f5      	bne.n	8008902 <USBD_GetLen+0x12>
  }

  return len;
 8008916:	7bfb      	ldrb	r3, [r7, #15]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3714      	adds	r7, #20
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr

08008924 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2202      	movs	r2, #2
 8008934:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	68ba      	ldr	r2, [r7, #8]
 8008942:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	687a      	ldr	r2, [r7, #4]
 8008948:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	68ba      	ldr	r2, [r7, #8]
 800894e:	2100      	movs	r1, #0
 8008950:	68f8      	ldr	r0, [r7, #12]
 8008952:	f000 fd3c 	bl	80093ce <USBD_LL_Transmit>

  return USBD_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3710      	adds	r7, #16
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b084      	sub	sp, #16
 8008964:	af00      	add	r7, sp, #0
 8008966:	60f8      	str	r0, [r7, #12]
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	68ba      	ldr	r2, [r7, #8]
 8008970:	2100      	movs	r1, #0
 8008972:	68f8      	ldr	r0, [r7, #12]
 8008974:	f000 fd2b 	bl	80093ce <USBD_LL_Transmit>

  return USBD_OK;
 8008978:	2300      	movs	r3, #0
}
 800897a:	4618      	mov	r0, r3
 800897c:	3710      	adds	r7, #16
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}

08008982 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008982:	b580      	push	{r7, lr}
 8008984:	b084      	sub	sp, #16
 8008986:	af00      	add	r7, sp, #0
 8008988:	60f8      	str	r0, [r7, #12]
 800898a:	60b9      	str	r1, [r7, #8]
 800898c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2203      	movs	r2, #3
 8008992:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	68ba      	ldr	r2, [r7, #8]
 80089a2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	2100      	movs	r1, #0
 80089b4:	68f8      	ldr	r0, [r7, #12]
 80089b6:	f000 fd2b 	bl	8009410 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089ba:	2300      	movs	r3, #0
}
 80089bc:	4618      	mov	r0, r3
 80089be:	3710      	adds	r7, #16
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}

080089c4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	60f8      	str	r0, [r7, #12]
 80089cc:	60b9      	str	r1, [r7, #8]
 80089ce:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	68ba      	ldr	r2, [r7, #8]
 80089d4:	2100      	movs	r1, #0
 80089d6:	68f8      	ldr	r0, [r7, #12]
 80089d8:	f000 fd1a 	bl	8009410 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3710      	adds	r7, #16
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}

080089e6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80089e6:	b580      	push	{r7, lr}
 80089e8:	b082      	sub	sp, #8
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2204      	movs	r2, #4
 80089f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80089f6:	2300      	movs	r3, #0
 80089f8:	2200      	movs	r2, #0
 80089fa:	2100      	movs	r1, #0
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f000 fce6 	bl	80093ce <USBD_LL_Transmit>

  return USBD_OK;
 8008a02:	2300      	movs	r3, #0
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3708      	adds	r7, #8
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b082      	sub	sp, #8
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2205      	movs	r2, #5
 8008a18:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	2200      	movs	r2, #0
 8008a20:	2100      	movs	r1, #0
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f000 fcf4 	bl	8009410 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008a28:	2300      	movs	r3, #0
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3708      	adds	r7, #8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
	...

08008a34 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008a38:	2200      	movs	r2, #0
 8008a3a:	4912      	ldr	r1, [pc, #72]	@ (8008a84 <MX_USB_DEVICE_Init+0x50>)
 8008a3c:	4812      	ldr	r0, [pc, #72]	@ (8008a88 <MX_USB_DEVICE_Init+0x54>)
 8008a3e:	f7fe fcaf 	bl	80073a0 <USBD_Init>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d001      	beq.n	8008a4c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008a48:	f7f8 fbf2 	bl	8001230 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008a4c:	490f      	ldr	r1, [pc, #60]	@ (8008a8c <MX_USB_DEVICE_Init+0x58>)
 8008a4e:	480e      	ldr	r0, [pc, #56]	@ (8008a88 <MX_USB_DEVICE_Init+0x54>)
 8008a50:	f7fe fcd6 	bl	8007400 <USBD_RegisterClass>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d001      	beq.n	8008a5e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008a5a:	f7f8 fbe9 	bl	8001230 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008a5e:	490c      	ldr	r1, [pc, #48]	@ (8008a90 <MX_USB_DEVICE_Init+0x5c>)
 8008a60:	4809      	ldr	r0, [pc, #36]	@ (8008a88 <MX_USB_DEVICE_Init+0x54>)
 8008a62:	f7fe fbcd 	bl	8007200 <USBD_CDC_RegisterInterface>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008a6c:	f7f8 fbe0 	bl	8001230 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008a70:	4805      	ldr	r0, [pc, #20]	@ (8008a88 <MX_USB_DEVICE_Init+0x54>)
 8008a72:	f7fe fcfb 	bl	800746c <USBD_Start>
 8008a76:	4603      	mov	r3, r0
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d001      	beq.n	8008a80 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008a7c:	f7f8 fbd8 	bl	8001230 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008a80:	bf00      	nop
 8008a82:	bd80      	pop	{r7, pc}
 8008a84:	200000cc 	.word	0x200000cc
 8008a88:	20000290 	.word	0x20000290
 8008a8c:	20000038 	.word	0x20000038
 8008a90:	200000b8 	.word	0x200000b8

08008a94 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008a98:	2200      	movs	r2, #0
 8008a9a:	4905      	ldr	r1, [pc, #20]	@ (8008ab0 <CDC_Init_FS+0x1c>)
 8008a9c:	4805      	ldr	r0, [pc, #20]	@ (8008ab4 <CDC_Init_FS+0x20>)
 8008a9e:	f7fe fbc9 	bl	8007234 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008aa2:	4905      	ldr	r1, [pc, #20]	@ (8008ab8 <CDC_Init_FS+0x24>)
 8008aa4:	4803      	ldr	r0, [pc, #12]	@ (8008ab4 <CDC_Init_FS+0x20>)
 8008aa6:	f7fe fbe7 	bl	8007278 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008aaa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	bd80      	pop	{r7, pc}
 8008ab0:	20000d6c 	.word	0x20000d6c
 8008ab4:	20000290 	.word	0x20000290
 8008ab8:	2000056c 	.word	0x2000056c

08008abc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008abc:	b480      	push	{r7}
 8008abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008ac0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr

08008acc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b083      	sub	sp, #12
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	6039      	str	r1, [r7, #0]
 8008ad6:	71fb      	strb	r3, [r7, #7]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008adc:	79fb      	ldrb	r3, [r7, #7]
 8008ade:	2b23      	cmp	r3, #35	@ 0x23
 8008ae0:	d84a      	bhi.n	8008b78 <CDC_Control_FS+0xac>
 8008ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ae8 <CDC_Control_FS+0x1c>)
 8008ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae8:	08008b79 	.word	0x08008b79
 8008aec:	08008b79 	.word	0x08008b79
 8008af0:	08008b79 	.word	0x08008b79
 8008af4:	08008b79 	.word	0x08008b79
 8008af8:	08008b79 	.word	0x08008b79
 8008afc:	08008b79 	.word	0x08008b79
 8008b00:	08008b79 	.word	0x08008b79
 8008b04:	08008b79 	.word	0x08008b79
 8008b08:	08008b79 	.word	0x08008b79
 8008b0c:	08008b79 	.word	0x08008b79
 8008b10:	08008b79 	.word	0x08008b79
 8008b14:	08008b79 	.word	0x08008b79
 8008b18:	08008b79 	.word	0x08008b79
 8008b1c:	08008b79 	.word	0x08008b79
 8008b20:	08008b79 	.word	0x08008b79
 8008b24:	08008b79 	.word	0x08008b79
 8008b28:	08008b79 	.word	0x08008b79
 8008b2c:	08008b79 	.word	0x08008b79
 8008b30:	08008b79 	.word	0x08008b79
 8008b34:	08008b79 	.word	0x08008b79
 8008b38:	08008b79 	.word	0x08008b79
 8008b3c:	08008b79 	.word	0x08008b79
 8008b40:	08008b79 	.word	0x08008b79
 8008b44:	08008b79 	.word	0x08008b79
 8008b48:	08008b79 	.word	0x08008b79
 8008b4c:	08008b79 	.word	0x08008b79
 8008b50:	08008b79 	.word	0x08008b79
 8008b54:	08008b79 	.word	0x08008b79
 8008b58:	08008b79 	.word	0x08008b79
 8008b5c:	08008b79 	.word	0x08008b79
 8008b60:	08008b79 	.word	0x08008b79
 8008b64:	08008b79 	.word	0x08008b79
 8008b68:	08008b79 	.word	0x08008b79
 8008b6c:	08008b79 	.word	0x08008b79
 8008b70:	08008b79 	.word	0x08008b79
 8008b74:	08008b79 	.word	0x08008b79
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008b78:	bf00      	nop
  }

  return (USBD_OK);
 8008b7a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	370c      	adds	r7, #12
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr

08008b88 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b082      	sub	sp, #8
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008b92:	6879      	ldr	r1, [r7, #4]
 8008b94:	4805      	ldr	r0, [pc, #20]	@ (8008bac <CDC_Receive_FS+0x24>)
 8008b96:	f7fe fb6f 	bl	8007278 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008b9a:	4804      	ldr	r0, [pc, #16]	@ (8008bac <CDC_Receive_FS+0x24>)
 8008b9c:	f7fe fbca 	bl	8007334 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008ba0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	20000290 	.word	0x20000290

08008bb0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b084      	sub	sp, #16
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	460b      	mov	r3, r1
 8008bba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8008bf8 <CDC_Transmit_FS+0x48>)
 8008bc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008bc6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d001      	beq.n	8008bd6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	e00b      	b.n	8008bee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008bd6:	887b      	ldrh	r3, [r7, #2]
 8008bd8:	461a      	mov	r2, r3
 8008bda:	6879      	ldr	r1, [r7, #4]
 8008bdc:	4806      	ldr	r0, [pc, #24]	@ (8008bf8 <CDC_Transmit_FS+0x48>)
 8008bde:	f7fe fb29 	bl	8007234 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008be2:	4805      	ldr	r0, [pc, #20]	@ (8008bf8 <CDC_Transmit_FS+0x48>)
 8008be4:	f7fe fb66 	bl	80072b4 <USBD_CDC_TransmitPacket>
 8008be8:	4603      	mov	r3, r0
 8008bea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3710      	adds	r7, #16
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	20000290 	.word	0x20000290

08008bfc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b087      	sub	sp, #28
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	60f8      	str	r0, [r7, #12]
 8008c04:	60b9      	str	r1, [r7, #8]
 8008c06:	4613      	mov	r3, r2
 8008c08:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008c0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	371c      	adds	r7, #28
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr

08008c1e <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 8008c1e:	b580      	push	{r7, lr}
 8008c20:	b084      	sub	sp, #16
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8008c2c:	e002      	b.n	8008c34 <__io_putchar+0x16>
        HAL_Delay(1);
 8008c2e:	2001      	movs	r0, #1
 8008c30:	f7f8 fd40 	bl	80016b4 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 8008c34:	f107 030f 	add.w	r3, r7, #15
 8008c38:	2101      	movs	r1, #1
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	f7ff ffb8 	bl	8008bb0 <CDC_Transmit_FS>
 8008c40:	4603      	mov	r3, r0
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d0f3      	beq.n	8008c2e <__io_putchar+0x10>
    }
    return ch;
 8008c46:	687b      	ldr	r3, [r7, #4]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	4603      	mov	r3, r0
 8008c58:	6039      	str	r1, [r7, #0]
 8008c5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	2212      	movs	r2, #18
 8008c60:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008c62:	4b03      	ldr	r3, [pc, #12]	@ (8008c70 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr
 8008c70:	200000ec 	.word	0x200000ec

08008c74 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	6039      	str	r1, [r7, #0]
 8008c7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	2204      	movs	r2, #4
 8008c84:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008c86:	4b03      	ldr	r3, [pc, #12]	@ (8008c94 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	370c      	adds	r7, #12
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr
 8008c94:	2000010c 	.word	0x2000010c

08008c98 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	6039      	str	r1, [r7, #0]
 8008ca2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ca4:	79fb      	ldrb	r3, [r7, #7]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d105      	bne.n	8008cb6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008caa:	683a      	ldr	r2, [r7, #0]
 8008cac:	4907      	ldr	r1, [pc, #28]	@ (8008ccc <USBD_FS_ProductStrDescriptor+0x34>)
 8008cae:	4808      	ldr	r0, [pc, #32]	@ (8008cd0 <USBD_FS_ProductStrDescriptor+0x38>)
 8008cb0:	f7ff fdcc 	bl	800884c <USBD_GetString>
 8008cb4:	e004      	b.n	8008cc0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008cb6:	683a      	ldr	r2, [r7, #0]
 8008cb8:	4904      	ldr	r1, [pc, #16]	@ (8008ccc <USBD_FS_ProductStrDescriptor+0x34>)
 8008cba:	4805      	ldr	r0, [pc, #20]	@ (8008cd0 <USBD_FS_ProductStrDescriptor+0x38>)
 8008cbc:	f7ff fdc6 	bl	800884c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008cc0:	4b02      	ldr	r3, [pc, #8]	@ (8008ccc <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3708      	adds	r7, #8
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	2000156c 	.word	0x2000156c
 8008cd0:	0800a46c 	.word	0x0800a46c

08008cd4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b082      	sub	sp, #8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	4603      	mov	r3, r0
 8008cdc:	6039      	str	r1, [r7, #0]
 8008cde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008ce0:	683a      	ldr	r2, [r7, #0]
 8008ce2:	4904      	ldr	r1, [pc, #16]	@ (8008cf4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008ce4:	4804      	ldr	r0, [pc, #16]	@ (8008cf8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008ce6:	f7ff fdb1 	bl	800884c <USBD_GetString>
  return USBD_StrDesc;
 8008cea:	4b02      	ldr	r3, [pc, #8]	@ (8008cf4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3708      	adds	r7, #8
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	2000156c 	.word	0x2000156c
 8008cf8:	0800a484 	.word	0x0800a484

08008cfc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b082      	sub	sp, #8
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	4603      	mov	r3, r0
 8008d04:	6039      	str	r1, [r7, #0]
 8008d06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	221a      	movs	r2, #26
 8008d0c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008d0e:	f000 f855 	bl	8008dbc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008d12:	4b02      	ldr	r3, [pc, #8]	@ (8008d1c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3708      	adds	r7, #8
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}
 8008d1c:	20000110 	.word	0x20000110

08008d20 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	4603      	mov	r3, r0
 8008d28:	6039      	str	r1, [r7, #0]
 8008d2a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008d2c:	79fb      	ldrb	r3, [r7, #7]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d105      	bne.n	8008d3e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d32:	683a      	ldr	r2, [r7, #0]
 8008d34:	4907      	ldr	r1, [pc, #28]	@ (8008d54 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008d36:	4808      	ldr	r0, [pc, #32]	@ (8008d58 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008d38:	f7ff fd88 	bl	800884c <USBD_GetString>
 8008d3c:	e004      	b.n	8008d48 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d3e:	683a      	ldr	r2, [r7, #0]
 8008d40:	4904      	ldr	r1, [pc, #16]	@ (8008d54 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008d42:	4805      	ldr	r0, [pc, #20]	@ (8008d58 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008d44:	f7ff fd82 	bl	800884c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d48:	4b02      	ldr	r3, [pc, #8]	@ (8008d54 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3708      	adds	r7, #8
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
 8008d52:	bf00      	nop
 8008d54:	2000156c 	.word	0x2000156c
 8008d58:	0800a498 	.word	0x0800a498

08008d5c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b082      	sub	sp, #8
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	4603      	mov	r3, r0
 8008d64:	6039      	str	r1, [r7, #0]
 8008d66:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008d68:	79fb      	ldrb	r3, [r7, #7]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d105      	bne.n	8008d7a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d6e:	683a      	ldr	r2, [r7, #0]
 8008d70:	4907      	ldr	r1, [pc, #28]	@ (8008d90 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008d72:	4808      	ldr	r0, [pc, #32]	@ (8008d94 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008d74:	f7ff fd6a 	bl	800884c <USBD_GetString>
 8008d78:	e004      	b.n	8008d84 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	4904      	ldr	r1, [pc, #16]	@ (8008d90 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008d7e:	4805      	ldr	r0, [pc, #20]	@ (8008d94 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008d80:	f7ff fd64 	bl	800884c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d84:	4b02      	ldr	r3, [pc, #8]	@ (8008d90 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008d86:	4618      	mov	r0, r3
 8008d88:	3708      	adds	r7, #8
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	bd80      	pop	{r7, pc}
 8008d8e:	bf00      	nop
 8008d90:	2000156c 	.word	0x2000156c
 8008d94:	0800a4a4 	.word	0x0800a4a4

08008d98 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b083      	sub	sp, #12
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	4603      	mov	r3, r0
 8008da0:	6039      	str	r1, [r7, #0]
 8008da2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	220c      	movs	r2, #12
 8008da8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8008daa:	4b03      	ldr	r3, [pc, #12]	@ (8008db8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	370c      	adds	r7, #12
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr
 8008db8:	20000100 	.word	0x20000100

08008dbc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b084      	sub	sp, #16
 8008dc0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008dc2:	4b0f      	ldr	r3, [pc, #60]	@ (8008e00 <Get_SerialNum+0x44>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8008e04 <Get_SerialNum+0x48>)
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008dce:	4b0e      	ldr	r3, [pc, #56]	@ (8008e08 <Get_SerialNum+0x4c>)
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4413      	add	r3, r2
 8008dda:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d009      	beq.n	8008df6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008de2:	2208      	movs	r2, #8
 8008de4:	4909      	ldr	r1, [pc, #36]	@ (8008e0c <Get_SerialNum+0x50>)
 8008de6:	68f8      	ldr	r0, [r7, #12]
 8008de8:	f000 f814 	bl	8008e14 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008dec:	2204      	movs	r2, #4
 8008dee:	4908      	ldr	r1, [pc, #32]	@ (8008e10 <Get_SerialNum+0x54>)
 8008df0:	68b8      	ldr	r0, [r7, #8]
 8008df2:	f000 f80f 	bl	8008e14 <IntToUnicode>
  }
}
 8008df6:	bf00      	nop
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}
 8008dfe:	bf00      	nop
 8008e00:	1ff07a10 	.word	0x1ff07a10
 8008e04:	1ff07a14 	.word	0x1ff07a14
 8008e08:	1ff07a18 	.word	0x1ff07a18
 8008e0c:	20000112 	.word	0x20000112
 8008e10:	20000122 	.word	0x20000122

08008e14 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b087      	sub	sp, #28
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	4613      	mov	r3, r2
 8008e20:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008e22:	2300      	movs	r3, #0
 8008e24:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008e26:	2300      	movs	r3, #0
 8008e28:	75fb      	strb	r3, [r7, #23]
 8008e2a:	e027      	b.n	8008e7c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	0f1b      	lsrs	r3, r3, #28
 8008e30:	2b09      	cmp	r3, #9
 8008e32:	d80b      	bhi.n	8008e4c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	0f1b      	lsrs	r3, r3, #28
 8008e38:	b2da      	uxtb	r2, r3
 8008e3a:	7dfb      	ldrb	r3, [r7, #23]
 8008e3c:	005b      	lsls	r3, r3, #1
 8008e3e:	4619      	mov	r1, r3
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	440b      	add	r3, r1
 8008e44:	3230      	adds	r2, #48	@ 0x30
 8008e46:	b2d2      	uxtb	r2, r2
 8008e48:	701a      	strb	r2, [r3, #0]
 8008e4a:	e00a      	b.n	8008e62 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	0f1b      	lsrs	r3, r3, #28
 8008e50:	b2da      	uxtb	r2, r3
 8008e52:	7dfb      	ldrb	r3, [r7, #23]
 8008e54:	005b      	lsls	r3, r3, #1
 8008e56:	4619      	mov	r1, r3
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	440b      	add	r3, r1
 8008e5c:	3237      	adds	r2, #55	@ 0x37
 8008e5e:	b2d2      	uxtb	r2, r2
 8008e60:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	011b      	lsls	r3, r3, #4
 8008e66:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008e68:	7dfb      	ldrb	r3, [r7, #23]
 8008e6a:	005b      	lsls	r3, r3, #1
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	68ba      	ldr	r2, [r7, #8]
 8008e70:	4413      	add	r3, r2
 8008e72:	2200      	movs	r2, #0
 8008e74:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008e76:	7dfb      	ldrb	r3, [r7, #23]
 8008e78:	3301      	adds	r3, #1
 8008e7a:	75fb      	strb	r3, [r7, #23]
 8008e7c:	7dfa      	ldrb	r2, [r7, #23]
 8008e7e:	79fb      	ldrb	r3, [r7, #7]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d3d3      	bcc.n	8008e2c <IntToUnicode+0x18>
  }
}
 8008e84:	bf00      	nop
 8008e86:	bf00      	nop
 8008e88:	371c      	adds	r7, #28
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
	...

08008e94 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b0aa      	sub	sp, #168	@ 0xa8
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e9c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	601a      	str	r2, [r3, #0]
 8008ea4:	605a      	str	r2, [r3, #4]
 8008ea6:	609a      	str	r2, [r3, #8]
 8008ea8:	60da      	str	r2, [r3, #12]
 8008eaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008eac:	f107 0314 	add.w	r3, r7, #20
 8008eb0:	2280      	movs	r2, #128	@ 0x80
 8008eb2:	2100      	movs	r1, #0
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	f000 fcf1 	bl	800989c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ec2:	d151      	bne.n	8008f68 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8008ec4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008ec8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008ed0:	f107 0314 	add.w	r3, r7, #20
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f7fa fe7d 	bl	8003bd4 <HAL_RCCEx_PeriphCLKConfig>
 8008eda:	4603      	mov	r3, r0
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d001      	beq.n	8008ee4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8008ee0:	f7f8 f9a6 	bl	8001230 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008ee4:	4b22      	ldr	r3, [pc, #136]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ee8:	4a21      	ldr	r2, [pc, #132]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008eea:	f043 0301 	orr.w	r3, r3, #1
 8008eee:	6313      	str	r3, [r2, #48]	@ 0x30
 8008ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	613b      	str	r3, [r7, #16]
 8008efa:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008efc:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008f00:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f04:	2302      	movs	r3, #2
 8008f06:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008f10:	2303      	movs	r3, #3
 8008f12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008f16:	230a      	movs	r3, #10
 8008f18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f1c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008f20:	4619      	mov	r1, r3
 8008f22:	4814      	ldr	r0, [pc, #80]	@ (8008f74 <HAL_PCD_MspInit+0xe0>)
 8008f24:	f7f8 fcfc 	bl	8001920 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008f28:	4b11      	ldr	r3, [pc, #68]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f2c:	4a10      	ldr	r2, [pc, #64]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f32:	6353      	str	r3, [r2, #52]	@ 0x34
 8008f34:	4b0e      	ldr	r3, [pc, #56]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008f36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f3c:	60fb      	str	r3, [r7, #12]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	4b0b      	ldr	r3, [pc, #44]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008f42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f44:	4a0a      	ldr	r2, [pc, #40]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008f46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008f4a:	6453      	str	r3, [r2, #68]	@ 0x44
 8008f4c:	4b08      	ldr	r3, [pc, #32]	@ (8008f70 <HAL_PCD_MspInit+0xdc>)
 8008f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008f54:	60bb      	str	r3, [r7, #8]
 8008f56:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008f58:	2200      	movs	r2, #0
 8008f5a:	2100      	movs	r1, #0
 8008f5c:	2043      	movs	r0, #67	@ 0x43
 8008f5e:	f7f8 fca8 	bl	80018b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008f62:	2043      	movs	r0, #67	@ 0x43
 8008f64:	f7f8 fcc1 	bl	80018ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008f68:	bf00      	nop
 8008f6a:	37a8      	adds	r7, #168	@ 0xa8
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}
 8008f70:	40023800 	.word	0x40023800
 8008f74:	40020000 	.word	0x40020000

08008f78 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008f8c:	4619      	mov	r1, r3
 8008f8e:	4610      	mov	r0, r2
 8008f90:	f7fe fab9 	bl	8007506 <USBD_LL_SetupStage>
}
 8008f94:	bf00      	nop
 8008f96:	3708      	adds	r7, #8
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b082      	sub	sp, #8
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8008fae:	78fa      	ldrb	r2, [r7, #3]
 8008fb0:	6879      	ldr	r1, [r7, #4]
 8008fb2:	4613      	mov	r3, r2
 8008fb4:	00db      	lsls	r3, r3, #3
 8008fb6:	4413      	add	r3, r2
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	440b      	add	r3, r1
 8008fbc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	78fb      	ldrb	r3, [r7, #3]
 8008fc4:	4619      	mov	r1, r3
 8008fc6:	f7fe faf3 	bl	80075b0 <USBD_LL_DataOutStage>
}
 8008fca:	bf00      	nop
 8008fcc:	3708      	adds	r7, #8
 8008fce:	46bd      	mov	sp, r7
 8008fd0:	bd80      	pop	{r7, pc}

08008fd2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008fd2:	b580      	push	{r7, lr}
 8008fd4:	b082      	sub	sp, #8
 8008fd6:	af00      	add	r7, sp, #0
 8008fd8:	6078      	str	r0, [r7, #4]
 8008fda:	460b      	mov	r3, r1
 8008fdc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8008fe4:	78fa      	ldrb	r2, [r7, #3]
 8008fe6:	6879      	ldr	r1, [r7, #4]
 8008fe8:	4613      	mov	r3, r2
 8008fea:	00db      	lsls	r3, r3, #3
 8008fec:	4413      	add	r3, r2
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	440b      	add	r3, r1
 8008ff2:	3320      	adds	r3, #32
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	78fb      	ldrb	r3, [r7, #3]
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	f7fe fb95 	bl	8007728 <USBD_LL_DataInStage>
}
 8008ffe:	bf00      	nop
 8009000:	3708      	adds	r7, #8
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b082      	sub	sp, #8
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009014:	4618      	mov	r0, r3
 8009016:	f7fe fcd9 	bl	80079cc <USBD_LL_SOF>
}
 800901a:	bf00      	nop
 800901c:	3708      	adds	r7, #8
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}

08009022 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009022:	b580      	push	{r7, lr}
 8009024:	b084      	sub	sp, #16
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800902a:	2301      	movs	r3, #1
 800902c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	79db      	ldrb	r3, [r3, #7]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d102      	bne.n	800903c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009036:	2300      	movs	r3, #0
 8009038:	73fb      	strb	r3, [r7, #15]
 800903a:	e008      	b.n	800904e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	79db      	ldrb	r3, [r3, #7]
 8009040:	2b02      	cmp	r3, #2
 8009042:	d102      	bne.n	800904a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009044:	2301      	movs	r3, #1
 8009046:	73fb      	strb	r3, [r7, #15]
 8009048:	e001      	b.n	800904e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800904a:	f7f8 f8f1 	bl	8001230 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009054:	7bfa      	ldrb	r2, [r7, #15]
 8009056:	4611      	mov	r1, r2
 8009058:	4618      	mov	r0, r3
 800905a:	f7fe fc73 	bl	8007944 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009064:	4618      	mov	r0, r3
 8009066:	f7fe fc1a 	bl	800789e <USBD_LL_Reset>
}
 800906a:	bf00      	nop
 800906c:	3710      	adds	r7, #16
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
	...

08009074 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009082:	4618      	mov	r0, r3
 8009084:	f7fe fc6e 	bl	8007964 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	6812      	ldr	r2, [r2, #0]
 8009096:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800909a:	f043 0301 	orr.w	r3, r3, #1
 800909e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	7adb      	ldrb	r3, [r3, #11]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d005      	beq.n	80090b4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80090a8:	4b04      	ldr	r3, [pc, #16]	@ (80090bc <HAL_PCD_SuspendCallback+0x48>)
 80090aa:	691b      	ldr	r3, [r3, #16]
 80090ac:	4a03      	ldr	r2, [pc, #12]	@ (80090bc <HAL_PCD_SuspendCallback+0x48>)
 80090ae:	f043 0306 	orr.w	r3, r3, #6
 80090b2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80090b4:	bf00      	nop
 80090b6:	3708      	adds	r7, #8
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}
 80090bc:	e000ed00 	.word	0xe000ed00

080090c0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b082      	sub	sp, #8
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80090ce:	4618      	mov	r0, r3
 80090d0:	f7fe fc64 	bl	800799c <USBD_LL_Resume>
}
 80090d4:	bf00      	nop
 80090d6:	3708      	adds	r7, #8
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}

080090dc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
 80090e4:	460b      	mov	r3, r1
 80090e6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80090ee:	78fa      	ldrb	r2, [r7, #3]
 80090f0:	4611      	mov	r1, r2
 80090f2:	4618      	mov	r0, r3
 80090f4:	f7fe fcbc 	bl	8007a70 <USBD_LL_IsoOUTIncomplete>
}
 80090f8:	bf00      	nop
 80090fa:	3708      	adds	r7, #8
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b082      	sub	sp, #8
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
 8009108:	460b      	mov	r3, r1
 800910a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009112:	78fa      	ldrb	r2, [r7, #3]
 8009114:	4611      	mov	r1, r2
 8009116:	4618      	mov	r0, r3
 8009118:	f7fe fc78 	bl	8007a0c <USBD_LL_IsoINIncomplete>
}
 800911c:	bf00      	nop
 800911e:	3708      	adds	r7, #8
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b082      	sub	sp, #8
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009132:	4618      	mov	r0, r3
 8009134:	f7fe fcce 	bl	8007ad4 <USBD_LL_DevConnected>
}
 8009138:	bf00      	nop
 800913a:	3708      	adds	r7, #8
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}

08009140 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b082      	sub	sp, #8
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800914e:	4618      	mov	r0, r3
 8009150:	f7fe fccb 	bl	8007aea <USBD_LL_DevDisconnected>
}
 8009154:	bf00      	nop
 8009156:	3708      	adds	r7, #8
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b082      	sub	sp, #8
 8009160:	af00      	add	r7, sp, #0
 8009162:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d13f      	bne.n	80091ec <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800916c:	4a22      	ldr	r2, [pc, #136]	@ (80091f8 <USBD_LL_Init+0x9c>)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	4a20      	ldr	r2, [pc, #128]	@ (80091f8 <USBD_LL_Init+0x9c>)
 8009178:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800917c:	4b1e      	ldr	r3, [pc, #120]	@ (80091f8 <USBD_LL_Init+0x9c>)
 800917e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009182:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009184:	4b1c      	ldr	r3, [pc, #112]	@ (80091f8 <USBD_LL_Init+0x9c>)
 8009186:	2206      	movs	r2, #6
 8009188:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800918a:	4b1b      	ldr	r3, [pc, #108]	@ (80091f8 <USBD_LL_Init+0x9c>)
 800918c:	2202      	movs	r2, #2
 800918e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009190:	4b19      	ldr	r3, [pc, #100]	@ (80091f8 <USBD_LL_Init+0x9c>)
 8009192:	2200      	movs	r2, #0
 8009194:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009196:	4b18      	ldr	r3, [pc, #96]	@ (80091f8 <USBD_LL_Init+0x9c>)
 8009198:	2202      	movs	r2, #2
 800919a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800919c:	4b16      	ldr	r3, [pc, #88]	@ (80091f8 <USBD_LL_Init+0x9c>)
 800919e:	2200      	movs	r2, #0
 80091a0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80091a2:	4b15      	ldr	r3, [pc, #84]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091a4:	2200      	movs	r2, #0
 80091a6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80091a8:	4b13      	ldr	r3, [pc, #76]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091aa:	2200      	movs	r2, #0
 80091ac:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80091ae:	4b12      	ldr	r3, [pc, #72]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091b0:	2200      	movs	r2, #0
 80091b2:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80091b4:	4b10      	ldr	r3, [pc, #64]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091b6:	2200      	movs	r2, #0
 80091b8:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80091ba:	4b0f      	ldr	r3, [pc, #60]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091bc:	2200      	movs	r2, #0
 80091be:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80091c0:	480d      	ldr	r0, [pc, #52]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091c2:	f7f8 fd7b 	bl	8001cbc <HAL_PCD_Init>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d001      	beq.n	80091d0 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 80091cc:	f7f8 f830 	bl	8001230 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80091d0:	2180      	movs	r1, #128	@ 0x80
 80091d2:	4809      	ldr	r0, [pc, #36]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091d4:	f7f9 ffc9 	bl	800316a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80091d8:	2240      	movs	r2, #64	@ 0x40
 80091da:	2100      	movs	r1, #0
 80091dc:	4806      	ldr	r0, [pc, #24]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091de:	f7f9 ff7d 	bl	80030dc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80091e2:	2280      	movs	r2, #128	@ 0x80
 80091e4:	2101      	movs	r1, #1
 80091e6:	4804      	ldr	r0, [pc, #16]	@ (80091f8 <USBD_LL_Init+0x9c>)
 80091e8:	f7f9 ff78 	bl	80030dc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3708      	adds	r7, #8
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}
 80091f6:	bf00      	nop
 80091f8:	2000176c 	.word	0x2000176c

080091fc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b084      	sub	sp, #16
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009204:	2300      	movs	r3, #0
 8009206:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009208:	2300      	movs	r3, #0
 800920a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009212:	4618      	mov	r0, r3
 8009214:	f7f8 fe68 	bl	8001ee8 <HAL_PCD_Start>
 8009218:	4603      	mov	r3, r0
 800921a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800921c:	7bfb      	ldrb	r3, [r7, #15]
 800921e:	4618      	mov	r0, r3
 8009220:	f000 f97e 	bl	8009520 <USBD_Get_USB_Status>
 8009224:	4603      	mov	r3, r0
 8009226:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009228:	7bbb      	ldrb	r3, [r7, #14]
}
 800922a:	4618      	mov	r0, r3
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b084      	sub	sp, #16
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
 800923a:	4608      	mov	r0, r1
 800923c:	4611      	mov	r1, r2
 800923e:	461a      	mov	r2, r3
 8009240:	4603      	mov	r3, r0
 8009242:	70fb      	strb	r3, [r7, #3]
 8009244:	460b      	mov	r3, r1
 8009246:	70bb      	strb	r3, [r7, #2]
 8009248:	4613      	mov	r3, r2
 800924a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800924c:	2300      	movs	r3, #0
 800924e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009250:	2300      	movs	r3, #0
 8009252:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800925a:	78bb      	ldrb	r3, [r7, #2]
 800925c:	883a      	ldrh	r2, [r7, #0]
 800925e:	78f9      	ldrb	r1, [r7, #3]
 8009260:	f7f9 fb56 	bl	8002910 <HAL_PCD_EP_Open>
 8009264:	4603      	mov	r3, r0
 8009266:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009268:	7bfb      	ldrb	r3, [r7, #15]
 800926a:	4618      	mov	r0, r3
 800926c:	f000 f958 	bl	8009520 <USBD_Get_USB_Status>
 8009270:	4603      	mov	r3, r0
 8009272:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009274:	7bbb      	ldrb	r3, [r7, #14]
}
 8009276:	4618      	mov	r0, r3
 8009278:	3710      	adds	r7, #16
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b084      	sub	sp, #16
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	460b      	mov	r3, r1
 8009288:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800928a:	2300      	movs	r3, #0
 800928c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800928e:	2300      	movs	r3, #0
 8009290:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009298:	78fa      	ldrb	r2, [r7, #3]
 800929a:	4611      	mov	r1, r2
 800929c:	4618      	mov	r0, r3
 800929e:	f7f9 fba1 	bl	80029e4 <HAL_PCD_EP_Close>
 80092a2:	4603      	mov	r3, r0
 80092a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092a6:	7bfb      	ldrb	r3, [r7, #15]
 80092a8:	4618      	mov	r0, r3
 80092aa:	f000 f939 	bl	8009520 <USBD_Get_USB_Status>
 80092ae:	4603      	mov	r3, r0
 80092b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80092b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3710      	adds	r7, #16
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}

080092bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b084      	sub	sp, #16
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
 80092c4:	460b      	mov	r3, r1
 80092c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092c8:	2300      	movs	r3, #0
 80092ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092cc:	2300      	movs	r3, #0
 80092ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80092d6:	78fa      	ldrb	r2, [r7, #3]
 80092d8:	4611      	mov	r1, r2
 80092da:	4618      	mov	r0, r3
 80092dc:	f7f9 fc59 	bl	8002b92 <HAL_PCD_EP_SetStall>
 80092e0:	4603      	mov	r3, r0
 80092e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092e4:	7bfb      	ldrb	r3, [r7, #15]
 80092e6:	4618      	mov	r0, r3
 80092e8:	f000 f91a 	bl	8009520 <USBD_Get_USB_Status>
 80092ec:	4603      	mov	r3, r0
 80092ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80092f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}

080092fa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80092fa:	b580      	push	{r7, lr}
 80092fc:	b084      	sub	sp, #16
 80092fe:	af00      	add	r7, sp, #0
 8009300:	6078      	str	r0, [r7, #4]
 8009302:	460b      	mov	r3, r1
 8009304:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009306:	2300      	movs	r3, #0
 8009308:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800930a:	2300      	movs	r3, #0
 800930c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009314:	78fa      	ldrb	r2, [r7, #3]
 8009316:	4611      	mov	r1, r2
 8009318:	4618      	mov	r0, r3
 800931a:	f7f9 fc9d 	bl	8002c58 <HAL_PCD_EP_ClrStall>
 800931e:	4603      	mov	r3, r0
 8009320:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009322:	7bfb      	ldrb	r3, [r7, #15]
 8009324:	4618      	mov	r0, r3
 8009326:	f000 f8fb 	bl	8009520 <USBD_Get_USB_Status>
 800932a:	4603      	mov	r3, r0
 800932c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800932e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009330:	4618      	mov	r0, r3
 8009332:	3710      	adds	r7, #16
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}

08009338 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009338:	b480      	push	{r7}
 800933a:	b085      	sub	sp, #20
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
 8009340:	460b      	mov	r3, r1
 8009342:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800934a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800934c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009350:	2b00      	cmp	r3, #0
 8009352:	da0b      	bge.n	800936c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009354:	78fb      	ldrb	r3, [r7, #3]
 8009356:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800935a:	68f9      	ldr	r1, [r7, #12]
 800935c:	4613      	mov	r3, r2
 800935e:	00db      	lsls	r3, r3, #3
 8009360:	4413      	add	r3, r2
 8009362:	009b      	lsls	r3, r3, #2
 8009364:	440b      	add	r3, r1
 8009366:	3316      	adds	r3, #22
 8009368:	781b      	ldrb	r3, [r3, #0]
 800936a:	e00b      	b.n	8009384 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800936c:	78fb      	ldrb	r3, [r7, #3]
 800936e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009372:	68f9      	ldr	r1, [r7, #12]
 8009374:	4613      	mov	r3, r2
 8009376:	00db      	lsls	r3, r3, #3
 8009378:	4413      	add	r3, r2
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	440b      	add	r3, r1
 800937e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009382:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009384:	4618      	mov	r0, r3
 8009386:	3714      	adds	r7, #20
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b084      	sub	sp, #16
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
 8009398:	460b      	mov	r3, r1
 800939a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800939c:	2300      	movs	r3, #0
 800939e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093a0:	2300      	movs	r3, #0
 80093a2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80093aa:	78fa      	ldrb	r2, [r7, #3]
 80093ac:	4611      	mov	r1, r2
 80093ae:	4618      	mov	r0, r3
 80093b0:	f7f9 fa8a 	bl	80028c8 <HAL_PCD_SetAddress>
 80093b4:	4603      	mov	r3, r0
 80093b6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093b8:	7bfb      	ldrb	r3, [r7, #15]
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 f8b0 	bl	8009520 <USBD_Get_USB_Status>
 80093c0:	4603      	mov	r3, r0
 80093c2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80093c4:	7bbb      	ldrb	r3, [r7, #14]
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3710      	adds	r7, #16
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}

080093ce <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80093ce:	b580      	push	{r7, lr}
 80093d0:	b086      	sub	sp, #24
 80093d2:	af00      	add	r7, sp, #0
 80093d4:	60f8      	str	r0, [r7, #12]
 80093d6:	607a      	str	r2, [r7, #4]
 80093d8:	603b      	str	r3, [r7, #0]
 80093da:	460b      	mov	r3, r1
 80093dc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093de:	2300      	movs	r3, #0
 80093e0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093e2:	2300      	movs	r3, #0
 80093e4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80093ec:	7af9      	ldrb	r1, [r7, #11]
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	f7f9 fb94 	bl	8002b1e <HAL_PCD_EP_Transmit>
 80093f6:	4603      	mov	r3, r0
 80093f8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80093fa:	7dfb      	ldrb	r3, [r7, #23]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f000 f88f 	bl	8009520 <USBD_Get_USB_Status>
 8009402:	4603      	mov	r3, r0
 8009404:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009406:	7dbb      	ldrb	r3, [r7, #22]
}
 8009408:	4618      	mov	r0, r3
 800940a:	3718      	adds	r7, #24
 800940c:	46bd      	mov	sp, r7
 800940e:	bd80      	pop	{r7, pc}

08009410 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	60f8      	str	r0, [r7, #12]
 8009418:	607a      	str	r2, [r7, #4]
 800941a:	603b      	str	r3, [r7, #0]
 800941c:	460b      	mov	r3, r1
 800941e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009420:	2300      	movs	r3, #0
 8009422:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800942e:	7af9      	ldrb	r1, [r7, #11]
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	f7f9 fb20 	bl	8002a78 <HAL_PCD_EP_Receive>
 8009438:	4603      	mov	r3, r0
 800943a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800943c:	7dfb      	ldrb	r3, [r7, #23]
 800943e:	4618      	mov	r0, r3
 8009440:	f000 f86e 	bl	8009520 <USBD_Get_USB_Status>
 8009444:	4603      	mov	r3, r0
 8009446:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009448:	7dbb      	ldrb	r3, [r7, #22]
}
 800944a:	4618      	mov	r0, r3
 800944c:	3718      	adds	r7, #24
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}

08009452 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009452:	b580      	push	{r7, lr}
 8009454:	b082      	sub	sp, #8
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
 800945a:	460b      	mov	r3, r1
 800945c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009464:	78fa      	ldrb	r2, [r7, #3]
 8009466:	4611      	mov	r1, r2
 8009468:	4618      	mov	r0, r3
 800946a:	f7f9 fb40 	bl	8002aee <HAL_PCD_EP_GetRxCount>
 800946e:	4603      	mov	r3, r0
}
 8009470:	4618      	mov	r0, r3
 8009472:	3708      	adds	r7, #8
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}

08009478 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b082      	sub	sp, #8
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
 8009480:	460b      	mov	r3, r1
 8009482:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009484:	78fb      	ldrb	r3, [r7, #3]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d002      	beq.n	8009490 <HAL_PCDEx_LPM_Callback+0x18>
 800948a:	2b01      	cmp	r3, #1
 800948c:	d01f      	beq.n	80094ce <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800948e:	e03b      	b.n	8009508 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	7adb      	ldrb	r3, [r3, #11]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d007      	beq.n	80094a8 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009498:	f000 f83c 	bl	8009514 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800949c:	4b1c      	ldr	r3, [pc, #112]	@ (8009510 <HAL_PCDEx_LPM_Callback+0x98>)
 800949e:	691b      	ldr	r3, [r3, #16]
 80094a0:	4a1b      	ldr	r2, [pc, #108]	@ (8009510 <HAL_PCDEx_LPM_Callback+0x98>)
 80094a2:	f023 0306 	bic.w	r3, r3, #6
 80094a6:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	687a      	ldr	r2, [r7, #4]
 80094b4:	6812      	ldr	r2, [r2, #0]
 80094b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80094ba:	f023 0301 	bic.w	r3, r3, #1
 80094be:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fe fa68 	bl	800799c <USBD_LL_Resume>
    break;
 80094cc:	e01c      	b.n	8009508 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	687a      	ldr	r2, [r7, #4]
 80094da:	6812      	ldr	r2, [r2, #0]
 80094dc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80094e0:	f043 0301 	orr.w	r3, r3, #1
 80094e4:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80094ec:	4618      	mov	r0, r3
 80094ee:	f7fe fa39 	bl	8007964 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	7adb      	ldrb	r3, [r3, #11]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d005      	beq.n	8009506 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80094fa:	4b05      	ldr	r3, [pc, #20]	@ (8009510 <HAL_PCDEx_LPM_Callback+0x98>)
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	4a04      	ldr	r2, [pc, #16]	@ (8009510 <HAL_PCDEx_LPM_Callback+0x98>)
 8009500:	f043 0306 	orr.w	r3, r3, #6
 8009504:	6113      	str	r3, [r2, #16]
    break;
 8009506:	bf00      	nop
}
 8009508:	bf00      	nop
 800950a:	3708      	adds	r7, #8
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}
 8009510:	e000ed00 	.word	0xe000ed00

08009514 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009518:	f7f7 fcce 	bl	8000eb8 <SystemClock_Config>
}
 800951c:	bf00      	nop
 800951e:	bd80      	pop	{r7, pc}

08009520 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009520:	b480      	push	{r7}
 8009522:	b085      	sub	sp, #20
 8009524:	af00      	add	r7, sp, #0
 8009526:	4603      	mov	r3, r0
 8009528:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800952a:	2300      	movs	r3, #0
 800952c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800952e:	79fb      	ldrb	r3, [r7, #7]
 8009530:	2b03      	cmp	r3, #3
 8009532:	d817      	bhi.n	8009564 <USBD_Get_USB_Status+0x44>
 8009534:	a201      	add	r2, pc, #4	@ (adr r2, 800953c <USBD_Get_USB_Status+0x1c>)
 8009536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800953a:	bf00      	nop
 800953c:	0800954d 	.word	0x0800954d
 8009540:	08009553 	.word	0x08009553
 8009544:	08009559 	.word	0x08009559
 8009548:	0800955f 	.word	0x0800955f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800954c:	2300      	movs	r3, #0
 800954e:	73fb      	strb	r3, [r7, #15]
    break;
 8009550:	e00b      	b.n	800956a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009552:	2303      	movs	r3, #3
 8009554:	73fb      	strb	r3, [r7, #15]
    break;
 8009556:	e008      	b.n	800956a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009558:	2301      	movs	r3, #1
 800955a:	73fb      	strb	r3, [r7, #15]
    break;
 800955c:	e005      	b.n	800956a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800955e:	2303      	movs	r3, #3
 8009560:	73fb      	strb	r3, [r7, #15]
    break;
 8009562:	e002      	b.n	800956a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009564:	2303      	movs	r3, #3
 8009566:	73fb      	strb	r3, [r7, #15]
    break;
 8009568:	bf00      	nop
  }
  return usb_status;
 800956a:	7bfb      	ldrb	r3, [r7, #15]
}
 800956c:	4618      	mov	r0, r3
 800956e:	3714      	adds	r7, #20
 8009570:	46bd      	mov	sp, r7
 8009572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009576:	4770      	bx	lr

08009578 <malloc>:
 8009578:	4b02      	ldr	r3, [pc, #8]	@ (8009584 <malloc+0xc>)
 800957a:	4601      	mov	r1, r0
 800957c:	6818      	ldr	r0, [r3, #0]
 800957e:	f000 b82d 	b.w	80095dc <_malloc_r>
 8009582:	bf00      	nop
 8009584:	20000138 	.word	0x20000138

08009588 <free>:
 8009588:	4b02      	ldr	r3, [pc, #8]	@ (8009594 <free+0xc>)
 800958a:	4601      	mov	r1, r0
 800958c:	6818      	ldr	r0, [r3, #0]
 800958e:	f000 b9cb 	b.w	8009928 <_free_r>
 8009592:	bf00      	nop
 8009594:	20000138 	.word	0x20000138

08009598 <sbrk_aligned>:
 8009598:	b570      	push	{r4, r5, r6, lr}
 800959a:	4e0f      	ldr	r6, [pc, #60]	@ (80095d8 <sbrk_aligned+0x40>)
 800959c:	460c      	mov	r4, r1
 800959e:	6831      	ldr	r1, [r6, #0]
 80095a0:	4605      	mov	r5, r0
 80095a2:	b911      	cbnz	r1, 80095aa <sbrk_aligned+0x12>
 80095a4:	f000 f982 	bl	80098ac <_sbrk_r>
 80095a8:	6030      	str	r0, [r6, #0]
 80095aa:	4621      	mov	r1, r4
 80095ac:	4628      	mov	r0, r5
 80095ae:	f000 f97d 	bl	80098ac <_sbrk_r>
 80095b2:	1c43      	adds	r3, r0, #1
 80095b4:	d103      	bne.n	80095be <sbrk_aligned+0x26>
 80095b6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80095ba:	4620      	mov	r0, r4
 80095bc:	bd70      	pop	{r4, r5, r6, pc}
 80095be:	1cc4      	adds	r4, r0, #3
 80095c0:	f024 0403 	bic.w	r4, r4, #3
 80095c4:	42a0      	cmp	r0, r4
 80095c6:	d0f8      	beq.n	80095ba <sbrk_aligned+0x22>
 80095c8:	1a21      	subs	r1, r4, r0
 80095ca:	4628      	mov	r0, r5
 80095cc:	f000 f96e 	bl	80098ac <_sbrk_r>
 80095d0:	3001      	adds	r0, #1
 80095d2:	d1f2      	bne.n	80095ba <sbrk_aligned+0x22>
 80095d4:	e7ef      	b.n	80095b6 <sbrk_aligned+0x1e>
 80095d6:	bf00      	nop
 80095d8:	20001c4c 	.word	0x20001c4c

080095dc <_malloc_r>:
 80095dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095e0:	1ccd      	adds	r5, r1, #3
 80095e2:	f025 0503 	bic.w	r5, r5, #3
 80095e6:	3508      	adds	r5, #8
 80095e8:	2d0c      	cmp	r5, #12
 80095ea:	bf38      	it	cc
 80095ec:	250c      	movcc	r5, #12
 80095ee:	2d00      	cmp	r5, #0
 80095f0:	4606      	mov	r6, r0
 80095f2:	db01      	blt.n	80095f8 <_malloc_r+0x1c>
 80095f4:	42a9      	cmp	r1, r5
 80095f6:	d904      	bls.n	8009602 <_malloc_r+0x26>
 80095f8:	230c      	movs	r3, #12
 80095fa:	6033      	str	r3, [r6, #0]
 80095fc:	2000      	movs	r0, #0
 80095fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009602:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80096d8 <_malloc_r+0xfc>
 8009606:	f000 f869 	bl	80096dc <__malloc_lock>
 800960a:	f8d8 3000 	ldr.w	r3, [r8]
 800960e:	461c      	mov	r4, r3
 8009610:	bb44      	cbnz	r4, 8009664 <_malloc_r+0x88>
 8009612:	4629      	mov	r1, r5
 8009614:	4630      	mov	r0, r6
 8009616:	f7ff ffbf 	bl	8009598 <sbrk_aligned>
 800961a:	1c43      	adds	r3, r0, #1
 800961c:	4604      	mov	r4, r0
 800961e:	d158      	bne.n	80096d2 <_malloc_r+0xf6>
 8009620:	f8d8 4000 	ldr.w	r4, [r8]
 8009624:	4627      	mov	r7, r4
 8009626:	2f00      	cmp	r7, #0
 8009628:	d143      	bne.n	80096b2 <_malloc_r+0xd6>
 800962a:	2c00      	cmp	r4, #0
 800962c:	d04b      	beq.n	80096c6 <_malloc_r+0xea>
 800962e:	6823      	ldr	r3, [r4, #0]
 8009630:	4639      	mov	r1, r7
 8009632:	4630      	mov	r0, r6
 8009634:	eb04 0903 	add.w	r9, r4, r3
 8009638:	f000 f938 	bl	80098ac <_sbrk_r>
 800963c:	4581      	cmp	r9, r0
 800963e:	d142      	bne.n	80096c6 <_malloc_r+0xea>
 8009640:	6821      	ldr	r1, [r4, #0]
 8009642:	1a6d      	subs	r5, r5, r1
 8009644:	4629      	mov	r1, r5
 8009646:	4630      	mov	r0, r6
 8009648:	f7ff ffa6 	bl	8009598 <sbrk_aligned>
 800964c:	3001      	adds	r0, #1
 800964e:	d03a      	beq.n	80096c6 <_malloc_r+0xea>
 8009650:	6823      	ldr	r3, [r4, #0]
 8009652:	442b      	add	r3, r5
 8009654:	6023      	str	r3, [r4, #0]
 8009656:	f8d8 3000 	ldr.w	r3, [r8]
 800965a:	685a      	ldr	r2, [r3, #4]
 800965c:	bb62      	cbnz	r2, 80096b8 <_malloc_r+0xdc>
 800965e:	f8c8 7000 	str.w	r7, [r8]
 8009662:	e00f      	b.n	8009684 <_malloc_r+0xa8>
 8009664:	6822      	ldr	r2, [r4, #0]
 8009666:	1b52      	subs	r2, r2, r5
 8009668:	d420      	bmi.n	80096ac <_malloc_r+0xd0>
 800966a:	2a0b      	cmp	r2, #11
 800966c:	d917      	bls.n	800969e <_malloc_r+0xc2>
 800966e:	1961      	adds	r1, r4, r5
 8009670:	42a3      	cmp	r3, r4
 8009672:	6025      	str	r5, [r4, #0]
 8009674:	bf18      	it	ne
 8009676:	6059      	strne	r1, [r3, #4]
 8009678:	6863      	ldr	r3, [r4, #4]
 800967a:	bf08      	it	eq
 800967c:	f8c8 1000 	streq.w	r1, [r8]
 8009680:	5162      	str	r2, [r4, r5]
 8009682:	604b      	str	r3, [r1, #4]
 8009684:	4630      	mov	r0, r6
 8009686:	f000 f82f 	bl	80096e8 <__malloc_unlock>
 800968a:	f104 000b 	add.w	r0, r4, #11
 800968e:	1d23      	adds	r3, r4, #4
 8009690:	f020 0007 	bic.w	r0, r0, #7
 8009694:	1ac2      	subs	r2, r0, r3
 8009696:	bf1c      	itt	ne
 8009698:	1a1b      	subne	r3, r3, r0
 800969a:	50a3      	strne	r3, [r4, r2]
 800969c:	e7af      	b.n	80095fe <_malloc_r+0x22>
 800969e:	6862      	ldr	r2, [r4, #4]
 80096a0:	42a3      	cmp	r3, r4
 80096a2:	bf0c      	ite	eq
 80096a4:	f8c8 2000 	streq.w	r2, [r8]
 80096a8:	605a      	strne	r2, [r3, #4]
 80096aa:	e7eb      	b.n	8009684 <_malloc_r+0xa8>
 80096ac:	4623      	mov	r3, r4
 80096ae:	6864      	ldr	r4, [r4, #4]
 80096b0:	e7ae      	b.n	8009610 <_malloc_r+0x34>
 80096b2:	463c      	mov	r4, r7
 80096b4:	687f      	ldr	r7, [r7, #4]
 80096b6:	e7b6      	b.n	8009626 <_malloc_r+0x4a>
 80096b8:	461a      	mov	r2, r3
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	42a3      	cmp	r3, r4
 80096be:	d1fb      	bne.n	80096b8 <_malloc_r+0xdc>
 80096c0:	2300      	movs	r3, #0
 80096c2:	6053      	str	r3, [r2, #4]
 80096c4:	e7de      	b.n	8009684 <_malloc_r+0xa8>
 80096c6:	230c      	movs	r3, #12
 80096c8:	6033      	str	r3, [r6, #0]
 80096ca:	4630      	mov	r0, r6
 80096cc:	f000 f80c 	bl	80096e8 <__malloc_unlock>
 80096d0:	e794      	b.n	80095fc <_malloc_r+0x20>
 80096d2:	6005      	str	r5, [r0, #0]
 80096d4:	e7d6      	b.n	8009684 <_malloc_r+0xa8>
 80096d6:	bf00      	nop
 80096d8:	20001c50 	.word	0x20001c50

080096dc <__malloc_lock>:
 80096dc:	4801      	ldr	r0, [pc, #4]	@ (80096e4 <__malloc_lock+0x8>)
 80096de:	f000 b920 	b.w	8009922 <__retarget_lock_acquire_recursive>
 80096e2:	bf00      	nop
 80096e4:	20001d90 	.word	0x20001d90

080096e8 <__malloc_unlock>:
 80096e8:	4801      	ldr	r0, [pc, #4]	@ (80096f0 <__malloc_unlock+0x8>)
 80096ea:	f000 b91b 	b.w	8009924 <__retarget_lock_release_recursive>
 80096ee:	bf00      	nop
 80096f0:	20001d90 	.word	0x20001d90

080096f4 <std>:
 80096f4:	2300      	movs	r3, #0
 80096f6:	b510      	push	{r4, lr}
 80096f8:	4604      	mov	r4, r0
 80096fa:	e9c0 3300 	strd	r3, r3, [r0]
 80096fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009702:	6083      	str	r3, [r0, #8]
 8009704:	8181      	strh	r1, [r0, #12]
 8009706:	6643      	str	r3, [r0, #100]	@ 0x64
 8009708:	81c2      	strh	r2, [r0, #14]
 800970a:	6183      	str	r3, [r0, #24]
 800970c:	4619      	mov	r1, r3
 800970e:	2208      	movs	r2, #8
 8009710:	305c      	adds	r0, #92	@ 0x5c
 8009712:	f000 f8c3 	bl	800989c <memset>
 8009716:	4b0d      	ldr	r3, [pc, #52]	@ (800974c <std+0x58>)
 8009718:	6263      	str	r3, [r4, #36]	@ 0x24
 800971a:	4b0d      	ldr	r3, [pc, #52]	@ (8009750 <std+0x5c>)
 800971c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800971e:	4b0d      	ldr	r3, [pc, #52]	@ (8009754 <std+0x60>)
 8009720:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009722:	4b0d      	ldr	r3, [pc, #52]	@ (8009758 <std+0x64>)
 8009724:	6323      	str	r3, [r4, #48]	@ 0x30
 8009726:	4b0d      	ldr	r3, [pc, #52]	@ (800975c <std+0x68>)
 8009728:	6224      	str	r4, [r4, #32]
 800972a:	429c      	cmp	r4, r3
 800972c:	d006      	beq.n	800973c <std+0x48>
 800972e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009732:	4294      	cmp	r4, r2
 8009734:	d002      	beq.n	800973c <std+0x48>
 8009736:	33d0      	adds	r3, #208	@ 0xd0
 8009738:	429c      	cmp	r4, r3
 800973a:	d105      	bne.n	8009748 <std+0x54>
 800973c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009744:	f000 b8ec 	b.w	8009920 <__retarget_lock_init_recursive>
 8009748:	bd10      	pop	{r4, pc}
 800974a:	bf00      	nop
 800974c:	0800a0b1 	.word	0x0800a0b1
 8009750:	0800a0d3 	.word	0x0800a0d3
 8009754:	0800a10b 	.word	0x0800a10b
 8009758:	0800a12f 	.word	0x0800a12f
 800975c:	20001c54 	.word	0x20001c54

08009760 <stdio_exit_handler>:
 8009760:	4a02      	ldr	r2, [pc, #8]	@ (800976c <stdio_exit_handler+0xc>)
 8009762:	4903      	ldr	r1, [pc, #12]	@ (8009770 <stdio_exit_handler+0x10>)
 8009764:	4803      	ldr	r0, [pc, #12]	@ (8009774 <stdio_exit_handler+0x14>)
 8009766:	f000 b869 	b.w	800983c <_fwalk_sglue>
 800976a:	bf00      	nop
 800976c:	2000012c 	.word	0x2000012c
 8009770:	0800a061 	.word	0x0800a061
 8009774:	2000013c 	.word	0x2000013c

08009778 <cleanup_stdio>:
 8009778:	6841      	ldr	r1, [r0, #4]
 800977a:	4b0c      	ldr	r3, [pc, #48]	@ (80097ac <cleanup_stdio+0x34>)
 800977c:	4299      	cmp	r1, r3
 800977e:	b510      	push	{r4, lr}
 8009780:	4604      	mov	r4, r0
 8009782:	d001      	beq.n	8009788 <cleanup_stdio+0x10>
 8009784:	f000 fc6c 	bl	800a060 <_fflush_r>
 8009788:	68a1      	ldr	r1, [r4, #8]
 800978a:	4b09      	ldr	r3, [pc, #36]	@ (80097b0 <cleanup_stdio+0x38>)
 800978c:	4299      	cmp	r1, r3
 800978e:	d002      	beq.n	8009796 <cleanup_stdio+0x1e>
 8009790:	4620      	mov	r0, r4
 8009792:	f000 fc65 	bl	800a060 <_fflush_r>
 8009796:	68e1      	ldr	r1, [r4, #12]
 8009798:	4b06      	ldr	r3, [pc, #24]	@ (80097b4 <cleanup_stdio+0x3c>)
 800979a:	4299      	cmp	r1, r3
 800979c:	d004      	beq.n	80097a8 <cleanup_stdio+0x30>
 800979e:	4620      	mov	r0, r4
 80097a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097a4:	f000 bc5c 	b.w	800a060 <_fflush_r>
 80097a8:	bd10      	pop	{r4, pc}
 80097aa:	bf00      	nop
 80097ac:	20001c54 	.word	0x20001c54
 80097b0:	20001cbc 	.word	0x20001cbc
 80097b4:	20001d24 	.word	0x20001d24

080097b8 <global_stdio_init.part.0>:
 80097b8:	b510      	push	{r4, lr}
 80097ba:	4b0b      	ldr	r3, [pc, #44]	@ (80097e8 <global_stdio_init.part.0+0x30>)
 80097bc:	4c0b      	ldr	r4, [pc, #44]	@ (80097ec <global_stdio_init.part.0+0x34>)
 80097be:	4a0c      	ldr	r2, [pc, #48]	@ (80097f0 <global_stdio_init.part.0+0x38>)
 80097c0:	601a      	str	r2, [r3, #0]
 80097c2:	4620      	mov	r0, r4
 80097c4:	2200      	movs	r2, #0
 80097c6:	2104      	movs	r1, #4
 80097c8:	f7ff ff94 	bl	80096f4 <std>
 80097cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80097d0:	2201      	movs	r2, #1
 80097d2:	2109      	movs	r1, #9
 80097d4:	f7ff ff8e 	bl	80096f4 <std>
 80097d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80097dc:	2202      	movs	r2, #2
 80097de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097e2:	2112      	movs	r1, #18
 80097e4:	f7ff bf86 	b.w	80096f4 <std>
 80097e8:	20001d8c 	.word	0x20001d8c
 80097ec:	20001c54 	.word	0x20001c54
 80097f0:	08009761 	.word	0x08009761

080097f4 <__sfp_lock_acquire>:
 80097f4:	4801      	ldr	r0, [pc, #4]	@ (80097fc <__sfp_lock_acquire+0x8>)
 80097f6:	f000 b894 	b.w	8009922 <__retarget_lock_acquire_recursive>
 80097fa:	bf00      	nop
 80097fc:	20001d91 	.word	0x20001d91

08009800 <__sfp_lock_release>:
 8009800:	4801      	ldr	r0, [pc, #4]	@ (8009808 <__sfp_lock_release+0x8>)
 8009802:	f000 b88f 	b.w	8009924 <__retarget_lock_release_recursive>
 8009806:	bf00      	nop
 8009808:	20001d91 	.word	0x20001d91

0800980c <__sinit>:
 800980c:	b510      	push	{r4, lr}
 800980e:	4604      	mov	r4, r0
 8009810:	f7ff fff0 	bl	80097f4 <__sfp_lock_acquire>
 8009814:	6a23      	ldr	r3, [r4, #32]
 8009816:	b11b      	cbz	r3, 8009820 <__sinit+0x14>
 8009818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800981c:	f7ff bff0 	b.w	8009800 <__sfp_lock_release>
 8009820:	4b04      	ldr	r3, [pc, #16]	@ (8009834 <__sinit+0x28>)
 8009822:	6223      	str	r3, [r4, #32]
 8009824:	4b04      	ldr	r3, [pc, #16]	@ (8009838 <__sinit+0x2c>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1f5      	bne.n	8009818 <__sinit+0xc>
 800982c:	f7ff ffc4 	bl	80097b8 <global_stdio_init.part.0>
 8009830:	e7f2      	b.n	8009818 <__sinit+0xc>
 8009832:	bf00      	nop
 8009834:	08009779 	.word	0x08009779
 8009838:	20001d8c 	.word	0x20001d8c

0800983c <_fwalk_sglue>:
 800983c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009840:	4607      	mov	r7, r0
 8009842:	4688      	mov	r8, r1
 8009844:	4614      	mov	r4, r2
 8009846:	2600      	movs	r6, #0
 8009848:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800984c:	f1b9 0901 	subs.w	r9, r9, #1
 8009850:	d505      	bpl.n	800985e <_fwalk_sglue+0x22>
 8009852:	6824      	ldr	r4, [r4, #0]
 8009854:	2c00      	cmp	r4, #0
 8009856:	d1f7      	bne.n	8009848 <_fwalk_sglue+0xc>
 8009858:	4630      	mov	r0, r6
 800985a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800985e:	89ab      	ldrh	r3, [r5, #12]
 8009860:	2b01      	cmp	r3, #1
 8009862:	d907      	bls.n	8009874 <_fwalk_sglue+0x38>
 8009864:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009868:	3301      	adds	r3, #1
 800986a:	d003      	beq.n	8009874 <_fwalk_sglue+0x38>
 800986c:	4629      	mov	r1, r5
 800986e:	4638      	mov	r0, r7
 8009870:	47c0      	blx	r8
 8009872:	4306      	orrs	r6, r0
 8009874:	3568      	adds	r5, #104	@ 0x68
 8009876:	e7e9      	b.n	800984c <_fwalk_sglue+0x10>

08009878 <iprintf>:
 8009878:	b40f      	push	{r0, r1, r2, r3}
 800987a:	b507      	push	{r0, r1, r2, lr}
 800987c:	4906      	ldr	r1, [pc, #24]	@ (8009898 <iprintf+0x20>)
 800987e:	ab04      	add	r3, sp, #16
 8009880:	6808      	ldr	r0, [r1, #0]
 8009882:	f853 2b04 	ldr.w	r2, [r3], #4
 8009886:	6881      	ldr	r1, [r0, #8]
 8009888:	9301      	str	r3, [sp, #4]
 800988a:	f000 f8c1 	bl	8009a10 <_vfiprintf_r>
 800988e:	b003      	add	sp, #12
 8009890:	f85d eb04 	ldr.w	lr, [sp], #4
 8009894:	b004      	add	sp, #16
 8009896:	4770      	bx	lr
 8009898:	20000138 	.word	0x20000138

0800989c <memset>:
 800989c:	4402      	add	r2, r0
 800989e:	4603      	mov	r3, r0
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d100      	bne.n	80098a6 <memset+0xa>
 80098a4:	4770      	bx	lr
 80098a6:	f803 1b01 	strb.w	r1, [r3], #1
 80098aa:	e7f9      	b.n	80098a0 <memset+0x4>

080098ac <_sbrk_r>:
 80098ac:	b538      	push	{r3, r4, r5, lr}
 80098ae:	4d06      	ldr	r5, [pc, #24]	@ (80098c8 <_sbrk_r+0x1c>)
 80098b0:	2300      	movs	r3, #0
 80098b2:	4604      	mov	r4, r0
 80098b4:	4608      	mov	r0, r1
 80098b6:	602b      	str	r3, [r5, #0]
 80098b8:	f7f7 fe2e 	bl	8001518 <_sbrk>
 80098bc:	1c43      	adds	r3, r0, #1
 80098be:	d102      	bne.n	80098c6 <_sbrk_r+0x1a>
 80098c0:	682b      	ldr	r3, [r5, #0]
 80098c2:	b103      	cbz	r3, 80098c6 <_sbrk_r+0x1a>
 80098c4:	6023      	str	r3, [r4, #0]
 80098c6:	bd38      	pop	{r3, r4, r5, pc}
 80098c8:	20001d94 	.word	0x20001d94

080098cc <__errno>:
 80098cc:	4b01      	ldr	r3, [pc, #4]	@ (80098d4 <__errno+0x8>)
 80098ce:	6818      	ldr	r0, [r3, #0]
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	20000138 	.word	0x20000138

080098d8 <__libc_init_array>:
 80098d8:	b570      	push	{r4, r5, r6, lr}
 80098da:	4d0d      	ldr	r5, [pc, #52]	@ (8009910 <__libc_init_array+0x38>)
 80098dc:	4c0d      	ldr	r4, [pc, #52]	@ (8009914 <__libc_init_array+0x3c>)
 80098de:	1b64      	subs	r4, r4, r5
 80098e0:	10a4      	asrs	r4, r4, #2
 80098e2:	2600      	movs	r6, #0
 80098e4:	42a6      	cmp	r6, r4
 80098e6:	d109      	bne.n	80098fc <__libc_init_array+0x24>
 80098e8:	4d0b      	ldr	r5, [pc, #44]	@ (8009918 <__libc_init_array+0x40>)
 80098ea:	4c0c      	ldr	r4, [pc, #48]	@ (800991c <__libc_init_array+0x44>)
 80098ec:	f000 fd82 	bl	800a3f4 <_init>
 80098f0:	1b64      	subs	r4, r4, r5
 80098f2:	10a4      	asrs	r4, r4, #2
 80098f4:	2600      	movs	r6, #0
 80098f6:	42a6      	cmp	r6, r4
 80098f8:	d105      	bne.n	8009906 <__libc_init_array+0x2e>
 80098fa:	bd70      	pop	{r4, r5, r6, pc}
 80098fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009900:	4798      	blx	r3
 8009902:	3601      	adds	r6, #1
 8009904:	e7ee      	b.n	80098e4 <__libc_init_array+0xc>
 8009906:	f855 3b04 	ldr.w	r3, [r5], #4
 800990a:	4798      	blx	r3
 800990c:	3601      	adds	r6, #1
 800990e:	e7f2      	b.n	80098f6 <__libc_init_array+0x1e>
 8009910:	0800a500 	.word	0x0800a500
 8009914:	0800a500 	.word	0x0800a500
 8009918:	0800a500 	.word	0x0800a500
 800991c:	0800a504 	.word	0x0800a504

08009920 <__retarget_lock_init_recursive>:
 8009920:	4770      	bx	lr

08009922 <__retarget_lock_acquire_recursive>:
 8009922:	4770      	bx	lr

08009924 <__retarget_lock_release_recursive>:
 8009924:	4770      	bx	lr
	...

08009928 <_free_r>:
 8009928:	b538      	push	{r3, r4, r5, lr}
 800992a:	4605      	mov	r5, r0
 800992c:	2900      	cmp	r1, #0
 800992e:	d041      	beq.n	80099b4 <_free_r+0x8c>
 8009930:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009934:	1f0c      	subs	r4, r1, #4
 8009936:	2b00      	cmp	r3, #0
 8009938:	bfb8      	it	lt
 800993a:	18e4      	addlt	r4, r4, r3
 800993c:	f7ff fece 	bl	80096dc <__malloc_lock>
 8009940:	4a1d      	ldr	r2, [pc, #116]	@ (80099b8 <_free_r+0x90>)
 8009942:	6813      	ldr	r3, [r2, #0]
 8009944:	b933      	cbnz	r3, 8009954 <_free_r+0x2c>
 8009946:	6063      	str	r3, [r4, #4]
 8009948:	6014      	str	r4, [r2, #0]
 800994a:	4628      	mov	r0, r5
 800994c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009950:	f7ff beca 	b.w	80096e8 <__malloc_unlock>
 8009954:	42a3      	cmp	r3, r4
 8009956:	d908      	bls.n	800996a <_free_r+0x42>
 8009958:	6820      	ldr	r0, [r4, #0]
 800995a:	1821      	adds	r1, r4, r0
 800995c:	428b      	cmp	r3, r1
 800995e:	bf01      	itttt	eq
 8009960:	6819      	ldreq	r1, [r3, #0]
 8009962:	685b      	ldreq	r3, [r3, #4]
 8009964:	1809      	addeq	r1, r1, r0
 8009966:	6021      	streq	r1, [r4, #0]
 8009968:	e7ed      	b.n	8009946 <_free_r+0x1e>
 800996a:	461a      	mov	r2, r3
 800996c:	685b      	ldr	r3, [r3, #4]
 800996e:	b10b      	cbz	r3, 8009974 <_free_r+0x4c>
 8009970:	42a3      	cmp	r3, r4
 8009972:	d9fa      	bls.n	800996a <_free_r+0x42>
 8009974:	6811      	ldr	r1, [r2, #0]
 8009976:	1850      	adds	r0, r2, r1
 8009978:	42a0      	cmp	r0, r4
 800997a:	d10b      	bne.n	8009994 <_free_r+0x6c>
 800997c:	6820      	ldr	r0, [r4, #0]
 800997e:	4401      	add	r1, r0
 8009980:	1850      	adds	r0, r2, r1
 8009982:	4283      	cmp	r3, r0
 8009984:	6011      	str	r1, [r2, #0]
 8009986:	d1e0      	bne.n	800994a <_free_r+0x22>
 8009988:	6818      	ldr	r0, [r3, #0]
 800998a:	685b      	ldr	r3, [r3, #4]
 800998c:	6053      	str	r3, [r2, #4]
 800998e:	4408      	add	r0, r1
 8009990:	6010      	str	r0, [r2, #0]
 8009992:	e7da      	b.n	800994a <_free_r+0x22>
 8009994:	d902      	bls.n	800999c <_free_r+0x74>
 8009996:	230c      	movs	r3, #12
 8009998:	602b      	str	r3, [r5, #0]
 800999a:	e7d6      	b.n	800994a <_free_r+0x22>
 800999c:	6820      	ldr	r0, [r4, #0]
 800999e:	1821      	adds	r1, r4, r0
 80099a0:	428b      	cmp	r3, r1
 80099a2:	bf04      	itt	eq
 80099a4:	6819      	ldreq	r1, [r3, #0]
 80099a6:	685b      	ldreq	r3, [r3, #4]
 80099a8:	6063      	str	r3, [r4, #4]
 80099aa:	bf04      	itt	eq
 80099ac:	1809      	addeq	r1, r1, r0
 80099ae:	6021      	streq	r1, [r4, #0]
 80099b0:	6054      	str	r4, [r2, #4]
 80099b2:	e7ca      	b.n	800994a <_free_r+0x22>
 80099b4:	bd38      	pop	{r3, r4, r5, pc}
 80099b6:	bf00      	nop
 80099b8:	20001c50 	.word	0x20001c50

080099bc <__sfputc_r>:
 80099bc:	6893      	ldr	r3, [r2, #8]
 80099be:	3b01      	subs	r3, #1
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	b410      	push	{r4}
 80099c4:	6093      	str	r3, [r2, #8]
 80099c6:	da08      	bge.n	80099da <__sfputc_r+0x1e>
 80099c8:	6994      	ldr	r4, [r2, #24]
 80099ca:	42a3      	cmp	r3, r4
 80099cc:	db01      	blt.n	80099d2 <__sfputc_r+0x16>
 80099ce:	290a      	cmp	r1, #10
 80099d0:	d103      	bne.n	80099da <__sfputc_r+0x1e>
 80099d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099d6:	f000 bbae 	b.w	800a136 <__swbuf_r>
 80099da:	6813      	ldr	r3, [r2, #0]
 80099dc:	1c58      	adds	r0, r3, #1
 80099de:	6010      	str	r0, [r2, #0]
 80099e0:	7019      	strb	r1, [r3, #0]
 80099e2:	4608      	mov	r0, r1
 80099e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099e8:	4770      	bx	lr

080099ea <__sfputs_r>:
 80099ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ec:	4606      	mov	r6, r0
 80099ee:	460f      	mov	r7, r1
 80099f0:	4614      	mov	r4, r2
 80099f2:	18d5      	adds	r5, r2, r3
 80099f4:	42ac      	cmp	r4, r5
 80099f6:	d101      	bne.n	80099fc <__sfputs_r+0x12>
 80099f8:	2000      	movs	r0, #0
 80099fa:	e007      	b.n	8009a0c <__sfputs_r+0x22>
 80099fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a00:	463a      	mov	r2, r7
 8009a02:	4630      	mov	r0, r6
 8009a04:	f7ff ffda 	bl	80099bc <__sfputc_r>
 8009a08:	1c43      	adds	r3, r0, #1
 8009a0a:	d1f3      	bne.n	80099f4 <__sfputs_r+0xa>
 8009a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a10 <_vfiprintf_r>:
 8009a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a14:	460d      	mov	r5, r1
 8009a16:	b09d      	sub	sp, #116	@ 0x74
 8009a18:	4614      	mov	r4, r2
 8009a1a:	4698      	mov	r8, r3
 8009a1c:	4606      	mov	r6, r0
 8009a1e:	b118      	cbz	r0, 8009a28 <_vfiprintf_r+0x18>
 8009a20:	6a03      	ldr	r3, [r0, #32]
 8009a22:	b90b      	cbnz	r3, 8009a28 <_vfiprintf_r+0x18>
 8009a24:	f7ff fef2 	bl	800980c <__sinit>
 8009a28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a2a:	07d9      	lsls	r1, r3, #31
 8009a2c:	d405      	bmi.n	8009a3a <_vfiprintf_r+0x2a>
 8009a2e:	89ab      	ldrh	r3, [r5, #12]
 8009a30:	059a      	lsls	r2, r3, #22
 8009a32:	d402      	bmi.n	8009a3a <_vfiprintf_r+0x2a>
 8009a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a36:	f7ff ff74 	bl	8009922 <__retarget_lock_acquire_recursive>
 8009a3a:	89ab      	ldrh	r3, [r5, #12]
 8009a3c:	071b      	lsls	r3, r3, #28
 8009a3e:	d501      	bpl.n	8009a44 <_vfiprintf_r+0x34>
 8009a40:	692b      	ldr	r3, [r5, #16]
 8009a42:	b99b      	cbnz	r3, 8009a6c <_vfiprintf_r+0x5c>
 8009a44:	4629      	mov	r1, r5
 8009a46:	4630      	mov	r0, r6
 8009a48:	f000 fbb4 	bl	800a1b4 <__swsetup_r>
 8009a4c:	b170      	cbz	r0, 8009a6c <_vfiprintf_r+0x5c>
 8009a4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a50:	07dc      	lsls	r4, r3, #31
 8009a52:	d504      	bpl.n	8009a5e <_vfiprintf_r+0x4e>
 8009a54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a58:	b01d      	add	sp, #116	@ 0x74
 8009a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a5e:	89ab      	ldrh	r3, [r5, #12]
 8009a60:	0598      	lsls	r0, r3, #22
 8009a62:	d4f7      	bmi.n	8009a54 <_vfiprintf_r+0x44>
 8009a64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a66:	f7ff ff5d 	bl	8009924 <__retarget_lock_release_recursive>
 8009a6a:	e7f3      	b.n	8009a54 <_vfiprintf_r+0x44>
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a70:	2320      	movs	r3, #32
 8009a72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a76:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a7a:	2330      	movs	r3, #48	@ 0x30
 8009a7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c2c <_vfiprintf_r+0x21c>
 8009a80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a84:	f04f 0901 	mov.w	r9, #1
 8009a88:	4623      	mov	r3, r4
 8009a8a:	469a      	mov	sl, r3
 8009a8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a90:	b10a      	cbz	r2, 8009a96 <_vfiprintf_r+0x86>
 8009a92:	2a25      	cmp	r2, #37	@ 0x25
 8009a94:	d1f9      	bne.n	8009a8a <_vfiprintf_r+0x7a>
 8009a96:	ebba 0b04 	subs.w	fp, sl, r4
 8009a9a:	d00b      	beq.n	8009ab4 <_vfiprintf_r+0xa4>
 8009a9c:	465b      	mov	r3, fp
 8009a9e:	4622      	mov	r2, r4
 8009aa0:	4629      	mov	r1, r5
 8009aa2:	4630      	mov	r0, r6
 8009aa4:	f7ff ffa1 	bl	80099ea <__sfputs_r>
 8009aa8:	3001      	adds	r0, #1
 8009aaa:	f000 80a7 	beq.w	8009bfc <_vfiprintf_r+0x1ec>
 8009aae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ab0:	445a      	add	r2, fp
 8009ab2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f000 809f 	beq.w	8009bfc <_vfiprintf_r+0x1ec>
 8009abe:	2300      	movs	r3, #0
 8009ac0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ac4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ac8:	f10a 0a01 	add.w	sl, sl, #1
 8009acc:	9304      	str	r3, [sp, #16]
 8009ace:	9307      	str	r3, [sp, #28]
 8009ad0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ad4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ad6:	4654      	mov	r4, sl
 8009ad8:	2205      	movs	r2, #5
 8009ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ade:	4853      	ldr	r0, [pc, #332]	@ (8009c2c <_vfiprintf_r+0x21c>)
 8009ae0:	f7f6 fb9e 	bl	8000220 <memchr>
 8009ae4:	9a04      	ldr	r2, [sp, #16]
 8009ae6:	b9d8      	cbnz	r0, 8009b20 <_vfiprintf_r+0x110>
 8009ae8:	06d1      	lsls	r1, r2, #27
 8009aea:	bf44      	itt	mi
 8009aec:	2320      	movmi	r3, #32
 8009aee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009af2:	0713      	lsls	r3, r2, #28
 8009af4:	bf44      	itt	mi
 8009af6:	232b      	movmi	r3, #43	@ 0x2b
 8009af8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009afc:	f89a 3000 	ldrb.w	r3, [sl]
 8009b00:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b02:	d015      	beq.n	8009b30 <_vfiprintf_r+0x120>
 8009b04:	9a07      	ldr	r2, [sp, #28]
 8009b06:	4654      	mov	r4, sl
 8009b08:	2000      	movs	r0, #0
 8009b0a:	f04f 0c0a 	mov.w	ip, #10
 8009b0e:	4621      	mov	r1, r4
 8009b10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b14:	3b30      	subs	r3, #48	@ 0x30
 8009b16:	2b09      	cmp	r3, #9
 8009b18:	d94b      	bls.n	8009bb2 <_vfiprintf_r+0x1a2>
 8009b1a:	b1b0      	cbz	r0, 8009b4a <_vfiprintf_r+0x13a>
 8009b1c:	9207      	str	r2, [sp, #28]
 8009b1e:	e014      	b.n	8009b4a <_vfiprintf_r+0x13a>
 8009b20:	eba0 0308 	sub.w	r3, r0, r8
 8009b24:	fa09 f303 	lsl.w	r3, r9, r3
 8009b28:	4313      	orrs	r3, r2
 8009b2a:	9304      	str	r3, [sp, #16]
 8009b2c:	46a2      	mov	sl, r4
 8009b2e:	e7d2      	b.n	8009ad6 <_vfiprintf_r+0xc6>
 8009b30:	9b03      	ldr	r3, [sp, #12]
 8009b32:	1d19      	adds	r1, r3, #4
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	9103      	str	r1, [sp, #12]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	bfbb      	ittet	lt
 8009b3c:	425b      	neglt	r3, r3
 8009b3e:	f042 0202 	orrlt.w	r2, r2, #2
 8009b42:	9307      	strge	r3, [sp, #28]
 8009b44:	9307      	strlt	r3, [sp, #28]
 8009b46:	bfb8      	it	lt
 8009b48:	9204      	strlt	r2, [sp, #16]
 8009b4a:	7823      	ldrb	r3, [r4, #0]
 8009b4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b4e:	d10a      	bne.n	8009b66 <_vfiprintf_r+0x156>
 8009b50:	7863      	ldrb	r3, [r4, #1]
 8009b52:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b54:	d132      	bne.n	8009bbc <_vfiprintf_r+0x1ac>
 8009b56:	9b03      	ldr	r3, [sp, #12]
 8009b58:	1d1a      	adds	r2, r3, #4
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	9203      	str	r2, [sp, #12]
 8009b5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b62:	3402      	adds	r4, #2
 8009b64:	9305      	str	r3, [sp, #20]
 8009b66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c3c <_vfiprintf_r+0x22c>
 8009b6a:	7821      	ldrb	r1, [r4, #0]
 8009b6c:	2203      	movs	r2, #3
 8009b6e:	4650      	mov	r0, sl
 8009b70:	f7f6 fb56 	bl	8000220 <memchr>
 8009b74:	b138      	cbz	r0, 8009b86 <_vfiprintf_r+0x176>
 8009b76:	9b04      	ldr	r3, [sp, #16]
 8009b78:	eba0 000a 	sub.w	r0, r0, sl
 8009b7c:	2240      	movs	r2, #64	@ 0x40
 8009b7e:	4082      	lsls	r2, r0
 8009b80:	4313      	orrs	r3, r2
 8009b82:	3401      	adds	r4, #1
 8009b84:	9304      	str	r3, [sp, #16]
 8009b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b8a:	4829      	ldr	r0, [pc, #164]	@ (8009c30 <_vfiprintf_r+0x220>)
 8009b8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b90:	2206      	movs	r2, #6
 8009b92:	f7f6 fb45 	bl	8000220 <memchr>
 8009b96:	2800      	cmp	r0, #0
 8009b98:	d03f      	beq.n	8009c1a <_vfiprintf_r+0x20a>
 8009b9a:	4b26      	ldr	r3, [pc, #152]	@ (8009c34 <_vfiprintf_r+0x224>)
 8009b9c:	bb1b      	cbnz	r3, 8009be6 <_vfiprintf_r+0x1d6>
 8009b9e:	9b03      	ldr	r3, [sp, #12]
 8009ba0:	3307      	adds	r3, #7
 8009ba2:	f023 0307 	bic.w	r3, r3, #7
 8009ba6:	3308      	adds	r3, #8
 8009ba8:	9303      	str	r3, [sp, #12]
 8009baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bac:	443b      	add	r3, r7
 8009bae:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bb0:	e76a      	b.n	8009a88 <_vfiprintf_r+0x78>
 8009bb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bb6:	460c      	mov	r4, r1
 8009bb8:	2001      	movs	r0, #1
 8009bba:	e7a8      	b.n	8009b0e <_vfiprintf_r+0xfe>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	3401      	adds	r4, #1
 8009bc0:	9305      	str	r3, [sp, #20]
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	f04f 0c0a 	mov.w	ip, #10
 8009bc8:	4620      	mov	r0, r4
 8009bca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bce:	3a30      	subs	r2, #48	@ 0x30
 8009bd0:	2a09      	cmp	r2, #9
 8009bd2:	d903      	bls.n	8009bdc <_vfiprintf_r+0x1cc>
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d0c6      	beq.n	8009b66 <_vfiprintf_r+0x156>
 8009bd8:	9105      	str	r1, [sp, #20]
 8009bda:	e7c4      	b.n	8009b66 <_vfiprintf_r+0x156>
 8009bdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009be0:	4604      	mov	r4, r0
 8009be2:	2301      	movs	r3, #1
 8009be4:	e7f0      	b.n	8009bc8 <_vfiprintf_r+0x1b8>
 8009be6:	ab03      	add	r3, sp, #12
 8009be8:	9300      	str	r3, [sp, #0]
 8009bea:	462a      	mov	r2, r5
 8009bec:	4b12      	ldr	r3, [pc, #72]	@ (8009c38 <_vfiprintf_r+0x228>)
 8009bee:	a904      	add	r1, sp, #16
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	f3af 8000 	nop.w
 8009bf6:	4607      	mov	r7, r0
 8009bf8:	1c78      	adds	r0, r7, #1
 8009bfa:	d1d6      	bne.n	8009baa <_vfiprintf_r+0x19a>
 8009bfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bfe:	07d9      	lsls	r1, r3, #31
 8009c00:	d405      	bmi.n	8009c0e <_vfiprintf_r+0x1fe>
 8009c02:	89ab      	ldrh	r3, [r5, #12]
 8009c04:	059a      	lsls	r2, r3, #22
 8009c06:	d402      	bmi.n	8009c0e <_vfiprintf_r+0x1fe>
 8009c08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c0a:	f7ff fe8b 	bl	8009924 <__retarget_lock_release_recursive>
 8009c0e:	89ab      	ldrh	r3, [r5, #12]
 8009c10:	065b      	lsls	r3, r3, #25
 8009c12:	f53f af1f 	bmi.w	8009a54 <_vfiprintf_r+0x44>
 8009c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c18:	e71e      	b.n	8009a58 <_vfiprintf_r+0x48>
 8009c1a:	ab03      	add	r3, sp, #12
 8009c1c:	9300      	str	r3, [sp, #0]
 8009c1e:	462a      	mov	r2, r5
 8009c20:	4b05      	ldr	r3, [pc, #20]	@ (8009c38 <_vfiprintf_r+0x228>)
 8009c22:	a904      	add	r1, sp, #16
 8009c24:	4630      	mov	r0, r6
 8009c26:	f000 f879 	bl	8009d1c <_printf_i>
 8009c2a:	e7e4      	b.n	8009bf6 <_vfiprintf_r+0x1e6>
 8009c2c:	0800a4c4 	.word	0x0800a4c4
 8009c30:	0800a4ce 	.word	0x0800a4ce
 8009c34:	00000000 	.word	0x00000000
 8009c38:	080099eb 	.word	0x080099eb
 8009c3c:	0800a4ca 	.word	0x0800a4ca

08009c40 <_printf_common>:
 8009c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c44:	4616      	mov	r6, r2
 8009c46:	4698      	mov	r8, r3
 8009c48:	688a      	ldr	r2, [r1, #8]
 8009c4a:	690b      	ldr	r3, [r1, #16]
 8009c4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009c50:	4293      	cmp	r3, r2
 8009c52:	bfb8      	it	lt
 8009c54:	4613      	movlt	r3, r2
 8009c56:	6033      	str	r3, [r6, #0]
 8009c58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009c5c:	4607      	mov	r7, r0
 8009c5e:	460c      	mov	r4, r1
 8009c60:	b10a      	cbz	r2, 8009c66 <_printf_common+0x26>
 8009c62:	3301      	adds	r3, #1
 8009c64:	6033      	str	r3, [r6, #0]
 8009c66:	6823      	ldr	r3, [r4, #0]
 8009c68:	0699      	lsls	r1, r3, #26
 8009c6a:	bf42      	ittt	mi
 8009c6c:	6833      	ldrmi	r3, [r6, #0]
 8009c6e:	3302      	addmi	r3, #2
 8009c70:	6033      	strmi	r3, [r6, #0]
 8009c72:	6825      	ldr	r5, [r4, #0]
 8009c74:	f015 0506 	ands.w	r5, r5, #6
 8009c78:	d106      	bne.n	8009c88 <_printf_common+0x48>
 8009c7a:	f104 0a19 	add.w	sl, r4, #25
 8009c7e:	68e3      	ldr	r3, [r4, #12]
 8009c80:	6832      	ldr	r2, [r6, #0]
 8009c82:	1a9b      	subs	r3, r3, r2
 8009c84:	42ab      	cmp	r3, r5
 8009c86:	dc26      	bgt.n	8009cd6 <_printf_common+0x96>
 8009c88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009c8c:	6822      	ldr	r2, [r4, #0]
 8009c8e:	3b00      	subs	r3, #0
 8009c90:	bf18      	it	ne
 8009c92:	2301      	movne	r3, #1
 8009c94:	0692      	lsls	r2, r2, #26
 8009c96:	d42b      	bmi.n	8009cf0 <_printf_common+0xb0>
 8009c98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009c9c:	4641      	mov	r1, r8
 8009c9e:	4638      	mov	r0, r7
 8009ca0:	47c8      	blx	r9
 8009ca2:	3001      	adds	r0, #1
 8009ca4:	d01e      	beq.n	8009ce4 <_printf_common+0xa4>
 8009ca6:	6823      	ldr	r3, [r4, #0]
 8009ca8:	6922      	ldr	r2, [r4, #16]
 8009caa:	f003 0306 	and.w	r3, r3, #6
 8009cae:	2b04      	cmp	r3, #4
 8009cb0:	bf02      	ittt	eq
 8009cb2:	68e5      	ldreq	r5, [r4, #12]
 8009cb4:	6833      	ldreq	r3, [r6, #0]
 8009cb6:	1aed      	subeq	r5, r5, r3
 8009cb8:	68a3      	ldr	r3, [r4, #8]
 8009cba:	bf0c      	ite	eq
 8009cbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009cc0:	2500      	movne	r5, #0
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	bfc4      	itt	gt
 8009cc6:	1a9b      	subgt	r3, r3, r2
 8009cc8:	18ed      	addgt	r5, r5, r3
 8009cca:	2600      	movs	r6, #0
 8009ccc:	341a      	adds	r4, #26
 8009cce:	42b5      	cmp	r5, r6
 8009cd0:	d11a      	bne.n	8009d08 <_printf_common+0xc8>
 8009cd2:	2000      	movs	r0, #0
 8009cd4:	e008      	b.n	8009ce8 <_printf_common+0xa8>
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	4652      	mov	r2, sl
 8009cda:	4641      	mov	r1, r8
 8009cdc:	4638      	mov	r0, r7
 8009cde:	47c8      	blx	r9
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	d103      	bne.n	8009cec <_printf_common+0xac>
 8009ce4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cec:	3501      	adds	r5, #1
 8009cee:	e7c6      	b.n	8009c7e <_printf_common+0x3e>
 8009cf0:	18e1      	adds	r1, r4, r3
 8009cf2:	1c5a      	adds	r2, r3, #1
 8009cf4:	2030      	movs	r0, #48	@ 0x30
 8009cf6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009cfa:	4422      	add	r2, r4
 8009cfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009d00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009d04:	3302      	adds	r3, #2
 8009d06:	e7c7      	b.n	8009c98 <_printf_common+0x58>
 8009d08:	2301      	movs	r3, #1
 8009d0a:	4622      	mov	r2, r4
 8009d0c:	4641      	mov	r1, r8
 8009d0e:	4638      	mov	r0, r7
 8009d10:	47c8      	blx	r9
 8009d12:	3001      	adds	r0, #1
 8009d14:	d0e6      	beq.n	8009ce4 <_printf_common+0xa4>
 8009d16:	3601      	adds	r6, #1
 8009d18:	e7d9      	b.n	8009cce <_printf_common+0x8e>
	...

08009d1c <_printf_i>:
 8009d1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d20:	7e0f      	ldrb	r7, [r1, #24]
 8009d22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d24:	2f78      	cmp	r7, #120	@ 0x78
 8009d26:	4691      	mov	r9, r2
 8009d28:	4680      	mov	r8, r0
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	469a      	mov	sl, r3
 8009d2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d32:	d807      	bhi.n	8009d44 <_printf_i+0x28>
 8009d34:	2f62      	cmp	r7, #98	@ 0x62
 8009d36:	d80a      	bhi.n	8009d4e <_printf_i+0x32>
 8009d38:	2f00      	cmp	r7, #0
 8009d3a:	f000 80d1 	beq.w	8009ee0 <_printf_i+0x1c4>
 8009d3e:	2f58      	cmp	r7, #88	@ 0x58
 8009d40:	f000 80b8 	beq.w	8009eb4 <_printf_i+0x198>
 8009d44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009d48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009d4c:	e03a      	b.n	8009dc4 <_printf_i+0xa8>
 8009d4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009d52:	2b15      	cmp	r3, #21
 8009d54:	d8f6      	bhi.n	8009d44 <_printf_i+0x28>
 8009d56:	a101      	add	r1, pc, #4	@ (adr r1, 8009d5c <_printf_i+0x40>)
 8009d58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d5c:	08009db5 	.word	0x08009db5
 8009d60:	08009dc9 	.word	0x08009dc9
 8009d64:	08009d45 	.word	0x08009d45
 8009d68:	08009d45 	.word	0x08009d45
 8009d6c:	08009d45 	.word	0x08009d45
 8009d70:	08009d45 	.word	0x08009d45
 8009d74:	08009dc9 	.word	0x08009dc9
 8009d78:	08009d45 	.word	0x08009d45
 8009d7c:	08009d45 	.word	0x08009d45
 8009d80:	08009d45 	.word	0x08009d45
 8009d84:	08009d45 	.word	0x08009d45
 8009d88:	08009ec7 	.word	0x08009ec7
 8009d8c:	08009df3 	.word	0x08009df3
 8009d90:	08009e81 	.word	0x08009e81
 8009d94:	08009d45 	.word	0x08009d45
 8009d98:	08009d45 	.word	0x08009d45
 8009d9c:	08009ee9 	.word	0x08009ee9
 8009da0:	08009d45 	.word	0x08009d45
 8009da4:	08009df3 	.word	0x08009df3
 8009da8:	08009d45 	.word	0x08009d45
 8009dac:	08009d45 	.word	0x08009d45
 8009db0:	08009e89 	.word	0x08009e89
 8009db4:	6833      	ldr	r3, [r6, #0]
 8009db6:	1d1a      	adds	r2, r3, #4
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	6032      	str	r2, [r6, #0]
 8009dbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009dc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	e09c      	b.n	8009f02 <_printf_i+0x1e6>
 8009dc8:	6833      	ldr	r3, [r6, #0]
 8009dca:	6820      	ldr	r0, [r4, #0]
 8009dcc:	1d19      	adds	r1, r3, #4
 8009dce:	6031      	str	r1, [r6, #0]
 8009dd0:	0606      	lsls	r6, r0, #24
 8009dd2:	d501      	bpl.n	8009dd8 <_printf_i+0xbc>
 8009dd4:	681d      	ldr	r5, [r3, #0]
 8009dd6:	e003      	b.n	8009de0 <_printf_i+0xc4>
 8009dd8:	0645      	lsls	r5, r0, #25
 8009dda:	d5fb      	bpl.n	8009dd4 <_printf_i+0xb8>
 8009ddc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009de0:	2d00      	cmp	r5, #0
 8009de2:	da03      	bge.n	8009dec <_printf_i+0xd0>
 8009de4:	232d      	movs	r3, #45	@ 0x2d
 8009de6:	426d      	negs	r5, r5
 8009de8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009dec:	4858      	ldr	r0, [pc, #352]	@ (8009f50 <_printf_i+0x234>)
 8009dee:	230a      	movs	r3, #10
 8009df0:	e011      	b.n	8009e16 <_printf_i+0xfa>
 8009df2:	6821      	ldr	r1, [r4, #0]
 8009df4:	6833      	ldr	r3, [r6, #0]
 8009df6:	0608      	lsls	r0, r1, #24
 8009df8:	f853 5b04 	ldr.w	r5, [r3], #4
 8009dfc:	d402      	bmi.n	8009e04 <_printf_i+0xe8>
 8009dfe:	0649      	lsls	r1, r1, #25
 8009e00:	bf48      	it	mi
 8009e02:	b2ad      	uxthmi	r5, r5
 8009e04:	2f6f      	cmp	r7, #111	@ 0x6f
 8009e06:	4852      	ldr	r0, [pc, #328]	@ (8009f50 <_printf_i+0x234>)
 8009e08:	6033      	str	r3, [r6, #0]
 8009e0a:	bf14      	ite	ne
 8009e0c:	230a      	movne	r3, #10
 8009e0e:	2308      	moveq	r3, #8
 8009e10:	2100      	movs	r1, #0
 8009e12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009e16:	6866      	ldr	r6, [r4, #4]
 8009e18:	60a6      	str	r6, [r4, #8]
 8009e1a:	2e00      	cmp	r6, #0
 8009e1c:	db05      	blt.n	8009e2a <_printf_i+0x10e>
 8009e1e:	6821      	ldr	r1, [r4, #0]
 8009e20:	432e      	orrs	r6, r5
 8009e22:	f021 0104 	bic.w	r1, r1, #4
 8009e26:	6021      	str	r1, [r4, #0]
 8009e28:	d04b      	beq.n	8009ec2 <_printf_i+0x1a6>
 8009e2a:	4616      	mov	r6, r2
 8009e2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e30:	fb03 5711 	mls	r7, r3, r1, r5
 8009e34:	5dc7      	ldrb	r7, [r0, r7]
 8009e36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e3a:	462f      	mov	r7, r5
 8009e3c:	42bb      	cmp	r3, r7
 8009e3e:	460d      	mov	r5, r1
 8009e40:	d9f4      	bls.n	8009e2c <_printf_i+0x110>
 8009e42:	2b08      	cmp	r3, #8
 8009e44:	d10b      	bne.n	8009e5e <_printf_i+0x142>
 8009e46:	6823      	ldr	r3, [r4, #0]
 8009e48:	07df      	lsls	r7, r3, #31
 8009e4a:	d508      	bpl.n	8009e5e <_printf_i+0x142>
 8009e4c:	6923      	ldr	r3, [r4, #16]
 8009e4e:	6861      	ldr	r1, [r4, #4]
 8009e50:	4299      	cmp	r1, r3
 8009e52:	bfde      	ittt	le
 8009e54:	2330      	movle	r3, #48	@ 0x30
 8009e56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009e5a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009e5e:	1b92      	subs	r2, r2, r6
 8009e60:	6122      	str	r2, [r4, #16]
 8009e62:	f8cd a000 	str.w	sl, [sp]
 8009e66:	464b      	mov	r3, r9
 8009e68:	aa03      	add	r2, sp, #12
 8009e6a:	4621      	mov	r1, r4
 8009e6c:	4640      	mov	r0, r8
 8009e6e:	f7ff fee7 	bl	8009c40 <_printf_common>
 8009e72:	3001      	adds	r0, #1
 8009e74:	d14a      	bne.n	8009f0c <_printf_i+0x1f0>
 8009e76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009e7a:	b004      	add	sp, #16
 8009e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e80:	6823      	ldr	r3, [r4, #0]
 8009e82:	f043 0320 	orr.w	r3, r3, #32
 8009e86:	6023      	str	r3, [r4, #0]
 8009e88:	4832      	ldr	r0, [pc, #200]	@ (8009f54 <_printf_i+0x238>)
 8009e8a:	2778      	movs	r7, #120	@ 0x78
 8009e8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009e90:	6823      	ldr	r3, [r4, #0]
 8009e92:	6831      	ldr	r1, [r6, #0]
 8009e94:	061f      	lsls	r7, r3, #24
 8009e96:	f851 5b04 	ldr.w	r5, [r1], #4
 8009e9a:	d402      	bmi.n	8009ea2 <_printf_i+0x186>
 8009e9c:	065f      	lsls	r7, r3, #25
 8009e9e:	bf48      	it	mi
 8009ea0:	b2ad      	uxthmi	r5, r5
 8009ea2:	6031      	str	r1, [r6, #0]
 8009ea4:	07d9      	lsls	r1, r3, #31
 8009ea6:	bf44      	itt	mi
 8009ea8:	f043 0320 	orrmi.w	r3, r3, #32
 8009eac:	6023      	strmi	r3, [r4, #0]
 8009eae:	b11d      	cbz	r5, 8009eb8 <_printf_i+0x19c>
 8009eb0:	2310      	movs	r3, #16
 8009eb2:	e7ad      	b.n	8009e10 <_printf_i+0xf4>
 8009eb4:	4826      	ldr	r0, [pc, #152]	@ (8009f50 <_printf_i+0x234>)
 8009eb6:	e7e9      	b.n	8009e8c <_printf_i+0x170>
 8009eb8:	6823      	ldr	r3, [r4, #0]
 8009eba:	f023 0320 	bic.w	r3, r3, #32
 8009ebe:	6023      	str	r3, [r4, #0]
 8009ec0:	e7f6      	b.n	8009eb0 <_printf_i+0x194>
 8009ec2:	4616      	mov	r6, r2
 8009ec4:	e7bd      	b.n	8009e42 <_printf_i+0x126>
 8009ec6:	6833      	ldr	r3, [r6, #0]
 8009ec8:	6825      	ldr	r5, [r4, #0]
 8009eca:	6961      	ldr	r1, [r4, #20]
 8009ecc:	1d18      	adds	r0, r3, #4
 8009ece:	6030      	str	r0, [r6, #0]
 8009ed0:	062e      	lsls	r6, r5, #24
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	d501      	bpl.n	8009eda <_printf_i+0x1be>
 8009ed6:	6019      	str	r1, [r3, #0]
 8009ed8:	e002      	b.n	8009ee0 <_printf_i+0x1c4>
 8009eda:	0668      	lsls	r0, r5, #25
 8009edc:	d5fb      	bpl.n	8009ed6 <_printf_i+0x1ba>
 8009ede:	8019      	strh	r1, [r3, #0]
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	6123      	str	r3, [r4, #16]
 8009ee4:	4616      	mov	r6, r2
 8009ee6:	e7bc      	b.n	8009e62 <_printf_i+0x146>
 8009ee8:	6833      	ldr	r3, [r6, #0]
 8009eea:	1d1a      	adds	r2, r3, #4
 8009eec:	6032      	str	r2, [r6, #0]
 8009eee:	681e      	ldr	r6, [r3, #0]
 8009ef0:	6862      	ldr	r2, [r4, #4]
 8009ef2:	2100      	movs	r1, #0
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	f7f6 f993 	bl	8000220 <memchr>
 8009efa:	b108      	cbz	r0, 8009f00 <_printf_i+0x1e4>
 8009efc:	1b80      	subs	r0, r0, r6
 8009efe:	6060      	str	r0, [r4, #4]
 8009f00:	6863      	ldr	r3, [r4, #4]
 8009f02:	6123      	str	r3, [r4, #16]
 8009f04:	2300      	movs	r3, #0
 8009f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f0a:	e7aa      	b.n	8009e62 <_printf_i+0x146>
 8009f0c:	6923      	ldr	r3, [r4, #16]
 8009f0e:	4632      	mov	r2, r6
 8009f10:	4649      	mov	r1, r9
 8009f12:	4640      	mov	r0, r8
 8009f14:	47d0      	blx	sl
 8009f16:	3001      	adds	r0, #1
 8009f18:	d0ad      	beq.n	8009e76 <_printf_i+0x15a>
 8009f1a:	6823      	ldr	r3, [r4, #0]
 8009f1c:	079b      	lsls	r3, r3, #30
 8009f1e:	d413      	bmi.n	8009f48 <_printf_i+0x22c>
 8009f20:	68e0      	ldr	r0, [r4, #12]
 8009f22:	9b03      	ldr	r3, [sp, #12]
 8009f24:	4298      	cmp	r0, r3
 8009f26:	bfb8      	it	lt
 8009f28:	4618      	movlt	r0, r3
 8009f2a:	e7a6      	b.n	8009e7a <_printf_i+0x15e>
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	4632      	mov	r2, r6
 8009f30:	4649      	mov	r1, r9
 8009f32:	4640      	mov	r0, r8
 8009f34:	47d0      	blx	sl
 8009f36:	3001      	adds	r0, #1
 8009f38:	d09d      	beq.n	8009e76 <_printf_i+0x15a>
 8009f3a:	3501      	adds	r5, #1
 8009f3c:	68e3      	ldr	r3, [r4, #12]
 8009f3e:	9903      	ldr	r1, [sp, #12]
 8009f40:	1a5b      	subs	r3, r3, r1
 8009f42:	42ab      	cmp	r3, r5
 8009f44:	dcf2      	bgt.n	8009f2c <_printf_i+0x210>
 8009f46:	e7eb      	b.n	8009f20 <_printf_i+0x204>
 8009f48:	2500      	movs	r5, #0
 8009f4a:	f104 0619 	add.w	r6, r4, #25
 8009f4e:	e7f5      	b.n	8009f3c <_printf_i+0x220>
 8009f50:	0800a4d5 	.word	0x0800a4d5
 8009f54:	0800a4e6 	.word	0x0800a4e6

08009f58 <__sflush_r>:
 8009f58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f60:	0716      	lsls	r6, r2, #28
 8009f62:	4605      	mov	r5, r0
 8009f64:	460c      	mov	r4, r1
 8009f66:	d454      	bmi.n	800a012 <__sflush_r+0xba>
 8009f68:	684b      	ldr	r3, [r1, #4]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	dc02      	bgt.n	8009f74 <__sflush_r+0x1c>
 8009f6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	dd48      	ble.n	800a006 <__sflush_r+0xae>
 8009f74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f76:	2e00      	cmp	r6, #0
 8009f78:	d045      	beq.n	800a006 <__sflush_r+0xae>
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f80:	682f      	ldr	r7, [r5, #0]
 8009f82:	6a21      	ldr	r1, [r4, #32]
 8009f84:	602b      	str	r3, [r5, #0]
 8009f86:	d030      	beq.n	8009fea <__sflush_r+0x92>
 8009f88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f8a:	89a3      	ldrh	r3, [r4, #12]
 8009f8c:	0759      	lsls	r1, r3, #29
 8009f8e:	d505      	bpl.n	8009f9c <__sflush_r+0x44>
 8009f90:	6863      	ldr	r3, [r4, #4]
 8009f92:	1ad2      	subs	r2, r2, r3
 8009f94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f96:	b10b      	cbz	r3, 8009f9c <__sflush_r+0x44>
 8009f98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f9a:	1ad2      	subs	r2, r2, r3
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fa0:	6a21      	ldr	r1, [r4, #32]
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	47b0      	blx	r6
 8009fa6:	1c43      	adds	r3, r0, #1
 8009fa8:	89a3      	ldrh	r3, [r4, #12]
 8009faa:	d106      	bne.n	8009fba <__sflush_r+0x62>
 8009fac:	6829      	ldr	r1, [r5, #0]
 8009fae:	291d      	cmp	r1, #29
 8009fb0:	d82b      	bhi.n	800a00a <__sflush_r+0xb2>
 8009fb2:	4a2a      	ldr	r2, [pc, #168]	@ (800a05c <__sflush_r+0x104>)
 8009fb4:	40ca      	lsrs	r2, r1
 8009fb6:	07d6      	lsls	r6, r2, #31
 8009fb8:	d527      	bpl.n	800a00a <__sflush_r+0xb2>
 8009fba:	2200      	movs	r2, #0
 8009fbc:	6062      	str	r2, [r4, #4]
 8009fbe:	04d9      	lsls	r1, r3, #19
 8009fc0:	6922      	ldr	r2, [r4, #16]
 8009fc2:	6022      	str	r2, [r4, #0]
 8009fc4:	d504      	bpl.n	8009fd0 <__sflush_r+0x78>
 8009fc6:	1c42      	adds	r2, r0, #1
 8009fc8:	d101      	bne.n	8009fce <__sflush_r+0x76>
 8009fca:	682b      	ldr	r3, [r5, #0]
 8009fcc:	b903      	cbnz	r3, 8009fd0 <__sflush_r+0x78>
 8009fce:	6560      	str	r0, [r4, #84]	@ 0x54
 8009fd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fd2:	602f      	str	r7, [r5, #0]
 8009fd4:	b1b9      	cbz	r1, 800a006 <__sflush_r+0xae>
 8009fd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fda:	4299      	cmp	r1, r3
 8009fdc:	d002      	beq.n	8009fe4 <__sflush_r+0x8c>
 8009fde:	4628      	mov	r0, r5
 8009fe0:	f7ff fca2 	bl	8009928 <_free_r>
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fe8:	e00d      	b.n	800a006 <__sflush_r+0xae>
 8009fea:	2301      	movs	r3, #1
 8009fec:	4628      	mov	r0, r5
 8009fee:	47b0      	blx	r6
 8009ff0:	4602      	mov	r2, r0
 8009ff2:	1c50      	adds	r0, r2, #1
 8009ff4:	d1c9      	bne.n	8009f8a <__sflush_r+0x32>
 8009ff6:	682b      	ldr	r3, [r5, #0]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d0c6      	beq.n	8009f8a <__sflush_r+0x32>
 8009ffc:	2b1d      	cmp	r3, #29
 8009ffe:	d001      	beq.n	800a004 <__sflush_r+0xac>
 800a000:	2b16      	cmp	r3, #22
 800a002:	d11e      	bne.n	800a042 <__sflush_r+0xea>
 800a004:	602f      	str	r7, [r5, #0]
 800a006:	2000      	movs	r0, #0
 800a008:	e022      	b.n	800a050 <__sflush_r+0xf8>
 800a00a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a00e:	b21b      	sxth	r3, r3
 800a010:	e01b      	b.n	800a04a <__sflush_r+0xf2>
 800a012:	690f      	ldr	r7, [r1, #16]
 800a014:	2f00      	cmp	r7, #0
 800a016:	d0f6      	beq.n	800a006 <__sflush_r+0xae>
 800a018:	0793      	lsls	r3, r2, #30
 800a01a:	680e      	ldr	r6, [r1, #0]
 800a01c:	bf08      	it	eq
 800a01e:	694b      	ldreq	r3, [r1, #20]
 800a020:	600f      	str	r7, [r1, #0]
 800a022:	bf18      	it	ne
 800a024:	2300      	movne	r3, #0
 800a026:	eba6 0807 	sub.w	r8, r6, r7
 800a02a:	608b      	str	r3, [r1, #8]
 800a02c:	f1b8 0f00 	cmp.w	r8, #0
 800a030:	dde9      	ble.n	800a006 <__sflush_r+0xae>
 800a032:	6a21      	ldr	r1, [r4, #32]
 800a034:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a036:	4643      	mov	r3, r8
 800a038:	463a      	mov	r2, r7
 800a03a:	4628      	mov	r0, r5
 800a03c:	47b0      	blx	r6
 800a03e:	2800      	cmp	r0, #0
 800a040:	dc08      	bgt.n	800a054 <__sflush_r+0xfc>
 800a042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a04a:	81a3      	strh	r3, [r4, #12]
 800a04c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a054:	4407      	add	r7, r0
 800a056:	eba8 0800 	sub.w	r8, r8, r0
 800a05a:	e7e7      	b.n	800a02c <__sflush_r+0xd4>
 800a05c:	20400001 	.word	0x20400001

0800a060 <_fflush_r>:
 800a060:	b538      	push	{r3, r4, r5, lr}
 800a062:	690b      	ldr	r3, [r1, #16]
 800a064:	4605      	mov	r5, r0
 800a066:	460c      	mov	r4, r1
 800a068:	b913      	cbnz	r3, 800a070 <_fflush_r+0x10>
 800a06a:	2500      	movs	r5, #0
 800a06c:	4628      	mov	r0, r5
 800a06e:	bd38      	pop	{r3, r4, r5, pc}
 800a070:	b118      	cbz	r0, 800a07a <_fflush_r+0x1a>
 800a072:	6a03      	ldr	r3, [r0, #32]
 800a074:	b90b      	cbnz	r3, 800a07a <_fflush_r+0x1a>
 800a076:	f7ff fbc9 	bl	800980c <__sinit>
 800a07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d0f3      	beq.n	800a06a <_fflush_r+0xa>
 800a082:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a084:	07d0      	lsls	r0, r2, #31
 800a086:	d404      	bmi.n	800a092 <_fflush_r+0x32>
 800a088:	0599      	lsls	r1, r3, #22
 800a08a:	d402      	bmi.n	800a092 <_fflush_r+0x32>
 800a08c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a08e:	f7ff fc48 	bl	8009922 <__retarget_lock_acquire_recursive>
 800a092:	4628      	mov	r0, r5
 800a094:	4621      	mov	r1, r4
 800a096:	f7ff ff5f 	bl	8009f58 <__sflush_r>
 800a09a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a09c:	07da      	lsls	r2, r3, #31
 800a09e:	4605      	mov	r5, r0
 800a0a0:	d4e4      	bmi.n	800a06c <_fflush_r+0xc>
 800a0a2:	89a3      	ldrh	r3, [r4, #12]
 800a0a4:	059b      	lsls	r3, r3, #22
 800a0a6:	d4e1      	bmi.n	800a06c <_fflush_r+0xc>
 800a0a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0aa:	f7ff fc3b 	bl	8009924 <__retarget_lock_release_recursive>
 800a0ae:	e7dd      	b.n	800a06c <_fflush_r+0xc>

0800a0b0 <__sread>:
 800a0b0:	b510      	push	{r4, lr}
 800a0b2:	460c      	mov	r4, r1
 800a0b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0b8:	f000 f956 	bl	800a368 <_read_r>
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	bfab      	itete	ge
 800a0c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a0c2:	89a3      	ldrhlt	r3, [r4, #12]
 800a0c4:	181b      	addge	r3, r3, r0
 800a0c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a0ca:	bfac      	ite	ge
 800a0cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a0ce:	81a3      	strhlt	r3, [r4, #12]
 800a0d0:	bd10      	pop	{r4, pc}

0800a0d2 <__swrite>:
 800a0d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0d6:	461f      	mov	r7, r3
 800a0d8:	898b      	ldrh	r3, [r1, #12]
 800a0da:	05db      	lsls	r3, r3, #23
 800a0dc:	4605      	mov	r5, r0
 800a0de:	460c      	mov	r4, r1
 800a0e0:	4616      	mov	r6, r2
 800a0e2:	d505      	bpl.n	800a0f0 <__swrite+0x1e>
 800a0e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0e8:	2302      	movs	r3, #2
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f000 f92a 	bl	800a344 <_lseek_r>
 800a0f0:	89a3      	ldrh	r3, [r4, #12]
 800a0f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a0f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a0fa:	81a3      	strh	r3, [r4, #12]
 800a0fc:	4632      	mov	r2, r6
 800a0fe:	463b      	mov	r3, r7
 800a100:	4628      	mov	r0, r5
 800a102:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a106:	f000 b941 	b.w	800a38c <_write_r>

0800a10a <__sseek>:
 800a10a:	b510      	push	{r4, lr}
 800a10c:	460c      	mov	r4, r1
 800a10e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a112:	f000 f917 	bl	800a344 <_lseek_r>
 800a116:	1c43      	adds	r3, r0, #1
 800a118:	89a3      	ldrh	r3, [r4, #12]
 800a11a:	bf15      	itete	ne
 800a11c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a11e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a122:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a126:	81a3      	strheq	r3, [r4, #12]
 800a128:	bf18      	it	ne
 800a12a:	81a3      	strhne	r3, [r4, #12]
 800a12c:	bd10      	pop	{r4, pc}

0800a12e <__sclose>:
 800a12e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a132:	f000 b93d 	b.w	800a3b0 <_close_r>

0800a136 <__swbuf_r>:
 800a136:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a138:	460e      	mov	r6, r1
 800a13a:	4614      	mov	r4, r2
 800a13c:	4605      	mov	r5, r0
 800a13e:	b118      	cbz	r0, 800a148 <__swbuf_r+0x12>
 800a140:	6a03      	ldr	r3, [r0, #32]
 800a142:	b90b      	cbnz	r3, 800a148 <__swbuf_r+0x12>
 800a144:	f7ff fb62 	bl	800980c <__sinit>
 800a148:	69a3      	ldr	r3, [r4, #24]
 800a14a:	60a3      	str	r3, [r4, #8]
 800a14c:	89a3      	ldrh	r3, [r4, #12]
 800a14e:	071a      	lsls	r2, r3, #28
 800a150:	d501      	bpl.n	800a156 <__swbuf_r+0x20>
 800a152:	6923      	ldr	r3, [r4, #16]
 800a154:	b943      	cbnz	r3, 800a168 <__swbuf_r+0x32>
 800a156:	4621      	mov	r1, r4
 800a158:	4628      	mov	r0, r5
 800a15a:	f000 f82b 	bl	800a1b4 <__swsetup_r>
 800a15e:	b118      	cbz	r0, 800a168 <__swbuf_r+0x32>
 800a160:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a164:	4638      	mov	r0, r7
 800a166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a168:	6823      	ldr	r3, [r4, #0]
 800a16a:	6922      	ldr	r2, [r4, #16]
 800a16c:	1a98      	subs	r0, r3, r2
 800a16e:	6963      	ldr	r3, [r4, #20]
 800a170:	b2f6      	uxtb	r6, r6
 800a172:	4283      	cmp	r3, r0
 800a174:	4637      	mov	r7, r6
 800a176:	dc05      	bgt.n	800a184 <__swbuf_r+0x4e>
 800a178:	4621      	mov	r1, r4
 800a17a:	4628      	mov	r0, r5
 800a17c:	f7ff ff70 	bl	800a060 <_fflush_r>
 800a180:	2800      	cmp	r0, #0
 800a182:	d1ed      	bne.n	800a160 <__swbuf_r+0x2a>
 800a184:	68a3      	ldr	r3, [r4, #8]
 800a186:	3b01      	subs	r3, #1
 800a188:	60a3      	str	r3, [r4, #8]
 800a18a:	6823      	ldr	r3, [r4, #0]
 800a18c:	1c5a      	adds	r2, r3, #1
 800a18e:	6022      	str	r2, [r4, #0]
 800a190:	701e      	strb	r6, [r3, #0]
 800a192:	6962      	ldr	r2, [r4, #20]
 800a194:	1c43      	adds	r3, r0, #1
 800a196:	429a      	cmp	r2, r3
 800a198:	d004      	beq.n	800a1a4 <__swbuf_r+0x6e>
 800a19a:	89a3      	ldrh	r3, [r4, #12]
 800a19c:	07db      	lsls	r3, r3, #31
 800a19e:	d5e1      	bpl.n	800a164 <__swbuf_r+0x2e>
 800a1a0:	2e0a      	cmp	r6, #10
 800a1a2:	d1df      	bne.n	800a164 <__swbuf_r+0x2e>
 800a1a4:	4621      	mov	r1, r4
 800a1a6:	4628      	mov	r0, r5
 800a1a8:	f7ff ff5a 	bl	800a060 <_fflush_r>
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	d0d9      	beq.n	800a164 <__swbuf_r+0x2e>
 800a1b0:	e7d6      	b.n	800a160 <__swbuf_r+0x2a>
	...

0800a1b4 <__swsetup_r>:
 800a1b4:	b538      	push	{r3, r4, r5, lr}
 800a1b6:	4b29      	ldr	r3, [pc, #164]	@ (800a25c <__swsetup_r+0xa8>)
 800a1b8:	4605      	mov	r5, r0
 800a1ba:	6818      	ldr	r0, [r3, #0]
 800a1bc:	460c      	mov	r4, r1
 800a1be:	b118      	cbz	r0, 800a1c8 <__swsetup_r+0x14>
 800a1c0:	6a03      	ldr	r3, [r0, #32]
 800a1c2:	b90b      	cbnz	r3, 800a1c8 <__swsetup_r+0x14>
 800a1c4:	f7ff fb22 	bl	800980c <__sinit>
 800a1c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1cc:	0719      	lsls	r1, r3, #28
 800a1ce:	d422      	bmi.n	800a216 <__swsetup_r+0x62>
 800a1d0:	06da      	lsls	r2, r3, #27
 800a1d2:	d407      	bmi.n	800a1e4 <__swsetup_r+0x30>
 800a1d4:	2209      	movs	r2, #9
 800a1d6:	602a      	str	r2, [r5, #0]
 800a1d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1dc:	81a3      	strh	r3, [r4, #12]
 800a1de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1e2:	e033      	b.n	800a24c <__swsetup_r+0x98>
 800a1e4:	0758      	lsls	r0, r3, #29
 800a1e6:	d512      	bpl.n	800a20e <__swsetup_r+0x5a>
 800a1e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a1ea:	b141      	cbz	r1, 800a1fe <__swsetup_r+0x4a>
 800a1ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a1f0:	4299      	cmp	r1, r3
 800a1f2:	d002      	beq.n	800a1fa <__swsetup_r+0x46>
 800a1f4:	4628      	mov	r0, r5
 800a1f6:	f7ff fb97 	bl	8009928 <_free_r>
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a1fe:	89a3      	ldrh	r3, [r4, #12]
 800a200:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a204:	81a3      	strh	r3, [r4, #12]
 800a206:	2300      	movs	r3, #0
 800a208:	6063      	str	r3, [r4, #4]
 800a20a:	6923      	ldr	r3, [r4, #16]
 800a20c:	6023      	str	r3, [r4, #0]
 800a20e:	89a3      	ldrh	r3, [r4, #12]
 800a210:	f043 0308 	orr.w	r3, r3, #8
 800a214:	81a3      	strh	r3, [r4, #12]
 800a216:	6923      	ldr	r3, [r4, #16]
 800a218:	b94b      	cbnz	r3, 800a22e <__swsetup_r+0x7a>
 800a21a:	89a3      	ldrh	r3, [r4, #12]
 800a21c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a220:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a224:	d003      	beq.n	800a22e <__swsetup_r+0x7a>
 800a226:	4621      	mov	r1, r4
 800a228:	4628      	mov	r0, r5
 800a22a:	f000 f83f 	bl	800a2ac <__smakebuf_r>
 800a22e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a232:	f013 0201 	ands.w	r2, r3, #1
 800a236:	d00a      	beq.n	800a24e <__swsetup_r+0x9a>
 800a238:	2200      	movs	r2, #0
 800a23a:	60a2      	str	r2, [r4, #8]
 800a23c:	6962      	ldr	r2, [r4, #20]
 800a23e:	4252      	negs	r2, r2
 800a240:	61a2      	str	r2, [r4, #24]
 800a242:	6922      	ldr	r2, [r4, #16]
 800a244:	b942      	cbnz	r2, 800a258 <__swsetup_r+0xa4>
 800a246:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a24a:	d1c5      	bne.n	800a1d8 <__swsetup_r+0x24>
 800a24c:	bd38      	pop	{r3, r4, r5, pc}
 800a24e:	0799      	lsls	r1, r3, #30
 800a250:	bf58      	it	pl
 800a252:	6962      	ldrpl	r2, [r4, #20]
 800a254:	60a2      	str	r2, [r4, #8]
 800a256:	e7f4      	b.n	800a242 <__swsetup_r+0x8e>
 800a258:	2000      	movs	r0, #0
 800a25a:	e7f7      	b.n	800a24c <__swsetup_r+0x98>
 800a25c:	20000138 	.word	0x20000138

0800a260 <__swhatbuf_r>:
 800a260:	b570      	push	{r4, r5, r6, lr}
 800a262:	460c      	mov	r4, r1
 800a264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a268:	2900      	cmp	r1, #0
 800a26a:	b096      	sub	sp, #88	@ 0x58
 800a26c:	4615      	mov	r5, r2
 800a26e:	461e      	mov	r6, r3
 800a270:	da0d      	bge.n	800a28e <__swhatbuf_r+0x2e>
 800a272:	89a3      	ldrh	r3, [r4, #12]
 800a274:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a278:	f04f 0100 	mov.w	r1, #0
 800a27c:	bf14      	ite	ne
 800a27e:	2340      	movne	r3, #64	@ 0x40
 800a280:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a284:	2000      	movs	r0, #0
 800a286:	6031      	str	r1, [r6, #0]
 800a288:	602b      	str	r3, [r5, #0]
 800a28a:	b016      	add	sp, #88	@ 0x58
 800a28c:	bd70      	pop	{r4, r5, r6, pc}
 800a28e:	466a      	mov	r2, sp
 800a290:	f000 f89e 	bl	800a3d0 <_fstat_r>
 800a294:	2800      	cmp	r0, #0
 800a296:	dbec      	blt.n	800a272 <__swhatbuf_r+0x12>
 800a298:	9901      	ldr	r1, [sp, #4]
 800a29a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a29e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a2a2:	4259      	negs	r1, r3
 800a2a4:	4159      	adcs	r1, r3
 800a2a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2aa:	e7eb      	b.n	800a284 <__swhatbuf_r+0x24>

0800a2ac <__smakebuf_r>:
 800a2ac:	898b      	ldrh	r3, [r1, #12]
 800a2ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a2b0:	079d      	lsls	r5, r3, #30
 800a2b2:	4606      	mov	r6, r0
 800a2b4:	460c      	mov	r4, r1
 800a2b6:	d507      	bpl.n	800a2c8 <__smakebuf_r+0x1c>
 800a2b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a2bc:	6023      	str	r3, [r4, #0]
 800a2be:	6123      	str	r3, [r4, #16]
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	6163      	str	r3, [r4, #20]
 800a2c4:	b003      	add	sp, #12
 800a2c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a2c8:	ab01      	add	r3, sp, #4
 800a2ca:	466a      	mov	r2, sp
 800a2cc:	f7ff ffc8 	bl	800a260 <__swhatbuf_r>
 800a2d0:	9f00      	ldr	r7, [sp, #0]
 800a2d2:	4605      	mov	r5, r0
 800a2d4:	4639      	mov	r1, r7
 800a2d6:	4630      	mov	r0, r6
 800a2d8:	f7ff f980 	bl	80095dc <_malloc_r>
 800a2dc:	b948      	cbnz	r0, 800a2f2 <__smakebuf_r+0x46>
 800a2de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2e2:	059a      	lsls	r2, r3, #22
 800a2e4:	d4ee      	bmi.n	800a2c4 <__smakebuf_r+0x18>
 800a2e6:	f023 0303 	bic.w	r3, r3, #3
 800a2ea:	f043 0302 	orr.w	r3, r3, #2
 800a2ee:	81a3      	strh	r3, [r4, #12]
 800a2f0:	e7e2      	b.n	800a2b8 <__smakebuf_r+0xc>
 800a2f2:	89a3      	ldrh	r3, [r4, #12]
 800a2f4:	6020      	str	r0, [r4, #0]
 800a2f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a2fa:	81a3      	strh	r3, [r4, #12]
 800a2fc:	9b01      	ldr	r3, [sp, #4]
 800a2fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a302:	b15b      	cbz	r3, 800a31c <__smakebuf_r+0x70>
 800a304:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a308:	4630      	mov	r0, r6
 800a30a:	f000 f80b 	bl	800a324 <_isatty_r>
 800a30e:	b128      	cbz	r0, 800a31c <__smakebuf_r+0x70>
 800a310:	89a3      	ldrh	r3, [r4, #12]
 800a312:	f023 0303 	bic.w	r3, r3, #3
 800a316:	f043 0301 	orr.w	r3, r3, #1
 800a31a:	81a3      	strh	r3, [r4, #12]
 800a31c:	89a3      	ldrh	r3, [r4, #12]
 800a31e:	431d      	orrs	r5, r3
 800a320:	81a5      	strh	r5, [r4, #12]
 800a322:	e7cf      	b.n	800a2c4 <__smakebuf_r+0x18>

0800a324 <_isatty_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	4d06      	ldr	r5, [pc, #24]	@ (800a340 <_isatty_r+0x1c>)
 800a328:	2300      	movs	r3, #0
 800a32a:	4604      	mov	r4, r0
 800a32c:	4608      	mov	r0, r1
 800a32e:	602b      	str	r3, [r5, #0]
 800a330:	f7f7 f8d9 	bl	80014e6 <_isatty>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	d102      	bne.n	800a33e <_isatty_r+0x1a>
 800a338:	682b      	ldr	r3, [r5, #0]
 800a33a:	b103      	cbz	r3, 800a33e <_isatty_r+0x1a>
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	bd38      	pop	{r3, r4, r5, pc}
 800a340:	20001d94 	.word	0x20001d94

0800a344 <_lseek_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	4d07      	ldr	r5, [pc, #28]	@ (800a364 <_lseek_r+0x20>)
 800a348:	4604      	mov	r4, r0
 800a34a:	4608      	mov	r0, r1
 800a34c:	4611      	mov	r1, r2
 800a34e:	2200      	movs	r2, #0
 800a350:	602a      	str	r2, [r5, #0]
 800a352:	461a      	mov	r2, r3
 800a354:	f7f7 f8d2 	bl	80014fc <_lseek>
 800a358:	1c43      	adds	r3, r0, #1
 800a35a:	d102      	bne.n	800a362 <_lseek_r+0x1e>
 800a35c:	682b      	ldr	r3, [r5, #0]
 800a35e:	b103      	cbz	r3, 800a362 <_lseek_r+0x1e>
 800a360:	6023      	str	r3, [r4, #0]
 800a362:	bd38      	pop	{r3, r4, r5, pc}
 800a364:	20001d94 	.word	0x20001d94

0800a368 <_read_r>:
 800a368:	b538      	push	{r3, r4, r5, lr}
 800a36a:	4d07      	ldr	r5, [pc, #28]	@ (800a388 <_read_r+0x20>)
 800a36c:	4604      	mov	r4, r0
 800a36e:	4608      	mov	r0, r1
 800a370:	4611      	mov	r1, r2
 800a372:	2200      	movs	r2, #0
 800a374:	602a      	str	r2, [r5, #0]
 800a376:	461a      	mov	r2, r3
 800a378:	f7f7 f860 	bl	800143c <_read>
 800a37c:	1c43      	adds	r3, r0, #1
 800a37e:	d102      	bne.n	800a386 <_read_r+0x1e>
 800a380:	682b      	ldr	r3, [r5, #0]
 800a382:	b103      	cbz	r3, 800a386 <_read_r+0x1e>
 800a384:	6023      	str	r3, [r4, #0]
 800a386:	bd38      	pop	{r3, r4, r5, pc}
 800a388:	20001d94 	.word	0x20001d94

0800a38c <_write_r>:
 800a38c:	b538      	push	{r3, r4, r5, lr}
 800a38e:	4d07      	ldr	r5, [pc, #28]	@ (800a3ac <_write_r+0x20>)
 800a390:	4604      	mov	r4, r0
 800a392:	4608      	mov	r0, r1
 800a394:	4611      	mov	r1, r2
 800a396:	2200      	movs	r2, #0
 800a398:	602a      	str	r2, [r5, #0]
 800a39a:	461a      	mov	r2, r3
 800a39c:	f7f7 f86b 	bl	8001476 <_write>
 800a3a0:	1c43      	adds	r3, r0, #1
 800a3a2:	d102      	bne.n	800a3aa <_write_r+0x1e>
 800a3a4:	682b      	ldr	r3, [r5, #0]
 800a3a6:	b103      	cbz	r3, 800a3aa <_write_r+0x1e>
 800a3a8:	6023      	str	r3, [r4, #0]
 800a3aa:	bd38      	pop	{r3, r4, r5, pc}
 800a3ac:	20001d94 	.word	0x20001d94

0800a3b0 <_close_r>:
 800a3b0:	b538      	push	{r3, r4, r5, lr}
 800a3b2:	4d06      	ldr	r5, [pc, #24]	@ (800a3cc <_close_r+0x1c>)
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	4608      	mov	r0, r1
 800a3ba:	602b      	str	r3, [r5, #0]
 800a3bc:	f7f7 f877 	bl	80014ae <_close>
 800a3c0:	1c43      	adds	r3, r0, #1
 800a3c2:	d102      	bne.n	800a3ca <_close_r+0x1a>
 800a3c4:	682b      	ldr	r3, [r5, #0]
 800a3c6:	b103      	cbz	r3, 800a3ca <_close_r+0x1a>
 800a3c8:	6023      	str	r3, [r4, #0]
 800a3ca:	bd38      	pop	{r3, r4, r5, pc}
 800a3cc:	20001d94 	.word	0x20001d94

0800a3d0 <_fstat_r>:
 800a3d0:	b538      	push	{r3, r4, r5, lr}
 800a3d2:	4d07      	ldr	r5, [pc, #28]	@ (800a3f0 <_fstat_r+0x20>)
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	4608      	mov	r0, r1
 800a3da:	4611      	mov	r1, r2
 800a3dc:	602b      	str	r3, [r5, #0]
 800a3de:	f7f7 f872 	bl	80014c6 <_fstat>
 800a3e2:	1c43      	adds	r3, r0, #1
 800a3e4:	d102      	bne.n	800a3ec <_fstat_r+0x1c>
 800a3e6:	682b      	ldr	r3, [r5, #0]
 800a3e8:	b103      	cbz	r3, 800a3ec <_fstat_r+0x1c>
 800a3ea:	6023      	str	r3, [r4, #0]
 800a3ec:	bd38      	pop	{r3, r4, r5, pc}
 800a3ee:	bf00      	nop
 800a3f0:	20001d94 	.word	0x20001d94

0800a3f4 <_init>:
 800a3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3f6:	bf00      	nop
 800a3f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3fa:	bc08      	pop	{r3}
 800a3fc:	469e      	mov	lr, r3
 800a3fe:	4770      	bx	lr

0800a400 <_fini>:
 800a400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a402:	bf00      	nop
 800a404:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a406:	bc08      	pop	{r3}
 800a408:	469e      	mov	lr, r3
 800a40a:	4770      	bx	lr
