Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 14 04:05:34 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[2]_rep/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[3]_rep/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[5]_rep/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_angle_t_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/ba_hit_force_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[1]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_angle_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/bb_hit_force_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.856        0.000                      0                  438        0.133        0.000                      0                  438        3.000        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       14.856        0.000                      0                  438        0.133        0.000                      0                  438       19.363        0.000                       0                   278  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.856ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.447ns  (logic 9.638ns (39.424%)  route 14.809ns (60.576%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 f  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.317    22.918    graph_inst/ball_inst/ba_bb
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.124    23.042 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=6, routed)           0.391    23.433    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X17Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.569    38.089    graph_inst/ball_inst/clk_out1
    SLICE_X17Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[0]/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X17Y17         FDCE (Setup_fdce_C_CE)      -0.205    38.289    graph_inst/ball_inst/bb_hit_force_reg[0]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -23.433    
  -------------------------------------------------------------------
                         slack                                 14.856    

Slack (MET) :             14.856ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.447ns  (logic 9.638ns (39.424%)  route 14.809ns (60.576%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 f  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.317    22.918    graph_inst/ball_inst/ba_bb
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.124    23.042 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=6, routed)           0.391    23.433    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X17Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.569    38.089    graph_inst/ball_inst/clk_out1
    SLICE_X17Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[1]/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X17Y17         FDCE (Setup_fdce_C_CE)      -0.205    38.289    graph_inst/ball_inst/bb_hit_force_reg[1]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -23.433    
  -------------------------------------------------------------------
                         slack                                 14.856    

Slack (MET) :             14.856ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.447ns  (logic 9.638ns (39.424%)  route 14.809ns (60.576%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 f  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.317    22.918    graph_inst/ball_inst/ba_bb
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.124    23.042 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=6, routed)           0.391    23.433    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X17Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.569    38.089    graph_inst/ball_inst/clk_out1
    SLICE_X17Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[2]/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X17Y17         FDCE (Setup_fdce_C_CE)      -0.205    38.289    graph_inst/ball_inst/bb_hit_force_reg[2]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -23.433    
  -------------------------------------------------------------------
                         slack                                 14.856    

Slack (MET) :             14.856ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.447ns  (logic 9.638ns (39.424%)  route 14.809ns (60.576%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 f  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.317    22.918    graph_inst/ball_inst/ba_bb
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.124    23.042 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=6, routed)           0.391    23.433    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X17Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.569    38.089    graph_inst/ball_inst/clk_out1
    SLICE_X17Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[3]/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X17Y17         FDCE (Setup_fdce_C_CE)      -0.205    38.289    graph_inst/ball_inst/bb_hit_force_reg[3]
  -------------------------------------------------------------------
                         required time                         38.289    
                         arrival time                         -23.433    
  -------------------------------------------------------------------
                         slack                                 14.856    

Slack (MET) :             14.882ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt5_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.456ns  (logic 9.638ns (39.410%)  route 14.818ns (60.590%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 r  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 r  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 r  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 f  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.110    22.710    graph_inst/ball_inst/ba_bb
    SLICE_X16Y18         LUT3 (Prop_lut3_I0_O)        0.124    22.834 r  graph_inst/ball_inst/cnt5[5]_i_1/O
                         net (fo=6, routed)           0.607    23.441    graph_inst/ball_inst/cnt5
    SLICE_X16Y18         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X16Y18         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[0]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X16Y18         FDRE (Setup_fdre_C_CE)      -0.169    38.323    graph_inst/ball_inst/cnt5_reg[0]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -23.441    
  -------------------------------------------------------------------
                         slack                                 14.882    

Slack (MET) :             14.882ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.456ns  (logic 9.638ns (39.410%)  route 14.818ns (60.590%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 38.087 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 r  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 r  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 r  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 f  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.110    22.710    graph_inst/ball_inst/ba_bb
    SLICE_X16Y18         LUT3 (Prop_lut3_I0_O)        0.124    22.834 r  graph_inst/ball_inst/cnt5[5]_i_1/O
                         net (fo=6, routed)           0.607    23.441    graph_inst/ball_inst/cnt5
    SLICE_X16Y18         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.567    38.087    graph_inst/ball_inst/clk_out1
    SLICE_X16Y18         FDRE                                         r  graph_inst/ball_inst/cnt5_reg[1]/C
                         clock pessimism              0.569    38.655    
                         clock uncertainty           -0.164    38.492    
    SLICE_X16Y18         FDRE (Setup_fdre_C_CE)      -0.169    38.323    graph_inst/ball_inst/cnt5_reg[1]
  -------------------------------------------------------------------
                         required time                         38.323    
                         arrival time                         -23.441    
  -------------------------------------------------------------------
                         slack                                 14.882    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.390ns  (logic 9.638ns (39.516%)  route 14.752ns (60.484%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 f  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.317    22.918    graph_inst/ball_inst/ba_bb
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.124    23.042 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=6, routed)           0.334    23.375    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X18Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.569    38.089    graph_inst/ball_inst/clk_out1
    SLICE_X18Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[4]/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X18Y17         FDCE (Setup_fdce_C_CE)      -0.169    38.325    graph_inst/ball_inst/bb_hit_force_reg[4]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                         -23.375    
  -------------------------------------------------------------------
                         slack                                 14.949    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.390ns  (logic 9.638ns (39.516%)  route 14.752ns (60.484%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 f  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.317    22.918    graph_inst/ball_inst/ba_bb
    SLICE_X17Y17         LUT3 (Prop_lut3_I0_O)        0.124    23.042 r  graph_inst/ball_inst/bb_hit_force[5]_i_1/O
                         net (fo=6, routed)           0.334    23.375    graph_inst/ball_inst/bb_hit_force[5]_i_1_n_0
    SLICE_X18Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.569    38.089    graph_inst/ball_inst/clk_out1
    SLICE_X18Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[5]/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X18Y17         FDCE (Setup_fdce_C_CE)      -0.169    38.325    graph_inst/ball_inst/bb_hit_force_reg[5]
  -------------------------------------------------------------------
                         required time                         38.325    
                         arrival time                         -23.375    
  -------------------------------------------------------------------
                         slack                                 14.949    

Slack (MET) :             15.152ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.412ns  (logic 9.638ns (39.481%)  route 14.774ns (60.519%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 38.078 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 f  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.672    23.273    graph_inst/ball_inst/ba_bb
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.124    23.397 r  graph_inst/ball_inst/dax1[1]_i_1/O
                         net (fo=1, routed)           0.000    23.397    graph_inst/ball_inst/dax1[1]_i_1_n_0
    SLICE_X24Y20         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.558    38.078    graph_inst/ball_inst/clk_out1
    SLICE_X24Y20         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/C
                         clock pessimism              0.606    38.683    
                         clock uncertainty           -0.164    38.520    
    SLICE_X24Y20         FDCE (Setup_fdce_C_D)        0.029    38.549    graph_inst/ball_inst/dax1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.549    
                         arrival time                         -23.397    
  -------------------------------------------------------------------
                         slack                                 15.152    

Slack (MET) :             15.210ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cbx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/bb_hit_force_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.375ns  (logic 9.638ns (39.540%)  route 14.737ns (60.460%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.636ns = ( 38.089 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.737    -1.015    graph_inst/ball_inst/clk_out1
    SLICE_X25Y17         FDPE                                         r  graph_inst/ball_inst/cbx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.456    -0.559 r  graph_inst/ball_inst/cbx_reg[1]/Q
                         net (fo=15, routed)          4.277     3.719    graph_inst/ball_inst/Ball_b_Hole_Flag7__6_0[1]
    SLICE_X88Y13         LUT2 (Prop_lut2_I0_O)        0.124     3.843 r  graph_inst/ball_inst/i__carry_i_3__30/O
                         net (fo=1, routed)           0.000     3.843    graph_inst/ball_inst/i__carry_i_3__30_n_0
    SLICE_X88Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.393 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.393    graph_inst/ball_inst/ba_bb4_inferred__0/i__carry_n_0
    SLICE_X88Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.632 r  graph_inst/ball_inst/ba_bb4_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.353     5.985    graph_inst/ball_inst/ba_bb4[6]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.214    10.199 r  graph_inst/ball_inst/ba_bb3__3/PCOUT[47]
                         net (fo=1, routed)           0.002    10.201    graph_inst/ball_inst/ba_bb3__3_n_106
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.719 r  graph_inst/ball_inst/ba_bb3__4/P[3]
                         net (fo=2, routed)           1.365    13.084    graph_inst/ball_inst/ba_bb3__4_n_102
    SLICE_X95Y16         LUT2 (Prop_lut2_I0_O)        0.124    13.208 r  graph_inst/ball_inst/i__carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    13.208    graph_inst/ball_inst/i__carry__0_i_4__2_n_0
    SLICE_X95Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.740 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.740    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__0_n_0
    SLICE_X95Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.053 r  graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.842    14.895    graph_inst/ball_inst/ba_bb3_inferred__0/i__carry__1_n_4
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.306    15.201 r  graph_inst/ball_inst/ba_bb2_carry__5_i_1/O
                         net (fo=1, routed)           0.000    15.201    graph_inst/ball_inst/ba_bb2_carry__5_i_1_n_0
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.577 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.577    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.796 f  graph_inst/ball_inst/ba_bb2_carry__6/O[0]
                         net (fo=1, routed)           0.857    16.653    graph_inst/ball_inst/ba_bb2[28]
    SLICE_X95Y19         LUT4 (Prop_lut4_I1_O)        0.295    16.948 f  graph_inst/ball_inst/bb_hit_angle[8]_i_7/O
                         net (fo=1, routed)           0.574    17.523    graph_inst/ball_inst/bb_hit_angle[8]_i_7_n_0
    SLICE_X96Y17         LUT5 (Prop_lut5_I4_O)        0.124    17.647 f  graph_inst/ball_inst/bb_hit_angle[8]_i_3/O
                         net (fo=2, routed)           1.830    19.477    graph_inst/ball_inst/bb_hit_angle[8]_i_3_n_0
    SLICE_X66Y17         LUT4 (Prop_lut4_I1_O)        0.124    19.601 r  graph_inst/ball_inst/bb_hit_angle[8]_i_1/O
                         net (fo=37, routed)          3.636    23.236    graph_inst/ball_inst/ba_bb
    SLICE_X18Y17         LUT6 (Prop_lut6_I1_O)        0.124    23.360 r  graph_inst/ball_inst/bb_hit_force[4]_i_1/O
                         net (fo=1, routed)           0.000    23.360    graph_inst/ball_inst/bb_hit_force[4]_i_1_n_0
    SLICE_X18Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         1.569    38.089    graph_inst/ball_inst/clk_out1
    SLICE_X18Y17         FDCE                                         r  graph_inst/ball_inst/bb_hit_force_reg[4]/C
                         clock pessimism              0.569    38.657    
                         clock uncertainty           -0.164    38.494    
    SLICE_X18Y17         FDCE (Setup_fdce_C_D)        0.077    38.571    graph_inst/ball_inst/bb_hit_force_reg[4]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                         -23.360    
  -------------------------------------------------------------------
                         slack                                 15.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vbx1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vbx_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.766%)  route 0.081ns (30.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.583    -0.427    graph_inst/ball_inst/clk_out1
    SLICE_X27Y17         FDCE                                         r  graph_inst/ball_inst/vbx1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  graph_inst/ball_inst/vbx1_reg[3]/Q
                         net (fo=4, routed)           0.081    -0.205    graph_inst/ball_inst/vbx1[3]
    SLICE_X26Y17         LUT6 (Prop_lut6_I2_O)        0.045    -0.160 r  graph_inst/ball_inst/vbx_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    graph_inst/ball_inst/vbx_reg0[3]
    SLICE_X26Y17         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.849    -0.527    graph_inst/ball_inst/clk_out1
    SLICE_X26Y17         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[3]/C
                         clock pessimism              0.113    -0.414    
    SLICE_X26Y17         FDCE (Hold_fdce_C_D)         0.121    -0.293    graph_inst/ball_inst/vbx_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.584    -0.426    graph_inst/ball_inst/clk_out1
    SLICE_X19Y20         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  graph_inst/ball_inst/cnt2_reg[2]/Q
                         net (fo=6, routed)           0.090    -0.194    graph_inst/ball_inst/cnt2_reg__0[2]
    SLICE_X18Y20         LUT6 (Prop_lut6_I4_O)        0.045    -0.149 r  graph_inst/ball_inst/cnt2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    graph_inst/ball_inst/p_0_in__0[5]
    SLICE_X18Y20         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.852    -0.524    graph_inst/ball_inst/clk_out1
    SLICE_X18Y20         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[5]/C
                         clock pessimism              0.111    -0.413    
    SLICE_X18Y20         FDRE (Hold_fdre_C_D)         0.120    -0.293    graph_inst/ball_inst/cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vay_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cay_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.583    -0.427    graph_inst/ball_inst/clk_out1
    SLICE_X23Y22         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  graph_inst/ball_inst/vay_reg_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.234    graph_inst/ball_inst/vay_reg[3]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.189 r  graph_inst/ball_inst/cay0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.189    graph_inst/ball_inst/cay0_carry_i_1_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.125 r  graph_inst/ball_inst/cay0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.125    graph_inst/ball_inst/cay0[3]
    SLICE_X22Y22         FDCE                                         r  graph_inst/ball_inst/cay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.848    -0.528    graph_inst/ball_inst/clk_out1
    SLICE_X22Y22         FDCE                                         r  graph_inst/ball_inst/cay_reg[3]/C
                         clock pessimism              0.114    -0.414    
    SLICE_X22Y22         FDCE (Hold_fdce_C_D)         0.134    -0.280    graph_inst/ball_inst/cay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.622    -0.388    keypad_inst/CLK
    SLICE_X3Y9           FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.247 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.132    -0.115    keypad_inst/pressed
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.048    -0.067 r  keypad_inst/keypad_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    keypad_inst/keypad_out[2]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  keypad_inst/keypad_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.892    -0.484    keypad_inst/CLK
    SLICE_X2Y9           FDCE                                         r  keypad_inst/keypad_out_reg[2]/C
                         clock pessimism              0.109    -0.375    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.131    -0.244    keypad_inst/keypad_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.622    -0.388    keypad_inst/CLK
    SLICE_X3Y9           FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.247 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.136    -0.111    keypad_inst/pressed
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.048    -0.063 r  keypad_inst/keypad_out[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.063    keypad_inst/keypad_out[4]_i_2_n_0
    SLICE_X2Y9           FDCE                                         r  keypad_inst/keypad_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.892    -0.484    keypad_inst/CLK
    SLICE_X2Y9           FDCE                                         r  keypad_inst/keypad_out_reg[4]/C
                         clock pessimism              0.109    -0.375    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.131    -0.244    keypad_inst/keypad_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.622    -0.388    keypad_inst/CLK
    SLICE_X3Y9           FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.247 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.132    -0.115    keypad_inst/pressed
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.045    -0.070 r  keypad_inst/keypad_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    keypad_inst/keypad_out[0]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  keypad_inst/keypad_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.892    -0.484    keypad_inst/CLK
    SLICE_X2Y9           FDCE                                         r  keypad_inst/keypad_out_reg[0]/C
                         clock pessimism              0.109    -0.375    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.120    -0.255    keypad_inst/keypad_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/dax1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vax_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.167%)  route 0.134ns (41.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.580    -0.430    graph_inst/ball_inst/clk_out1
    SLICE_X24Y20         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.289 r  graph_inst/ball_inst/dax1_reg[1]/Q
                         net (fo=6, routed)           0.134    -0.155    graph_inst/ball_inst/dax1[1]
    SLICE_X26Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.110 r  graph_inst/ball_inst/vax_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    graph_inst/ball_inst/vax_reg0[3]
    SLICE_X26Y20         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.846    -0.530    graph_inst/ball_inst/clk_out1
    SLICE_X26Y20         FDCE                                         r  graph_inst/ball_inst/vax_reg_reg[3]/C
                         clock pessimism              0.114    -0.416    
    SLICE_X26Y20         FDCE (Hold_fdce_C_D)         0.121    -0.295    graph_inst/ball_inst/vax_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.484ns
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.622    -0.388    keypad_inst/CLK
    SLICE_X3Y9           FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141    -0.247 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.136    -0.111    keypad_inst/pressed
    SLICE_X2Y9           LUT5 (Prop_lut5_I0_O)        0.045    -0.066 r  keypad_inst/keypad_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    keypad_inst/keypad_out[3]_i_1_n_0
    SLICE_X2Y9           FDCE                                         r  keypad_inst/keypad_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.892    -0.484    keypad_inst/CLK
    SLICE_X2Y9           FDCE                                         r  keypad_inst/keypad_out_reg[3]/C
                         clock pessimism              0.109    -0.375    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.121    -0.254    keypad_inst/keypad_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vbx1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/vbx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.590%)  route 0.143ns (43.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.583    -0.427    graph_inst/ball_inst/clk_out1
    SLICE_X27Y17         FDCE                                         r  graph_inst/ball_inst/vbx1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  graph_inst/ball_inst/vbx1_reg[3]/Q
                         net (fo=4, routed)           0.143    -0.143    graph_inst/ball_inst/vbx1[3]
    SLICE_X26Y18         LUT5 (Prop_lut5_I2_O)        0.045    -0.098 r  graph_inst/ball_inst/vbx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    graph_inst/ball_inst/vbx_reg0[6]
    SLICE_X26Y18         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.848    -0.528    graph_inst/ball_inst/clk_out1
    SLICE_X26Y18         FDCE                                         r  graph_inst/ball_inst/vbx_reg_reg[9]/C
                         clock pessimism              0.114    -0.414    
    SLICE_X26Y18         FDCE (Hold_fdce_C_D)         0.121    -0.293    graph_inst/ball_inst/vbx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/vay_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cay_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.252ns (73.447%)  route 0.091ns (26.553%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.583    -0.427    graph_inst/ball_inst/clk_out1
    SLICE_X23Y22         FDCE                                         r  graph_inst/ball_inst/vay_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.286 r  graph_inst/ball_inst/vay_reg_reg[1]/Q
                         net (fo=1, routed)           0.091    -0.195    graph_inst/ball_inst/vay_reg[1]
    SLICE_X22Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.150 r  graph_inst/ball_inst/cay0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.150    graph_inst/ball_inst/cay0_carry_i_3_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.084 r  graph_inst/ball_inst/cay0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.084    graph_inst/ball_inst/cay0[1]
    SLICE_X22Y22         FDCE                                         r  graph_inst/ball_inst/cay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=276, routed)         0.848    -0.528    graph_inst/ball_inst/clk_out1
    SLICE_X22Y22         FDCE                                         r  graph_inst/ball_inst/cay_reg[1]/C
                         clock pessimism              0.114    -0.414    
    SLICE_X22Y22         FDCE (Hold_fdce_C_D)         0.134    -0.280    graph_inst/ball_inst/cay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X5Y16      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y16      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y16      debounce_inst/btn_in_d_reg[1][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y16      debounce_inst/btn_in_d_reg[1][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y16      debounce_inst/btn_in_d_reg[2][4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X27Y20     graph_inst/ball_inst/cax_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X27Y20     graph_inst/ball_inst/cax_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X27Y20     graph_inst/ball_inst/cax_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y9       debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X5Y16      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y16      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y16      debounce_inst/btn_in_d_reg[2][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



