// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/11/2020 10:37:23"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Collenda (
	out_hsync,
	clk_FPGA,
	reset,
	switch,
	out_vsync,
	B,
	G,
	R);
output 	out_hsync;
input 	clk_FPGA;
input 	reset;
input 	[3:0] switch;
output 	out_vsync;
output 	[2:0] B;
output 	[2:0] G;
output 	[2:0] R;

// Design Ports Information
// out_hsync	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_vsync	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_FPGA	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[2]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch[3]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ConsoleFPGA_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_FPGA~input_o ;
wire \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst5|VGA_sync_inst|Add0~0_combout ;
wire \reset~input_o ;
wire \inst5|VGA_sync_inst|Add0~1 ;
wire \inst5|VGA_sync_inst|Add0~2_combout ;
wire \inst5|VGA_sync_inst|Add0~3 ;
wire \inst5|VGA_sync_inst|Add0~4_combout ;
wire \inst5|VGA_sync_inst|Add0~5 ;
wire \inst5|VGA_sync_inst|Add0~6_combout ;
wire \inst5|VGA_sync_inst|Add0~7 ;
wire \inst5|VGA_sync_inst|Add0~8_combout ;
wire \inst5|VGA_sync_inst|Add0~9 ;
wire \inst5|VGA_sync_inst|Add0~11 ;
wire \inst5|VGA_sync_inst|Add0~12_combout ;
wire \inst5|VGA_sync_inst|Add0~13 ;
wire \inst5|VGA_sync_inst|Add0~14_combout ;
wire \inst5|VGA_sync_inst|Add0~15 ;
wire \inst5|VGA_sync_inst|Add0~16_combout ;
wire \inst5|VGA_sync_inst|pixel_x~0_combout ;
wire \inst5|VGA_sync_inst|Equal5~0_combout ;
wire \inst5|VGA_sync_inst|Add0~17 ;
wire \inst5|VGA_sync_inst|Add0~18_combout ;
wire \inst5|VGA_sync_inst|pixel_x~1_combout ;
wire \inst5|VGA_sync_inst|Equal1~0_combout ;
wire \inst5|VGA_sync_inst|Equal5~1_combout ;
wire \inst5|VGA_sync_inst|Add0~10_combout ;
wire \inst5|VGA_sync_inst|pixel_x~2_combout ;
wire \inst5|VGA_sync_inst|Equal1~1_combout ;
wire \inst5|VGA_sync_inst|Equal1~2_combout ;
wire \inst5|VGA_sync_inst|hsync~0_combout ;
wire \inst5|VGA_sync_inst|hsync~q ;
wire \inst5|VGA_sync_inst|Add1~0_combout ;
wire \inst5|VGA_sync_inst|Add1~3 ;
wire \inst5|VGA_sync_inst|Add1~4_combout ;
wire \inst5|VGA_sync_inst|pixel_y[2]~10_combout ;
wire \inst5|VGA_sync_inst|Add1~5 ;
wire \inst5|VGA_sync_inst|Add1~6_combout ;
wire \inst5|VGA_sync_inst|pixel_y[3]~7_combout ;
wire \inst5|VGA_sync_inst|Add1~7 ;
wire \inst5|VGA_sync_inst|Add1~8_combout ;
wire \inst5|VGA_sync_inst|pixel_y[4]~8_combout ;
wire \inst5|VGA_sync_inst|always1~0_combout ;
wire \inst5|VGA_sync_inst|Add1~9 ;
wire \inst5|VGA_sync_inst|Add1~10_combout ;
wire \inst5|VGA_sync_inst|pixel_y[5]~5_combout ;
wire \inst5|VGA_sync_inst|always1~2_combout ;
wire \inst5|VGA_sync_inst|Add1~11 ;
wire \inst5|VGA_sync_inst|Add1~12_combout ;
wire \inst5|VGA_sync_inst|pixel_y[6]~4_combout ;
wire \inst5|VGA_sync_inst|Add1~13 ;
wire \inst5|VGA_sync_inst|Add1~14_combout ;
wire \inst5|VGA_sync_inst|pixel_y[7]~3_combout ;
wire \inst5|VGA_sync_inst|Add1~15 ;
wire \inst5|VGA_sync_inst|Add1~16_combout ;
wire \inst5|VGA_sync_inst|pixel_y[8]~2_combout ;
wire \inst5|VGA_sync_inst|Add1~17 ;
wire \inst5|VGA_sync_inst|Add1~18_combout ;
wire \inst5|VGA_sync_inst|pixel_y[9]~1_combout ;
wire \inst5|VGA_sync_inst|always1~1_combout ;
wire \inst5|VGA_sync_inst|pixel_y[9]~0_combout ;
wire \inst5|VGA_sync_inst|pixel_y[0]~9_combout ;
wire \inst5|VGA_sync_inst|Add1~1 ;
wire \inst5|VGA_sync_inst|Add1~2_combout ;
wire \inst5|VGA_sync_inst|pixel_y[1]~6_combout ;
wire \inst5|VGA_sync_inst|always3~0_combout ;
wire \inst5|VGA_sync_inst|LessThan1~0_combout ;
wire \inst5|VGA_sync_inst|always3~1_combout ;
wire \inst5|VGA_sync_inst|vsync~0_combout ;
wire \inst5|VGA_sync_inst|vsync~q ;
wire \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst5|full_print_module_inst|printModule_inst|out_check_value[13]~feeder_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ;
wire \inst5|VGA_sync_inst|video_enable~0_combout ;
wire \inst5|VGA_sync_inst|video_enable~1_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_printtingScreen~q ;
wire \inst5|full_print_module_inst|printtingScreen~q ;
wire \inst5|out_printtingScreen~q ;
wire \inst2~combout ;
wire \inst2~clkctrl_outclk ;
wire \switch[1]~input_o ;
wire \switch[2]~input_o ;
wire \switch[3]~input_o ;
wire \switch[0]~input_o ;
wire \inst|WideOr9~0_combout ;
wire \inst5|controlUnit_inst|state.PRONTO~feeder_combout ;
wire \inst5|controlUnit_inst|state.PRONTO~q ;
wire \inst5|controlUnit_inst|Selector2~0_combout ;
wire \inst5|controlUnit_inst|state.HABILITAR_IMPRESSAO~q ;
wire \inst5|controlUnit_inst|state.ESCREVER_NO_BANCO~q ;
wire \inst5|controlUnit_inst|Selector1~0_combout ;
wire \inst5|decorderInstruction_inst|out_data[29]~0_combout ;
wire \inst5|controlUnit_inst|Selector1~1_combout ;
wire \inst5|controlUnit_inst|register_wr~feeder_combout ;
wire \inst5|controlUnit_inst|register_wr~q ;
wire \inst5|full_register_file_inst|registerFile_inst|success~q ;
wire \inst5|controlUnit_inst|Selector0~0_combout ;
wire \inst5|controlUnit_inst|Selector0~1_combout ;
wire \inst5|controlUnit_inst|new_instruction~q ;
wire \inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_check_value[14]~feeder_combout ;
wire \inst|WideOr5~0_combout ;
wire \inst5|full_register_file_inst|registerFile_inst|reg5[23]~feeder_combout ;
wire \inst|WideOr6~0_combout ;
wire \inst5|full_register_file_inst|registerFile_inst|reg5[22]~feeder_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_check_value[12]~feeder_combout ;
wire \inst|WideOr8~0_combout ;
wire \inst5|full_register_file_inst|registerFile_inst|reg5[20]~feeder_combout ;
wire \inst|WideOr7~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout ;
wire \inst|WideOr10~0_combout ;
wire \inst|WideOr11~0_combout ;
wire \inst|WideOr12~0_combout ;
wire \inst|WideOr13~0_combout ;
wire \inst|WideOr14~0_combout ;
wire \inst|WideOr15~0_combout ;
wire \inst|WideOr16~0_combout ;
wire \inst|WideOr17~0_combout ;
wire \inst|Decoder2~0_combout ;
wire \inst5|full_register_file_inst|registerFile_inst|reg5[9]~feeder_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~16_combout ;
wire \inst|WideOr3~0_combout ;
wire \inst|WideOr4~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_check_value[15]~feeder_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[0]~5_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[3]~12 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[4]~13_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[0]~6 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[1]~7_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[1]~8 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[2]~9_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[2]~10 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|counter[3]~11_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q ;
wire \inst5|full_print_module_inst|printModule_inst|Selector1~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ;
wire \inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ;
wire \inst5|full_print_module_inst|printModule_inst|Selector0~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|Selector0~1_combout ;
wire \inst5|full_print_module_inst|printModule_inst|state.RECEBE~q ;
wire \inst5|full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q ;
wire \inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1_combout ;
wire \inst|WideOr0~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2_combout ;
wire \inst|WideOr2~0_combout ;
wire \inst|WideOr1~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_check_value[17]~feeder_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~9_combout ;
wire \inst5|full_register_file_inst|registerFile_inst|reg0[12]~feeder_combout ;
wire \inst5|full_register_file_inst|registerFile_inst|reg0[11]~feeder_combout ;
wire \inst5|full_register_file_inst|registerFile_inst|reg0[10]~feeder_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~8_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~1 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~3 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~5 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~7 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~9 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~11 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout ;
wire \inst5|full_register_file_inst|registerFile_inst|reg5[27]~feeder_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~1 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~3 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~5 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~7 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~9 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~11 ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17_cout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~18_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout ;
wire \inst5|full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q ;
wire \inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~3_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|Selector36~0_combout ;
wire \inst5|full_print_module_inst|printModule_inst|Selector36~1_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[17]~12_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[16]~13_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[15]~14_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[14]~15_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[13]~16_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[12]~17_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[11]~18_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[10]~19_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~20_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[1]~3 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[3]~7 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[5]~11 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[7]~15 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[8]~17 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[9]~19 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~1 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~3 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~5 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~7 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~9 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~11 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~13 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~15 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~17 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~18_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[28]~2_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[27]~3_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[26]~4_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[25]~5_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[24]~6_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[23]~7_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[22]~8_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[21]~9_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[20]~10_combout ;
wire \inst5|full_register_file_inst|mod_comparator_inst|register_read[19]~11_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~3 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~7 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~11 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~15 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~19 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18_combout ;
wire \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0]~feeder_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~1 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~3 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~5 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~7 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~9 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~11 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~13 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~16_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~14_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~12_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~12_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~10_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~8_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~8_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~6_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~4_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~4_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~2_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add3~0_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add4~0_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~1 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~3 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~5 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~7 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~9 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~11 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~13 ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~14_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~18_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~12_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~10_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~8_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~6_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~4_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~2_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|Add0~0_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17_cout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~18_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[13]~0_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \~GND~combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~0_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~38_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[0]~1_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~2_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~39_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[1]~2_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[2]~3_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[3]~4_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[4]~5_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[5]~6_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[6]~7_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[7]~8_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[8]~9_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[9]~10_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[10]~11_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[11]~12_combout ;
wire \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32_combout ;
wire \inst5|full_print_module_inst|multiplexador_inst|out[12]~13_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0_combout ;
wire \inst5|multiplexador_inst_color|out[8]~0_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ;
wire \inst5|multiplexador_inst_color|out[7]~1_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2_combout ;
wire \inst5|multiplexador_inst_color|out[6]~2_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ;
wire \inst5|multiplexador_inst_color|out[5]~3_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ;
wire \inst5|multiplexador_inst_color|out[4]~4_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ;
wire \inst5|multiplexador_inst_color|out[3]~5_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6_combout ;
wire \inst5|multiplexador_inst_color|out[2]~6_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7_combout ;
wire \inst5|multiplexador_inst_color|out[1]~7_combout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \inst5|multiplexador_inst_color|out[0]~8_combout ;
wire [31:0] \inst5|full_register_file_inst|registerFile_inst|reg0 ;
wire [31:0] \inst5|full_register_file_inst|registerFile_inst|reg5 ;
wire [19:0] \inst5|full_print_module_inst|printModule_inst|out_check_value ;
wire [4:0] \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \inst5|full_print_module_inst|calculoAddress_inst|counter ;
wire [31:0] \inst5|decorderInstruction_inst|out_data ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a ;
wire [13:0] \inst5|full_print_module_inst|memory_address ;
wire [31:0] \inst5|full_print_module_inst|printModule_inst|out_sprite_datas ;
wire [9:0] \inst5|VGA_sync_inst|pixel_x ;
wire [13:0] \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address ;
wire [9:0] \inst5|VGA_sync_inst|pixel_y ;
wire [8:0] \inst5|sprite_memory_inst|out_data ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a ;

wire [4:0] \inst5|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst5|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst5|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst5|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst5|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst5|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \out_hsync~output (
	.i(\inst5|VGA_sync_inst|hsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_hsync),
	.obar());
// synopsys translate_off
defparam \out_hsync~output .bus_hold = "false";
defparam \out_hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \out_vsync~output (
	.i(\inst5|VGA_sync_inst|vsync~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_vsync),
	.obar());
// synopsys translate_off
defparam \out_vsync~output .bus_hold = "false";
defparam \out_vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \B[2]~output (
	.i(\inst5|multiplexador_inst_color|out[8]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \B[1]~output (
	.i(\inst5|multiplexador_inst_color|out[7]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \B[0]~output (
	.i(\inst5|multiplexador_inst_color|out[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \G[2]~output (
	.i(\inst5|multiplexador_inst_color|out[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cycloneive_io_obuf \G[1]~output (
	.i(\inst5|multiplexador_inst_color|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cycloneive_io_obuf \G[0]~output (
	.i(\inst5|multiplexador_inst_color|out[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \R[2]~output (
	.i(\inst5|multiplexador_inst_color|out[2]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \R[1]~output (
	.i(\inst5|multiplexador_inst_color|out[1]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \R[0]~output (
	.i(\inst5|multiplexador_inst_color|out[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk_FPGA~input (
	.i(clk_FPGA),
	.ibar(gnd),
	.o(\clk_FPGA~input_o ));
// synopsys translate_off
defparam \clk_FPGA~input .bus_hold = "false";
defparam \clk_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_FPGA~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~0 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~0_combout  = \inst5|VGA_sync_inst|pixel_x [0] $ (VCC)
// \inst5|VGA_sync_inst|Add0~1  = CARRY(\inst5|VGA_sync_inst|pixel_x [0])

	.dataa(\inst5|VGA_sync_inst|pixel_x [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|Add0~0_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~1 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~0 .lut_mask = 16'h55AA;
defparam \inst5|VGA_sync_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \inst5|VGA_sync_inst|pixel_x[0] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[0] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~2 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~2_combout  = (\inst5|VGA_sync_inst|pixel_x [1] & (!\inst5|VGA_sync_inst|Add0~1 )) # (!\inst5|VGA_sync_inst|pixel_x [1] & ((\inst5|VGA_sync_inst|Add0~1 ) # (GND)))
// \inst5|VGA_sync_inst|Add0~3  = CARRY((!\inst5|VGA_sync_inst|Add0~1 ) # (!\inst5|VGA_sync_inst|pixel_x [1]))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add0~1 ),
	.combout(\inst5|VGA_sync_inst|Add0~2_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~3 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst5|VGA_sync_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \inst5|VGA_sync_inst|pixel_x[1] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[1] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~4 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~4_combout  = (\inst5|VGA_sync_inst|pixel_x [2] & (\inst5|VGA_sync_inst|Add0~3  $ (GND))) # (!\inst5|VGA_sync_inst|pixel_x [2] & (!\inst5|VGA_sync_inst|Add0~3  & VCC))
// \inst5|VGA_sync_inst|Add0~5  = CARRY((\inst5|VGA_sync_inst|pixel_x [2] & !\inst5|VGA_sync_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add0~3 ),
	.combout(\inst5|VGA_sync_inst|Add0~4_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~5 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \inst5|VGA_sync_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \inst5|VGA_sync_inst|pixel_x[2] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[2] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~6 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~6_combout  = (\inst5|VGA_sync_inst|pixel_x [3] & (!\inst5|VGA_sync_inst|Add0~5 )) # (!\inst5|VGA_sync_inst|pixel_x [3] & ((\inst5|VGA_sync_inst|Add0~5 ) # (GND)))
// \inst5|VGA_sync_inst|Add0~7  = CARRY((!\inst5|VGA_sync_inst|Add0~5 ) # (!\inst5|VGA_sync_inst|pixel_x [3]))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add0~5 ),
	.combout(\inst5|VGA_sync_inst|Add0~6_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~7 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst5|VGA_sync_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \inst5|VGA_sync_inst|pixel_x[3] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[3] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~8 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~8_combout  = (\inst5|VGA_sync_inst|pixel_x [4] & (\inst5|VGA_sync_inst|Add0~7  $ (GND))) # (!\inst5|VGA_sync_inst|pixel_x [4] & (!\inst5|VGA_sync_inst|Add0~7  & VCC))
// \inst5|VGA_sync_inst|Add0~9  = CARRY((\inst5|VGA_sync_inst|pixel_x [4] & !\inst5|VGA_sync_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add0~7 ),
	.combout(\inst5|VGA_sync_inst|Add0~8_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~9 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \inst5|VGA_sync_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \inst5|VGA_sync_inst|pixel_x[4] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[4] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~10 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~10_combout  = (\inst5|VGA_sync_inst|pixel_x [5] & (!\inst5|VGA_sync_inst|Add0~9 )) # (!\inst5|VGA_sync_inst|pixel_x [5] & ((\inst5|VGA_sync_inst|Add0~9 ) # (GND)))
// \inst5|VGA_sync_inst|Add0~11  = CARRY((!\inst5|VGA_sync_inst|Add0~9 ) # (!\inst5|VGA_sync_inst|pixel_x [5]))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add0~9 ),
	.combout(\inst5|VGA_sync_inst|Add0~10_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~11 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst5|VGA_sync_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~12 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~12_combout  = (\inst5|VGA_sync_inst|pixel_x [6] & (\inst5|VGA_sync_inst|Add0~11  $ (GND))) # (!\inst5|VGA_sync_inst|pixel_x [6] & (!\inst5|VGA_sync_inst|Add0~11  & VCC))
// \inst5|VGA_sync_inst|Add0~13  = CARRY((\inst5|VGA_sync_inst|pixel_x [6] & !\inst5|VGA_sync_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add0~11 ),
	.combout(\inst5|VGA_sync_inst|Add0~12_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~13 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \inst5|VGA_sync_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \inst5|VGA_sync_inst|pixel_x[6] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[6] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~14 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~14_combout  = (\inst5|VGA_sync_inst|pixel_x [7] & (!\inst5|VGA_sync_inst|Add0~13 )) # (!\inst5|VGA_sync_inst|pixel_x [7] & ((\inst5|VGA_sync_inst|Add0~13 ) # (GND)))
// \inst5|VGA_sync_inst|Add0~15  = CARRY((!\inst5|VGA_sync_inst|Add0~13 ) # (!\inst5|VGA_sync_inst|pixel_x [7]))

	.dataa(\inst5|VGA_sync_inst|pixel_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add0~13 ),
	.combout(\inst5|VGA_sync_inst|Add0~14_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~15 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \inst5|VGA_sync_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \inst5|VGA_sync_inst|pixel_x[7] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[7] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~16 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~16_combout  = (\inst5|VGA_sync_inst|pixel_x [8] & (\inst5|VGA_sync_inst|Add0~15  $ (GND))) # (!\inst5|VGA_sync_inst|pixel_x [8] & (!\inst5|VGA_sync_inst|Add0~15  & VCC))
// \inst5|VGA_sync_inst|Add0~17  = CARRY((\inst5|VGA_sync_inst|pixel_x [8] & !\inst5|VGA_sync_inst|Add0~15 ))

	.dataa(\inst5|VGA_sync_inst|pixel_x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add0~15 ),
	.combout(\inst5|VGA_sync_inst|Add0~16_combout ),
	.cout(\inst5|VGA_sync_inst|Add0~17 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \inst5|VGA_sync_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_x~0 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_x~0_combout  = (!\inst5|VGA_sync_inst|Equal5~1_combout  & \inst5|VGA_sync_inst|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datad(\inst5|VGA_sync_inst|Add0~16_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_x~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x~0 .lut_mask = 16'h0F00;
defparam \inst5|VGA_sync_inst|pixel_x~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \inst5|VGA_sync_inst|pixel_x[8] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_x~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[8] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \inst5|VGA_sync_inst|Equal5~0 (
// Equation(s):
// \inst5|VGA_sync_inst|Equal5~0_combout  = (!\inst5|VGA_sync_inst|pixel_x [5] & (!\inst5|VGA_sync_inst|pixel_x [7] & (\inst5|VGA_sync_inst|pixel_x [8] & !\inst5|VGA_sync_inst|pixel_x [6])))

	.dataa(\inst5|VGA_sync_inst|pixel_x [5]),
	.datab(\inst5|VGA_sync_inst|pixel_x [7]),
	.datac(\inst5|VGA_sync_inst|pixel_x [8]),
	.datad(\inst5|VGA_sync_inst|pixel_x [6]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Equal5~0 .lut_mask = 16'h0010;
defparam \inst5|VGA_sync_inst|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add0~18 (
// Equation(s):
// \inst5|VGA_sync_inst|Add0~18_combout  = \inst5|VGA_sync_inst|pixel_x [9] $ (\inst5|VGA_sync_inst|Add0~17 )

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|VGA_sync_inst|Add0~17 ),
	.combout(\inst5|VGA_sync_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add0~18 .lut_mask = 16'h3C3C;
defparam \inst5|VGA_sync_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_x~1 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_x~1_combout  = (!\inst5|VGA_sync_inst|Equal5~1_combout  & \inst5|VGA_sync_inst|Add0~18_combout )

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_x~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x~1 .lut_mask = 16'h5050;
defparam \inst5|VGA_sync_inst|pixel_x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N9
dffeas \inst5|VGA_sync_inst|pixel_x[9] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_x~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[9] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \inst5|VGA_sync_inst|Equal1~0 (
// Equation(s):
// \inst5|VGA_sync_inst|Equal1~0_combout  = (\inst5|VGA_sync_inst|pixel_x [3] & (\inst5|VGA_sync_inst|pixel_x [9] & (\inst5|VGA_sync_inst|pixel_x [1] & \inst5|VGA_sync_inst|pixel_x [2])))

	.dataa(\inst5|VGA_sync_inst|pixel_x [3]),
	.datab(\inst5|VGA_sync_inst|pixel_x [9]),
	.datac(\inst5|VGA_sync_inst|pixel_x [1]),
	.datad(\inst5|VGA_sync_inst|pixel_x [2]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Equal1~0 .lut_mask = 16'h8000;
defparam \inst5|VGA_sync_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \inst5|VGA_sync_inst|Equal5~1 (
// Equation(s):
// \inst5|VGA_sync_inst|Equal5~1_combout  = (\inst5|VGA_sync_inst|Equal5~0_combout  & (\inst5|VGA_sync_inst|pixel_x [0] & (\inst5|VGA_sync_inst|pixel_x [4] & \inst5|VGA_sync_inst|Equal1~0_combout )))

	.dataa(\inst5|VGA_sync_inst|Equal5~0_combout ),
	.datab(\inst5|VGA_sync_inst|pixel_x [0]),
	.datac(\inst5|VGA_sync_inst|pixel_x [4]),
	.datad(\inst5|VGA_sync_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Equal5~1 .lut_mask = 16'h8000;
defparam \inst5|VGA_sync_inst|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_x~2 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_x~2_combout  = (!\inst5|VGA_sync_inst|Equal5~1_combout  & \inst5|VGA_sync_inst|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datad(\inst5|VGA_sync_inst|Add0~10_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_x~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x~2 .lut_mask = 16'h0F00;
defparam \inst5|VGA_sync_inst|pixel_x~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \inst5|VGA_sync_inst|pixel_x[5] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_x~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_x[5] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \inst5|VGA_sync_inst|Equal1~1 (
// Equation(s):
// \inst5|VGA_sync_inst|Equal1~1_combout  = (!\inst5|VGA_sync_inst|pixel_x [8] & (!\inst5|VGA_sync_inst|pixel_x [4] & \inst5|VGA_sync_inst|pixel_x [7]))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [8]),
	.datac(\inst5|VGA_sync_inst|pixel_x [4]),
	.datad(\inst5|VGA_sync_inst|pixel_x [7]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Equal1~1 .lut_mask = 16'h0300;
defparam \inst5|VGA_sync_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \inst5|VGA_sync_inst|Equal1~2 (
// Equation(s):
// \inst5|VGA_sync_inst|Equal1~2_combout  = (\inst5|VGA_sync_inst|Equal1~1_combout  & (\inst5|VGA_sync_inst|pixel_x [0] & \inst5|VGA_sync_inst|Equal1~0_combout ))

	.dataa(\inst5|VGA_sync_inst|Equal1~1_combout ),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|pixel_x [0]),
	.datad(\inst5|VGA_sync_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Equal1~2 .lut_mask = 16'hA000;
defparam \inst5|VGA_sync_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \inst5|VGA_sync_inst|hsync~0 (
// Equation(s):
// \inst5|VGA_sync_inst|hsync~0_combout  = (\inst5|VGA_sync_inst|pixel_x [5] & (\inst5|VGA_sync_inst|hsync~q  & ((!\inst5|VGA_sync_inst|pixel_x [6]) # (!\inst5|VGA_sync_inst|Equal1~2_combout )))) # (!\inst5|VGA_sync_inst|pixel_x [5] & 
// ((\inst5|VGA_sync_inst|hsync~q ) # ((\inst5|VGA_sync_inst|Equal1~2_combout  & !\inst5|VGA_sync_inst|pixel_x [6]))))

	.dataa(\inst5|VGA_sync_inst|pixel_x [5]),
	.datab(\inst5|VGA_sync_inst|Equal1~2_combout ),
	.datac(\inst5|VGA_sync_inst|hsync~q ),
	.datad(\inst5|VGA_sync_inst|pixel_x [6]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|hsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|hsync~0 .lut_mask = 16'h70F4;
defparam \inst5|VGA_sync_inst|hsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \inst5|VGA_sync_inst|hsync (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|hsync~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|hsync .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~0 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~0_combout  = \inst5|VGA_sync_inst|pixel_y [0] $ (VCC)
// \inst5|VGA_sync_inst|Add1~1  = CARRY(\inst5|VGA_sync_inst|pixel_y [0])

	.dataa(\inst5|VGA_sync_inst|pixel_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|Add1~0_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~1 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \inst5|VGA_sync_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~2 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~2_combout  = (\inst5|VGA_sync_inst|pixel_y [1] & (!\inst5|VGA_sync_inst|Add1~1 )) # (!\inst5|VGA_sync_inst|pixel_y [1] & ((\inst5|VGA_sync_inst|Add1~1 ) # (GND)))
// \inst5|VGA_sync_inst|Add1~3  = CARRY((!\inst5|VGA_sync_inst|Add1~1 ) # (!\inst5|VGA_sync_inst|pixel_y [1]))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add1~1 ),
	.combout(\inst5|VGA_sync_inst|Add1~2_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~3 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst5|VGA_sync_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~4 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~4_combout  = (\inst5|VGA_sync_inst|pixel_y [2] & (\inst5|VGA_sync_inst|Add1~3  $ (GND))) # (!\inst5|VGA_sync_inst|pixel_y [2] & (!\inst5|VGA_sync_inst|Add1~3  & VCC))
// \inst5|VGA_sync_inst|Add1~5  = CARRY((\inst5|VGA_sync_inst|pixel_y [2] & !\inst5|VGA_sync_inst|Add1~3 ))

	.dataa(\inst5|VGA_sync_inst|pixel_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add1~3 ),
	.combout(\inst5|VGA_sync_inst|Add1~4_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~5 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~4 .lut_mask = 16'hA50A;
defparam \inst5|VGA_sync_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[2]~10 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[2]~10_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~4_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [2]) # ((\inst5|VGA_sync_inst|Add1~4_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~4_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [2]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[2]~10 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \inst5|VGA_sync_inst|pixel_y[2] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[2]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[2] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~6 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~6_combout  = (\inst5|VGA_sync_inst|pixel_y [3] & (!\inst5|VGA_sync_inst|Add1~5 )) # (!\inst5|VGA_sync_inst|pixel_y [3] & ((\inst5|VGA_sync_inst|Add1~5 ) # (GND)))
// \inst5|VGA_sync_inst|Add1~7  = CARRY((!\inst5|VGA_sync_inst|Add1~5 ) # (!\inst5|VGA_sync_inst|pixel_y [3]))

	.dataa(\inst5|VGA_sync_inst|pixel_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add1~5 ),
	.combout(\inst5|VGA_sync_inst|Add1~6_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~7 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~6 .lut_mask = 16'h5A5F;
defparam \inst5|VGA_sync_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[3]~7 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[3]~7_combout  = (\inst5|VGA_sync_inst|pixel_y[9]~0_combout  & (((\inst5|VGA_sync_inst|pixel_y [3] & !\inst5|VGA_sync_inst|Equal5~1_combout )))) # (!\inst5|VGA_sync_inst|pixel_y[9]~0_combout  & 
// ((\inst5|VGA_sync_inst|Add1~6_combout ) # ((\inst5|VGA_sync_inst|pixel_y [3] & !\inst5|VGA_sync_inst|Equal5~1_combout ))))

	.dataa(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~6_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [3]),
	.datad(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[3]~7 .lut_mask = 16'h44F4;
defparam \inst5|VGA_sync_inst|pixel_y[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \inst5|VGA_sync_inst|pixel_y[3] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[3]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[3] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~8 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~8_combout  = (\inst5|VGA_sync_inst|pixel_y [4] & (\inst5|VGA_sync_inst|Add1~7  $ (GND))) # (!\inst5|VGA_sync_inst|pixel_y [4] & (!\inst5|VGA_sync_inst|Add1~7  & VCC))
// \inst5|VGA_sync_inst|Add1~9  = CARRY((\inst5|VGA_sync_inst|pixel_y [4] & !\inst5|VGA_sync_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add1~7 ),
	.combout(\inst5|VGA_sync_inst|Add1~8_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~9 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \inst5|VGA_sync_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[4]~8 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[4]~8_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~8_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [4]) # ((\inst5|VGA_sync_inst|Add1~8_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~8_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [4]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[4]~8 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \inst5|VGA_sync_inst|pixel_y[4] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[4]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[4] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \inst5|VGA_sync_inst|always1~0 (
// Equation(s):
// \inst5|VGA_sync_inst|always1~0_combout  = (\inst5|VGA_sync_inst|pixel_y [1] & (\inst5|VGA_sync_inst|pixel_y [3] & (!\inst5|VGA_sync_inst|pixel_y [4] & !\inst5|VGA_sync_inst|pixel_y [2])))

	.dataa(\inst5|VGA_sync_inst|pixel_y [1]),
	.datab(\inst5|VGA_sync_inst|pixel_y [3]),
	.datac(\inst5|VGA_sync_inst|pixel_y [4]),
	.datad(\inst5|VGA_sync_inst|pixel_y [2]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|always1~0 .lut_mask = 16'h0008;
defparam \inst5|VGA_sync_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~10 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~10_combout  = (\inst5|VGA_sync_inst|pixel_y [5] & (!\inst5|VGA_sync_inst|Add1~9 )) # (!\inst5|VGA_sync_inst|pixel_y [5] & ((\inst5|VGA_sync_inst|Add1~9 ) # (GND)))
// \inst5|VGA_sync_inst|Add1~11  = CARRY((!\inst5|VGA_sync_inst|Add1~9 ) # (!\inst5|VGA_sync_inst|pixel_y [5]))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add1~9 ),
	.combout(\inst5|VGA_sync_inst|Add1~10_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~11 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \inst5|VGA_sync_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[5]~5 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[5]~5_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~10_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [5]) # ((\inst5|VGA_sync_inst|Add1~10_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~10_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [5]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[5]~5 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \inst5|VGA_sync_inst|pixel_y[5] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[5]~5_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[5] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \inst5|VGA_sync_inst|always1~2 (
// Equation(s):
// \inst5|VGA_sync_inst|always1~2_combout  = (\inst5|VGA_sync_inst|pixel_y [0] & !\inst5|VGA_sync_inst|pixel_y [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|pixel_y [0]),
	.datad(\inst5|VGA_sync_inst|pixel_y [5]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|always1~2 .lut_mask = 16'h00F0;
defparam \inst5|VGA_sync_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~12 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~12_combout  = (\inst5|VGA_sync_inst|pixel_y [6] & (\inst5|VGA_sync_inst|Add1~11  $ (GND))) # (!\inst5|VGA_sync_inst|pixel_y [6] & (!\inst5|VGA_sync_inst|Add1~11  & VCC))
// \inst5|VGA_sync_inst|Add1~13  = CARRY((\inst5|VGA_sync_inst|pixel_y [6] & !\inst5|VGA_sync_inst|Add1~11 ))

	.dataa(\inst5|VGA_sync_inst|pixel_y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add1~11 ),
	.combout(\inst5|VGA_sync_inst|Add1~12_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~13 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~12 .lut_mask = 16'hA50A;
defparam \inst5|VGA_sync_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[6]~4 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[6]~4_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~12_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [6]) # ((\inst5|VGA_sync_inst|Add1~12_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~12_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [6]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[6]~4 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \inst5|VGA_sync_inst|pixel_y[6] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[6]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[6] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~14 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~14_combout  = (\inst5|VGA_sync_inst|pixel_y [7] & (!\inst5|VGA_sync_inst|Add1~13 )) # (!\inst5|VGA_sync_inst|pixel_y [7] & ((\inst5|VGA_sync_inst|Add1~13 ) # (GND)))
// \inst5|VGA_sync_inst|Add1~15  = CARRY((!\inst5|VGA_sync_inst|Add1~13 ) # (!\inst5|VGA_sync_inst|pixel_y [7]))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add1~13 ),
	.combout(\inst5|VGA_sync_inst|Add1~14_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~15 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~14 .lut_mask = 16'h3C3F;
defparam \inst5|VGA_sync_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[7]~3 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[7]~3_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~14_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [7]) # ((\inst5|VGA_sync_inst|Add1~14_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~14_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [7]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[7]~3 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \inst5|VGA_sync_inst|pixel_y[7] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[7]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[7] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~16 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~16_combout  = (\inst5|VGA_sync_inst|pixel_y [8] & (\inst5|VGA_sync_inst|Add1~15  $ (GND))) # (!\inst5|VGA_sync_inst|pixel_y [8] & (!\inst5|VGA_sync_inst|Add1~15  & VCC))
// \inst5|VGA_sync_inst|Add1~17  = CARRY((\inst5|VGA_sync_inst|pixel_y [8] & !\inst5|VGA_sync_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|VGA_sync_inst|Add1~15 ),
	.combout(\inst5|VGA_sync_inst|Add1~16_combout ),
	.cout(\inst5|VGA_sync_inst|Add1~17 ));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \inst5|VGA_sync_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[8]~2 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[8]~2_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~16_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [8]) # ((\inst5|VGA_sync_inst|Add1~16_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~16_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [8]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[8]~2 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \inst5|VGA_sync_inst|pixel_y[8] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[8]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[8] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \inst5|VGA_sync_inst|Add1~18 (
// Equation(s):
// \inst5|VGA_sync_inst|Add1~18_combout  = \inst5|VGA_sync_inst|Add1~17  $ (\inst5|VGA_sync_inst|pixel_y [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|VGA_sync_inst|pixel_y [9]),
	.cin(\inst5|VGA_sync_inst|Add1~17 ),
	.combout(\inst5|VGA_sync_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \inst5|VGA_sync_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[9]~1 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[9]~1_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~18_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [9]) # ((\inst5|VGA_sync_inst|Add1~18_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~18_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [9]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[9]~1 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \inst5|VGA_sync_inst|pixel_y[9] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[9]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[9] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \inst5|VGA_sync_inst|always1~1 (
// Equation(s):
// \inst5|VGA_sync_inst|always1~1_combout  = (!\inst5|VGA_sync_inst|pixel_y [8] & (\inst5|VGA_sync_inst|pixel_y [9] & (!\inst5|VGA_sync_inst|pixel_y [7] & !\inst5|VGA_sync_inst|pixel_y [6])))

	.dataa(\inst5|VGA_sync_inst|pixel_y [8]),
	.datab(\inst5|VGA_sync_inst|pixel_y [9]),
	.datac(\inst5|VGA_sync_inst|pixel_y [7]),
	.datad(\inst5|VGA_sync_inst|pixel_y [6]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|always1~1 .lut_mask = 16'h0004;
defparam \inst5|VGA_sync_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[9]~0 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[9]~0_combout  = ((\inst5|VGA_sync_inst|always1~0_combout  & (\inst5|VGA_sync_inst|always1~2_combout  & \inst5|VGA_sync_inst|always1~1_combout ))) # (!\inst5|VGA_sync_inst|Equal5~1_combout )

	.dataa(\inst5|VGA_sync_inst|always1~0_combout ),
	.datab(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datac(\inst5|VGA_sync_inst|always1~2_combout ),
	.datad(\inst5|VGA_sync_inst|always1~1_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[9]~0 .lut_mask = 16'hB333;
defparam \inst5|VGA_sync_inst|pixel_y[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[0]~9 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[0]~9_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~0_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [0]) # ((\inst5|VGA_sync_inst|Add1~0_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~0_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [0]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[0]~9 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \inst5|VGA_sync_inst|pixel_y[0] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[0]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[0] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \inst5|VGA_sync_inst|pixel_y[1]~6 (
// Equation(s):
// \inst5|VGA_sync_inst|pixel_y[1]~6_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|Add1~2_combout  & ((!\inst5|VGA_sync_inst|pixel_y[9]~0_combout )))) # (!\inst5|VGA_sync_inst|Equal5~1_combout  & ((\inst5|VGA_sync_inst|pixel_y 
// [1]) # ((\inst5|VGA_sync_inst|Add1~2_combout  & !\inst5|VGA_sync_inst|pixel_y[9]~0_combout ))))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(\inst5|VGA_sync_inst|Add1~2_combout ),
	.datac(\inst5|VGA_sync_inst|pixel_y [1]),
	.datad(\inst5|VGA_sync_inst|pixel_y[9]~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|pixel_y[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[1]~6 .lut_mask = 16'h50DC;
defparam \inst5|VGA_sync_inst|pixel_y[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \inst5|VGA_sync_inst|pixel_y[1] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|pixel_y[1]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|pixel_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|pixel_y[1] .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|pixel_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneive_lcell_comb \inst5|VGA_sync_inst|always3~0 (
// Equation(s):
// \inst5|VGA_sync_inst|always3~0_combout  = (!\inst5|VGA_sync_inst|pixel_y [9] & (!\inst5|VGA_sync_inst|pixel_y [4] & (!\inst5|VGA_sync_inst|pixel_y [0] & \inst5|VGA_sync_inst|pixel_y [3])))

	.dataa(\inst5|VGA_sync_inst|pixel_y [9]),
	.datab(\inst5|VGA_sync_inst|pixel_y [4]),
	.datac(\inst5|VGA_sync_inst|pixel_y [0]),
	.datad(\inst5|VGA_sync_inst|pixel_y [3]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|always3~0 .lut_mask = 16'h0100;
defparam \inst5|VGA_sync_inst|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \inst5|VGA_sync_inst|LessThan1~0 (
// Equation(s):
// \inst5|VGA_sync_inst|LessThan1~0_combout  = (\inst5|VGA_sync_inst|pixel_y [6] & (\inst5|VGA_sync_inst|pixel_y [5] & (\inst5|VGA_sync_inst|pixel_y [7] & \inst5|VGA_sync_inst|pixel_y [8])))

	.dataa(\inst5|VGA_sync_inst|pixel_y [6]),
	.datab(\inst5|VGA_sync_inst|pixel_y [5]),
	.datac(\inst5|VGA_sync_inst|pixel_y [7]),
	.datad(\inst5|VGA_sync_inst|pixel_y [8]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|LessThan1~0 .lut_mask = 16'h8000;
defparam \inst5|VGA_sync_inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \inst5|VGA_sync_inst|always3~1 (
// Equation(s):
// \inst5|VGA_sync_inst|always3~1_combout  = (\inst5|VGA_sync_inst|Equal5~1_combout  & (\inst5|VGA_sync_inst|always3~0_combout  & \inst5|VGA_sync_inst|LessThan1~0_combout ))

	.dataa(\inst5|VGA_sync_inst|Equal5~1_combout ),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|always3~0_combout ),
	.datad(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|always3~1 .lut_mask = 16'hA000;
defparam \inst5|VGA_sync_inst|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneive_lcell_comb \inst5|VGA_sync_inst|vsync~0 (
// Equation(s):
// \inst5|VGA_sync_inst|vsync~0_combout  = (\inst5|VGA_sync_inst|pixel_y [1] & ((\inst5|VGA_sync_inst|vsync~q ) # ((\inst5|VGA_sync_inst|always3~1_combout  & !\inst5|VGA_sync_inst|pixel_y [2])))) # (!\inst5|VGA_sync_inst|pixel_y [1] & 
// (\inst5|VGA_sync_inst|vsync~q  & ((!\inst5|VGA_sync_inst|pixel_y [2]) # (!\inst5|VGA_sync_inst|always3~1_combout ))))

	.dataa(\inst5|VGA_sync_inst|pixel_y [1]),
	.datab(\inst5|VGA_sync_inst|always3~1_combout ),
	.datac(\inst5|VGA_sync_inst|vsync~q ),
	.datad(\inst5|VGA_sync_inst|pixel_y [2]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|vsync~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|vsync~0 .lut_mask = 16'hB0F8;
defparam \inst5|VGA_sync_inst|vsync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \inst5|VGA_sync_inst|vsync (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|vsync~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|VGA_sync_inst|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|VGA_sync_inst|vsync .is_wysiwyg = "true";
defparam \inst5|VGA_sync_inst|vsync .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_check_value[13]~feeder (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_check_value[13]~feeder_combout  = \inst5|VGA_sync_inst|pixel_x [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|VGA_sync_inst|pixel_x [3]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_check_value[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[13]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_check_value[10]~feeder (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout  = \inst5|VGA_sync_inst|pixel_x [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|VGA_sync_inst|pixel_x [0]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[10]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[10] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|out_check_value[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[10] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \inst5|VGA_sync_inst|video_enable~0 (
// Equation(s):
// \inst5|VGA_sync_inst|video_enable~0_combout  = (!\inst5|VGA_sync_inst|pixel_y [9] & (((!\inst5|VGA_sync_inst|pixel_x [8] & !\inst5|VGA_sync_inst|pixel_x [7])) # (!\inst5|VGA_sync_inst|pixel_x [9])))

	.dataa(\inst5|VGA_sync_inst|pixel_x [8]),
	.datab(\inst5|VGA_sync_inst|pixel_x [9]),
	.datac(\inst5|VGA_sync_inst|pixel_x [7]),
	.datad(\inst5|VGA_sync_inst|pixel_y [9]),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|video_enable~0 .lut_mask = 16'h0037;
defparam \inst5|VGA_sync_inst|video_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \inst5|VGA_sync_inst|video_enable~1 (
// Equation(s):
// \inst5|VGA_sync_inst|video_enable~1_combout  = (\inst5|VGA_sync_inst|video_enable~0_combout  & !\inst5|VGA_sync_inst|LessThan1~0_combout )

	.dataa(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|VGA_sync_inst|video_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|VGA_sync_inst|video_enable~1 .lut_mask = 16'h0A0A;
defparam \inst5|VGA_sync_inst|video_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \inst5|full_print_module_inst|printModule_inst|out_printtingScreen (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|VGA_sync_inst|video_enable~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_printtingScreen .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_printtingScreen .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \inst5|full_print_module_inst|printtingScreen (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|full_print_module_inst|printModule_inst|out_printtingScreen~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printtingScreen .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printtingScreen .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N29
dffeas \inst5|out_printtingScreen (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|full_print_module_inst|printtingScreen~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|out_printtingScreen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|out_printtingScreen .is_wysiwyg = "true";
defparam \inst5|out_printtingScreen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N28
cycloneive_lcell_comb inst2(
// Equation(s):
// \inst2~combout  = LCELL((!\inst5|out_printtingScreen~q  & \clk_FPGA~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|out_printtingScreen~q ),
	.datad(\clk_FPGA~input_o ),
	.cin(gnd),
	.combout(\inst2~combout ),
	.cout());
// synopsys translate_off
defparam inst2.lut_mask = 16'h0F00;
defparam inst2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \inst2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2~clkctrl .clock_type = "global clock";
defparam \inst2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \switch[1]~input (
	.i(switch[1]),
	.ibar(gnd),
	.o(\switch[1]~input_o ));
// synopsys translate_off
defparam \switch[1]~input .bus_hold = "false";
defparam \switch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \switch[2]~input (
	.i(switch[2]),
	.ibar(gnd),
	.o(\switch[2]~input_o ));
// synopsys translate_off
defparam \switch[2]~input .bus_hold = "false";
defparam \switch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \switch[3]~input (
	.i(switch[3]),
	.ibar(gnd),
	.o(\switch[3]~input_o ));
// synopsys translate_off
defparam \switch[3]~input .bus_hold = "false";
defparam \switch[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \switch[0]~input (
	.i(switch[0]),
	.ibar(gnd),
	.o(\switch[0]~input_o ));
// synopsys translate_off
defparam \switch[0]~input .bus_hold = "false";
defparam \switch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \inst|WideOr9~0 (
// Equation(s):
// \inst|WideOr9~0_combout  = (\switch[3]~input_o  & (\switch[1]~input_o  $ (((\switch[2]~input_o  & \switch[0]~input_o )))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr9~0 .lut_mask = 16'h60A0;
defparam \inst|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \inst5|controlUnit_inst|state.PRONTO~feeder (
// Equation(s):
// \inst5|controlUnit_inst|state.PRONTO~feeder_combout  = \inst5|controlUnit_inst|Selector0~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|controlUnit_inst|Selector0~1_combout ),
	.cin(gnd),
	.combout(\inst5|controlUnit_inst|state.PRONTO~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|controlUnit_inst|state.PRONTO~feeder .lut_mask = 16'hFF00;
defparam \inst5|controlUnit_inst|state.PRONTO~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N25
dffeas \inst5|controlUnit_inst|state.PRONTO (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|controlUnit_inst|state.PRONTO~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|controlUnit_inst|state.PRONTO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|controlUnit_inst|state.PRONTO .is_wysiwyg = "true";
defparam \inst5|controlUnit_inst|state.PRONTO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \inst5|controlUnit_inst|Selector2~0 (
// Equation(s):
// \inst5|controlUnit_inst|Selector2~0_combout  = (\inst5|full_print_module_inst|printtingScreen~q  & ((!\inst5|controlUnit_inst|state.PRONTO~q ) # (!\inst5|controlUnit_inst|Selector0~0_combout )))

	.dataa(gnd),
	.datab(\inst5|controlUnit_inst|Selector0~0_combout ),
	.datac(\inst5|full_print_module_inst|printtingScreen~q ),
	.datad(\inst5|controlUnit_inst|state.PRONTO~q ),
	.cin(gnd),
	.combout(\inst5|controlUnit_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|controlUnit_inst|Selector2~0 .lut_mask = 16'h30F0;
defparam \inst5|controlUnit_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \inst5|controlUnit_inst|state.HABILITAR_IMPRESSAO (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|controlUnit_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|controlUnit_inst|state.HABILITAR_IMPRESSAO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|controlUnit_inst|state.HABILITAR_IMPRESSAO .is_wysiwyg = "true";
defparam \inst5|controlUnit_inst|state.HABILITAR_IMPRESSAO .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \inst5|controlUnit_inst|state.ESCREVER_NO_BANCO (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|controlUnit_inst|Selector1~1_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|controlUnit_inst|state.ESCREVER_NO_BANCO .is_wysiwyg = "true";
defparam \inst5|controlUnit_inst|state.ESCREVER_NO_BANCO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \inst5|controlUnit_inst|Selector1~0 (
// Equation(s):
// \inst5|controlUnit_inst|Selector1~0_combout  = (\inst5|controlUnit_inst|state.ESCREVER_NO_BANCO~q  & !\inst5|full_register_file_inst|registerFile_inst|success~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|success~q ),
	.cin(gnd),
	.combout(\inst5|controlUnit_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|controlUnit_inst|Selector1~0 .lut_mask = 16'h00F0;
defparam \inst5|controlUnit_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \inst5|decorderInstruction_inst|out_data[29]~0 (
// Equation(s):
// \inst5|decorderInstruction_inst|out_data[29]~0_combout  = !\inst5|controlUnit_inst|new_instruction~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|controlUnit_inst|new_instruction~q ),
	.cin(gnd),
	.combout(\inst5|decorderInstruction_inst|out_data[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[29]~0 .lut_mask = 16'h00FF;
defparam \inst5|decorderInstruction_inst|out_data[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \inst5|decorderInstruction_inst|out_data[29] (
	.clk(\inst2~clkctrl_outclk ),
	.d(\inst5|decorderInstruction_inst|out_data[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[29] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \inst5|controlUnit_inst|Selector1~1 (
// Equation(s):
// \inst5|controlUnit_inst|Selector1~1_combout  = (\inst5|controlUnit_inst|Selector1~0_combout ) # ((!\inst5|controlUnit_inst|state.PRONTO~q  & (!\inst5|full_print_module_inst|printtingScreen~q  & \inst5|decorderInstruction_inst|out_data [29])))

	.dataa(\inst5|controlUnit_inst|state.PRONTO~q ),
	.datab(\inst5|full_print_module_inst|printtingScreen~q ),
	.datac(\inst5|controlUnit_inst|Selector1~0_combout ),
	.datad(\inst5|decorderInstruction_inst|out_data [29]),
	.cin(gnd),
	.combout(\inst5|controlUnit_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|controlUnit_inst|Selector1~1 .lut_mask = 16'hF1F0;
defparam \inst5|controlUnit_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \inst5|controlUnit_inst|register_wr~feeder (
// Equation(s):
// \inst5|controlUnit_inst|register_wr~feeder_combout  = \inst5|controlUnit_inst|Selector1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|controlUnit_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\inst5|controlUnit_inst|register_wr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|controlUnit_inst|register_wr~feeder .lut_mask = 16'hFF00;
defparam \inst5|controlUnit_inst|register_wr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \inst5|controlUnit_inst|register_wr (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|controlUnit_inst|register_wr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|controlUnit_inst|register_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|controlUnit_inst|register_wr .is_wysiwyg = "true";
defparam \inst5|controlUnit_inst|register_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N11
dffeas \inst5|full_register_file_inst|registerFile_inst|success (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|controlUnit_inst|register_wr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|success~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|success .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|success .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \inst5|controlUnit_inst|Selector0~0 (
// Equation(s):
// \inst5|controlUnit_inst|Selector0~0_combout  = (!\inst5|controlUnit_inst|state.HABILITAR_IMPRESSAO~q  & ((!\inst5|controlUnit_inst|state.ESCREVER_NO_BANCO~q ) # (!\inst5|full_register_file_inst|registerFile_inst|success~q )))

	.dataa(\inst5|controlUnit_inst|state.HABILITAR_IMPRESSAO~q ),
	.datab(gnd),
	.datac(\inst5|full_register_file_inst|registerFile_inst|success~q ),
	.datad(\inst5|controlUnit_inst|state.ESCREVER_NO_BANCO~q ),
	.cin(gnd),
	.combout(\inst5|controlUnit_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|controlUnit_inst|Selector0~0 .lut_mask = 16'h0555;
defparam \inst5|controlUnit_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \inst5|controlUnit_inst|Selector0~1 (
// Equation(s):
// \inst5|controlUnit_inst|Selector0~1_combout  = (\inst5|full_print_module_inst|printtingScreen~q ) # ((\inst5|controlUnit_inst|Selector0~0_combout  & ((\inst5|controlUnit_inst|state.PRONTO~q ) # (\inst5|decorderInstruction_inst|out_data [29]))))

	.dataa(\inst5|controlUnit_inst|state.PRONTO~q ),
	.datab(\inst5|full_print_module_inst|printtingScreen~q ),
	.datac(\inst5|controlUnit_inst|Selector0~0_combout ),
	.datad(\inst5|decorderInstruction_inst|out_data [29]),
	.cin(gnd),
	.combout(\inst5|controlUnit_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|controlUnit_inst|Selector0~1 .lut_mask = 16'hFCEC;
defparam \inst5|controlUnit_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \inst5|controlUnit_inst|new_instruction (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|controlUnit_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|controlUnit_inst|new_instruction~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|controlUnit_inst|new_instruction .is_wysiwyg = "true";
defparam \inst5|controlUnit_inst|new_instruction .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \inst5|decorderInstruction_inst|out_data[19] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[19] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg5[29]~0 (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout  = (\inst5|controlUnit_inst|register_wr~q  & \inst5|decorderInstruction_inst|out_data [29])

	.dataa(gnd),
	.datab(\inst5|controlUnit_inst|register_wr~q ),
	.datac(gnd),
	.datad(\inst5|decorderInstruction_inst|out_data [29]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[29]~0 .lut_mask = 16'hCC00;
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N15
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[19] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [19]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[19] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_check_value[14]~feeder (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_check_value[14]~feeder_combout  = \inst5|VGA_sync_inst|pixel_x [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|VGA_sync_inst|pixel_x [4]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_check_value[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[14]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[14] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|out_check_value[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[14] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \inst|WideOr5~0 (
// Equation(s):
// \inst|WideOr5~0_combout  = (\switch[1]~input_o  & (\switch[2]~input_o  & ((\switch[3]~input_o ) # (!\switch[0]~input_o )))) # (!\switch[1]~input_o  & (!\switch[2]~input_o  & ((\switch[0]~input_o ) # (!\switch[3]~input_o ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr5~0 .lut_mask = 16'h9189;
defparam \inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \inst5|decorderInstruction_inst|out_data[23] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[23] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg5[23]~feeder (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg5[23]~feeder_combout  = \inst5|decorderInstruction_inst|out_data [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|decorderInstruction_inst|out_data [23]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg5[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[23]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[23] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|registerFile_inst|reg5[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[23] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \inst|WideOr6~0 (
// Equation(s):
// \inst|WideOr6~0_combout  = (\switch[1]~input_o  & ((\switch[0]~input_o  & ((!\switch[3]~input_o ))) # (!\switch[0]~input_o  & (!\switch[2]~input_o )))) # (!\switch[1]~input_o  & (((\switch[3]~input_o ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr6~0 .lut_mask = 16'h5A72;
defparam \inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \inst5|decorderInstruction_inst|out_data[22] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[22] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg5[22]~feeder (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg5[22]~feeder_combout  = \inst5|decorderInstruction_inst|out_data [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|decorderInstruction_inst|out_data [22]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg5[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[22]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N27
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[22] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|registerFile_inst|reg5[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[22] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [13] & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [14] $ 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [23])) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [22]))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [13] & 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [22]) # (\inst5|full_print_module_inst|printModule_inst|out_check_value [14] $ (\inst5|full_register_file_inst|registerFile_inst|reg5 [23]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [13]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [14]),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg5 [23]),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [22]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1 .lut_mask = 16'h7DBE;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_check_value[11]~feeder (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout  = \inst5|VGA_sync_inst|pixel_x [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|VGA_sync_inst|pixel_x [1]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[11]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[11] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|out_check_value[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[11] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_check_value[12]~feeder (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_check_value[12]~feeder_combout  = \inst5|VGA_sync_inst|pixel_x [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|VGA_sync_inst|pixel_x [2]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_check_value[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[12]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[12] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|out_check_value[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[12] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \inst|WideOr8~0 (
// Equation(s):
// \inst|WideOr8~0_combout  = (\switch[0]~input_o  & (((!\switch[1]~input_o  & \switch[3]~input_o )) # (!\switch[2]~input_o ))) # (!\switch[0]~input_o  & ((\switch[1]~input_o  & ((!\switch[3]~input_o ))) # (!\switch[1]~input_o  & (!\switch[2]~input_o ))))

	.dataa(\switch[0]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[1]~input_o ),
	.datad(\switch[3]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr8~0 .lut_mask = 16'h2B73;
defparam \inst|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \inst5|decorderInstruction_inst|out_data[20] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[20] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg5[20]~feeder (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg5[20]~feeder_combout  = \inst5|decorderInstruction_inst|out_data [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|decorderInstruction_inst|out_data [20]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg5[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[20]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[20] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|registerFile_inst|reg5[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[20] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \inst|WideOr7~0 (
// Equation(s):
// \inst|WideOr7~0_combout  = (\switch[1]~input_o  & (!\switch[3]~input_o  & ((!\switch[0]~input_o ) # (!\switch[2]~input_o )))) # (!\switch[1]~input_o  & (\switch[2]~input_o  & ((\switch[0]~input_o ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr7~0 .lut_mask = 16'h460A;
defparam \inst|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \inst5|decorderInstruction_inst|out_data[21] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[21] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[21] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [21]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[21] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [11] & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [12] $ 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [21])) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [20]))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [11] & 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [20]) # (\inst5|full_print_module_inst|printModule_inst|out_check_value [12] $ (\inst5|full_register_file_inst|registerFile_inst|reg5 [21]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [11]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [12]),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg5 [20]),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [21]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2 .lut_mask = 16'h7BDE;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout ) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout ) # (\inst5|full_print_module_inst|printModule_inst|out_check_value [10] $ (\inst5|full_register_file_inst|registerFile_inst|reg5 [19])))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [10]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [19]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~1_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~2_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3 .lut_mask = 16'hFFF6;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N9
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[9] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[9] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \inst|WideOr10~0 (
// Equation(s):
// \inst|WideOr10~0_combout  = (\switch[2]~input_o  & (\switch[0]~input_o  & (\switch[1]~input_o  $ (\switch[3]~input_o )))) # (!\switch[2]~input_o  & ((\switch[3]~input_o  & (!\switch[1]~input_o )) # (!\switch[3]~input_o  & ((\switch[0]~input_o )))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr10~0 .lut_mask = 16'h5B10;
defparam \inst|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \inst5|decorderInstruction_inst|out_data[17] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[17] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[17] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [17]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[17] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[8] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[8] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \inst|WideOr11~0 (
// Equation(s):
// \inst|WideOr11~0_combout  = (\switch[1]~input_o  & ((\switch[2]~input_o  & ((\switch[0]~input_o ) # (!\switch[3]~input_o ))) # (!\switch[2]~input_o  & (!\switch[3]~input_o  & \switch[0]~input_o )))) # (!\switch[1]~input_o  & (\switch[2]~input_o  $ 
// (((\switch[0]~input_o )))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr11~0 .lut_mask = 16'h9B4C;
defparam \inst|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N23
dffeas \inst5|decorderInstruction_inst|out_data[16] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[16] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[16] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [16]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[16] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[7] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[7] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[6] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[6] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \inst|WideOr12~0 (
// Equation(s):
// \inst|WideOr12~0_combout  = (\switch[3]~input_o  & ((\switch[1]~input_o ) # ((\switch[0]~input_o )))) # (!\switch[3]~input_o  & (\switch[2]~input_o  & ((!\switch[0]~input_o ) # (!\switch[1]~input_o ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr12~0 .lut_mask = 16'hF4AC;
defparam \inst|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \inst5|decorderInstruction_inst|out_data[15] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[15] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[15] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [15]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[15] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \inst|WideOr13~0 (
// Equation(s):
// \inst|WideOr13~0_combout  = (\switch[2]~input_o  & (\switch[1]~input_o  $ ((!\switch[3]~input_o )))) # (!\switch[2]~input_o  & ((\switch[1]~input_o  $ (!\switch[0]~input_o )) # (!\switch[3]~input_o )))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr13~0 .lut_mask = 16'hA797;
defparam \inst|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \inst5|decorderInstruction_inst|out_data[14] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[14] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[14] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [14]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[14] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[5] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[5] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \inst|WideOr14~0 (
// Equation(s):
// \inst|WideOr14~0_combout  = (\switch[2]~input_o  & (\switch[1]~input_o  $ (\switch[3]~input_o  $ (!\switch[0]~input_o )))) # (!\switch[2]~input_o  & (((!\switch[3]~input_o  & !\switch[0]~input_o ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr14~0 .lut_mask = 16'h4887;
defparam \inst|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \inst5|decorderInstruction_inst|out_data[13] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[13] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[13] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [13]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[13] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[4] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[4] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \inst|WideOr15~0 (
// Equation(s):
// \inst|WideOr15~0_combout  = (\switch[2]~input_o  & ((\switch[1]~input_o  & ((!\switch[0]~input_o ))) # (!\switch[1]~input_o  & (\switch[3]~input_o  & \switch[0]~input_o )))) # (!\switch[2]~input_o  & ((\switch[3]~input_o  $ (\switch[0]~input_o ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr15~0 .lut_mask = 16'h43B8;
defparam \inst|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \inst5|decorderInstruction_inst|out_data[12] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[12] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[12] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [12]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[12] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[3] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[3] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \inst|WideOr16~0 (
// Equation(s):
// \inst|WideOr16~0_combout  = (\switch[2]~input_o  & (\switch[0]~input_o  & (\switch[1]~input_o  $ (!\switch[3]~input_o )))) # (!\switch[2]~input_o  & (\switch[0]~input_o  $ (((!\switch[1]~input_o  & \switch[3]~input_o )))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr16~0 .lut_mask = 16'hA710;
defparam \inst|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \inst5|decorderInstruction_inst|out_data[11] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[11] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[11] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [11]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[11] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[2] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[2] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[1] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[1] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \inst|WideOr17~0 (
// Equation(s):
// \inst|WideOr17~0_combout  = \switch[2]~input_o  $ ((((!\switch[1]~input_o  & \switch[0]~input_o )) # (!\switch[3]~input_o )))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr17~0 .lut_mask = 16'h93C3;
defparam \inst|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \inst5|decorderInstruction_inst|out_data[10] (
	.clk(\inst2~clkctrl_outclk ),
	.d(\inst|WideOr17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[10] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[10] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [10]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[10] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N9
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[0] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[0] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \inst|Decoder2~0 (
// Equation(s):
// \inst|Decoder2~0_combout  = (\switch[1]~input_o  & (\switch[3]~input_o  & !\switch[0]~input_o ))

	.dataa(\switch[1]~input_o ),
	.datab(gnd),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Decoder2~0 .lut_mask = 16'h00A0;
defparam \inst|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \inst5|decorderInstruction_inst|out_data[9] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|Decoder2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[9] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg5[9]~feeder (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg5[9]~feeder_combout  = \inst5|decorderInstruction_inst|out_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|decorderInstruction_inst|out_data [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg5[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[9]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[9] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|registerFile_inst|reg5[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[9] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1_cout  = CARRY((!\inst5|full_print_module_inst|printModule_inst|out_check_value [0] & \inst5|full_register_file_inst|registerFile_inst|reg5 [9]))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [0]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [1] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1_cout ) 
// # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [10]))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [1] & (!\inst5|full_register_file_inst|registerFile_inst|reg5 [10] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [1]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~1_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [11] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3_cout ) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_check_value [2]))) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [11] & (!\inst5|full_print_module_inst|printModule_inst|out_check_value [2] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3_cout )))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [11]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~3_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [12] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [3] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5_cout )) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [12] & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [3]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5_cout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [12]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~5_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [13] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7_cout ) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_check_value [4]))) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [13] & (!\inst5|full_print_module_inst|printModule_inst|out_check_value [4] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7_cout )))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [13]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~7_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [14] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [5] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9_cout )) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [14] & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [5]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9_cout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [14]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~9_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [6] & (\inst5|full_register_file_inst|registerFile_inst|reg5 [15] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11_cout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [6] & ((\inst5|full_register_file_inst|registerFile_inst|reg5 [15]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11_cout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [6]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~11_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [16] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [7] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13_cout )) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [16] & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [7]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13_cout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [16]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~13_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~16 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~16_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [17] & ((!\inst5|full_print_module_inst|printModule_inst|out_check_value [8]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15_cout ))) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [17] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15_cout  & 
// !\inst5|full_print_module_inst|printModule_inst|out_check_value [8]))

	.dataa(gnd),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [17]),
	.datac(gnd),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_check_value [8]),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~15_cout ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~16 .lut_mask = 16'h0CCF;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \inst|WideOr3~0 (
// Equation(s):
// \inst|WideOr3~0_combout  = (\switch[2]~input_o  & ((!\switch[1]~input_o ))) # (!\switch[2]~input_o  & ((\switch[3]~input_o ) # (\switch[1]~input_o )))

	.dataa(\switch[3]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr3~0 .lut_mask = 16'h3E3E;
defparam \inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \inst5|decorderInstruction_inst|out_data[25] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[25] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[25] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [25]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[25] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \inst|WideOr4~0 (
// Equation(s):
// \inst|WideOr4~0_combout  = (\switch[1]~input_o  & (\switch[3]~input_o  & (\switch[0]~input_o  $ (\switch[2]~input_o )))) # (!\switch[1]~input_o  & ((\switch[0]~input_o ) # ((!\switch[2]~input_o ))))

	.dataa(\switch[0]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[1]~input_o ),
	.datad(\switch[3]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr4~0 .lut_mask = 16'h6B0B;
defparam \inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \inst5|decorderInstruction_inst|out_data[24] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[24] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[24] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [24]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[24] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[16] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[16] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_check_value[15]~feeder (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_check_value[15]~feeder_combout  = \inst5|VGA_sync_inst|pixel_x [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|VGA_sync_inst|pixel_x [5]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_check_value[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[15]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N29
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[15] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|out_check_value[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[15] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [25] & ((\inst5|full_register_file_inst|registerFile_inst|reg5 [24] $ 
// (\inst5|full_print_module_inst|printModule_inst|out_check_value [15])) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [16]))) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [25] & 
// ((\inst5|full_print_module_inst|printModule_inst|out_check_value [16]) # (\inst5|full_register_file_inst|registerFile_inst|reg5 [24] $ (\inst5|full_print_module_inst|printModule_inst|out_check_value [15]))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [25]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [24]),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_check_value [16]),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_check_value [15]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0 .lut_mask = 16'h7BDE;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout ) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ) # ((!\inst5|full_print_module_inst|printModule_inst|out_check_value [9] & \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~16_combout 
// )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~3_combout ),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [9]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan0~16_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~0_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4 .lut_mask = 16'hFFBA;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|counter[0]~5 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|counter[0]~5_combout  = \inst5|full_print_module_inst|calculoAddress_inst|counter [0] $ (VCC)
// \inst5|full_print_module_inst|calculoAddress_inst|counter[0]~6  = CARRY(\inst5|full_print_module_inst|calculoAddress_inst|counter [0])

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|counter[0]~5_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|counter[0]~6 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[0]~5 .lut_mask = 16'h33CC;
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|counter[3]~11 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|counter[3]~11_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|counter [3] & (!\inst5|full_print_module_inst|calculoAddress_inst|counter[2]~10 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|counter [3] & ((\inst5|full_print_module_inst|calculoAddress_inst|counter[2]~10 ) # (GND)))
// \inst5|full_print_module_inst|calculoAddress_inst|counter[3]~12  = CARRY((!\inst5|full_print_module_inst|calculoAddress_inst|counter[2]~10 ) # (!\inst5|full_print_module_inst|calculoAddress_inst|counter [3]))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|counter[2]~10 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|counter[3]~11_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|counter[3]~12 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[3]~11 .lut_mask = 16'h5A5F;
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|counter[4]~13 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|counter[4]~13_combout  = \inst5|full_print_module_inst|calculoAddress_inst|counter [4] $ (!\inst5|full_print_module_inst|calculoAddress_inst|counter[3]~12 )

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|counter[3]~12 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[4]~13 .lut_mask = 16'hC3C3;
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \inst5|full_print_module_inst|calculoAddress_inst|counter[4] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|counter[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[4] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|counter [4] & ((\inst5|full_print_module_inst|calculoAddress_inst|counter [3]) # 
// (\inst5|full_print_module_inst|calculoAddress_inst|counter [2])))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|counter [3]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|counter [4]),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|counter [2]),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36 .lut_mask = 16'hC8FF;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \inst5|full_print_module_inst|calculoAddress_inst|counter[0] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[0] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|counter[1]~7 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|counter[1]~7_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|counter [1] & (!\inst5|full_print_module_inst|calculoAddress_inst|counter[0]~6 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|counter [1] & ((\inst5|full_print_module_inst|calculoAddress_inst|counter[0]~6 ) # (GND)))
// \inst5|full_print_module_inst|calculoAddress_inst|counter[1]~8  = CARRY((!\inst5|full_print_module_inst|calculoAddress_inst|counter[0]~6 ) # (!\inst5|full_print_module_inst|calculoAddress_inst|counter [1]))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|counter[0]~6 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|counter[1]~7_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|counter[1]~8 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[1]~7 .lut_mask = 16'h3C3F;
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \inst5|full_print_module_inst|calculoAddress_inst|counter[1] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[1] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|counter[2]~9 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|counter[2]~9_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|counter [2] & (\inst5|full_print_module_inst|calculoAddress_inst|counter[1]~8  $ (GND))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|counter [2] & (!\inst5|full_print_module_inst|calculoAddress_inst|counter[1]~8  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|counter[2]~10  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|counter [2] & !\inst5|full_print_module_inst|calculoAddress_inst|counter[1]~8 ))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|counter[1]~8 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|counter[2]~9_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|counter[2]~10 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[2]~9 .lut_mask = 16'hC30C;
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \inst5|full_print_module_inst|calculoAddress_inst|counter[2] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[2] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \inst5|full_print_module_inst|calculoAddress_inst|counter[3] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|counter[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[3] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|counter [4] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q  & 
// ((\inst5|full_print_module_inst|calculoAddress_inst|counter [3]) # (\inst5|full_print_module_inst|calculoAddress_inst|counter [2]))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|counter [3]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|counter [4]),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|counter [2]),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0 .lut_mask = 16'hC800;
defparam \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N13
dffeas \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|Selector1~0 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|Selector1~0_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q  & (\inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q  & 
// ((!\inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout )))) # (!\inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q  & ((\inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ) # 
// ((\inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q  & !\inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q ),
	.datab(\inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datac(\inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|Selector1~0 .lut_mask = 16'h50DC;
defparam \inst5|full_print_module_inst|printModule_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \inst5|full_print_module_inst|printModule_inst|state.SPRITE (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|state.SPRITE .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|state.SPRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2 (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2 .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|Selector0~0 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|Selector0~0_combout  = (\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ) # ((\inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q  & 
// \inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|aux_counter_finished~q ),
	.datab(\inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datac(gnd),
	.datad(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|Selector0~0 .lut_mask = 16'hFF88;
defparam \inst5|full_print_module_inst|printModule_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|Selector0~1 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|Selector0~1_combout  = (!\inst5|full_print_module_inst|printModule_inst|Selector0~0_combout  & ((\inst5|full_print_module_inst|printModule_inst|state.RECEBE~q ) # ((!\inst5|VGA_sync_inst|LessThan1~0_combout  
// & \inst5|VGA_sync_inst|video_enable~0_combout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|Selector0~0_combout ),
	.datab(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datac(\inst5|full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.datad(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|Selector0~1 .lut_mask = 16'h5150;
defparam \inst5|full_print_module_inst|printModule_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \inst5|full_print_module_inst|printModule_inst|state.RECEBE (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|state.RECEBE .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|state.RECEBE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|next.PROCESSA~0 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|next.PROCESSA~0_combout  = (!\inst5|VGA_sync_inst|LessThan1~0_combout  & (!\inst5|full_print_module_inst|printModule_inst|state.RECEBE~q  & \inst5|VGA_sync_inst|video_enable~0_combout ))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datac(\inst5|full_print_module_inst|printModule_inst|state.RECEBE~q ),
	.datad(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|next.PROCESSA~0 .lut_mask = 16'h0300;
defparam \inst5|full_print_module_inst|printModule_inst|next.PROCESSA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \inst5|full_print_module_inst|printModule_inst|state.PROCESSA (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|next.PROCESSA~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|state.PROCESSA .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|state.PROCESSA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg0[29]~0 (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout  = (\inst5|controlUnit_inst|register_wr~q  & !\inst5|decorderInstruction_inst|out_data [29])

	.dataa(gnd),
	.datab(\inst5|controlUnit_inst|register_wr~q ),
	.datac(gnd),
	.datad(\inst5|decorderInstruction_inst|out_data [29]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[29]~0 .lut_mask = 16'h00CC;
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[29]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[21] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [21]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[21] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[20] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [20]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[20] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [12] & (\inst5|full_register_file_inst|registerFile_inst|reg0 [21] & 
// (\inst5|full_print_module_inst|printModule_inst|out_check_value [11] $ (!\inst5|full_register_file_inst|registerFile_inst|reg0 [20])))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [12] & 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [21] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [11] $ (!\inst5|full_register_file_inst|registerFile_inst|reg0 [20]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [12]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [11]),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg0 [21]),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [20]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1 .lut_mask = 16'h8421;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N3
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[19] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[19] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \inst|WideOr0~0 (
// Equation(s):
// \inst|WideOr0~0_combout  = (\switch[1]~input_o  & (!\switch[3]~input_o  & ((\switch[0]~input_o ) # (!\switch[2]~input_o ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr0~0 .lut_mask = 16'h0A02;
defparam \inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \inst5|decorderInstruction_inst|out_data[28] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[28] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N15
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[28] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [28]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[28] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[29] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [29]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[29] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [29] & (!\inst5|controlUnit_inst|register_wr~q  & 
// (\inst5|full_print_module_inst|printModule_inst|out_check_value [19] $ (!\inst5|full_register_file_inst|registerFile_inst|reg0 [28]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [19]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [28]),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg0 [29]),
	.datad(\inst5|controlUnit_inst|register_wr~q ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6 .lut_mask = 16'h0090;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N17
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[25] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [25]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[25] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N13
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[24] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [24]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[24] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [16] & (\inst5|full_register_file_inst|registerFile_inst|reg0 [25] & 
// (\inst5|full_register_file_inst|registerFile_inst|reg0 [24] $ (!\inst5|full_print_module_inst|printModule_inst|out_check_value [15])))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [16] & 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [25] & (\inst5|full_register_file_inst|registerFile_inst|reg0 [24] $ (!\inst5|full_print_module_inst|printModule_inst|out_check_value [15]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [16]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [25]),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg0 [24]),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_check_value [15]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2 .lut_mask = 16'h9009;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \inst|WideOr2~0 (
// Equation(s):
// \inst|WideOr2~0_combout  = (\switch[1]~input_o  & (\switch[2]~input_o  & ((\switch[3]~input_o ) # (!\switch[0]~input_o )))) # (!\switch[1]~input_o  & (\switch[3]~input_o  & ((!\switch[0]~input_o ) # (!\switch[2]~input_o ))))

	.dataa(\switch[1]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[3]~input_o ),
	.datad(\switch[0]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr2~0 .lut_mask = 16'h90D8;
defparam \inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \inst5|decorderInstruction_inst|out_data[26] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[26] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[26] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [26]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[26] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[18] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|VGA_sync_inst|pixel_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[18] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \inst|WideOr1~0 (
// Equation(s):
// \inst|WideOr1~0_combout  = (\switch[2]~input_o  & ((\switch[1]~input_o  & ((\switch[3]~input_o ))) # (!\switch[1]~input_o  & (!\switch[0]~input_o  & !\switch[3]~input_o ))))

	.dataa(\switch[0]~input_o ),
	.datab(\switch[2]~input_o ),
	.datac(\switch[1]~input_o ),
	.datad(\switch[3]~input_o ),
	.cin(gnd),
	.combout(\inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr1~0 .lut_mask = 16'hC004;
defparam \inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \inst5|decorderInstruction_inst|out_data[27] (
	.clk(\inst2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|WideOr1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst5|controlUnit_inst|new_instruction~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|decorderInstruction_inst|out_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|decorderInstruction_inst|out_data[27] .is_wysiwyg = "true";
defparam \inst5|decorderInstruction_inst|out_data[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[27] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [27]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[27] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_check_value[17]~feeder (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_check_value[17]~feeder_combout  = \inst5|VGA_sync_inst|pixel_x [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|VGA_sync_inst|pixel_x [7]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_check_value[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[17]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[17] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|out_check_value[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[17] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [26] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [17] & 
// (\inst5|full_print_module_inst|printModule_inst|out_check_value [18] $ (!\inst5|full_register_file_inst|registerFile_inst|reg0 [27])))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [26] & 
// (!\inst5|full_print_module_inst|printModule_inst|out_check_value [17] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [18] $ (!\inst5|full_register_file_inst|registerFile_inst|reg0 [27]))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [26]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [18]),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg0 [27]),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_check_value [17]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5 .lut_mask = 16'h8241;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~9 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~9_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0_combout  & 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6_combout  & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2_combout  & 
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5_combout )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0_combout ),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6_combout ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~9 .lut_mask = 16'h8000;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[19] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [19]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[19] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[17] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [17]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[17] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N21
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[16] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [16]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[16] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N19
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[15] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [15]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[15] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[14] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [14]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[14] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[13] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [13]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[13] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg0[12]~feeder (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg0[12]~feeder_combout  = \inst5|decorderInstruction_inst|out_data [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|decorderInstruction_inst|out_data [12]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg0[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[12]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[12] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|registerFile_inst|reg0[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[12] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg0[11]~feeder (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg0[11]~feeder_combout  = \inst5|decorderInstruction_inst|out_data [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|decorderInstruction_inst|out_data [11]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[11]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[11] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|registerFile_inst|reg0[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[11] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg0[10]~feeder (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg0[10]~feeder_combout  = \inst5|decorderInstruction_inst|out_data [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|decorderInstruction_inst|out_data [10]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[10]~feeder .lut_mask = 16'hFF00;
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N29
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[10] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|registerFile_inst|reg0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[10] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N1
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[9] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [9]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[9] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg0 [9] & !\inst5|full_print_module_inst|printModule_inst|out_check_value [0]))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [9]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [1] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1_cout ) 
// # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [10]))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [1] & (!\inst5|full_register_file_inst|registerFile_inst|reg0 [10] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [1]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~1_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg0 [11] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3_cout ) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_check_value [2]))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [11] & (!\inst5|full_print_module_inst|printModule_inst|out_check_value [2] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3_cout )))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [11]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~3_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [3] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5_cout ) 
// # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [12]))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [3] & (!\inst5|full_register_file_inst|registerFile_inst|reg0 [12] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~5_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg0 [13] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7_cout ) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_check_value [4]))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [13] & (!\inst5|full_print_module_inst|printModule_inst|out_check_value [4] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7_cout )))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [13]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~7_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [5] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9_cout 
// ) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [14]))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [5] & (!\inst5|full_register_file_inst|registerFile_inst|reg0 [14] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [5]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~9_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg0 [15] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11_cout ) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_check_value [6]))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [15] & (!\inst5|full_print_module_inst|printModule_inst|out_check_value [6] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11_cout )))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [15]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~11_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [7] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13_cout 
// ) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [16]))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [7] & (!\inst5|full_register_file_inst|registerFile_inst|reg0 [16] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [7]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~13_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [8] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15_cout  & 
// \inst5|full_register_file_inst|registerFile_inst|reg0 [17])) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [8] & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [17]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15_cout )))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [8]),
	.datac(gnd),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [17]),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~15_cout ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16 .lut_mask = 16'h3F03;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~8 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~8_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [9] & (\inst5|full_register_file_inst|registerFile_inst|reg0 [19] $ 
// ((!\inst5|full_print_module_inst|printModule_inst|out_check_value [10])))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [9] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16_combout  & 
// (\inst5|full_register_file_inst|registerFile_inst|reg0 [19] $ (!\inst5|full_print_module_inst|printModule_inst|out_check_value [10]))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [19]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [10]),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_check_value [9]),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~8 .lut_mask = 16'h9099;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [11] & (\inst5|full_register_file_inst|registerFile_inst|reg0 [12] $ (VCC))) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [11] & (\inst5|full_register_file_inst|registerFile_inst|reg0 [12] & VCC))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~1  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg0 [11] & \inst5|full_register_file_inst|registerFile_inst|reg0 [12]))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [11]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~1 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0 .lut_mask = 16'h6688;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [13] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~1  & VCC)) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [13] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~1 ))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~3  = CARRY((!\inst5|full_register_file_inst|registerFile_inst|reg0 [13] & !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~1 ))

	.dataa(gnd),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~1 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~3 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2 .lut_mask = 16'hC303;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [14] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~3  $ (GND))) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [14] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~3  & VCC))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~5  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg0 [14] & !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~3 ))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~3 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~5 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4 .lut_mask = 16'hA50A;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [15] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~5 )) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [15] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~5 ) # (GND)))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~7  = CARRY((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~5 ) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [15]))

	.dataa(gnd),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~5 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~7 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [16] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~7  $ (GND))) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [16] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~7  & VCC))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~9  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg0 [16] & !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~7 ))

	.dataa(gnd),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~7 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~9 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8 .lut_mask = 16'hC30C;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [17] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~9 )) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [17] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~9 ) # (GND)))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~11  = CARRY((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~9 ) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [17]))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~9 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~11 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12_combout  = !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~11 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12 .lut_mask = 16'h0F0F;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1_cout  = CARRY((!\inst5|full_print_module_inst|printModule_inst|out_check_value [0] & \inst5|full_register_file_inst|registerFile_inst|reg0 [9]))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [0]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1 .lut_mask = 16'h0044;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg0 [10] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [1] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1_cout )) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [10] & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [1]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1_cout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [10]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~1_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [2] & (!\inst5|full_register_file_inst|registerFile_inst|reg0 [11] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3_cout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [2] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3_cout ) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [11]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [2]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~3_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5 .lut_mask = 16'h0017;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7_cout  = CARRY((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0_combout  & (\inst5|full_print_module_inst|printModule_inst|out_check_value [3] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5_cout )) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0_combout  & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [3]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5_cout ))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~0_combout ),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~5_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9_cout  = CARRY((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2_combout  & 
// ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7_cout ) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [4]))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2_combout  & 
// (!\inst5|full_print_module_inst|printModule_inst|out_check_value [4] & !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7_cout )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~2_combout ),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~7_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11_cout  = CARRY((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4_combout  & (\inst5|full_print_module_inst|printModule_inst|out_check_value [5] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9_cout )) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4_combout  & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [5]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9_cout ))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~4_combout ),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~9_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [6] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6_combout  & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11_cout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [6] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6_combout ) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11_cout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [6]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~11_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [7] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13_cout 
// ) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8_combout ))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [7] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8_combout  & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [7]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~13_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [8] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10_combout  & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15_cout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [8] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10_combout ) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15_cout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [8]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~15_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [9] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17_cout  & 
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12_combout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [9] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17_cout ) # 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12_combout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|Add0~12_combout ),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~17_cout ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18 .lut_mask = 16'hF550;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1_combout  & 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~9_combout  & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~8_combout  & 
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18_combout )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1_combout ),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~9_combout ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~8_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10 .lut_mask = 16'h8000;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[29] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [29]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[29] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[28] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [28]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[28] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout  = (\inst5|controlUnit_inst|register_wr~q ) # ((\inst5|full_print_module_inst|printModule_inst|out_check_value [19] $ 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [28])) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [29]))

	.dataa(\inst5|controlUnit_inst|register_wr~q ),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [19]),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg5 [29]),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [28]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6 .lut_mask = 16'hBFEF;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[26] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [26]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[26] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|registerFile_inst|reg5[27]~feeder (
// Equation(s):
// \inst5|full_register_file_inst|registerFile_inst|reg5[27]~feeder_combout  = \inst5|decorderInstruction_inst|out_data [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|decorderInstruction_inst|out_data [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|registerFile_inst|reg5[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[27]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \inst5|full_register_file_inst|registerFile_inst|reg5[27] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|registerFile_inst|reg5[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg5[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg5 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[27] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg5[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [17] & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [18] $ 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [27])) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [26]))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [17] & 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [26]) # (\inst5|full_print_module_inst|printModule_inst|out_check_value [18] $ (\inst5|full_register_file_inst|registerFile_inst|reg5 [27]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [17]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [26]),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_check_value [18]),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [27]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5 .lut_mask = 16'h6FF6;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [12] & (\inst5|full_register_file_inst|registerFile_inst|reg5 [11] $ (VCC))) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg5 [12] & (\inst5|full_register_file_inst|registerFile_inst|reg5 [11] & VCC))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~1  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [12] & \inst5|full_register_file_inst|registerFile_inst|reg5 [11]))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [12]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~1 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0 .lut_mask = 16'h6688;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [13] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~1  & VCC)) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg5 [13] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~1 ))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~3  = CARRY((!\inst5|full_register_file_inst|registerFile_inst|reg5 [13] & !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~1 ))

	.dataa(gnd),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~1 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~3 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2 .lut_mask = 16'hC303;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [14] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~3  $ (GND))) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg5 [14] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~3  & VCC))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~5  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [14] & !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~3 ))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~3 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~5 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4 .lut_mask = 16'hA50A;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [15] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~5 )) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg5 [15] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~5 ) # (GND)))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~7  = CARRY((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~5 ) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [15]))

	.dataa(gnd),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~5 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~7 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [16] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~7  $ (GND))) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg5 [16] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~7  & VCC))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~9  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [16] & !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~7 ))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~7 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~9 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8 .lut_mask = 16'hA50A;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [17] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~9 )) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg5 [17] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~9 ) # (GND)))
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~11  = CARRY((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~9 ) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [17]))

	.dataa(gnd),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~9 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10_combout ),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~11 ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12_combout  = !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~11 ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12 .lut_mask = 16'h0F0F;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1_cout  = CARRY((!\inst5|full_print_module_inst|printModule_inst|out_check_value [0] & \inst5|full_register_file_inst|registerFile_inst|reg5 [9]))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [0]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1 .lut_mask = 16'h0044;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3_cout  = CARRY((\inst5|full_register_file_inst|registerFile_inst|reg5 [10] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [1] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1_cout )) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [10] & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [1]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1_cout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [10]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~1_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [2] & (!\inst5|full_register_file_inst|registerFile_inst|reg5 [11] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3_cout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [2] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3_cout ) # 
// (!\inst5|full_register_file_inst|registerFile_inst|reg5 [11]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [2]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~3_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5 .lut_mask = 16'h0017;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [3] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5_cout ) 
// # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0_combout ))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [3] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0_combout  & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [3]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~5_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [4] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2_combout  & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7_cout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [4] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2_combout ) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7_cout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [4]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~7_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [5] & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9_cout 
// ) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4_combout ))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [5] & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4_combout  & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [5]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~9_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11 .lut_mask = 16'h002B;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [6] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6_combout  & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11_cout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [6] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6_combout ) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11_cout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [6]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~11_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15_cout  = CARRY((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8_combout  & (\inst5|full_print_module_inst|printModule_inst|out_check_value [7] & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13_cout )) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8_combout  & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [7]) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13_cout ))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~8_combout ),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~13_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_check_value [8] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10_combout  & 
// !\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15_cout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [8] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10_combout ) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15_cout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [8]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~15_cout ),
	.combout(),
	.cout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17_cout ));
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17 .lut_mask = 16'h004D;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~18 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~18_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [9] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17_cout  & 
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12_combout )) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [9] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17_cout ) # 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12_combout )))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [9]),
	.datac(gnd),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|Add0~12_combout ),
	.cin(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~17_cout ),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~18 .lut_mask = 16'hF330;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout ) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~18_combout ))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~6_combout ),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~5_combout ),
	.datac(gnd),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|LessThan1~18_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7 .lut_mask = 16'hEEFF;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|next.AGUARDO~0 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|next.AGUARDO~0_combout  = (\inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q  & (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ) # (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout ))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ),
	.datab(\inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|next.AGUARDO~0 .lut_mask = 16'h0C08;
defparam \inst5|full_print_module_inst|printModule_inst|next.AGUARDO~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \inst5|full_print_module_inst|printModule_inst|state.AGUARDO (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|next.AGUARDO~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|state.AGUARDO .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|state.AGUARDO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|WideNor0~0 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout  = (!\inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q  & !\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.datad(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|WideNor0~0 .lut_mask = 16'h000F;
defparam \inst5|full_print_module_inst|printModule_inst|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \inst5|full_print_module_inst|printModule_inst|out_check_value[13] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|out_check_value[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|WideNor0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_check_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[13] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_check_value[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[22] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [22]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[22] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \inst5|full_register_file_inst|registerFile_inst|reg0[23] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|decorderInstruction_inst|out_data [23]),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_register_file_inst|registerFile_inst|reg0[29]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_register_file_inst|registerFile_inst|reg0 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[23] .is_wysiwyg = "true";
defparam \inst5|full_register_file_inst|registerFile_inst|reg0[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0_combout  = (\inst5|full_print_module_inst|printModule_inst|out_check_value [13] & (\inst5|full_register_file_inst|registerFile_inst|reg0 [22] & 
// (\inst5|full_print_module_inst|printModule_inst|out_check_value [14] $ (!\inst5|full_register_file_inst|registerFile_inst|reg0 [23])))) # (!\inst5|full_print_module_inst|printModule_inst|out_check_value [13] & 
// (!\inst5|full_register_file_inst|registerFile_inst|reg0 [22] & (\inst5|full_print_module_inst|printModule_inst|out_check_value [14] $ (!\inst5|full_register_file_inst|registerFile_inst|reg0 [23]))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_check_value [13]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [14]),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg0 [22]),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [23]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0 .lut_mask = 16'h8421;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~3 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~3_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1_combout  & 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2_combout  & (\inst5|full_register_file_inst|registerFile_inst|reg0 [19] $ (!\inst5|full_print_module_inst|printModule_inst|out_check_value [10]))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~1_combout ),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~2_combout ),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg0 [19]),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_check_value [10]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~3 .lut_mask = 16'h8008;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0_combout  & 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~3_combout  & ((\inst5|full_print_module_inst|printModule_inst|out_check_value [9]) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16_combout 
// ))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~0_combout ),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_check_value [9]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~3_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan0~16_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4 .lut_mask = 16'h80A0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5_combout  & 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6_combout  & \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18_combout ))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~5_combout ),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~6_combout ),
	.datac(gnd),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|LessThan1~18_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7 .lut_mask = 16'h8800;
defparam \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4_combout  & 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7_combout  & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ) # 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout )))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4_combout  & 
// ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ) # ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout ))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4_combout ),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0 .lut_mask = 16'h54FC;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|Selector36~0 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|Selector36~0_combout  = (\inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ) # ((\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q  & 
// ((\inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q ) # (\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datac(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.datad(\inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|Selector36~0 .lut_mask = 16'hFFC8;
defparam \inst5|full_print_module_inst|printModule_inst|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|Selector36~1 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|Selector36~1_combout  = (\inst5|full_print_module_inst|printModule_inst|Selector36~0_combout ) # ((!\inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout  & 
// \inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q ))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout ),
	.datab(\inst5|full_print_module_inst|printModule_inst|Selector36~0_combout ),
	.datac(\inst5|full_print_module_inst|printModule_inst|state.PROCESSA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|Selector36~1 .lut_mask = 16'hDCDC;
defparam \inst5|full_print_module_inst|printModule_inst|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_on (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_on .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  = (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout  & 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout  & ((!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7_combout ) # 
// (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4_combout ))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~4_combout ),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~7_combout ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~7_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_5|result~4_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1 .lut_mask = 16'h0007;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[17]~12 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[17]~12_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [17] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [17])))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [17] & 
// (((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [17]))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [17]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [17]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[17]~12 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0 (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout  = (!\inst5|full_print_module_inst|printModule_inst|state.SPRITE~q  & (!\inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q  & 
// !\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|printModule_inst|state.SPRITE~q ),
	.datac(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO~q ),
	.datad(\inst5|full_print_module_inst|printModule_inst|state.AGUARDO_2~q ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0 .lut_mask = 16'h0003;
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[17] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|full_register_file_inst|mod_comparator_inst|register_read[17]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[17] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[16]~13 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[16]~13_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [16]) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [16])))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [16]))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [16]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [16]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[16]~13 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[16] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|full_register_file_inst|mod_comparator_inst|register_read[16]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[16] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[15]~14 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[15]~14_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [15] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [15] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [15] & 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [15] & ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [15]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [15]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[15]~14 .lut_mask = 16'hECA0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[15] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[15]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[15] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[14]~15 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[14]~15_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [14]) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [14])))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [14]))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [14]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [14]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[14]~15 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[14] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|full_register_file_inst|mod_comparator_inst|register_read[14]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[14] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[13]~16 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[13]~16_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [13]) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [13])))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [13]))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [13]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [13]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[13]~16 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[13] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|full_register_file_inst|mod_comparator_inst|register_read[13]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[13] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[12]~17 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[12]~17_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [12] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [12] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [12] & 
// (((\inst5|full_register_file_inst|registerFile_inst|reg5 [12] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [12]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg5 [12]),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[12]~17 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[12] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[12]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[12] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[11]~18 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[11]~18_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [11] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [11] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [11] & 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [11] & ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [11]),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [11]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[11]~18 .lut_mask = 16'hECA0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N5
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[11] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[11]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[11] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[10]~19 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[10]~19_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg5 [10] & ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & \inst5|full_register_file_inst|registerFile_inst|reg0 [10])))) # (!\inst5|full_register_file_inst|registerFile_inst|reg5 [10] & 
// (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [10]))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg5 [10]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [10]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[10]~19 .lut_mask = 16'hECA0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[10] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst5|full_register_file_inst|mod_comparator_inst|register_read[10]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[10] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~20 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~20_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [9] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [9] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [9] & 
// (((\inst5|full_register_file_inst|registerFile_inst|reg5 [9] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [9]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datac(\inst5|full_register_file_inst|registerFile_inst|reg5 [9]),
	.datad(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~20 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[9] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[9] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [9] & (\inst5|VGA_sync_inst|pixel_y [0] $ (VCC))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas 
// [9] & ((\inst5|VGA_sync_inst|pixel_y [0]) # (GND)))
// \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1  = CARRY((\inst5|VGA_sync_inst|pixel_y [0]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [9]))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [9]),
	.datab(\inst5|VGA_sync_inst|pixel_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0 .lut_mask = 16'h66DD;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  = (\inst5|VGA_sync_inst|pixel_y [1] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [10] & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [10] & (\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1  & VCC)))) # (!\inst5|VGA_sync_inst|pixel_y [1] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [10] 
// & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1 ) # (GND))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [10] & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|linha[1]~3  = CARRY((\inst5|VGA_sync_inst|pixel_y [1] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [10] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1 )) # 
// (!\inst5|VGA_sync_inst|pixel_y [1] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [10]) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1 ))))

	.dataa(\inst5|VGA_sync_inst|pixel_y [1]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~1 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~3 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2 .lut_mask = 16'h694D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout  = ((\inst5|VGA_sync_inst|pixel_y [2] $ (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [11] $ (\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~3 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5  = CARRY((\inst5|VGA_sync_inst|pixel_y [2] & ((!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~3 ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [11]))) # 
// (!\inst5|VGA_sync_inst|pixel_y [2] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [11] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~3 )))

	.dataa(\inst5|VGA_sync_inst|pixel_y [2]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~3 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4 .lut_mask = 16'h962B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  = (\inst5|VGA_sync_inst|pixel_y [3] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [12] & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [12] & (\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5  & VCC)))) # (!\inst5|VGA_sync_inst|pixel_y [3] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [12] 
// & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5 ) # (GND))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [12] & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|linha[3]~7  = CARRY((\inst5|VGA_sync_inst|pixel_y [3] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [12] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5 )) # 
// (!\inst5|VGA_sync_inst|pixel_y [3] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [12]) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5 ))))

	.dataa(\inst5|VGA_sync_inst|pixel_y [3]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~5 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~7 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6 .lut_mask = 16'h694D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout  = ((\inst5|VGA_sync_inst|pixel_y [4] $ (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [13] $ (\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~7 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9  = CARRY((\inst5|VGA_sync_inst|pixel_y [4] & ((!\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~7 ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [13]))) # 
// (!\inst5|VGA_sync_inst|pixel_y [4] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [13] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~7 )))

	.dataa(\inst5|VGA_sync_inst|pixel_y [4]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~7 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8 .lut_mask = 16'h962B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [14] & ((\inst5|VGA_sync_inst|pixel_y [5] & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9 )) # 
// (!\inst5|VGA_sync_inst|pixel_y [5] & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9 ) # (GND))))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [14] & ((\inst5|VGA_sync_inst|pixel_y [5] & 
// (\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9  & VCC)) # (!\inst5|VGA_sync_inst|pixel_y [5] & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|linha[5]~11  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [14] & ((!\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9 ) # (!\inst5|VGA_sync_inst|pixel_y [5]))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [14] & (!\inst5|VGA_sync_inst|pixel_y [5] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9 )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [14]),
	.datab(\inst5|VGA_sync_inst|pixel_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~9 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~11 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10 .lut_mask = 16'h692B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout  = ((\inst5|VGA_sync_inst|pixel_y [6] $ (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [15] $ (\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~11 )))) # 
// (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13  = CARRY((\inst5|VGA_sync_inst|pixel_y [6] & ((!\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~11 ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [15]))) # 
// (!\inst5|VGA_sync_inst|pixel_y [6] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [15] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~11 )))

	.dataa(\inst5|VGA_sync_inst|pixel_y [6]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~11 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12 .lut_mask = 16'h962B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  = (\inst5|VGA_sync_inst|pixel_y [7] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [16] & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [16] & (\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13  & VCC)))) # (!\inst5|VGA_sync_inst|pixel_y [7] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas 
// [16] & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13 ) # (GND))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [16] & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|linha[7]~15  = CARRY((\inst5|VGA_sync_inst|pixel_y [7] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [16] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13 )) # 
// (!\inst5|VGA_sync_inst|pixel_y [7] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [16]) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13 ))))

	.dataa(\inst5|VGA_sync_inst|pixel_y [7]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~13 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~15 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14 .lut_mask = 16'h694D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout  = ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [17] $ (\inst5|VGA_sync_inst|pixel_y [8] $ (\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~15 )))) # 
// (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|linha[8]~17  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [17] & (\inst5|VGA_sync_inst|pixel_y [8] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~15 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [17] & ((\inst5|VGA_sync_inst|pixel_y [8]) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~15 ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [17]),
	.datab(\inst5|VGA_sync_inst|pixel_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~15 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~17 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16 .lut_mask = 16'h964D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout  = (\inst5|VGA_sync_inst|pixel_y [9] & (\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~17  & VCC)) # (!\inst5|VGA_sync_inst|pixel_y [9] & 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~17 ))
// \inst5|full_print_module_inst|calculoAddress_inst|linha[9]~19  = CARRY((!\inst5|VGA_sync_inst|pixel_y [9] & !\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~17 ))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_y [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~17 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~19 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18 .lut_mask = 16'hC303;
defparam \inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add1~0 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout  = \inst5|full_print_module_inst|calculoAddress_inst|linha[9]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~19 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add1~0 .lut_mask = 16'hF0F0;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add1~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~0 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~0_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout  $ (VCC))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~1  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout  & \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout ))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~0_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~1 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~0 .lut_mask = 16'h6688;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~2 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~2_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|Add3~1  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~1 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~1 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~1 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~3  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add3~1 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|Add3~1 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~1 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~2_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~3 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~2 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~4 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~4_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~3 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~5  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~3 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add3~3 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~3 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~4_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~5 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~4 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~6 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~6_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|Add3~5  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~5 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~5 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~5 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~7  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add3~5 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|Add3~5 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|linha[3]~6_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~5 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~6_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~7 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~6 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~8 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~8_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~7 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~9  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~7 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add3~7 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|linha[4]~8_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~7 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~8_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~9 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~8 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~10 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~10_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|Add3~9  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~9 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~9 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~9 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~11  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add3~9 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|Add3~9 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|linha[5]~10_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~9 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~10_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~11 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~10 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~12 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~12_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~11 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~13  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~11 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add3~11 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|linha[6]~12_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~11 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~12_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~13 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~12 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~14 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~14_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|Add3~13  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~13 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~13 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~13 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~15  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add3~13 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|Add3~13 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|linha[7]~14_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~13 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~14_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~15 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~14 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~16 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~16_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~15 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~17  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~15 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add3~15 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~15 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~16_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~17 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~16 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add3~18 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add3~18_combout  = \inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|Add3~17  $ 
// (\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout ))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|full_print_module_inst|calculoAddress_inst|linha[9]~18_combout ),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add3~17 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~18 .lut_mask = 16'hA55A;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[28]~2 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[28]~2_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [28]) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [28] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [28] & (\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [28]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [28]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[28]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[28]~2 .lut_mask = 16'hEAC0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[28]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[28] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[28]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[28] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[27]~3 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[27]~3_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [27]) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [27] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [27] & (\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [27]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [27]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[27]~3 .lut_mask = 16'hEAC0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[27] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[27]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[27] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[26]~4 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[26]~4_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg5 [26]) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & \inst5|full_register_file_inst|registerFile_inst|reg0 [26])))) # (!\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & 
// (((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & \inst5|full_register_file_inst|registerFile_inst|reg0 [26]))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [26]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [26]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[26]~4 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[26] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[26]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[26] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[25]~5 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[25]~5_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [25]) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [25])))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [25]))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [25]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [25]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[25]~5 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[25] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[25]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[25] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[24]~6 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[24]~6_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg5 [24]) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg0 [24] & \inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout )))) # (!\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & 
// (\inst5|full_register_file_inst|registerFile_inst|reg0 [24] & (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [24]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [24]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[24]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[24]~6 .lut_mask = 16'hEAC0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[24]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[24] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[24]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[24] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[23]~7 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[23]~7_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [23] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [23])))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [23] & 
// (\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg5 [23]))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [23]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [23]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[23]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[23]~7 .lut_mask = 16'hECA0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[23]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[23] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[23]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[23] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[22]~8 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[22]~8_combout  = (\inst5|full_register_file_inst|registerFile_inst|reg0 [22] & ((\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [22])))) # (!\inst5|full_register_file_inst|registerFile_inst|reg0 [22] & 
// (\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg5 [22]))))

	.dataa(\inst5|full_register_file_inst|registerFile_inst|reg0 [22]),
	.datab(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [22]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[22]~8 .lut_mask = 16'hECA0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[22] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[22]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[22] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[21]~9 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[21]~9_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [21]) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [21] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [21] & (\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [21]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [21]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[21]~9 .lut_mask = 16'hEAC0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[21] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[21]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[21] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[20]~10 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[20]~10_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [20]) # 
// ((\inst5|full_register_file_inst|registerFile_inst|reg5 [20] & \inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (\inst5|full_register_file_inst|registerFile_inst|reg5 [20] & (\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout )))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg5 [20]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg0 [20]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[20]~10 .lut_mask = 16'hEAC0;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[20] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[20]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[20] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \inst5|full_register_file_inst|mod_comparator_inst|register_read[19]~11 (
// Equation(s):
// \inst5|full_register_file_inst|mod_comparator_inst|register_read[19]~11_combout  = (\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & ((\inst5|full_register_file_inst|registerFile_inst|reg0 [19]) # 
// ((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [19])))) # (!\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout  & 
// (((\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout  & \inst5|full_register_file_inst|registerFile_inst|reg5 [19]))))

	.dataa(\inst5|full_register_file_inst|mod_comparator_inst|comparator_inst_0|result~10_combout ),
	.datab(\inst5|full_register_file_inst|registerFile_inst|reg0 [19]),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[9]~1_combout ),
	.datad(\inst5|full_register_file_inst|registerFile_inst|reg5 [19]),
	.cin(gnd),
	.combout(\inst5|full_register_file_inst|mod_comparator_inst|register_read[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[19]~11 .lut_mask = 16'hF888;
defparam \inst5|full_register_file_inst|mod_comparator_inst|register_read[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[19] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_register_file_inst|mod_comparator_inst|register_read[19]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[19] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~0 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~0_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19] & (\inst5|VGA_sync_inst|pixel_x [0] $ (VCC))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19] & ((\inst5|VGA_sync_inst|pixel_x [0]) # (GND)))
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1  = CARRY((\inst5|VGA_sync_inst|pixel_x [0]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19]))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19]),
	.datab(\inst5|VGA_sync_inst|pixel_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~0_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~0 .lut_mask = 16'h66DD;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~2 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~2_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20] & ((\inst5|VGA_sync_inst|pixel_x [1] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1 )) # 
// (!\inst5|VGA_sync_inst|pixel_x [1] & ((\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1 ) # (GND))))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20] & ((\inst5|VGA_sync_inst|pixel_x [1] & 
// (\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1  & VCC)) # (!\inst5|VGA_sync_inst|pixel_x [1] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~3  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20] & ((!\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1 ) # (!\inst5|VGA_sync_inst|pixel_x [1]))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20] & (!\inst5|VGA_sync_inst|pixel_x [1] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1 )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20]),
	.datab(\inst5|VGA_sync_inst|pixel_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~1 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~2_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~3 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~2 .lut_mask = 16'h692B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4_combout  = ((\inst5|VGA_sync_inst|pixel_x [2] $ (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21] $ (\inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~3 )))) # 
// (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5  = CARRY((\inst5|VGA_sync_inst|pixel_x [2] & ((!\inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~3 ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21]))) # 
// (!\inst5|VGA_sync_inst|pixel_x [2] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~3 )))

	.dataa(\inst5|VGA_sync_inst|pixel_x [2]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~3 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4 .lut_mask = 16'h962B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6_combout  = (\inst5|VGA_sync_inst|pixel_x [3] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & (\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5  & VCC)))) # (!\inst5|VGA_sync_inst|pixel_x [3] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas 
// [22] & ((\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5 ) # (GND))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~7  = CARRY((\inst5|VGA_sync_inst|pixel_x [3] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5 )) # 
// (!\inst5|VGA_sync_inst|pixel_x [3] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22]) # (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5 ))))

	.dataa(\inst5|VGA_sync_inst|pixel_x [3]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~5 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~7 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6 .lut_mask = 16'h694D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8_combout  = ((\inst5|VGA_sync_inst|pixel_x [4] $ (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23] $ (\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~7 )))) # 
// (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9  = CARRY((\inst5|VGA_sync_inst|pixel_x [4] & ((!\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~7 ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23]))) # 
// (!\inst5|VGA_sync_inst|pixel_x [4] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~7 )))

	.dataa(\inst5|VGA_sync_inst|pixel_x [4]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~7 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8 .lut_mask = 16'h962B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & ((\inst5|VGA_sync_inst|pixel_x [5] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9 )) # 
// (!\inst5|VGA_sync_inst|pixel_x [5] & ((\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9 ) # (GND))))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & ((\inst5|VGA_sync_inst|pixel_x [5] & 
// (\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9  & VCC)) # (!\inst5|VGA_sync_inst|pixel_x [5] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~11  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & ((!\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9 ) # (!\inst5|VGA_sync_inst|pixel_x [5]))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & (!\inst5|VGA_sync_inst|pixel_x [5] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9 )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24]),
	.datab(\inst5|VGA_sync_inst|pixel_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~9 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~11 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10 .lut_mask = 16'h692B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12_combout  = ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25] $ (\inst5|VGA_sync_inst|pixel_x [6] $ (\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~11 )))) # 
// (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25] & (\inst5|VGA_sync_inst|pixel_x [6] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~11 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25] & ((\inst5|VGA_sync_inst|pixel_x [6]) # (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~11 ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25]),
	.datab(\inst5|VGA_sync_inst|pixel_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~11 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12 .lut_mask = 16'h964D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26] & ((\inst5|VGA_sync_inst|pixel_x [7] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13 )) # 
// (!\inst5|VGA_sync_inst|pixel_x [7] & ((\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13 ) # (GND))))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26] & ((\inst5|VGA_sync_inst|pixel_x [7] & 
// (\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13  & VCC)) # (!\inst5|VGA_sync_inst|pixel_x [7] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~15  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26] & ((!\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13 ) # (!\inst5|VGA_sync_inst|pixel_x [7]))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26] & (!\inst5|VGA_sync_inst|pixel_x [7] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13 )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26]),
	.datab(\inst5|VGA_sync_inst|pixel_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~13 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~15 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14 .lut_mask = 16'h692B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16_combout  = ((\inst5|VGA_sync_inst|pixel_x [8] $ (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27] $ (\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~15 )))) # 
// (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17  = CARRY((\inst5|VGA_sync_inst|pixel_x [8] & ((!\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~15 ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27]))) # 
// (!\inst5|VGA_sync_inst|pixel_x [8] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~15 )))

	.dataa(\inst5|VGA_sync_inst|pixel_x [8]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~15 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16 .lut_mask = 16'h962B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18_combout  = (\inst5|VGA_sync_inst|pixel_x [9] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28] & (\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17  & VCC)))) # (!\inst5|VGA_sync_inst|pixel_x [9] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas 
// [28] & ((\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17 ) # (GND))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17 ))))
// \inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~19  = CARRY((\inst5|VGA_sync_inst|pixel_x [9] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28] & !\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17 )) # 
// (!\inst5|VGA_sync_inst|pixel_x [9] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28]) # (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17 ))))

	.dataa(\inst5|VGA_sync_inst|pixel_x [9]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~17 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~19 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18 .lut_mask = 16'h694D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add2~0 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout  = \inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~19 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add2~0 .lut_mask = 16'hF0F0;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0]~feeder (
// Equation(s):
// \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0]~feeder_combout  = \inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|full_register_file_inst|mod_comparator_inst|register_read[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0]~feeder .lut_mask = 16'hF0F0;
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|printModule_inst|out_sprite_datas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add4~0 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~0_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & (\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8_combout  $ (VCC))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & (\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8_combout  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~1  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & \inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8_combout ))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|coluna[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~0_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~1 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~0 .lut_mask = 16'h6688;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add4~2 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~1 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~1 ) # (GND)))
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~3  = CARRY((!\inst5|full_print_module_inst|calculoAddress_inst|Add4~1 ) # (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10_combout ))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|coluna[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add4~1 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~3 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~2 .lut_mask = 16'h3C3F;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add4~4 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~4_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|Add4~3  $ (GND))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~3  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~5  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12_combout  & !\inst5|full_print_module_inst|calculoAddress_inst|Add4~3 ))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|coluna[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add4~3 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~4_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~5 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~4 .lut_mask = 16'hA50A;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add4~6 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & ((\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|Add4~5  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~5 )))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & ((\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~5 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~5 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~7  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add4~5 )) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & ((!\inst5|full_print_module_inst|calculoAddress_inst|Add4~5 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|coluna[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add4~5 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~7 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~6 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add4~8 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~8_combout  = ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] $ (\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~7 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~9  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & ((\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~7 ))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0] & (\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|Add4~7 )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [0]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|coluna[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add4~7 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~8_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~9 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~8 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add4~10 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~9 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~9 ) # (GND)))
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~11  = CARRY((!\inst5|full_print_module_inst|calculoAddress_inst|Add4~9 ) # (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18_combout ))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|coluna[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add4~9 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~11 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~10 .lut_mask = 16'h3C3F;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add4~12 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~12_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|Add4~11  $ (GND))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~11  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~13  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout  & !\inst5|full_print_module_inst|calculoAddress_inst|Add4~11 ))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add4~11 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~12_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~13 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~12 .lut_mask = 16'hA50A;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add4~14 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout  = \inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|Add4~13 )

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add4~13 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~14 .lut_mask = 16'h5A5A;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout  $ (VCC))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4_combout  & \inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout ))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|coluna[2]~4_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12 .lut_mask = 16'h6688;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|coluna[3]~6_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|linha[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~13 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~0_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|Add4~0_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add3~0_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~0_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~0_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|Add4~0_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add3~0_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add4~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~15 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~2_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add3~2_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add4~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~17 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~4_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|Add4~4_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add3~4_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~4_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~4_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|Add4~4_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add3~4_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add4~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~19 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|Add3~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add3~6_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~6_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add3~6_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~21 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~8_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|Add4~8_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add3~8_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~8_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~8_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|Add4~8_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add3~8_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~23 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~10_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add3~10_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~25 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~12_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|Add3~12_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add4~12_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~12_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~12_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|Add3~12_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add4~12_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add3~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~27 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & 
// (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29  & VCC)) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 )))) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ) # (GND)))))
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 )) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~14_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add3~14_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~29 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30 .lut_mask = 16'h9617;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32_combout  = ((\inst5|full_print_module_inst|calculoAddress_inst|Add3~16_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout  $ 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 )))) # (GND)
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add3~16_combout  & ((\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout ) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 ))) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add3~16_combout  & (\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout  & 
// !\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add3~16_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~31 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32 .lut_mask = 16'h698E;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34_combout  = \inst5|full_print_module_inst|calculoAddress_inst|Add3~18_combout  $ (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33  $ 
// (\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout ))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add3~18_combout ),
	.datac(gnd),
	.datad(\inst5|full_print_module_inst|calculoAddress_inst|Add4~14_combout ),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~33 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34 .lut_mask = 16'hC33C;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add0~0 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~0_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21] $ (VCC))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21] & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~1  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & \inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21]))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~0_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~1 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~0 .lut_mask = 16'h6688;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add0~2 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~2_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23] & (\inst5|full_print_module_inst|calculoAddress_inst|Add0~1  & VCC)) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23] & (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~1 ))
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~3  = CARRY((!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23] & !\inst5|full_print_module_inst|calculoAddress_inst|Add0~1 ))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add0~1 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~2_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~3 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~2 .lut_mask = 16'hC303;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add0~4 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~4_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & (\inst5|full_print_module_inst|calculoAddress_inst|Add0~3  $ (GND))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~3  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~5  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & !\inst5|full_print_module_inst|calculoAddress_inst|Add0~3 ))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add0~3 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~4_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~5 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add0~6 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~6_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25] & (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~5 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25] & ((\inst5|full_print_module_inst|calculoAddress_inst|Add0~5 ) # (GND)))
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~7  = CARRY((!\inst5|full_print_module_inst|calculoAddress_inst|Add0~5 ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25]))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add0~5 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~6_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~7 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add0~8 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~8_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26] & (\inst5|full_print_module_inst|calculoAddress_inst|Add0~7  $ (GND))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26] & (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~7  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~9  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26] & !\inst5|full_print_module_inst|calculoAddress_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add0~7 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~8_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~9 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add0~10 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~10_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27] & (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~9 )) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27] & ((\inst5|full_print_module_inst|calculoAddress_inst|Add0~9 ) # (GND)))
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~11  = CARRY((!\inst5|full_print_module_inst|calculoAddress_inst|Add0~9 ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27]))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add0~9 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~10_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~11 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add0~12 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~12_combout  = (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28] & (\inst5|full_print_module_inst|calculoAddress_inst|Add0~11  $ (GND))) # 
// (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28] & (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~11  & VCC))
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~13  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28] & !\inst5|full_print_module_inst|calculoAddress_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add0~11 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~12_combout ),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~13 ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|Add0~14 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|Add0~14_combout  = \inst5|full_print_module_inst|calculoAddress_inst|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|Add0~13 ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~14 .lut_mask = 16'hF0F0;
defparam \inst5|full_print_module_inst|calculoAddress_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1_cout  = CARRY((!\inst5|VGA_sync_inst|pixel_x [0] & \inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19]))

	.dataa(\inst5|VGA_sync_inst|pixel_x [0]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [1] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1_cout ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas 
// [20]))) # (!\inst5|VGA_sync_inst|pixel_x [1] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1_cout )))

	.dataa(\inst5|VGA_sync_inst|pixel_x [1]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~1_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3_cout ) # (!\inst5|VGA_sync_inst|pixel_x 
// [2]))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21] & (!\inst5|VGA_sync_inst|pixel_x [2] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21]),
	.datab(\inst5|VGA_sync_inst|pixel_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~3_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & (\inst5|VGA_sync_inst|pixel_x [3] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5_cout )) 
// # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22] & ((\inst5|VGA_sync_inst|pixel_x [3]) # (!\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5_cout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [22]),
	.datab(\inst5|VGA_sync_inst|pixel_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~5_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7_cout ) # (!\inst5|VGA_sync_inst|pixel_x 
// [4]))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23] & (!\inst5|VGA_sync_inst|pixel_x [4] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [23]),
	.datab(\inst5|VGA_sync_inst|pixel_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~7_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & (\inst5|VGA_sync_inst|pixel_x [5] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9_cout )) 
// # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24] & ((\inst5|VGA_sync_inst|pixel_x [5]) # (!\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9_cout ))))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [24]),
	.datab(\inst5|VGA_sync_inst|pixel_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~9_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13_cout  = CARRY((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11_cout ) # (!\inst5|VGA_sync_inst|pixel_x 
// [6]))) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25] & (!\inst5|VGA_sync_inst|pixel_x [6] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11_cout )))

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [25]),
	.datab(\inst5|VGA_sync_inst|pixel_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~11_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [7] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13_cout ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas 
// [26]))) # (!\inst5|VGA_sync_inst|pixel_x [7] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13_cout )))

	.dataa(\inst5|VGA_sync_inst|pixel_x [7]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~13_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [8] & (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15_cout 
// )) # (!\inst5|VGA_sync_inst|pixel_x [8] & ((\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27]) # (!\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15_cout ))))

	.dataa(\inst5|VGA_sync_inst|pixel_x [8]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~15_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17 .lut_mask = 16'h004D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~18 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~18_combout  = (\inst5|VGA_sync_inst|pixel_x [9] & (\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17_cout  & \inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28])) # 
// (!\inst5|VGA_sync_inst|pixel_x [9] & ((\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17_cout ) # (\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28])))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [9]),
	.datac(gnd),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [28]),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~17_cout ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~18 .lut_mask = 16'hF330;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1_cout  = CARRY((!\inst5|VGA_sync_inst|pixel_x [0] & \inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19]))

	.dataa(\inst5|VGA_sync_inst|pixel_x [0]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1 .lut_mask = 16'h0044;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [1] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1_cout ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas 
// [20]))) # (!\inst5|VGA_sync_inst|pixel_x [1] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1_cout )))

	.dataa(\inst5|VGA_sync_inst|pixel_x [1]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~1_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [2] & (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3_cout )) 
// # (!\inst5|VGA_sync_inst|pixel_x [2] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3_cout ) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21]))))

	.dataa(\inst5|VGA_sync_inst|pixel_x [2]),
	.datab(\inst5|full_print_module_inst|printModule_inst|out_sprite_datas [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~3_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5 .lut_mask = 16'h0017;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7_cout  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add0~0_combout  & (\inst5|VGA_sync_inst|pixel_x [3] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5_cout )) # 
// (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~0_combout  & ((\inst5|VGA_sync_inst|pixel_x [3]) # (!\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5_cout ))))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add0~0_combout ),
	.datab(\inst5|VGA_sync_inst|pixel_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~5_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7 .lut_mask = 16'h004D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9_cout  = CARRY((\inst5|full_print_module_inst|calculoAddress_inst|Add0~2_combout  & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7_cout ) # (!\inst5|VGA_sync_inst|pixel_x 
// [4]))) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~2_combout  & (!\inst5|VGA_sync_inst|pixel_x [4] & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7_cout )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|Add0~2_combout ),
	.datab(\inst5|VGA_sync_inst|pixel_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~7_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [5] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9_cout ) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~4_combout 
// ))) # (!\inst5|VGA_sync_inst|pixel_x [5] & (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~4_combout  & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9_cout )))

	.dataa(\inst5|VGA_sync_inst|pixel_x [5]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~9_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [6] & (\inst5|full_print_module_inst|calculoAddress_inst|Add0~6_combout  & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11_cout )) # 
// (!\inst5|VGA_sync_inst|pixel_x [6] & ((\inst5|full_print_module_inst|calculoAddress_inst|Add0~6_combout ) # (!\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11_cout ))))

	.dataa(\inst5|VGA_sync_inst|pixel_x [6]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~11_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13 .lut_mask = 16'h004D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [7] & ((!\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13_cout ) # (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~8_combout 
// ))) # (!\inst5|VGA_sync_inst|pixel_x [7] & (!\inst5|full_print_module_inst|calculoAddress_inst|Add0~8_combout  & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13_cout )))

	.dataa(\inst5|VGA_sync_inst|pixel_x [7]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~13_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15 .lut_mask = 16'h002B;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17_cout  = CARRY((\inst5|VGA_sync_inst|pixel_x [8] & (\inst5|full_print_module_inst|calculoAddress_inst|Add0~10_combout  & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15_cout )) 
// # (!\inst5|VGA_sync_inst|pixel_x [8] & ((\inst5|full_print_module_inst|calculoAddress_inst|Add0~10_combout ) # (!\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15_cout ))))

	.dataa(\inst5|VGA_sync_inst|pixel_x [8]),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~15_cout ),
	.combout(),
	.cout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17_cout ));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17 .lut_mask = 16'h004D;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~18 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~18_combout  = (\inst5|VGA_sync_inst|pixel_x [9] & (\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17_cout  & \inst5|full_print_module_inst|calculoAddress_inst|Add0~12_combout )) # 
// (!\inst5|VGA_sync_inst|pixel_x [9] & ((\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17_cout ) # (\inst5|full_print_module_inst|calculoAddress_inst|Add0~12_combout )))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|pixel_x [9]),
	.datac(gnd),
	.datad(\inst5|full_print_module_inst|calculoAddress_inst|Add0~12_combout ),
	.cin(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~17_cout ),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~18 .lut_mask = 16'hF330;
defparam \inst5|full_print_module_inst|calculoAddress_inst|LessThan1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ) # ((\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~18_combout ) # 
// ((!\inst5|full_print_module_inst|calculoAddress_inst|Add0~14_combout  & !\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~18_combout )))

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~36_combout ),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|Add0~14_combout ),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|LessThan0~18_combout ),
	.datad(\inst5|full_print_module_inst|calculoAddress_inst|LessThan1~18_combout ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37 .lut_mask = 16'hFAFB;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[13]~0 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[13]~0_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [13]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [13]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[13]~0 .lut_mask = 16'hFF0F;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \inst5|full_print_module_inst|memory_address[13] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[13]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[13] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \inst5|full_print_module_inst|memory_address [13]

	.dataa(\inst5|full_print_module_inst|memory_address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hAAAA;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~38 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~38_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ) # (\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.datad(\inst5|full_print_module_inst|calculoAddress_inst|coluna[0]~0_combout ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~38 .lut_mask = 16'hFFF0;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[0] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[0] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[0]~1 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[0]~1_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [0]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [0]),
	.datad(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[0]~1 .lut_mask = 16'hF0FF;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \inst5|full_print_module_inst|memory_address[0] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[0] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~39 (
// Equation(s):
// \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~39_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~2_combout ) # (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout )

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|coluna[1]~2_combout ),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~39 .lut_mask = 16'hFAFA;
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[1] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[1] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[1]~2 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[1]~2_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [1]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[1]~2 .lut_mask = 16'hF5F5;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \inst5|full_print_module_inst|memory_address[1] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[1] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[2]~3 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[2]~3_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [2]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[2]~3 .lut_mask = 16'hF5F5;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \inst5|full_print_module_inst|memory_address[2] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[2] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[3]~4 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[3]~4_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [3]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [3]),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[3]~4 .lut_mask = 16'hAFAF;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \inst5|full_print_module_inst|memory_address[3] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[3] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[4]~5 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[4]~5_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [4]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[4]~5 .lut_mask = 16'hF5F5;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \inst5|full_print_module_inst|memory_address[4] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[4] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[5]~6 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[5]~6_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [5]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[5]~6 .lut_mask = 16'hF5F5;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \inst5|full_print_module_inst|memory_address[5] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[5] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[6]~7 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[6]~7_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [6]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [6]),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[6]~7 .lut_mask = 16'hCFCF;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \inst5|full_print_module_inst|memory_address[6] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[6] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[7]~8 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[7]~8_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [7]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[7]~8 .lut_mask = 16'hF5F5;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \inst5|full_print_module_inst|memory_address[7] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[7] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[8]~9 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[8]~9_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [8]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [8]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[8]~9 .lut_mask = 16'hFF0F;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \inst5|full_print_module_inst|memory_address[8] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[8]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[8] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[9]~10 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[9]~10_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [9]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[9]~10 .lut_mask = 16'hF5F5;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \inst5|full_print_module_inst|memory_address[9] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[9]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[9] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[10]~11 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[10]~11_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [10]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [10]),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[10]~11 .lut_mask = 16'hFF0F;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \inst5|full_print_module_inst|memory_address[10] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[10]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[10] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[11]~12 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[11]~12_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [11]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datab(gnd),
	.datac(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[11]~12 .lut_mask = 16'hF5F5;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N5
dffeas \inst5|full_print_module_inst|memory_address[11] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[11] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[13]~37_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|calculoAddress_inst|out_memory_address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \inst5|full_print_module_inst|multiplexador_inst|out[12]~13 (
// Equation(s):
// \inst5|full_print_module_inst|multiplexador_inst|out[12]~13_combout  = (\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [12]) # (!\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q )

	.dataa(gnd),
	.datab(\inst5|full_print_module_inst|calculoAddress_inst|out_memory_address [12]),
	.datac(\inst5|full_print_module_inst|printModule_inst|out_sprite_on~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|full_print_module_inst|multiplexador_inst|out[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|full_print_module_inst|multiplexador_inst|out[12]~13 .lut_mask = 16'hCFCF;
defparam \inst5|full_print_module_inst|multiplexador_inst|out[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N3
dffeas \inst5|full_print_module_inst|memory_address[12] (
	.clk(!\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst5|full_print_module_inst|multiplexador_inst|out[12]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|full_print_module_inst|memory_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|full_print_module_inst|memory_address[12] .is_wysiwyg = "true";
defparam \inst5|full_print_module_inst|memory_address[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))

	.dataa(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0 .lut_mask = 16'hE4E4;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \inst5|sprite_memory_inst|out_data[8] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[8]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[8] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[8]~0 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[8]~0_combout  = (\inst5|sprite_memory_inst|out_data [8] & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|VGA_sync_inst|video_enable~0_combout ))

	.dataa(gnd),
	.datab(\inst5|sprite_memory_inst|out_data [8]),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[8]~0 .lut_mask = 16'h0C00;
defparam \inst5|multiplexador_inst_color|out[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))

	.dataa(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 .lut_mask = 16'hFA50;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \inst5|sprite_memory_inst|out_data[7] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[7] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[7]~1 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[7]~1_combout  = (\inst5|sprite_memory_inst|out_data [7] & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|VGA_sync_inst|video_enable~0_combout ))

	.dataa(gnd),
	.datab(\inst5|sprite_memory_inst|out_data [7]),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[7]~1 .lut_mask = 16'h0C00;
defparam \inst5|multiplexador_inst_color|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))

	.dataa(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2 .lut_mask = 16'hE4E4;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \inst5|sprite_memory_inst|out_data[6] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[6] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[6]~2 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[6]~2_combout  = (\inst5|sprite_memory_inst|out_data [6] & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|VGA_sync_inst|video_enable~0_combout ))

	.dataa(gnd),
	.datab(\inst5|sprite_memory_inst|out_data [6]),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[6]~2 .lut_mask = 16'h0C00;
defparam \inst5|multiplexador_inst_color|out[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF83FFF83FFF83FFF83FFF81FFF00FFE000E0000E0000E0000E00004000040000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout )) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(gnd),
	.datab(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 .lut_mask = 16'hCFC0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \inst5|sprite_memory_inst|out_data[5] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[5] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[5]~3 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[5]~3_combout  = (\inst5|VGA_sync_inst|video_enable~0_combout  & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|sprite_memory_inst|out_data [5]))

	.dataa(gnd),
	.datab(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|sprite_memory_inst|out_data [5]),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[5]~3 .lut_mask = 16'h0C00;
defparam \inst5|multiplexador_inst_color|out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFF01FFF81FFF81FFF81FFF80FFF800F1000F0000F0000F0000700000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 .lut_mask = 16'hF5A0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \inst5|sprite_memory_inst|out_data[4] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[4] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[4]~4 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[4]~4_combout  = (\inst5|sprite_memory_inst|out_data [4] & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|VGA_sync_inst|video_enable~0_combout ))

	.dataa(gnd),
	.datab(\inst5|sprite_memory_inst|out_data [4]),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[4]~4 .lut_mask = 16'h0C00;
defparam \inst5|multiplexador_inst_color|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300181FFF01FFF01FFF01FFF03FFE81FEF000600006000060000C00002000020000400000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5 .lut_mask = 16'hF5A0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \inst5|sprite_memory_inst|out_data[3] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[3] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[3]~5 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[3]~5_combout  = (\inst5|sprite_memory_inst|out_data [3] & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|VGA_sync_inst|video_enable~0_combout ))

	.dataa(\inst5|sprite_memory_inst|out_data [3]),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[3]~5 .lut_mask = 16'h0A00;
defparam \inst5|multiplexador_inst_color|out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))

	.dataa(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(gnd),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6 .lut_mask = 16'hFA50;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \inst5|sprite_memory_inst|out_data[2] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[2] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[2]~6 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[2]~6_combout  = (\inst5|VGA_sync_inst|video_enable~0_combout  & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|sprite_memory_inst|out_data [2]))

	.dataa(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|sprite_memory_inst|out_data [2]),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[2]~6 .lut_mask = 16'h0A00;
defparam \inst5|multiplexador_inst_color|out[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(gnd),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7 .lut_mask = 16'hAFA0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \inst5|sprite_memory_inst|out_data[1] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[1] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[1]~7 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[1]~7_combout  = (\inst5|sprite_memory_inst|out_data [1] & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|VGA_sync_inst|video_enable~0_combout ))

	.dataa(\inst5|sprite_memory_inst|out_data [1]),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[1]~7 .lut_mask = 16'h0A00;
defparam \inst5|multiplexador_inst_color|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst5|full_print_module_inst|memory_address [13]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\inst5|full_print_module_inst|memory_address [12],\inst5|full_print_module_inst|memory_address [11],\inst5|full_print_module_inst|memory_address [10],\inst5|full_print_module_inst|memory_address [9],\inst5|full_print_module_inst|memory_address [8],
\inst5|full_print_module_inst|memory_address [7],\inst5|full_print_module_inst|memory_address [6],\inst5|full_print_module_inst|memory_address [5],\inst5|full_print_module_inst|memory_address [4],\inst5|full_print_module_inst|memory_address [3],
\inst5|full_print_module_inst|memory_address [2],\inst5|full_print_module_inst|memory_address [1],\inst5|full_print_module_inst|memory_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "./modulos/sprite_memory/sprite_bit_rom.mif";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "video_processor:inst5|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_kjl1:auto_generated|ALTSYNCRAM";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (!\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))

	.dataa(gnd),
	.datab(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'hFC30;
defparam \inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \inst5|sprite_memory_inst|out_data[0] (
	.clk(\inst5|clock_pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|sprite_memory_inst|memory_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|sprite_memory_inst|out_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|sprite_memory_inst|out_data[0] .is_wysiwyg = "true";
defparam \inst5|sprite_memory_inst|out_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \inst5|multiplexador_inst_color|out[0]~8 (
// Equation(s):
// \inst5|multiplexador_inst_color|out[0]~8_combout  = (\inst5|VGA_sync_inst|video_enable~0_combout  & (!\inst5|VGA_sync_inst|LessThan1~0_combout  & \inst5|sprite_memory_inst|out_data [0]))

	.dataa(\inst5|VGA_sync_inst|video_enable~0_combout ),
	.datab(gnd),
	.datac(\inst5|VGA_sync_inst|LessThan1~0_combout ),
	.datad(\inst5|sprite_memory_inst|out_data [0]),
	.cin(gnd),
	.combout(\inst5|multiplexador_inst_color|out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|multiplexador_inst_color|out[0]~8 .lut_mask = 16'h0A00;
defparam \inst5|multiplexador_inst_color|out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
