\doxysection{tb\+\_\+hcsr04.\+sim Architecture Reference}
\hypertarget{classtb__hcsr04_1_1sim}{}\label{classtb__hcsr04_1_1sim}\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{classtb__hcsr04_1_1sim}{tb\+\_\+hcsr04\+::sim}}\newline
\doxysubsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_ab27d38b27896e23cd55a7584cb21f478}{stimulus\+\_\+process}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_ad31dc2cc762d9361284031f7ddc2f250}{hcsr04}}  {\bfseries }  
\end{DoxyCompactItemize}
\doxysubsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}{clock\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}{test\+\_\+array\+\_\+inst}} {\bfseries {\bfseries \mbox{\hyperlink{classtb__hcsr04_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{294} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{353} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6176} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{105} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17646} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{300} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classtb__hcsr04_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}{clock}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}{reset}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}{echo}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a078e53ada7181207e969c251db146231}{trigger}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a0b17667de2e6a65f40821bc69de082e1}{pronto}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a2e17b5d7136ef9c16b9e78f2f26d3be1}{dist}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a081e6c6ac1b7c389a5420af9442c7028}{db\+\_\+dist\+\_\+l0}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a127ac3faefad2371763bf1f71b90531e}{db\+\_\+dist\+\_\+l1}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a201c772e022e9b910366d14b54381231}{db\+\_\+dist\+\_\+h0}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a3f0629637860d57a8f38807030888545}{db\+\_\+dist\+\_\+h1}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_ad2238da0731a49f5fcc2b14e3e620f70}{db\+\_\+estado}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a25b8587799d98573083d58f52b827438}{pulse\+\_\+width}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{us}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Records}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}{\bfseries }
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a18a75ed459f6197d3e4e784e2f8523fe}{id}}{\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }}} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a15f149ca1a4939320c93dce1f91f3bbf}{duration}}{\bfseries {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }}} 
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_a0a257edf6a181de869b13f7baa1ae0bc}{distance\+\_\+cm}}{\bfseries {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classtb__hcsr04_1_1sim_ad45f74f9d6b0bfd65c02f94e90f5b88e}{uut\+\_\+hcsr04}}  {\bfseries hcsr04}   
\end{DoxyCompactItemize}


\doxysubsection{Member Function/\+Procedure/\+Process Documentation}
\Hypertarget{classtb__hcsr04_1_1sim_ab27d38b27896e23cd55a7584cb21f478}\label{classtb__hcsr04_1_1sim_ab27d38b27896e23cd55a7584cb21f478} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!stimulus\_process@{stimulus\_process}}
\index{stimulus\_process@{stimulus\_process}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{stimulus\_process()}{stimulus\_process()}}
{\footnotesize\ttfamily stimulus\+\_\+process}



\doxysubsection{Member Data Documentation}
\Hypertarget{classtb__hcsr04_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}\label{classtb__hcsr04_1_1sim_a755f633be1fdf28f498ded86ea4ecf12} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!clock@{clock}}
\index{clock@{clock}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a755f633be1fdf28f498ded86ea4ecf12}{clock}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}\label{classtb__hcsr04_1_1sim_ab84df25c6774e16a8da128bf5ee9c107} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!clockPeriod@{clockPeriod}}
\index{clockPeriod@{clockPeriod}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{clockPeriod}{clockPeriod}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_ab84df25c6774e16a8da128bf5ee9c107}{clock\+Period}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{20} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__hcsr04_1_1sim_a201c772e022e9b910366d14b54381231}\label{classtb__hcsr04_1_1sim_a201c772e022e9b910366d14b54381231} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!db\_dist\_h0@{db\_dist\_h0}}
\index{db\_dist\_h0@{db\_dist\_h0}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{db\_dist\_h0}{db\_dist\_h0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a201c772e022e9b910366d14b54381231}{db\+\_\+dist\+\_\+h0}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_a3f0629637860d57a8f38807030888545}\label{classtb__hcsr04_1_1sim_a3f0629637860d57a8f38807030888545} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!db\_dist\_h1@{db\_dist\_h1}}
\index{db\_dist\_h1@{db\_dist\_h1}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{db\_dist\_h1}{db\_dist\_h1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a3f0629637860d57a8f38807030888545}{db\+\_\+dist\+\_\+h1}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_a081e6c6ac1b7c389a5420af9442c7028}\label{classtb__hcsr04_1_1sim_a081e6c6ac1b7c389a5420af9442c7028} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!db\_dist\_l0@{db\_dist\_l0}}
\index{db\_dist\_l0@{db\_dist\_l0}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{db\_dist\_l0}{db\_dist\_l0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a081e6c6ac1b7c389a5420af9442c7028}{db\+\_\+dist\+\_\+l0}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_a127ac3faefad2371763bf1f71b90531e}\label{classtb__hcsr04_1_1sim_a127ac3faefad2371763bf1f71b90531e} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!db\_dist\_l1@{db\_dist\_l1}}
\index{db\_dist\_l1@{db\_dist\_l1}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{db\_dist\_l1}{db\_dist\_l1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a127ac3faefad2371763bf1f71b90531e}{db\+\_\+dist\+\_\+l1}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_ad2238da0731a49f5fcc2b14e3e620f70}\label{classtb__hcsr04_1_1sim_ad2238da0731a49f5fcc2b14e3e620f70} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!db\_estado@{db\_estado}}
\index{db\_estado@{db\_estado}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{db\_estado}{db\_estado}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_ad2238da0731a49f5fcc2b14e3e620f70}{db\+\_\+estado}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_a2e17b5d7136ef9c16b9e78f2f26d3be1}\label{classtb__hcsr04_1_1sim_a2e17b5d7136ef9c16b9e78f2f26d3be1} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!dist@{dist}}
\index{dist@{dist}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{dist}{dist}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a2e17b5d7136ef9c16b9e78f2f26d3be1}{dist}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_a0a257edf6a181de869b13f7baa1ae0bc}\label{classtb__hcsr04_1_1sim_a0a257edf6a181de869b13f7baa1ae0bc} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!distance\_cm@{distance\_cm}}
\index{distance\_cm@{distance\_cm}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{distance\_cm}{distance\_cm}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a0a257edf6a181de869b13f7baa1ae0bc}{distance\+\_\+cm}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04_1_1sim_a15f149ca1a4939320c93dce1f91f3bbf}\label{classtb__hcsr04_1_1sim_a15f149ca1a4939320c93dce1f91f3bbf} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!duration@{duration}}
\index{duration@{duration}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{duration}{duration}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a15f149ca1a4939320c93dce1f91f3bbf}{duration}} {\bfseries \textcolor{keywordtype}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}\label{classtb__hcsr04_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!echo@{echo}}
\index{echo@{echo}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{echo}{echo}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a5d8d8f67c621da557aca90b13a42a4aa}{echo}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_ad31dc2cc762d9361284031f7ddc2f250}\label{classtb__hcsr04_1_1sim_ad31dc2cc762d9361284031f7ddc2f250} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!hcsr04@{hcsr04}}
\index{hcsr04@{hcsr04}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{hcsr04}{hcsr04}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_ad31dc2cc762d9361284031f7ddc2f250}{hcsr04}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}

\Hypertarget{classtb__hcsr04_1_1sim_a18a75ed459f6197d3e4e784e2f8523fe}\label{classtb__hcsr04_1_1sim_a18a75ed459f6197d3e4e784e2f8523fe} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!id@{id}}
\index{id@{id}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{id}{id}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a18a75ed459f6197d3e4e784e2f8523fe}{id}} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04_1_1sim_a0b17667de2e6a65f40821bc69de082e1}\label{classtb__hcsr04_1_1sim_a0b17667de2e6a65f40821bc69de082e1} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!pronto@{pronto}}
\index{pronto@{pronto}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{pronto}{pronto}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a0b17667de2e6a65f40821bc69de082e1}{pronto}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_a25b8587799d98573083d58f52b827438}\label{classtb__hcsr04_1_1sim_a25b8587799d98573083d58f52b827438} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!pulse\_width@{pulse\_width}}
\index{pulse\_width@{pulse\_width}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{pulse\_width}{pulse\_width}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a25b8587799d98573083d58f52b827438}{pulse\+\_\+width}} {\bfseries \textcolor{keywordtype}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{us}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}\label{classtb__hcsr04_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!reset@{reset}}
\index{reset@{reset}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_aef46c4fe849bd62c0ccf6734c946d9e8}{reset}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_af114944546239b4c9690c8576107311f}\label{classtb__hcsr04_1_1sim_af114944546239b4c9690c8576107311f} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!test\_array@{test\_array}}
\index{test\_array@{test\_array}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{test\_array}{test\_array}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}} {\bfseries \textcolor{keywordflow}{array}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{range}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{<}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{of}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classtb__hcsr04_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}

\Hypertarget{classtb__hcsr04_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}\label{classtb__hcsr04_1_1sim_a15e4449febf14efe27dcaeb9954eed9d} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!test\_array\_inst@{test\_array\_inst}}
\index{test\_array\_inst@{test\_array\_inst}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{test\_array\_inst}{test\_array\_inst}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a15e4449febf14efe27dcaeb9954eed9d}{test\+\_\+array\+\_\+inst}} {\bfseries {\bfseries \mbox{\hyperlink{classtb__hcsr04_1_1sim_af114944546239b4c9690c8576107311f}{test\+\_\+array}}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{294} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{353} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{100} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6176} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{105} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{882} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17646} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\_unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{300} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}

\Hypertarget{classtb__hcsr04_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}\label{classtb__hcsr04_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!test\_array\_type@{test\_array\_type}}
\index{test\_array\_type@{test\_array\_type}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{test\_array\_type}{test\_array\_type}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a389099ea232efa6bd33a0bfca4fcc2db}{test\+\_\+array\+\_\+type}} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Record]}}

\Hypertarget{classtb__hcsr04_1_1sim_a078e53ada7181207e969c251db146231}\label{classtb__hcsr04_1_1sim_a078e53ada7181207e969c251db146231} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!trigger@{trigger}}
\index{trigger@{trigger}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{trigger}{trigger}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_a078e53ada7181207e969c251db146231}{trigger}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\Hypertarget{classtb__hcsr04_1_1sim_ad45f74f9d6b0bfd65c02f94e90f5b88e}\label{classtb__hcsr04_1_1sim_ad45f74f9d6b0bfd65c02f94e90f5b88e} 
\index{tb\_hcsr04.sim@{tb\_hcsr04.sim}!uut\_hcsr04@{uut\_hcsr04}}
\index{uut\_hcsr04@{uut\_hcsr04}!tb\_hcsr04.sim@{tb\_hcsr04.sim}}
\doxysubsubsection{\texorpdfstring{uut\_hcsr04}{uut\_hcsr04}}
{\footnotesize\ttfamily \mbox{\hyperlink{classtb__hcsr04_1_1sim_ad45f74f9d6b0bfd65c02f94e90f5b88e}{uut\+\_\+hcsr04}} {\bfseries \textcolor{vhdlchar}{hcsr04}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
week2/simulation/\mbox{\hyperlink{tb__hcsr04_8vhdl}{tb\+\_\+hcsr04.\+vhdl}}\end{DoxyCompactItemize}
