// Seed: 2980977624
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output logic id_2,
    input  uwire id_3,
    input  logic id_4
);
  assign id_2 = id_4;
  logic id_6;
  wor   id_7;
  assign id_2 = 1;
  integer id_8 = 1;
  assign id_2 = (1);
  id_9 :
  assert property (@* id_7 - id_7) begin : LABEL_0
    id_6 <= id_9;
    id_2 <= ~1;
    begin : LABEL_0
      id_7 = id_8;
      `define pp_10 0
      id_9 <= id_6 & id_7;
      id_2 = id_6;
    end
  end
  module_0 modCall_1 (id_8);
  logic id_11 = id_6;
endmodule
