{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415927695528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415927695533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 20:14:55 2014 " "Processing started: Thu Nov 13 20:14:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415927695533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415927695533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415927695534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1415927696998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie " "Found entity 1: amm_master_qsys_with_pcie" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_irq_mapper " "Found entity 1: amm_master_qsys_with_pcie_irq_mapper" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697934 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_rsp_xbar_mux_005 " "Found entity 1: amm_master_qsys_with_pcie_rsp_xbar_mux_005" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux_005.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_rsp_xbar_mux_003 " "Found entity 1: amm_master_qsys_with_pcie_rsp_xbar_mux_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_rsp_xbar_demux_004 " "Found entity 1: amm_master_qsys_with_pcie_rsp_xbar_demux_004" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_004.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_rsp_xbar_demux_003 " "Found entity 1: amm_master_qsys_with_pcie_rsp_xbar_demux_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_rsp_xbar_demux_002 " "Found entity 1: amm_master_qsys_with_pcie_rsp_xbar_demux_002" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_002.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927697990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927697990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_mux_004 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_mux_004" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_004.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_mux_003 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_mux_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_mux_002 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_mux_002" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_002.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_demux_007 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_demux_007" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_007.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_demux_006 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_demux_006" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_006.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_demux_005 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_demux_005" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_005.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_demux_004 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_demux_004" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_004.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_demux_003 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_demux_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_demux_001 " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_demux_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_001.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_rsp_xbar_mux " "Found entity 1: amm_master_qsys_with_pcie_rsp_xbar_mux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_rsp_xbar_demux " "Found entity 1: amm_master_qsys_with_pcie_rsp_xbar_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_cmd_xbar_demux " "Found entity 1: amm_master_qsys_with_pcie_cmd_xbar_demux" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698170 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698170 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698170 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698170 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698170 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698170 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_id_router_004.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_id_router_004.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_id_router_004_default_decode " "Found entity 1: amm_master_qsys_with_pcie_id_router_004_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698196 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_id_router_004 " "Found entity 2: amm_master_qsys_with_pcie_id_router_004" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_id_router_003.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_id_router_003.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_id_router_003_default_decode " "Found entity 1: amm_master_qsys_with_pcie_id_router_003_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698208 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_id_router_003 " "Found entity 2: amm_master_qsys_with_pcie_id_router_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_id_router_002.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_id_router_002.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_id_router_002_default_decode " "Found entity 1: amm_master_qsys_with_pcie_id_router_002_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698220 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_id_router_002 " "Found entity 2: amm_master_qsys_with_pcie_id_router_002" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_addr_router_006.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_addr_router_006.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_addr_router_006_default_decode " "Found entity 1: amm_master_qsys_with_pcie_addr_router_006_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698232 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_addr_router_006 " "Found entity 2: amm_master_qsys_with_pcie_addr_router_006" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_addr_router_005.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_addr_router_005.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_addr_router_005_default_decode " "Found entity 1: amm_master_qsys_with_pcie_addr_router_005_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698244 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_addr_router_005 " "Found entity 2: amm_master_qsys_with_pcie_addr_router_005" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_addr_router_003.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_addr_router_003.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_addr_router_003_default_decode " "Found entity 1: amm_master_qsys_with_pcie_addr_router_003_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698256 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_addr_router_003 " "Found entity 2: amm_master_qsys_with_pcie_addr_router_003" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_addr_router_001.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698267 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_addr_router_001.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_addr_router_001_default_decode " "Found entity 1: amm_master_qsys_with_pcie_addr_router_001_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698268 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_addr_router_001 " "Found entity 2: amm_master_qsys_with_pcie_addr_router_001" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698268 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_id_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_id_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_id_router_default_decode " "Found entity 1: amm_master_qsys_with_pcie_id_router_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698280 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_id_router " "Found entity 2: amm_master_qsys_with_pcie_id_router" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel amm_master_qsys_with_pcie_addr_router.sv(48) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel amm_master_qsys_with_pcie_addr_router.sv(49) " "Verilog HDL Declaration information at amm_master_qsys_with_pcie_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927698291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_addr_router_default_decode " "Found entity 1: amm_master_qsys_with_pcie_addr_router_default_decode" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698292 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_addr_router " "Found entity 2: amm_master_qsys_with_pcie_addr_router" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/burst_write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/burst_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_reconf_registers " "Found entity 1: amm_master_qsys_with_pcie_reconf_registers" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c " "Found entity 1: amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698433 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6 " "Found entity 2: amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698433 ""} { "Info" "ISGN_ENTITY_NAME" "3 amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2 " "Found entity 3: amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698433 ""} { "Info" "ISGN_ENTITY_NAME" "4 amm_master_qsys_with_pcie_altpll_qsys " "Found entity 4: amm_master_qsys_with_pcie_altpll_qsys" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_sdram_input_efifo_module " "Found entity 1: amm_master_qsys_with_pcie_sdram_input_efifo_module" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698446 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_sdram " "Found entity 2: amm_master_qsys_with_pcie_sdram" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v 16 16 " "Found 16 design units, including 16 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 1: control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 3: descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Found entity 4: descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "5 amm_master_qsys_with_pcie_sgdma_chain " "Found entity 5: amm_master_qsys_with_pcie_sgdma_chain" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "6 amm_master_qsys_with_pcie_sgdma_command_grabber " "Found entity 6: amm_master_qsys_with_pcie_sgdma_command_grabber" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "7 amm_master_qsys_with_pcie_sgdma_m_read " "Found entity 7: amm_master_qsys_with_pcie_sgdma_m_read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "8 amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo " "Found entity 8: amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "9 amm_master_qsys_with_pcie_sgdma_m_readfifo " "Found entity 9: amm_master_qsys_with_pcie_sgdma_m_readfifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "10 amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo " "Found entity 10: amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "11 amm_master_qsys_with_pcie_sgdma_m_writefifo " "Found entity 11: amm_master_qsys_with_pcie_sgdma_m_writefifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1880 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "12 amm_master_qsys_with_pcie_sgdma_m_write " "Found entity 12: amm_master_qsys_with_pcie_sgdma_m_write" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2050 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "13 amm_master_qsys_with_pcie_sgdma_command_fifo " "Found entity 13: amm_master_qsys_with_pcie_sgdma_command_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "14 amm_master_qsys_with_pcie_sgdma_desc_address_fifo " "Found entity 14: amm_master_qsys_with_pcie_sgdma_desc_address_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "15 amm_master_qsys_with_pcie_sgdma_status_token_fifo " "Found entity 15: amm_master_qsys_with_pcie_sgdma_status_token_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2551 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""} { "Info" "ISGN_ENTITY_NAME" "16 amm_master_qsys_with_pcie_sgdma " "Found entity 16: amm_master_qsys_with_pcie_sgdma" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_pcie_ip " "Found entity 1: amm_master_qsys_with_pcie_pcie_ip" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698499 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415927698510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698512 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1415927698521 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1415927698521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8 " "Found entity 1: amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698654 ""} { "Info" "ISGN_ENTITY_NAME" "2 amm_master_qsys_with_pcie_pcie_ip_altgx_internal " "Found entity 2: amm_master_qsys_with_pcie_pcie_ip_altgx_internal" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698677 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698677 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698677 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927698986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927698986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927699181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927699181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927699292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927699292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927699467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927699467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927699564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927699564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927699628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927699628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927699684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927699684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927699797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927699797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927699987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927699987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_resp.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_clksync.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_lite_app.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG_HEX.v 1 1 " "Found 1 design units, including 1 entities, in source file SEG_HEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/SEG_HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "read_data READ_DATA user_logic.sv(49) " "Verilog HDL Declaration information at user_logic.sv(49): object \"read_data\" differs only in case from object \"READ_DATA\" in the same scope" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_logic " "Found entity 1: user_logic" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 master_example.sv(43) " "Verilog HDL Declaration information at master_example.sv(43): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 master_example.sv(44) " "Verilog HDL Declaration information at master_example.sv(44): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 master_example.sv(45) " "Verilog HDL Declaration information at master_example.sv(45): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 master_example.sv(46) " "Verilog HDL Declaration information at master_example.sv(46): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 master_example.sv(47) " "Verilog HDL Declaration information at master_example.sv(47): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 master_example.sv(48) " "Verilog HDL Declaration information at master_example.sv(48): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 master_example.sv(49) " "Verilog HDL Declaration information at master_example.sv(49): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 master_example.sv(50) " "Verilog HDL Declaration information at master_example.sv(50): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415927700954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_example.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_example.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_example " "Found entity 1: master_example" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927700955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927700955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927700956 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_fifo_rdreq altpciexpav_stif_app.v(653) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(653): created implicit net for \"txrp_fifo_rdreq\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 653 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927700957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ready altpciexpav_stif_app.v(655) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(655): created implicit net for \"txrp_tlp_ready\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 655 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927700957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RpRuptReq altpciexpav_stif_control_register.v(300) " "Verilog HDL Implicit Net warning at altpciexpav_stif_control_register.v(300): created implicit net for \"RpRuptReq\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927700957 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_hi_dat_sel altpciexpav_stif_tx_cntrl.v(855) " "Verilog HDL Implicit Net warning at altpciexpav_stif_tx_cntrl.v(855): created implicit net for \"txrp_hi_dat_sel\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 855 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927700957 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sgdma.v(1481) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sgdma.v(1481): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1481 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415927701061 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(316) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(316): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415927701066 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(326) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(326): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415927701066 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(336) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(336): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415927701066 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "amm_master_qsys_with_pcie_sdram.v(680) " "Verilog HDL or VHDL warning at amm_master_qsys_with_pcie_sdram.v(680): conditional expression evaluates to a constant" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1415927701069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "master_example " "Elaborating entity \"master_example\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415927702323 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR master_example.sv(42) " "Output port \"LEDR\" at master_example.sv(42) has no driver" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927702330 "|master_example"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie amm_master_qsys_with_pcie:amm_master_inst " "Elaborating entity \"amm_master_qsys_with_pcie\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\"" {  } { { "master_example.sv" "amm_master_inst" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927702341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927702468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "pcie_internal_hip" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927702490 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(802) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(802): object pm_event_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 802 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702519 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(804) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(804): object pme_to_cr_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 804 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702519 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dlctrllink2 used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dldataupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlhdrupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlinhdllp used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphycfg used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlreqphypm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlrequpfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlreqwake used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlrxecrcchk used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dlsndupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxcfgextsy used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702520 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxreqpm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702521 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltxtyppm used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702521 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dltypupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702521 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidmap used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702521 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(833) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(833): object sopc_dlvcidupfc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 833 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702521 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(839) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(839): object swdn_in_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 839 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702521 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(841) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(841): object swup_in_sopc used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 841 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927702521 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927702530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927702542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927702549 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927702549 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927702549 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927702549 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927702549 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927702558 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_st_ready_reg altpciexpav_stif_app.v(273) " "Verilog HDL or VHDL warning at altpciexpav_stif_app.v(273): object \"tx_st_ready_reg\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927702582 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(259) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(259): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927702582 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(397) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(397): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 397 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1415927702582 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927702607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927702664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703189 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927703189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_9j31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927703352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927703352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927703460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927703460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_9j31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2e1 " "Found entity 1: altsyncram_n2e1" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_n2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927703654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927703654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram " "Elaborating entity \"altsyncram_n2e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cmpr_b09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927703822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927703822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927703840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_orb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927704010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927704010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_5s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927704172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927704172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_prb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927704341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927704341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704450 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704455 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927704455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_fj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927704609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927704609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_mp31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927704709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927704709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_fj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2e1 " "Found entity 1: altsyncram_r2e1" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_r2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927704901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927704901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram " "Elaborating entity \"altsyncram_r2e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_mp31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_mp31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927704965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705154 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927705154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_5tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927705339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927705339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 688 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927705527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705528 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 688 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927705528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_s031.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927705688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927705688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_3731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927705791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927705791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_s031.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52e1 " "Found entity 1: altsyncram_52e1" {  } { { "db/altsyncram_52e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_52e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927705964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927705964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram " "Elaborating entity \"altsyncram_52e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_3731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927705968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927706208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706209 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927706209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927706371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927706371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927706472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927706472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73e1 " "Found entity 1: altsyncram_73e1" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927706676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927706676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram " "Elaborating entity \"altsyncram_73e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 411 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706773 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 411 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927706773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_3131.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927706927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927706927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927706930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_a731.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927707028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927707028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_3131.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927707032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13e1 " "Found entity 1: altsyncram_13e1" {  } { { "db/altsyncram_13e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_13e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927707220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927707220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram " "Elaborating entity \"altsyncram_13e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_a731.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927707225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cmpr_d09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927707392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927707392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_a731.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927707397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927707407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_qrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927707576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927707576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927707581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_7s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927707752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927707752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927707756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927707946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927707946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927707950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708017 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927708017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927708171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927708171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927708274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927708274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3e1 " "Found entity 1: altsyncram_h3e1" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927708481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927708481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram " "Elaborating entity \"altsyncram_h3e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 522 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927708539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708540 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 522 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927708540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_ish1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927708721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927708721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 413 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927708848 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 413 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927708848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_gj31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927709054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927709054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_np31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927709174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927709174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_gj31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2e1 " "Found entity 1: altsyncram_s2e1" {  } { { "db/altsyncram_s2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_s2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927709362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927709362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram " "Elaborating entity \"altsyncram_s2e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_np31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927709614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709615 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927709615 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_1sc1.tdf" 788 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415927709784 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_1sc1.tdf" 791 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415927709784 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_1sc1.tdf" 794 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1415927709785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_1sc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927709785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927709785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip_altgx_internal\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "altgx_internal" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component " "Elaborating entity \"amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927709965 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(105) " "Output port \"rx_patterndetect\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(105) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927709989 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(106) " "Output port \"rx_syncstatus\[0\]\" at amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927709989 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "pll0" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710191 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927710191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altpll_nn81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927710355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927710355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "reset_controller_internal" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927710377 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927710377 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710377 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1415927710377 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1415927710377 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710377 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "pipe_interface_internal" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(291) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(291): truncated value with size 32 to match size of target (8)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710403 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(292) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(292): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(293) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(293): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(294) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(294): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(295) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(295): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(296) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(296): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(297) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(297): truncated value with size 32 to match size of target (2)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(466) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(466): truncated value with size 32 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(85) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(85) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(86) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(86) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(87) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(87) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(88) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(88) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710404 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(89) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(89) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(90) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(90) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(91) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(91) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(138) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(138) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(139) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(139) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(140) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(140) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(141) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(141) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(142) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(142) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(143) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(143) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(144) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(144) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(158) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(158) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(159) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(159) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710405 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(160) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(160) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(161) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(161) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(162) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(162) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(163) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(163) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(164) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(164) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(178) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(178) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(179) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(179) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(180) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(180) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(181) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(181) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(182) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(182) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(183) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(183) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(184) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(184) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710406 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(210) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(210) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710407 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(211) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(211) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710407 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(212) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(212) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710407 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(213) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(213) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710407 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(214) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(214) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710407 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(215) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(215) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710407 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(216) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(216) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_pipe_interface.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927710407 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "rst_controller" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_chain amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_chain\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_chain" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_control_status_slave_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927710550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710551 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927710551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710677 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927710951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/mux_7vc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927711115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927711115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_qef.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927711328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927711328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cmpr_0jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927711517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927711517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma " "Elaborating entity \"descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_descriptor_write_which_resides_within_amm_master_qsys_with_pcie_sgdma" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_command_grabber amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_command_grabber\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_command_grabber" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_read amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_read\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_read" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711578 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "amm_master_qsys_with_pcie_sgdma.v(1482) " "Verilog HDL Case Statement information at amm_master_qsys_with_pcie_sgdma.v(1482): all case item expressions in this case statement are onehot" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1482 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1415927711586 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_readfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_readfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_readfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711662 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927711662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_1741.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927711748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927711748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_8d41.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927711783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927711783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_1741.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_v2e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927711905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927711905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram " "Elaborating entity \"altsyncram_v2e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_8d41.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927711909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cmpr_c09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8d41.tdf" "almost_full_comparer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_8d41.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison\"" {  } { { "db/a_dpfifo_8d41.tdf" "two_comparison" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_8d41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_6s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_8d41.tdf" "usedw_counter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_8d41.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_writefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_writefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_writefifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712214 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927712214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q541 " "Found entity 1: scfifo_q541" {  } { { "db/scfifo_q541.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_q541.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q541 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated " "Elaborating entity \"scfifo_q541\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1c41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1c41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1c41 " "Found entity 1: a_dpfifo_1c41" {  } { { "db/a_dpfifo_1c41.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_1c41.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1c41 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo " "Elaborating entity \"a_dpfifo_1c41\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\"" {  } { { "db/scfifo_q541.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_q541.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6e1 " "Found entity 1: altsyncram_d6e1" {  } { { "db/altsyncram_d6e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_d6e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_d6e1:FIFOram " "Elaborating entity \"altsyncram_d6e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_d6e1:FIFOram\"" {  } { { "db/a_dpfifo_1c41.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_1c41.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g09 " "Found entity 1: cmpr_g09" {  } { { "db/cmpr_g09.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cmpr_g09.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:almost_full_comparer " "Elaborating entity \"cmpr_g09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:almost_full_comparer\"" {  } { { "db/a_dpfifo_1c41.tdf" "almost_full_comparer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_1c41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g09 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:three_comparison " "Elaborating entity \"cmpr_g09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cmpr_g09:three_comparison\"" {  } { { "db/a_dpfifo_1c41.tdf" "three_comparison" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_1c41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_trb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_trb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_trb " "Found entity 1: cntr_trb" {  } { { "db/cntr_trb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_trb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_trb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_trb:rd_ptr_msb " "Elaborating entity \"cntr_trb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_trb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1c41.tdf" "rd_ptr_msb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_1c41.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_as7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_as7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_as7 " "Found entity 1: cntr_as7" {  } { { "db/cntr_as7.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_as7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_as7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_as7:usedw_counter " "Elaborating entity \"cntr_as7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_as7:usedw_counter\"" {  } { { "db/a_dpfifo_1c41.tdf" "usedw_counter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_1c41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_urb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_urb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_urb " "Found entity 1: cntr_urb" {  } { { "db/cntr_urb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_urb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927712968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927712968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_urb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_urb:wr_ptr " "Elaborating entity \"cntr_urb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|cntr_urb:wr_ptr\"" {  } { { "db/a_dpfifo_1c41.tdf" "wr_ptr" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_1c41.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_m_write amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_m_write\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_m_write" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_command_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_command_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_command_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927712999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713061 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927713061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927713150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927713150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927713183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927713183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1e1 " "Found entity 1: altsyncram_t1e1" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927713323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927713323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1e1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram " "Elaborating entity \"altsyncram_t1e1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cmpr_809.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927713423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927713423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_2s7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927713520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927713520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_mrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927713617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927713617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_desc_address_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_desc_address_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713701 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927713701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713715 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713733 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2526 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/mux_l0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927713827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927713827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_desc_address_fifo:the_amm_master_qsys_with_pcie_sgdma_desc_address_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sgdma_status_token_fifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo " "Elaborating entity \"amm_master_qsys_with_pcie_sgdma_status_token_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "the_amm_master_qsys_with_pcie_sgdma_status_token_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927713961 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927713961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_pi31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927714051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927714051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0p31.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927714085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927714085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_pi31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vud1 " "Found entity 1: altsyncram_vud1" {  } { { "db/altsyncram_vud1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_vud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927714196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927714196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vud1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram " "Elaborating entity \"altsyncram_vud1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0p31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sdram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram " "Elaborating entity \"amm_master_qsys_with_pcie_sdram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sdram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_sdram_input_efifo_module amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module " "Elaborating entity \"amm_master_qsys_with_pcie_sdram_input_efifo_module\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "the_amm_master_qsys_with_pcie_sdram_input_efifo_module" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "altpll_qsys" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714250 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c2 amm_master_qsys_with_pcie_altpll_qsys.v(238) " "Output port \"c2\" at amm_master_qsys_with_pcie_altpll_qsys.v(238) has no driver" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415927714253 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "stdsync2" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\|amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_stdsync_sv6:stdsync2\|amm_master_qsys_with_pcie_altpll_qsys_dffpipe_l2c:dffpipe3\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "dffpipe3" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1 " "Elaborating entity \"amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "sd1" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_reconf_registers amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers " "Elaborating entity \"amm_master_qsys_with_pcie_reconf_registers\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "reconf_registers" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" "the_altsyncram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file amm_master_qsys_with_pcie_reconf_registers.hex " "Parameter \"init_file\" = \"amm_master_qsys_with_pcie_reconf_registers.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RCNF " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RCNF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714303 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_reconf_registers.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927714303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9j1 " "Found entity 1: altsyncram_s9j1" {  } { { "db/altsyncram_s9j1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_s9j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927714401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927714401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s9j1 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated " "Elaborating entity \"altsyncram_s9j1\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_llh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_llh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_llh2 " "Found entity 1: altsyncram_llh2" {  } { { "db/altsyncram_llh2.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_llh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927714522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927714522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_llh2 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|altsyncram_llh2:altsyncram1 " "Elaborating entity \"altsyncram_llh2\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|altsyncram_llh2:altsyncram1\"" {  } { { "db/altsyncram_s9j1.tdf" "altsyncram1" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_s9j1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927714526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_s9j1.tdf" "mgl_prim2" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_s9j1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_s9j1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_s9j1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380142662 " "Parameter \"NODE_NAME\" = \"1380142662\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715647 ""}  } { { "db/altsyncram_s9j1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_s9j1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927715647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_reconf_registers:reconf_registers\|altsyncram:the_altsyncram\|altsyncram_s9j1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master " "Elaborating entity \"custom_master\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "read_master" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latency_aware_read_master amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master " "Elaborating entity \"latency_aware_read_master\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master.v" "a_latency_aware_read_master" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/custom_master.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" "the_master_to_user_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927715809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715809 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" 238 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927715809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pb01 " "Found entity 1: scfifo_pb01" {  } { { "db/scfifo_pb01.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_pb01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927715897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927715897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pb01 amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated " "Elaborating entity \"scfifo_pb01\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0i01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0i01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0i01 " "Found entity 1: a_dpfifo_0i01" {  } { { "db/a_dpfifo_0i01.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927715930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927715930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0i01 amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo " "Elaborating entity \"a_dpfifo_0i01\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\"" {  } { { "db/scfifo_pb01.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_pb01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927715934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nh81 " "Found entity 1: altsyncram_nh81" {  } { { "db/altsyncram_nh81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_nh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927716046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927716046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nh81 amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|altsyncram_nh81:FIFOram " "Elaborating entity \"altsyncram_nh81\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|altsyncram_nh81:FIFOram\"" {  } { { "db/a_dpfifo_0i01.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cmpr_c09:three_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_pb01:auto_generated\|a_dpfifo_0i01:dpfifo\|cmpr_c09:three_comparison\"" {  } { { "db/a_dpfifo_0i01.tdf" "three_comparison" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_0i01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master " "Elaborating entity \"custom_master\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "write_master" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/custom_master.v" "a_write_master" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927716170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716170 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/write_master.v" 182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927716170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5801 " "Found entity 1: scfifo_5801" {  } { { "db/scfifo_5801.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_5801.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927716259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927716259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5801 amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated " "Elaborating entity \"scfifo_5801\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ce01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ce01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ce01 " "Found entity 1: a_dpfifo_ce01" {  } { { "db/a_dpfifo_ce01.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927716292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927716292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ce01 amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo " "Elaborating entity \"a_dpfifo_ce01\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\"" {  } { { "db/scfifo_5801.tdf" "dpfifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_5801.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ph81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ph81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ph81 " "Found entity 1: altsyncram_ph81" {  } { { "db/altsyncram_ph81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_ph81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927716402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927716402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ph81 amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|altsyncram_ph81:FIFOram " "Elaborating entity \"altsyncram_ph81\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|altsyncram_ph81:FIFOram\"" {  } { { "db/a_dpfifo_ce01.tdf" "FIFOram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cmpr_b09:three_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|custom_master:write_master\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_5801:auto_generated\|a_dpfifo_ce01:dpfifo\|cmpr_b09:three_comparison\"" {  } { { "db/a_dpfifo_ce01.tdf" "three_comparison" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_ce01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:pcie_ip_bar2_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:pcie_ip_bar2_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip_bar2_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_csr_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip_cra_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_descriptor_read_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:sgdma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:sgdma_descriptor_write_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_descriptor_write_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:sgdma_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:sgdma_m_read_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_m_read_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_m_write_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:read_master_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:read_master_avalon_master_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "read_master_avalon_master_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:write_master_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_translator:write_master_avalon_master_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "write_master_avalon_master_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip_txs_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sdram_s1_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:reconf_registers_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_translator:reconf_registers_s1_translator\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "reconf_registers_s1_translator" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:pcie_ip_bar2_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:pcie_ip_bar2_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip_bar2_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_csr_translator_avalon_universal_slave_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:sgdma_descriptor_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:sgdma_descriptor_read_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_descriptor_read_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:sgdma_descriptor_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:sgdma_descriptor_write_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_descriptor_write_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:sgdma_m_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:sgdma_m_read_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_m_read_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sgdma_m_write_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:read_master_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "read_master_avalon_master_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:pcie_ip_bar1_0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:pcie_ip_bar1_0_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip_bar1_0_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 2960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_master_agent:write_master_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "write_master_avalon_master_translator_avalon_universal_master_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:pcie_ip_txs_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:pcie_ip_txs_translator_avalon_universal_slave_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip_txs_translator_avalon_universal_slave_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:pcie_ip_txs_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:pcie_ip_txs_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:reconf_registers_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:reconf_registers_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "reconf_registers_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:reconf_registers_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:reconf_registers_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "reconf_registers_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router:addr_router " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router:addr_router\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "addr_router" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router:addr_router\|amm_master_qsys_with_pcie_addr_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router:addr_router\|amm_master_qsys_with_pcie_addr_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_id_router amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router:id_router " "Elaborating entity \"amm_master_qsys_with_pcie_id_router\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router:id_router\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "id_router" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_id_router_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router:id_router\|amm_master_qsys_with_pcie_id_router_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_id_router_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router:id_router\|amm_master_qsys_with_pcie_id_router_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_001:addr_router_001 " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_001:addr_router_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "addr_router_001" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_001_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_001:addr_router_001\|amm_master_qsys_with_pcie_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_001_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_001:addr_router_001\|amm_master_qsys_with_pcie_addr_router_001_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_003:addr_router_003 " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_003:addr_router_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "addr_router_003" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_003_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_003:addr_router_003\|amm_master_qsys_with_pcie_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_003_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_003:addr_router_003\|amm_master_qsys_with_pcie_addr_router_003_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_003.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_005 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_005:addr_router_005 " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_005\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_005:addr_router_005\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "addr_router_005" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_005_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_005:addr_router_005\|amm_master_qsys_with_pcie_addr_router_005_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_005_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_005:addr_router_005\|amm_master_qsys_with_pcie_addr_router_005_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_005.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_006 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_006:addr_router_006 " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_006\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_006:addr_router_006\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "addr_router_006" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_addr_router_006_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_006:addr_router_006\|amm_master_qsys_with_pcie_addr_router_006_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_addr_router_006_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_addr_router_006:addr_router_006\|amm_master_qsys_with_pcie_addr_router_006_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_addr_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_id_router_002 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_002:id_router_002 " "Elaborating entity \"amm_master_qsys_with_pcie_id_router_002\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_002:id_router_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "id_router_002" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_id_router_002_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_002:id_router_002\|amm_master_qsys_with_pcie_id_router_002_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_id_router_002_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_002:id_router_002\|amm_master_qsys_with_pcie_id_router_002_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_id_router_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_003:id_router_003 " "Elaborating entity \"amm_master_qsys_with_pcie_id_router_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_003:id_router_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "id_router_003" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_id_router_003_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_003:id_router_003\|amm_master_qsys_with_pcie_id_router_003_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_id_router_003_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_003:id_router_003\|amm_master_qsys_with_pcie_id_router_003_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_id_router_004 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_004:id_router_004 " "Elaborating entity \"amm_master_qsys_with_pcie_id_router_004\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_004:id_router_004\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "id_router_004" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_id_router_004_default_decode amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_004:id_router_004\|amm_master_qsys_with_pcie_id_router_004_default_decode:the_default_decode " "Elaborating entity \"amm_master_qsys_with_pcie_id_router_004_default_decode\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_id_router_004:id_router_004\|amm_master_qsys_with_pcie_id_router_004_default_decode:the_default_decode\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" "the_default_decode" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "limiter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_traffic_limiter:limiter_001 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "limiter_001" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "limiter_002" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "burst_adapter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 3920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter.sv(986) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(986): truncated value with size 10 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927716953 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927716996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "burst_adapter_002" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 altera_merlin_burst_adapter.sv(986) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(986): truncated value with size 11 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927717167 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_003 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "burst_adapter_003" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_003\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_burst_adapter:burst_adapter_003\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 altera_merlin_burst_adapter.sv(986) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(986): truncated value with size 11 to match size of target (1)" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_adapter.sv" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927717287 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rst_controller" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rst_controller_003" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_004\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rst_controller_004" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_demux" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_rsp_xbar_demux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"amm_master_qsys_with_pcie_rsp_xbar_demux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rsp_xbar_demux" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_rsp_xbar_mux amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"amm_master_qsys_with_pcie_rsp_xbar_mux\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rsp_xbar_mux" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux.sv" "arb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_demux_001 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_demux_001\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_demux_001" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_demux_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_demux_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_demux_003" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_demux_004 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_demux_004\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_demux_004" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_demux_005 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_005:cmd_xbar_demux_005 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_demux_005\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_005:cmd_xbar_demux_005\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_demux_005" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_demux_006 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_006:cmd_xbar_demux_006 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_demux_006\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_006:cmd_xbar_demux_006\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_demux_006" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_demux_007 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_007:cmd_xbar_demux_007 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_demux_007\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_demux_007:cmd_xbar_demux_007\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_demux_007" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_mux_002 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_mux_002\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_mux_002" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_002.sv" "arb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_mux_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_mux_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_mux_003" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_cmd_xbar_mux_004 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"amm_master_qsys_with_pcie_cmd_xbar_mux_004\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "cmd_xbar_mux_004" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_004.sv" "arb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_rsp_xbar_demux_002 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"amm_master_qsys_with_pcie_rsp_xbar_demux_002\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rsp_xbar_demux_002" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_rsp_xbar_demux_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"amm_master_qsys_with_pcie_rsp_xbar_demux_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rsp_xbar_demux_003" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_rsp_xbar_demux_004 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"amm_master_qsys_with_pcie_rsp_xbar_demux_004\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rsp_xbar_demux_004" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_rsp_xbar_mux_003 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"amm_master_qsys_with_pcie_rsp_xbar_mux_003\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rsp_xbar_mux_003" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_rsp_xbar_mux_005 amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux_005:rsp_xbar_mux_005 " "Elaborating entity \"amm_master_qsys_with_pcie_rsp_xbar_mux_005\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_rsp_xbar_mux_005:rsp_xbar_mux_005\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "rsp_xbar_mux_005" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "width_adapter" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "width_adapter_001" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 4876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717733 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927717742 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927717742 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927717742 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field\[0\] 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\[0\]\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1415927717742 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_004 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_004\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "width_adapter_004" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 5050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_006 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_006\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "width_adapter_006" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 5166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_009 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_009\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "width_adapter_009" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 5340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_011 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_merlin_width_adapter:width_adapter_011\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "width_adapter_011" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 5456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717808 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415927717818 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_011"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927717818 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_011"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927717818 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_011"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field\[0\] 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\[0\]\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1415927717818 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_011"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "crosser" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 5606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927717896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717896 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927717896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser_007 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser_007\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "crosser_007" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 5844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_st_handshake_clock_crosser:crosser_007\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amm_master_qsys_with_pcie_irq_mapper amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_irq_mapper:irq_mapper " "Elaborating entity \"amm_master_qsys_with_pcie_irq_mapper\" for hierarchy \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_irq_mapper:irq_mapper\"" {  } { { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "irq_mapper" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 5919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927717996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_logic user_logic:user_logic_inst " "Elaborating entity \"user_logic\" for hierarchy \"user_logic:user_logic_inst\"" {  } { { "master_example.sv" "user_logic_inst" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927718006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextAddress user_logic.sv(47) " "Verilog HDL or VHDL warning at user_logic.sv(47): object \"nextAddress\" assigned a value but never read" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927718013 "|master_example|user_logic:user_logic_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_data user_logic.sv(48) " "Verilog HDL or VHDL warning at user_logic.sv(48): object \"rd_data\" assigned a value but never read" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927718014 "|master_example|user_logic:user_logic_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextData user_logic.sv(48) " "Verilog HDL or VHDL warning at user_logic.sv(48): object \"nextData\" assigned a value but never read" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415927718014 "|master_example|user_logic:user_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 user_logic.sv(89) " "Verilog HDL assignment warning at user_logic.sv(89): truncated value with size 32 to match size of target (28)" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927718014 "|master_example|user_logic:user_logic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 user_logic.sv(93) " "Verilog HDL assignment warning at user_logic.sv(93): truncated value with size 32 to match size of target (28)" {  } { { "user_logic.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/user_logic.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415927718014 "|master_example|user_logic:user_logic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:hex0 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:hex0\"" {  } { { "master_example.sv" "hex0" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927718020 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cg_num_a2p_mailbox_i i_interrupt 32 4 " "Port \"cg_num_a2p_mailbox_i\" on the entity instantiation of \"i_interrupt\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723839 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cg_num_p2a_mailbox_i i_interrupt 32 4 " "Port \"cg_num_p2a_mailbox_i\" on the entity instantiation of \"i_interrupt\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 284 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723839 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cg_num_mailbox_i i_p2a_mb 32 4 " "Port \"cg_num_mailbox_i\" on the entity instantiation of \"i_p2a_mb\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_p2a_mb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 236 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723841 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cg_num_mailbox_i i_a2p_mb 32 4 " "Port \"cg_num_mailbox_i\" on the entity instantiation of \"i_a2p_mb\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_control_register.v" 216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723843 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "CmdFifoDat_i tx_cntrl 99 98 " "Port \"CmdFifoDat_i\" on the entity instantiation of \"tx_cntrl\" is connected to a signal of width 99. The formal width of the signal in the module is 98.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 624 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723928 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RdBypassFifoDat_i tx_cntrl 99 98 " "Port \"RdBypassFifoDat_i\" on the entity instantiation of \"tx_cntrl\" is connected to a signal of width 99. The formal width of the signal in the module is 98.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 624 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723931 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 522 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723937 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 522 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723937 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1415927723942 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CplRamWrAddr_o txresp 9 7 " "Port \"CplRamWrAddr_o\" on the entity instantiation of \"txresp\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 334 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1415927723951 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927723977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 182 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927723977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 201 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927723977 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927723977 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1415927723981 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "CplBufData_i rxavl_resp 74 66 " "Port \"CplBufData_i\" on the entity instantiation of \"rxavl_resp\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be ignored." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 388 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1415927723982 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "RxStErr_i rx_pcie_cntrl 1 4 " "Port \"RxStErr_i\" on the entity instantiation of \"rx_pcie_cntrl\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 288 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1415927723999 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415927724055 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 39 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 71 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[2\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 103 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2599 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2631 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2663 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2695 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2727 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2759 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2791 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2823 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2855 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2887 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2919 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2951 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 2983 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3015 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3047 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3079 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3111 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3207 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3239 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3271 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3303 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 3335 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_d6e1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo\|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo\|scfifo_q541:auto_generated\|a_dpfifo_1c41:dpfifo\|altsyncram_d6e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_d6e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_d6e1.tdf" 2215 2 0 } } { "db/a_dpfifo_1c41.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_1c41.tdf" 46 2 0 } } { "db/scfifo_q541.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_q541.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1855 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1959 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2905 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo\|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo\|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_v2e1.tdf" 2215 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_8d41.tdf" 46 2 0 } } { "db/scfifo_1741.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_1741.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1615 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1716 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2884 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1063 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1095 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1127 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1159 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1191 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1223 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1255 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1287 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1319 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1351 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1383 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1415 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1447 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1479 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1511 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1543 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1575 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1607 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1639 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1671 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1703 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1735 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1767 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1799 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1831 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1863 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1895 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1927 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1959 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 1991 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 2023 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 2055 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 2215 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_h3e1.tdf" 3175 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_k841.tdf" 46 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_d241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 453 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1063 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1095 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1127 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1159 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1191 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1223 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1255 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1287 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1319 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1351 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1383 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1415 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1447 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1479 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1511 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1543 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1575 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1607 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1639 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1671 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1703 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1735 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1767 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1799 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1831 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1863 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1895 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1927 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1959 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 1991 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 2023 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 2055 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_73e1.tdf" 3175 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_f841.tdf" 46 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8241.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx.v" 351 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 659 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_5tl1.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_r2e1.tdf" 295 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_r2e1.tdf" 327 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_mp31.tdf" 45 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_fj31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_n2e1.tdf" 2343 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 384 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 288 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_n2e1.tdf" 2631 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_gp31.tdf" 45 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_9j31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 384 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx.v" 288 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip.v" 2160 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1168 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927727734 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1415927727734 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1415927727734 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1415927736927 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1415927736927 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|master_example\|amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|master_example\|amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1415927746522 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[34\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 1127 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927749648 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 1095 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927749648 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\] " "Synthesized away node \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo\|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_t1e1.tdf" 1063 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/a_dpfifo_fq31.tdf" 43 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/scfifo_8k31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2464 0 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2951 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1201 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927749648 "|master_example|amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a32"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1415927749648 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1415927749648 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415927750822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927750822 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1415927750822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927750893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927750894 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927750894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9h1 " "Found entity 1: altsyncram_e9h1" {  } { { "db/altsyncram_e9h1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_e9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927751010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927751010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927751096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain\|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927751096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927751096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927751096 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415927751096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/shift_taps_78n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927751184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927751184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altsyncram_o2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927751316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927751316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_usf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927751416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927751416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/cntr_lch.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415927751514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415927751514 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_RX_P 0 " "Ignored assignment(s) for \"PCIE_RX_P\[0\]\" because \"PCIE_RX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_RX_P" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 65 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1415927754074 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_RX_P 1 " "Ignored assignment(s) for \"PCIE_RX_P\[1\]\" because \"PCIE_RX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_RX_P" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 65 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1415927754075 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_TX_P 0 " "Ignored assignment(s) for \"PCIE_TX_P\[0\]\" because \"PCIE_TX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_TX_P" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 66 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1415927754075 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "PCIE_TX_P 1 " "Ignored assignment(s) for \"PCIE_TX_P\[1\]\" because \"PCIE_TX_P\" is not a bus or array" {  } { { "master_example.sv" "PCIE_TX_P" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 66 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1415927754075 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1415927754838 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 440 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 211 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1000 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 304 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_003.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_003.sv" 205 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 793 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_002.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_cmd_xbar_mux_002.sv" 205 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 716 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3772 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 1481 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 555 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/shift_taps_78n.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1415927755847 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1415927755848 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927764518 "|master_example|PCIE_WAKE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415927764518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927766454 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1267 " "1267 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1415927779817 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1415927780929 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1415927780929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415927781002 "|master_example|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415927781002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927781351 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415927788216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927788216 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 148 -1 0 } } { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 275 0 0 } } { "amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.v" 1241 0 0 } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 181 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1415927790250 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415927791933 "|master_example|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1415927791933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12579 " "Implemented 12579 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415927791935 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415927791935 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1415927791935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11395 " "Implemented 11395 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415927791935 ""} { "Info" "ICUT_CUT_TM_RAMS" "1003 " "Implemented 1003 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415927791935 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1415927791935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415927791935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 296 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415927792265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 20:16:32 2014 " "Processing ended: Thu Nov 13 20:16:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415927792265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415927792265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415927792265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415927792265 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 296 s " "Quartus II Flow was successful. 0 errors, 296 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415927792940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415927799753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415927799757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 20:16:38 2014 " "Processing started: Thu Nov 13 20:16:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415927799757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1415927799757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off master_example -c master_example " "Command: quartus_fit --read_settings_files=off --write_settings_files=off master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1415927799758 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1415927800683 ""}
{ "Info" "0" "" "Project  = master_example" {  } {  } 0 0 "Project  = master_example" 0 0 "Fitter" 0 0 1415927800685 ""}
{ "Info" "0" "" "Revision = master_example" {  } {  } 0 0 "Revision = master_example" 0 0 "Fitter" 0 0 1415927800685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1415927801567 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "master_example EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"master_example\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415927801899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415927802029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415927802029 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1415927804200 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415927805977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415927805977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415927805977 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415927805977 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1415927805977 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48986 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415927806033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48988 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415927806033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48990 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415927806033 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48992 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415927806033 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1415927806033 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1415927806046 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415927806343 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P PCIE_TX_P(n) " "Pin \"PCIE_TX_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P(n)\"" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_TX_P } } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 66 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 674 9224 9983 0} { 0 { 0 ""} 0 48994 9224 9983 0}  }  } } { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_TX_P(n) } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927812424 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P PCIE_RX_P(n) " "Pin \"PCIE_RX_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P(n)\"" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_RX_P } } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 65 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 673 9224 9983 0} { 0 { 0 ""} 0 48996 9224 9983 0}  }  } } { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_RX_P(n) } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415927812424 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1415927812424 ""}
{ "Warning" "WFHSSI_FHSSI_NOT_LVDS_IO_STD_GROUP" "" "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" { { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_P 1.5-V PCML " "Pin PCIE_RX_P must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_RX_P } } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 65 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1415927812590 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_P(n) 1.5-V PCML " "Pin PCIE_RX_P(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_RX_P(n) } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P(n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48996 9224 9983 0}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1415927812590 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_P 1.5-V PCML " "Pin PCIE_TX_P must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_TX_P } } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 66 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1415927812590 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_P(n) 1.5-V PCML " "Pin PCIE_TX_P(n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_TX_P(n) } } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P(n) } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48994 9224 9983 0}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1415927812590 ""}  } {  } 0 167036 "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1415927812590 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 167 " "No exact pin location assignment(s) for 2 pins of 167 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCIE_TX_P " "Pin PCIE_TX_P not assigned to an exact location on the device" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_TX_P } } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 66 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1415927812936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCIE_RX_P " "Pin PCIE_RX_P not assigned to an exact location on the device" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_RX_P } } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 65 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1415927812936 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1415927812936 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1415927813074 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1415927813074 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 448 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7826 9224 9983 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1415927813074 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1415927813080 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2453 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 21324 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 361 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 13695 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altpll_nn81.tdf" 35 2 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7747 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 " "CMU_X0_Y28_N6                amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 448 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7826 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P " "PIN_AC2                      PCIE_RX_P" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_RX_P } } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 65 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 673 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P~input " "PIN_AC2                      PCIE_RX_P~input" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 65 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48749 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 705 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|rx_pma_clockout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 12898 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 595 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 16208 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 799 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|tx_clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7824 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 858 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 16403 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P " "PIN_AB4                      PCIE_TX_P" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera13.0sp1/quartus/linux/pin_planner.ppl" { PCIE_TX_P } } } { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 66 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 674 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P~output " "PIN_AB4                      PCIE_TX_P~output" {  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 66 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48711 9224 9983 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1415927813087 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1415927813087 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1415927813404 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1415927813404 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 448 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7826 9224 9983 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1415927813404 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|pll7 MPLL PLL " "Implemented PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|pll7\" as MPLL PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[1\] -100.0 degrees -101.3 degrees " "Can't achieve requested value -100.0 degrees for clock output amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -101.3 degrees" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4701 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1415927813575 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[0\] port" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4700 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1415927813575 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[1\] 3 1 -101 -1875 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -101 degrees (-1875 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[1\] port" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4701 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1415927813575 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[3\] port" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4703 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1415927813575 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 148 -1 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4700 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1415927813575 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7747 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1415927813597 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7748 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1415927813597 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7749 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1415927813597 ""}  } { { "db/altpll_nn81.tdf" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/db/altpll_nn81.tdf" 28 2 0 } } { "" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7747 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1415927813597 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415927817219 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1415927817219 ""}
{ "Info" "ISTA_SDC_FOUND" "master_example.sdc " "Reading SDC File: 'master_example.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415927817444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *central_clk_div0* clock " "Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415927817446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *_hssi_pcie_hip* clock " "Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415927817447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 refclk*clkout clock " "Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415927817447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 *div0*coreclkout clock " "Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415927817447 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817514 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1415927817514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1415927817517 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415927817535 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1415927817651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415927817718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817719 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415927817719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415927817735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817736 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415927817736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415927817750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817750 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1415927817750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1415927817751 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817920 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415927817920 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1415927817920 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1415927818098 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1415927818122 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " "   6.666 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\] " "   6.666 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " "  10.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " "   4.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pcie_ref_clk " "  10.000 pcie_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1415927818123 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1415927818123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G26 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G26" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819721 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 185 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4700 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819721 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 185 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4700 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys\|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1\|wire_pll7_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819722 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_altpll_qsys.v" 185 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_altpll_qsys:altpll_qsys|amm_master_qsys_with_pcie_altpll_qsys_altpll_h2o2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4700 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819722 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2453 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 21324 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819722 ""}  } { { "master_example.sv" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sv" 38 0 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 48747 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819722 ""}  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 24304 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819722 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altpciexpav_stif_app.v" 437 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 20374 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|reset_n  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sgdma:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sgdma.v" 2726 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7650 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 23359 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_rnw~3 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_rnw~3" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 213 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 25540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_cs_n~0 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_cs_n~0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 210 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 25551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_cs_n~1 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|active_cs_n~1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 210 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 25552 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[0\] " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[0\]" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4956 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[2\] " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[2\]" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4954 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[1\] " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_sdram:sdram\|i_refs\[1\]" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_sdram.v" 354 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4955 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819723 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415927819723 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 23370 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|r_sync_rst  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|too_many_pending_reads_d1 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|custom_master:read_master\|latency_aware_read_master:a_latency_aware_read_master\|too_many_pending_reads_d1" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/latency_aware_read_master.v" 101 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|custom_master:read_master|latency_aware_read_master:a_latency_aware_read_master|too_many_pending_reads_d1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 4493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819724 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|WideOr0~0 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_003\|WideOr0~0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 25727 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819724 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415927819724 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 2118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819724 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819725 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 2123 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819725 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 25564 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415927819726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|altera_reset_controller:rst_controller_001\|merged_reset~0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.v" 68 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 25564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819726 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 33521 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415927819726 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415927819726 ""}  } { { "amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7744 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415927819726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415927824955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415927825012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415927825016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415927825078 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415927828839 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1415927828840 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1415927828840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415927828842 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415927828897 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415927828898 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415927828953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415927833977 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 EC " "Packed 96 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1415927834034 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1415927834034 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "86 I/O Output Buffer " "Packed 86 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1415927834034 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1415927834034 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415927834034 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1415927834561 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1415927834562 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 361 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 13695 9224 9983 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1415927834562 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v" 448 -1 0 } } { "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/package/eda/altera/altera13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 0 { 0 ""} 0 7826 9224 9983 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1415927834562 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1415927834575 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK " "Node \"ENET_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT_N " "Node \"ENET_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_LINK100 " "Node \"ENET_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC " "Node \"ENET_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO " "Node \"ENET_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK " "Node \"ENET_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_COL " "Node \"ENET_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CRS " "Node \"ENET_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[0\] " "Node \"ENET_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[1\] " "Node \"ENET_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[2\] " "Node \"ENET_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DATA\[3\] " "Node \"ENET_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV " "Node \"ENET_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER " "Node \"ENET_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_CLK " "Node \"ENET_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[0\] " "Node \"ENET_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[1\] " "Node \"ENET_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[2\] " "Node \"ENET_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_DATA\[3\] " "Node \"ENET_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN " "Node \"ENET_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER " "Node \"ENET_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[10\] " "Node \"FS_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[11\] " "Node \"FS_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[12\] " "Node \"FS_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[13\] " "Node \"FS_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[14\] " "Node \"FS_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[15\] " "Node \"FS_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[16\] " "Node \"FS_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[17\] " "Node \"FS_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[18\] " "Node \"FS_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[19\] " "Node \"FS_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[1\] " "Node \"FS_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[20\] " "Node \"FS_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[21\] " "Node \"FS_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[22\] " "Node \"FS_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[23\] " "Node \"FS_ADDR\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[24\] " "Node \"FS_ADDR\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[25\] " "Node \"FS_ADDR\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[26\] " "Node \"FS_ADDR\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[2\] " "Node \"FS_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[3\] " "Node \"FS_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[4\] " "Node \"FS_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[5\] " "Node \"FS_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[6\] " "Node \"FS_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[7\] " "Node \"FS_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[8\] " "Node \"FS_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_ADDR\[9\] " "Node \"FS_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[0\] " "Node \"FS_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[10\] " "Node \"FS_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[11\] " "Node \"FS_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[12\] " "Node \"FS_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[13\] " "Node \"FS_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[14\] " "Node \"FS_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[15\] " "Node \"FS_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[16\] " "Node \"FS_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[17\] " "Node \"FS_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[18\] " "Node \"FS_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[19\] " "Node \"FS_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[1\] " "Node \"FS_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[20\] " "Node \"FS_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[21\] " "Node \"FS_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[22\] " "Node \"FS_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[23\] " "Node \"FS_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[24\] " "Node \"FS_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[25\] " "Node \"FS_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[26\] " "Node \"FS_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[27\] " "Node \"FS_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[28\] " "Node \"FS_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[29\] " "Node \"FS_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[2\] " "Node \"FS_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[30\] " "Node \"FS_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[31\] " "Node \"FS_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[3\] " "Node \"FS_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[4\] " "Node \"FS_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[5\] " "Node \"FS_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[6\] " "Node \"FS_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[7\] " "Node \"FS_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[8\] " "Node \"FS_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FS_DQ\[9\] " "Node \"FS_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT1 " "Node \"G_SENSOR_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SCLK " "Node \"G_SENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDAT " "Node \"G_SENSOR_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_I2C_SCLK " "Node \"HSMC_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_I2C_SDAT " "Node \"HSMC_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM0_CE_N " "Node \"SSRAM0_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM0_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM1_CE_N " "Node \"SSRAM1_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM1_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADSC_N " "Node \"SSRAM_ADSC_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_ADSC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADSP_N " "Node \"SSRAM_ADSP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_ADSP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_ADV_N " "Node \"SSRAM_ADV_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_ADV_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[0\] " "Node \"SSRAM_BE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[1\] " "Node \"SSRAM_BE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[2\] " "Node \"SSRAM_BE\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_BE\[3\] " "Node \"SSRAM_BE\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_BE\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_CLK " "Node \"SSRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_GW_N " "Node \"SSRAM_GW_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_GW_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_OE_N " "Node \"SSRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SSRAM_WE_N " "Node \"SSRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SSRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1415927835599 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1415927835599 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415927835625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415927845189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415927853487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415927853745 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415927898155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415927898155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415927904219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X35_Y23 X46_Y33 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X35_Y23 to location X46_Y33" {  } { { "loc" "" { Generic "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X35_Y23 to location X46_Y33"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X35_Y23 to location X46_Y33"} 35 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415927924265 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415927924265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415927950081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1415927950092 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1415927950092 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "33.28 " "Total time spent on timing analysis during the Fitter is 33.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415927952167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415927952853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415927956514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415927956682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415927960398 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415927966182 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1415927972575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 328 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 328 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415927982768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 20:19:42 2014 " "Processing ended: Thu Nov 13 20:19:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415927982768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:04 " "Elapsed time: 00:03:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415927982768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:12 " "Total CPU time (on all processors): 00:04:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415927982768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415927982768 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 624 s " "Quartus II Flow was successful. 0 errors, 624 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415927985452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1415927990129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415927990133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 20:19:48 2014 " "Processing started: Thu Nov 13 20:19:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415927990133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415927990133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta master_example -c master_example " "Command: quartus_sta master_example -c master_example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415927990134 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415927990816 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AC2 " "New assignment LOCATION with value PIN_AC2 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1415927992505 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AA2 " "New assignment LOCATION with value PIN_AA2 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1415927992505 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_AB4 " "New assignment LOCATION with value PIN_AB4 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1415927992505 ""} { "Info" "IFLOW_ASSIGNMENT_ADDED" "LOCATION PIN_Y4 " "New assignment LOCATION with value PIN_Y4 has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1415927992505 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1415927992505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1415927992941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415927993187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415927993187 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1415927995973 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1415927995973 ""}
{ "Info" "ISTA_SDC_FOUND" "master_example.sdc " "Reading SDC File: 'master_example.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415927996148 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *central_clk_div0* clock " "Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415927996150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 4 *_hssi_pcie_hip* clock " "Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415927996150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 refclk*clkout clock " "Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415927996151 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "master_example.sdc 5 *div0*coreclkout clock " "Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/master_example.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415927996151 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 3 -phase -101.25 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} " "create_generated_clock -source \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]\} \{amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1415927996178 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415927996191 ""}
{ "Info" "ISTA_SDC_FOUND" "amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1415927996308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415927996366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996368 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415927996368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415927996378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996378 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415927996378 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415927996387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1415927996387 ""}  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1415927996387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/ecegrid/a/mg288/Desktop/de2i_150/amm_master_example/amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1415927996387 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415927997288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415927997288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415927997288 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1415927997288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415927997371 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415927997389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1415927997464 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415927998123 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415927998123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.653 " "Worst-case setup slack is -0.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.653        -7.923 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "   -0.653        -7.923 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532        -3.197 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.532        -3.197 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.895         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    1.895         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.997         0.000 clock_50_1  " "    4.997         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.768         0.000 n/a  " "   13.768         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.816         0.000 altera_reserved_tck  " "   44.816         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415927998136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.226 " "Worst-case hold slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.226         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    0.310         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    0.375         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 altera_reserved_tck  " "    0.392         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 clock_50_1  " "    0.392         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.580         0.000 n/a  " "    5.580         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415927998253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.309 " "Worst-case recovery slack is 2.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.309         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.309         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.724         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.724         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.099         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    5.099         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.097         0.000 altera_reserved_tck  " "   48.097         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415927998303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.011 " "Worst-case removal slack is 1.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.011         0.000 altera_reserved_tck  " "    1.011         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.165         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.748         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.748         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.335         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    3.335         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415927998362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.941         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.941         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.576         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.576         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.609         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    4.609         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.980         0.000 pcie_ref_clk  " "    4.980         0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736         0.000 clock_50_1  " "    9.736         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.725         0.000 altera_reserved_tck  " "   49.725         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415927998384 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.273 ns " "Worst Case Available Settling Time: 6.273 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415927999872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415927999900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1415928000023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1415928004009 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005157 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005157 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005157 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1415928005157 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1415928005518 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415928005518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.013 " "Worst-case setup slack is -0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013        -0.013 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "   -0.013        -0.013 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.253         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.525         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    2.525         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.245         0.000 clock_50_1  " "    5.245         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.268         0.000 n/a  " "   14.268         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.260         0.000 altera_reserved_tck  " "   45.260         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928005544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.231 " "Worst-case hold slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.231         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    0.297         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    0.328         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 clock_50_1  " "    0.344         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345         0.000 altera_reserved_tck  " "    0.345         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.087         0.000 n/a  " "    5.087         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928005674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.699 " "Worst-case recovery slack is 2.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.699         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.699         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.121         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    4.121         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.552         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    5.552         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.280         0.000 altera_reserved_tck  " "   48.280         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928005739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.913 " "Worst-case removal slack is 0.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913         0.000 altera_reserved_tck  " "    0.913         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.066         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.447         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.447         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.960         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    2.960         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928005798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.934         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.934         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.521         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.521         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.604         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    4.604         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975         0.000 pcie_ref_clk  " "    4.975         0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.732         0.000 clock_50_1  " "    9.732         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.720         0.000 altera_reserved_tck  " "   49.720         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928005833 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.855 ns " "Worst Case Available Settling Time: 6.855 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928007616 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1415928007659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415928008969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415928008969 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst\|amm_master_qsys_with_pcie_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1415928008969 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1415928008969 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1415928008971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.969 " "Worst-case setup slack is 2.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.969         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    2.969         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.870         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.870         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.955         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    5.955         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.688         0.000 clock_50_1  " "    7.688         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.765         0.000 n/a  " "   16.765         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.725         0.000 altera_reserved_tck  " "   47.725         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928009137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.072 " "Worst-case hold slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.072         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    0.120         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    0.167         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172         0.000 altera_reserved_tck  " "    0.172         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 clock_50_1  " "    0.174         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.810         0.000 n/a  " "    2.810         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928009279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.375 " "Worst-case recovery slack is 4.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.375         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    4.375         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.756         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.756         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.396         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    7.396         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.371         0.000 altera_reserved_tck  " "   49.371         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928009352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497         0.000 altera_reserved_tck  " "    0.497         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.546         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.521         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    1.521         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.796         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    1.796         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928009428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout  " "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout  " "    2.000         0.000 amm_master_inst\|pcie_ip\|altgx_internal\|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.061         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\]  " "    3.061         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.685         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.685         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994         0.000 amm_master_inst\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.731         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\]  " "    4.731         0.000 amm_master_inst\|altpll_qsys\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.989         0.000 pcie_ref_clk  " "    4.989         0.000 pcie_ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.485         0.000 clock_50_1  " "    9.485         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417         0.000 altera_reserved_tck  " "   49.417         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415928009477 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.837 ns " "Worst Case Available Settling Time: 9.837 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1415928011723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415928013119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415928013121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415928014059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 20:20:14 2014 " "Processing ended: Thu Nov 13 20:20:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415928014059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415928014059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415928014059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415928014059 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 637 s " "Quartus II Flow was successful. 0 errors, 637 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415928015381 ""}
