// Seed: 3719217138
module module_0 (
    input supply1 id_0,
    output wire id_1
);
  assign id_1 = ~id_0 && id_0;
  logic id_3;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wire id_5,
    input tri id_6,
    output tri0 id_7,
    output uwire id_8,
    output wire id_9,
    output tri id_10,
    input uwire id_11,
    input wire id_12,
    input wor void id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16,
    output uwire id_17,
    input tri id_18
);
  logic [-1 : 1] id_20 = 1;
  module_0 modCall_1 (
      id_15,
      id_14
  );
  assign modCall_1.id_0 = 0;
endmodule
