Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/v4l2_ctrl_get_name/v4l2_ctrl_get_name.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/v4l2_ctrl_get_name/v4l2_ctrl_get_name --family="Arria 10" --part=10AX115U1F45I1SG
Info: v4l2_ctrl_get_name: "Transforming system: v4l2_ctrl_get_name"
Info: v4l2_ctrl_get_name: "Naming system components in system: v4l2_ctrl_get_name"
Info: v4l2_ctrl_get_name: "Processing generation queue"
Info: v4l2_ctrl_get_name: "Generating: v4l2_ctrl_get_name"
Info: v4l2_ctrl_get_name: "Generating: v4l2_ctrl_get_name_internal"
Info: v4l2_ctrl_get_name: Done "v4l2_ctrl_get_name" with 2 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/v4l2_ctrl_get_name/v4l2_ctrl_get_name.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/v4l2_ctrl_get_name/v4l2_ctrl_get_name --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
