# Quick Start Guide - Digital Lock System (Verilog)

## ðŸš€ Getting Started in 3 Steps

### Step 1: Verify Installation
```bash
./test_compile.sh
```
This will verify that Icarus Verilog is installed and your code compiles correctly.

### Step 2: Run Simulation
```bash
make simulate
```
This will run the complete testbench and show all test results.

### Step 3: View Waveforms (Optional)
```bash
make wave
```
Opens GTKWave to visualize signal timing.

## ðŸ“ File Overview

| File | Purpose |
|------|---------|
| `digital_lock.v` | Main design - FPGA module |
| `digital_lock_tb.v` | Testbench - automated tests |
| `constraints.xdc` | FPGA pin assignments |
| `Makefile` | Build automation |
| `README.md` | Full documentation |
| `PIN_MAPPING.md` | Hardware connections |
| `PROJECT_SUMMARY.md` | Complete project overview |

## ðŸ”‘ Default Password

**Password:** `1234`

To enter on FPGA:
- Digit 1: SW[3:0] = 0001
- Digit 2: SW[3:0] = 0010
- Digit 3: SW[3:0] = 0011
- Digit 4: SW[3:0] = 0100

## ðŸ› ï¸ Common Commands

```bash
# Compile only
make compile

# Run simulation
make simulate

# View waveforms
make wave

# Clean build files
make clean

# Run with script
./run_simulation.sh
```

## ðŸ”Œ FPGA Deployment

### For Vivado Users:
1. Open Vivado
2. Create new project
3. Add `digital_lock.v` as source
4. Add `constraints.xdc` 
5. Run Synthesis
6. Run Implementation
7. Generate Bitstream
8. Program Device

### For Command Line:
```bash
# Synthesis with Yosys (open-source)
make synthesis
```

## ðŸ“Š Module Interface

### Inputs:
- `clk` - Clock signal
- `reset` - System reset
- `key_in[3:0]` - 4-bit digit (0-9)
- `key_press` - Enter digit
- `enter` - Submit password
- `clear` - Clear/lock
- `change_pwd_mode` - Change password

### Outputs:
- `lock_open` - Unlocked status
- `alarm` - Alarm active
- `system_locked` - Lockout status
- `attempts_left[1:0]` - Remaining tries
- `digit_count[2:0]` - Entry progress
- `seg_display[6:0]` - 7-segment output

## ðŸŽ¯ Key Features

- âœ… 4-digit password (default: 1234)
- âœ… 3 attempts before lockout
- âœ… 5-cycle alarm duration
- âœ… 10-cycle lockout period
- âœ… Password change capability
- âœ… Visual feedback (LEDs, 7-seg)

## ðŸ” Testing

The testbench verifies:
1. System reset
2. Correct password unlock
3. Wrong password tracking
4. 3-attempt alarm trigger
5. Lockout timing
6. Password change feature
7. New password validation
8. Old password rejection

## ðŸ’¡ Tips

- **Simulation Speed**: Clock runs at 100 MHz (10ns period)
- **Waveform Size**: VCD file can be large for long simulations
- **FPGA Clock**: Use on-board oscillator or external clock
- **Debouncing**: Add button debouncing for real hardware
- **Display**: 7-segment shows digit count (0-4) or "E" for error

## ðŸ› Troubleshooting

### Compilation Errors:
```bash
# Check Verilog syntax
iverilog -tnull digital_lock.v
```

### Simulation Issues:
```bash
# View full output
make simulate 2>&1 | less
```

### Missing Tools:
```bash
# Install on Ubuntu/Debian
sudo apt-get install iverilog gtkwave

# Install on macOS
brew install icarus-verilog gtkwave
```

## ðŸ“š Learn More

- Read `README.md` for detailed documentation
- Check `PROJECT_SUMMARY.md` for complete overview
- See `PIN_MAPPING.md` for hardware connections
- View source comments in `digital_lock.v`

## ðŸŽ“ Understanding the Design

### State Machine:
```
IDLE â†’ ENTERING â†’ CHECKING â†’ UNLOCKED
                      â†“
                   Wrong?
                      â†“
               ALARM_ON â†’ LOCKED_OUT â†’ IDLE
```

### Password Storage:
- 16-bit register stores 4 hex digits
- Default: 16'h1234
- Each digit is 4 bits (0-15, use 0-9)

### Security Logic:
- Counter tracks failed attempts
- At 3 failures: trigger alarm
- Timer controls alarm and lockout
- Auto-reset after lockout expires

## âš¡ Performance

| Metric | Value |
|--------|-------|
| Clock | 100 MHz |
| LUTs | ~150-200 |
| FFs | ~70-90 |
| Power | <50mW |
| Fmax | >100 MHz |

## ðŸŽ¯ Next Steps

1. âœ… **Simulate** - Verify functionality
2. â¬œ **Synthesize** - Generate netlist
3. â¬œ **Implement** - Place and route
4. â¬œ **Program** - Load to FPGA
5. â¬œ **Test** - Verify on hardware

---

**Ready to build?** Start with `make simulate` to verify everything works!

Need help? Check the detailed README.md or PROJECT_SUMMARY.md files.
