// Seed: 4278558376
module module_0 (
    output supply0 id_0
);
  wire id_2, id_3;
  wire id_4 = id_2;
  wire id_5, id_6;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output wand id_2,
    input supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    output uwire void id_7,
    input supply1 id_8,
    input tri1 id_9,
    output wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    output wor id_14,
    input wor id_15,
    input uwire id_16,
    output wor id_17,
    input tri0 id_18,
    inout wire id_19,
    input wire id_20,
    output wire id_21,
    output wire id_22,
    output tri0 id_23
);
  id_25(
      {1, id_8}
  );
  always id_17 = id_0;
  module_0 modCall_1 (id_19);
  always id_19 = -1'b0;
endmodule
