

================================================================
== Vitis HLS Report for 'store_block_C_proc_Pipeline_store_block_C'
================================================================
* Date:           Mon Sep  4 10:09:58 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C  |       10|       10|         8|          1|          1|     4|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     820|   1640|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    222|    -|
|Register         |        -|    -|    1844|    544|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    2664|   2446|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U4047  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4048  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4049  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4050  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |mux_42_32_1_1_U4051                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4052                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4053                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4054                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   8|  820| 1640|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln84_fu_468_p2                |         +|   0|  0|  11|           3|           1|
    |add_ln87_1_fu_496_p2              |         +|   0|  0|   7|           4|           4|
    |add_ln87_fu_490_p2                |         +|   0|  0|   7|           4|           4|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln84_fu_462_p2               |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          17|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1       |   9|          2|    3|          6|
    |block_C_drainer_09_blk_n   |   9|          2|    1|          2|
    |block_C_drainer_110_blk_n  |   9|          2|    1|          2|
    |block_C_drainer_211_blk_n  |   9|          2|    1|          2|
    |block_C_drainer_312_blk_n  |   9|          2|    1|          2|
    |grp_fu_406_p0              |  25|          5|   32|        160|
    |grp_fu_406_p1              |  25|          5|   32|        160|
    |grp_fu_410_p0              |  25|          5|   32|        160|
    |grp_fu_410_p1              |  25|          5|   32|        160|
    |grp_fu_414_p0              |  25|          5|   32|        160|
    |grp_fu_414_p1              |  25|          5|   32|        160|
    |j_fu_90                    |   9|          2|    3|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 222|         46|  204|        984|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_0_0_addr_reg_752                |   4|   0|    4|          0|
    |C_0_1_addr_reg_746                |   4|   0|    4|          0|
    |C_0_2_addr_reg_740                |   4|   0|    4|          0|
    |C_0_3_addr_reg_734                |   4|   0|    4|          0|
    |C_1_0_addr_reg_728                |   4|   0|    4|          0|
    |C_1_0_load_1_reg_798              |  32|   0|   32|          0|
    |C_1_1_addr_reg_722                |   4|   0|    4|          0|
    |C_1_1_load_1_reg_783              |  32|   0|   32|          0|
    |C_1_2_addr_reg_716                |   4|   0|    4|          0|
    |C_1_2_load_1_reg_768              |  32|   0|   32|          0|
    |C_1_3_addr_reg_710                |   4|   0|    4|          0|
    |C_2_0_addr_reg_704                |   4|   0|    4|          0|
    |C_2_0_load_1_reg_803              |  32|   0|   32|          0|
    |C_2_1_addr_reg_698                |   4|   0|    4|          0|
    |C_2_1_load_1_reg_788              |  32|   0|   32|          0|
    |C_2_2_addr_reg_692                |   4|   0|    4|          0|
    |C_2_2_load_1_reg_773              |  32|   0|   32|          0|
    |C_2_3_addr_reg_686                |   4|   0|    4|          0|
    |C_3_0_addr_reg_680                |   4|   0|    4|          0|
    |C_3_0_load_1_reg_808              |  32|   0|   32|          0|
    |C_3_1_addr_reg_674                |   4|   0|    4|          0|
    |C_3_1_load_1_reg_793              |  32|   0|   32|          0|
    |C_3_2_addr_reg_668                |   4|   0|    4|          0|
    |C_3_2_load_1_reg_778              |  32|   0|   32|          0|
    |C_3_3_addr_reg_662                |   4|   0|    4|          0|
    |add73_i_i_i_reg_893               |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |block_C_drainer_09_read_reg_758   |  32|   0|   32|          0|
    |j_fu_90                           |   3|   0|    3|          0|
    |reg_418                           |  32|   0|   32|          0|
    |reg_422                           |  32|   0|   32|          0|
    |reg_426                           |  32|   0|   32|          0|
    |reg_430                           |  32|   0|   32|          0|
    |reg_438                           |  32|   0|   32|          0|
    |reg_446                           |  32|   0|   32|          0|
    |tmp_664_i_i_reg_763               |  32|   0|   32|          0|
    |tmp_666_i_i_reg_813               |  32|   0|   32|          0|
    |tmp_668_i_i_reg_818               |  32|   0|   32|          0|
    |tmp_670_i_i_reg_823               |  32|   0|   32|          0|
    |trunc_ln84_reg_654                |   2|   0|    2|          0|
    |C_0_0_addr_reg_752                |  64|  32|    4|          0|
    |C_0_1_addr_reg_746                |  64|  32|    4|          0|
    |C_0_2_addr_reg_740                |  64|  32|    4|          0|
    |C_0_3_addr_reg_734                |  64|  32|    4|          0|
    |C_1_0_addr_reg_728                |  64|  32|    4|          0|
    |C_1_1_addr_reg_722                |  64|  32|    4|          0|
    |C_1_2_addr_reg_716                |  64|  32|    4|          0|
    |C_1_3_addr_reg_710                |  64|  32|    4|          0|
    |C_2_0_addr_reg_704                |  64|  32|    4|          0|
    |C_2_1_addr_reg_698                |  64|  32|    4|          0|
    |C_2_2_addr_reg_692                |  64|  32|    4|          0|
    |C_2_3_addr_reg_686                |  64|  32|    4|          0|
    |C_3_0_addr_reg_680                |  64|  32|    4|          0|
    |C_3_1_addr_reg_674                |  64|  32|    4|          0|
    |C_3_2_addr_reg_668                |  64|  32|    4|          0|
    |C_3_3_addr_reg_662                |  64|  32|    4|          0|
    |trunc_ln84_reg_654                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1844| 544|  822|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  store_block_C_proc_Pipeline_store_block_C|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  store_block_C_proc_Pipeline_store_block_C|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  store_block_C_proc_Pipeline_store_block_C|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  store_block_C_proc_Pipeline_store_block_C|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  store_block_C_proc_Pipeline_store_block_C|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  store_block_C_proc_Pipeline_store_block_C|  return value|
|block_C_drainer_09_dout             |   in|   32|     ap_fifo|                         block_C_drainer_09|       pointer|
|block_C_drainer_09_num_data_valid   |   in|    2|     ap_fifo|                         block_C_drainer_09|       pointer|
|block_C_drainer_09_fifo_cap         |   in|    2|     ap_fifo|                         block_C_drainer_09|       pointer|
|block_C_drainer_09_empty_n          |   in|    1|     ap_fifo|                         block_C_drainer_09|       pointer|
|block_C_drainer_09_read             |  out|    1|     ap_fifo|                         block_C_drainer_09|       pointer|
|block_C_drainer_110_dout            |   in|   32|     ap_fifo|                        block_C_drainer_110|       pointer|
|block_C_drainer_110_num_data_valid  |   in|    2|     ap_fifo|                        block_C_drainer_110|       pointer|
|block_C_drainer_110_fifo_cap        |   in|    2|     ap_fifo|                        block_C_drainer_110|       pointer|
|block_C_drainer_110_empty_n         |   in|    1|     ap_fifo|                        block_C_drainer_110|       pointer|
|block_C_drainer_110_read            |  out|    1|     ap_fifo|                        block_C_drainer_110|       pointer|
|block_C_drainer_211_dout            |   in|   32|     ap_fifo|                        block_C_drainer_211|       pointer|
|block_C_drainer_211_num_data_valid  |   in|    2|     ap_fifo|                        block_C_drainer_211|       pointer|
|block_C_drainer_211_fifo_cap        |   in|    2|     ap_fifo|                        block_C_drainer_211|       pointer|
|block_C_drainer_211_empty_n         |   in|    1|     ap_fifo|                        block_C_drainer_211|       pointer|
|block_C_drainer_211_read            |  out|    1|     ap_fifo|                        block_C_drainer_211|       pointer|
|block_C_drainer_312_dout            |   in|   32|     ap_fifo|                        block_C_drainer_312|       pointer|
|block_C_drainer_312_num_data_valid  |   in|    2|     ap_fifo|                        block_C_drainer_312|       pointer|
|block_C_drainer_312_fifo_cap        |   in|    2|     ap_fifo|                        block_C_drainer_312|       pointer|
|block_C_drainer_312_empty_n         |   in|    1|     ap_fifo|                        block_C_drainer_312|       pointer|
|block_C_drainer_312_read            |  out|    1|     ap_fifo|                        block_C_drainer_312|       pointer|
|C_3_3_address0                      |  out|    4|   ap_memory|                                      C_3_3|         array|
|C_3_3_ce0                           |  out|    1|   ap_memory|                                      C_3_3|         array|
|C_3_3_we0                           |  out|    1|   ap_memory|                                      C_3_3|         array|
|C_3_3_d0                            |  out|   32|   ap_memory|                                      C_3_3|         array|
|C_3_3_address1                      |  out|    4|   ap_memory|                                      C_3_3|         array|
|C_3_3_ce1                           |  out|    1|   ap_memory|                                      C_3_3|         array|
|C_3_3_q1                            |   in|   32|   ap_memory|                                      C_3_3|         array|
|C_3_2_address0                      |  out|    4|   ap_memory|                                      C_3_2|         array|
|C_3_2_ce0                           |  out|    1|   ap_memory|                                      C_3_2|         array|
|C_3_2_we0                           |  out|    1|   ap_memory|                                      C_3_2|         array|
|C_3_2_d0                            |  out|   32|   ap_memory|                                      C_3_2|         array|
|C_3_2_address1                      |  out|    4|   ap_memory|                                      C_3_2|         array|
|C_3_2_ce1                           |  out|    1|   ap_memory|                                      C_3_2|         array|
|C_3_2_q1                            |   in|   32|   ap_memory|                                      C_3_2|         array|
|C_3_1_address0                      |  out|    4|   ap_memory|                                      C_3_1|         array|
|C_3_1_ce0                           |  out|    1|   ap_memory|                                      C_3_1|         array|
|C_3_1_we0                           |  out|    1|   ap_memory|                                      C_3_1|         array|
|C_3_1_d0                            |  out|   32|   ap_memory|                                      C_3_1|         array|
|C_3_1_address1                      |  out|    4|   ap_memory|                                      C_3_1|         array|
|C_3_1_ce1                           |  out|    1|   ap_memory|                                      C_3_1|         array|
|C_3_1_q1                            |   in|   32|   ap_memory|                                      C_3_1|         array|
|C_3_0_address0                      |  out|    4|   ap_memory|                                      C_3_0|         array|
|C_3_0_ce0                           |  out|    1|   ap_memory|                                      C_3_0|         array|
|C_3_0_we0                           |  out|    1|   ap_memory|                                      C_3_0|         array|
|C_3_0_d0                            |  out|   32|   ap_memory|                                      C_3_0|         array|
|C_3_0_address1                      |  out|    4|   ap_memory|                                      C_3_0|         array|
|C_3_0_ce1                           |  out|    1|   ap_memory|                                      C_3_0|         array|
|C_3_0_q1                            |   in|   32|   ap_memory|                                      C_3_0|         array|
|C_2_3_address0                      |  out|    4|   ap_memory|                                      C_2_3|         array|
|C_2_3_ce0                           |  out|    1|   ap_memory|                                      C_2_3|         array|
|C_2_3_we0                           |  out|    1|   ap_memory|                                      C_2_3|         array|
|C_2_3_d0                            |  out|   32|   ap_memory|                                      C_2_3|         array|
|C_2_3_address1                      |  out|    4|   ap_memory|                                      C_2_3|         array|
|C_2_3_ce1                           |  out|    1|   ap_memory|                                      C_2_3|         array|
|C_2_3_q1                            |   in|   32|   ap_memory|                                      C_2_3|         array|
|C_2_2_address0                      |  out|    4|   ap_memory|                                      C_2_2|         array|
|C_2_2_ce0                           |  out|    1|   ap_memory|                                      C_2_2|         array|
|C_2_2_we0                           |  out|    1|   ap_memory|                                      C_2_2|         array|
|C_2_2_d0                            |  out|   32|   ap_memory|                                      C_2_2|         array|
|C_2_2_address1                      |  out|    4|   ap_memory|                                      C_2_2|         array|
|C_2_2_ce1                           |  out|    1|   ap_memory|                                      C_2_2|         array|
|C_2_2_q1                            |   in|   32|   ap_memory|                                      C_2_2|         array|
|C_2_1_address0                      |  out|    4|   ap_memory|                                      C_2_1|         array|
|C_2_1_ce0                           |  out|    1|   ap_memory|                                      C_2_1|         array|
|C_2_1_we0                           |  out|    1|   ap_memory|                                      C_2_1|         array|
|C_2_1_d0                            |  out|   32|   ap_memory|                                      C_2_1|         array|
|C_2_1_address1                      |  out|    4|   ap_memory|                                      C_2_1|         array|
|C_2_1_ce1                           |  out|    1|   ap_memory|                                      C_2_1|         array|
|C_2_1_q1                            |   in|   32|   ap_memory|                                      C_2_1|         array|
|C_2_0_address0                      |  out|    4|   ap_memory|                                      C_2_0|         array|
|C_2_0_ce0                           |  out|    1|   ap_memory|                                      C_2_0|         array|
|C_2_0_we0                           |  out|    1|   ap_memory|                                      C_2_0|         array|
|C_2_0_d0                            |  out|   32|   ap_memory|                                      C_2_0|         array|
|C_2_0_address1                      |  out|    4|   ap_memory|                                      C_2_0|         array|
|C_2_0_ce1                           |  out|    1|   ap_memory|                                      C_2_0|         array|
|C_2_0_q1                            |   in|   32|   ap_memory|                                      C_2_0|         array|
|C_1_3_address0                      |  out|    4|   ap_memory|                                      C_1_3|         array|
|C_1_3_ce0                           |  out|    1|   ap_memory|                                      C_1_3|         array|
|C_1_3_we0                           |  out|    1|   ap_memory|                                      C_1_3|         array|
|C_1_3_d0                            |  out|   32|   ap_memory|                                      C_1_3|         array|
|C_1_3_address1                      |  out|    4|   ap_memory|                                      C_1_3|         array|
|C_1_3_ce1                           |  out|    1|   ap_memory|                                      C_1_3|         array|
|C_1_3_q1                            |   in|   32|   ap_memory|                                      C_1_3|         array|
|C_1_2_address0                      |  out|    4|   ap_memory|                                      C_1_2|         array|
|C_1_2_ce0                           |  out|    1|   ap_memory|                                      C_1_2|         array|
|C_1_2_we0                           |  out|    1|   ap_memory|                                      C_1_2|         array|
|C_1_2_d0                            |  out|   32|   ap_memory|                                      C_1_2|         array|
|C_1_2_address1                      |  out|    4|   ap_memory|                                      C_1_2|         array|
|C_1_2_ce1                           |  out|    1|   ap_memory|                                      C_1_2|         array|
|C_1_2_q1                            |   in|   32|   ap_memory|                                      C_1_2|         array|
|C_1_1_address0                      |  out|    4|   ap_memory|                                      C_1_1|         array|
|C_1_1_ce0                           |  out|    1|   ap_memory|                                      C_1_1|         array|
|C_1_1_we0                           |  out|    1|   ap_memory|                                      C_1_1|         array|
|C_1_1_d0                            |  out|   32|   ap_memory|                                      C_1_1|         array|
|C_1_1_address1                      |  out|    4|   ap_memory|                                      C_1_1|         array|
|C_1_1_ce1                           |  out|    1|   ap_memory|                                      C_1_1|         array|
|C_1_1_q1                            |   in|   32|   ap_memory|                                      C_1_1|         array|
|C_1_0_address0                      |  out|    4|   ap_memory|                                      C_1_0|         array|
|C_1_0_ce0                           |  out|    1|   ap_memory|                                      C_1_0|         array|
|C_1_0_we0                           |  out|    1|   ap_memory|                                      C_1_0|         array|
|C_1_0_d0                            |  out|   32|   ap_memory|                                      C_1_0|         array|
|C_1_0_address1                      |  out|    4|   ap_memory|                                      C_1_0|         array|
|C_1_0_ce1                           |  out|    1|   ap_memory|                                      C_1_0|         array|
|C_1_0_q1                            |   in|   32|   ap_memory|                                      C_1_0|         array|
|C_0_3_address0                      |  out|    4|   ap_memory|                                      C_0_3|         array|
|C_0_3_ce0                           |  out|    1|   ap_memory|                                      C_0_3|         array|
|C_0_3_we0                           |  out|    1|   ap_memory|                                      C_0_3|         array|
|C_0_3_d0                            |  out|   32|   ap_memory|                                      C_0_3|         array|
|C_0_3_address1                      |  out|    4|   ap_memory|                                      C_0_3|         array|
|C_0_3_ce1                           |  out|    1|   ap_memory|                                      C_0_3|         array|
|C_0_3_q1                            |   in|   32|   ap_memory|                                      C_0_3|         array|
|C_0_2_address0                      |  out|    4|   ap_memory|                                      C_0_2|         array|
|C_0_2_ce0                           |  out|    1|   ap_memory|                                      C_0_2|         array|
|C_0_2_we0                           |  out|    1|   ap_memory|                                      C_0_2|         array|
|C_0_2_d0                            |  out|   32|   ap_memory|                                      C_0_2|         array|
|C_0_2_address1                      |  out|    4|   ap_memory|                                      C_0_2|         array|
|C_0_2_ce1                           |  out|    1|   ap_memory|                                      C_0_2|         array|
|C_0_2_q1                            |   in|   32|   ap_memory|                                      C_0_2|         array|
|C_0_1_address0                      |  out|    4|   ap_memory|                                      C_0_1|         array|
|C_0_1_ce0                           |  out|    1|   ap_memory|                                      C_0_1|         array|
|C_0_1_we0                           |  out|    1|   ap_memory|                                      C_0_1|         array|
|C_0_1_d0                            |  out|   32|   ap_memory|                                      C_0_1|         array|
|C_0_1_address1                      |  out|    4|   ap_memory|                                      C_0_1|         array|
|C_0_1_ce1                           |  out|    1|   ap_memory|                                      C_0_1|         array|
|C_0_1_q1                            |   in|   32|   ap_memory|                                      C_0_1|         array|
|C_0_0_address0                      |  out|    4|   ap_memory|                                      C_0_0|         array|
|C_0_0_ce0                           |  out|    1|   ap_memory|                                      C_0_0|         array|
|C_0_0_we0                           |  out|    1|   ap_memory|                                      C_0_0|         array|
|C_0_0_d0                            |  out|   32|   ap_memory|                                      C_0_0|         array|
|C_0_0_address1                      |  out|    4|   ap_memory|                                      C_0_0|         array|
|C_0_0_ce1                           |  out|    1|   ap_memory|                                      C_0_0|         array|
|C_0_0_q1                            |   in|   32|   ap_memory|                                      C_0_0|         array|
|p_udiv135_i_i                       |   in|    4|     ap_none|                              p_udiv135_i_i|        scalar|
|sub_ln87                            |   in|    4|     ap_none|                                   sub_ln87|        scalar|
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

