Analysis & Synthesis report for multicycle
Sun Nov 26 23:43:47 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |multicycle|FSM:Control|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for memory:DualMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_9jf2:auto_generated
 15. Parameter Settings for User Entity Instance: FSM:Control
 16. Parameter Settings for User Entity Instance: memory:DualMem|DualMem:inst|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: sExtend:SE4
 18. Parameter Settings for User Entity Instance: zExtend:ZE3
 19. Parameter Settings for User Entity Instance: zExtend:ZE5
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "Adder:CountAdder"
 22. Port Connectivity Checks: "register_8bit:WBIR_reg"
 23. Port Connectivity Checks: "mux2to1_8bit:NOOPMux4"
 24. Port Connectivity Checks: "register_8bit:XIR_reg"
 25. Port Connectivity Checks: "mux2to1_8bit:NOOPMux3"
 26. Port Connectivity Checks: "mux2to1_2bit:R1Sel_mux"
 27. Port Connectivity Checks: "Adder:BranchAdder"
 28. Port Connectivity Checks: "register_8bit:RFIR_reg"
 29. Port Connectivity Checks: "mux2to1_8bit:NOOPMux2"
 30. Port Connectivity Checks: "register_8bit:DIR_reg"
 31. Port Connectivity Checks: "mux2to1_8bit:NOOPMux1"
 32. Port Connectivity Checks: "Adder:PCAdder"
 33. Port Connectivity Checks: "mux3to1_8bit:AddrSel_mux"
 34. Port Connectivity Checks: "HEXs:HEX_display"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 26 23:43:47 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; multicycle                                  ;
; Top-level Entity Name           ; multicycle                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 116                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; multicycle         ; multicycle         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; mux4to1_8bit.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/mux4to1_8bit.v         ;         ;
; mux3to1_8bit.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/mux3to1_8bit.v         ;         ;
; Adder.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/Adder.v                ;         ;
; register_16bit.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/register_16bit.v       ;         ;
; register_8bit.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/register_8bit.v        ;         ;
; mux2to1_8bit.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/mux2to1_8bit.v         ;         ;
; mux2to1_2bit.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/mux2to1_2bit.v         ;         ;
; multicycle.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v           ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/ALU.v                  ;         ;
; RF.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/RF.v                   ;         ;
; extend.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/extend.v               ;         ;
; HEX.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v                  ;         ;
; FSM.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v                  ;         ;
; memory.bdf                       ; yes             ; User Block Diagram/Schematic File      ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/memory.bdf             ;         ;
; dualmem.v                        ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/dualmem.v              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; db/altsyncram_9jf2.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/db/altsyncram_9jf2.tdf ;         ;
; test1/data.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/test1/data.mif         ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 153          ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 236          ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 54           ;
;     -- 5 input functions                    ; 35           ;
;     -- 4 input functions                    ; 76           ;
;     -- <=3 input functions                  ; 71           ;
;                                             ;              ;
; Dedicated logic registers                   ; 116          ;
;                                             ;              ;
; I/O pins                                    ; 67           ;
; Total MLAB memory bits                      ; 0            ;
; Total block memory bits                     ; 2048         ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[1]~input ;
; Maximum fan-out                             ; 124          ;
; Total fan-out                               ; 1742         ;
; Average fan-out                             ; 3.53         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |multicycle                                  ; 236 (1)             ; 116 (2)                   ; 2048              ; 0          ; 67   ; 0            ; |multicycle                                                                                            ; multicycle      ; work         ;
;    |ALU:ALU|                                 ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|ALU:ALU                                                                                    ; ALU             ; work         ;
;    |Adder:BranchAdder|                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|Adder:BranchAdder                                                                          ; Adder           ; work         ;
;    |FSM:Control|                             ; 43 (43)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|FSM:Control                                                                                ; FSM             ; work         ;
;    |HEXs:HEX_display|                        ; 66 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display                                                                           ; HEXs            ; work         ;
;       |HEX:hex0|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex0                                                                  ; HEX             ; work         ;
;       |HEX:hex1|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex1                                                                  ; HEX             ; work         ;
;       |HEX:hex2|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex2                                                                  ; HEX             ; work         ;
;       |HEX:hex3|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex3                                                                  ; HEX             ; work         ;
;       |HEX:hex4|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex4                                                                  ; HEX             ; work         ;
;       |HEX:hex5|                             ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|HEXs:HEX_display|HEX:hex5                                                                  ; HEX             ; work         ;
;    |RF:RF_block|                             ; 4 (4)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |multicycle|RF:RF_block                                                                                ; RF              ; work         ;
;    |memory:DualMem|                          ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DualMem                                                                             ; memory          ; work         ;
;       |DualMem:inst|                         ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DualMem|DualMem:inst                                                                ; DualMem         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DualMem|DualMem:inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_9jf2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |multicycle|memory:DualMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_9jf2:auto_generated ; altsyncram_9jf2 ; work         ;
;    |mux2to1_2bit:R1Sel_mux|                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_2bit:R1Sel_mux                                                                     ; mux2to1_2bit    ; work         ;
;    |mux2to1_8bit:ALU1_mux|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:ALU1_mux                                                                      ; mux2to1_8bit    ; work         ;
;    |mux2to1_8bit:Data1|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:Data1                                                                         ; mux2to1_8bit    ; work         ;
;    |mux2to1_8bit:Data2|                      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:Data2                                                                         ; mux2to1_8bit    ; work         ;
;    |mux2to1_8bit:NOOPMux1|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:NOOPMux1                                                                      ; mux2to1_8bit    ; work         ;
;    |mux2to1_8bit:NOOPMux2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:NOOPMux2                                                                      ; mux2to1_8bit    ; work         ;
;    |mux2to1_8bit:NOOPMux3|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:NOOPMux3                                                                      ; mux2to1_8bit    ; work         ;
;    |mux2to1_8bit:NOOPMux4|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux2to1_8bit:NOOPMux4                                                                      ; mux2to1_8bit    ; work         ;
;    |mux4to1_8bit:ALU2_mux|                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|mux4to1_8bit:ALU2_mux                                                                      ; mux4to1_8bit    ; work         ;
;    |register_8bit:ALUOut_reg|                ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:ALUOut_reg                                                                   ; register_8bit   ; work         ;
;    |register_8bit:DIR_reg|                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:DIR_reg                                                                      ; register_8bit   ; work         ;
;    |register_8bit:PC1|                       ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:PC1                                                                          ; register_8bit   ; work         ;
;    |register_8bit:PC2|                       ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:PC2                                                                          ; register_8bit   ; work         ;
;    |register_8bit:PC3|                       ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:PC3                                                                          ; register_8bit   ; work         ;
;    |register_8bit:R1|                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:R1                                                                           ; register_8bit   ; work         ;
;    |register_8bit:R2|                        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:R2                                                                           ; register_8bit   ; work         ;
;    |register_8bit:RFIR_reg|                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:RFIR_reg                                                                     ; register_8bit   ; work         ;
;    |register_8bit:WBIR_reg|                  ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:WBIR_reg                                                                     ; register_8bit   ; work         ;
;    |register_8bit:XIR_reg|                   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |multicycle|register_8bit:XIR_reg                                                                      ; register_8bit   ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                  ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+
; memory:DualMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_9jf2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ./test1/data.mif ;
+-------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |multicycle|FSM:Control|state                                 ;
+-----------------+------------+--------------+-----------------+---------------+
; Name            ; state.stop ; state.b_fail ; state.normal_op ; state.reset_s ;
+-----------------+------------+--------------+-----------------+---------------+
; state.reset_s   ; 0          ; 0            ; 0               ; 0             ;
; state.normal_op ; 0          ; 0            ; 1               ; 1             ;
; state.b_fail    ; 0          ; 1            ; 0               ; 1             ;
; state.stop      ; 1          ; 0            ; 0               ; 1             ;
+-----------------+------------+--------------+-----------------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; FSM:Control|stage5.s5_noop_373                      ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage5.s5_most_379                      ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage4.s4_Load_427                      ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage4.s4_Store_421                     ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage4.s4_noop_385                      ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage4.s4_Ori_397                       ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage4.s4_Shift_391                     ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage4.s4_Nand_403                      ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage4.s4_Sub_409                       ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|MemRead                                 ; FSM:Control|stage4.s4_Add_415 ; yes                    ;
; FSM:Control|R1Sel                                   ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|R1B                                     ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|R2B                                     ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage4.s4_Add_415                       ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage3.s3_Ori_439                       ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage3.s3_noop_433                      ; FSM:Control|state.normal_op   ; yes                    ;
; FSM:Control|stage1.s1_460                           ; FSM:Control|state.normal_op   ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                          ;
+----------------------------------------+------------------------------------+
; Register name                          ; Reason for Removal                 ;
+----------------------------------------+------------------------------------+
; register_8bit:PC|q[0]                  ; Merged with register_8bit:PC1|q[0] ;
; register_8bit:PC|q[1]                  ; Merged with register_8bit:PC1|q[1] ;
; register_8bit:PC|q[2]                  ; Merged with register_8bit:PC1|q[2] ;
; register_8bit:PC|q[3]                  ; Merged with register_8bit:PC1|q[3] ;
; register_8bit:PC|q[4]                  ; Merged with register_8bit:PC1|q[4] ;
; register_8bit:PC|q[5]                  ; Merged with register_8bit:PC1|q[5] ;
; register_8bit:PC|q[6]                  ; Merged with register_8bit:PC1|q[6] ;
; register_8bit:PC|q[7]                  ; Merged with register_8bit:PC1|q[7] ;
; FSM:Control|state~5                    ; Lost fanout                        ;
; FSM:Control|state~6                    ; Lost fanout                        ;
; FSM:Control|state~7                    ; Lost fanout                        ;
; Total Number of Removed Registers = 11 ;                                    ;
+----------------------------------------+------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 116   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 116   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle|register_8bit:PC1|q[2]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |multicycle|register_8bit:ALUOut_reg|q[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |multicycle|register_8bit:R1|q[2]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |multicycle|register_8bit:R2|q[1]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |multicycle|HEXs:HEX_display|Mux2         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicycle|mux4to1_8bit:ALU2_mux|Mux2    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle|mux4to1_8bit:ALU2_mux|Mux4    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |multicycle|mux4to1_8bit:ALU2_mux|Mux6    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |multicycle|FSM:Control|state             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |multicycle|FSM:Control|stage4            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |multicycle|ALU:ALU|tmp_out[3]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:DualMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_9jf2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:Control ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; s1             ; 00000 ; Unsigned Binary                 ;
; s1b            ; 00001 ; Unsigned Binary                 ;
; s2             ; 00010 ; Unsigned Binary                 ;
; s3_LStASuNaSh  ; 00011 ; Unsigned Binary                 ;
; s3_Ori         ; 00100 ; Unsigned Binary                 ;
; s3_noop        ; 00101 ; Unsigned Binary                 ;
; s4_Load        ; 00110 ; Unsigned Binary                 ;
; s4_Store       ; 00111 ; Unsigned Binary                 ;
; s4_Add         ; 01000 ; Unsigned Binary                 ;
; s4_Sub         ; 01001 ; Unsigned Binary                 ;
; s4_Nand        ; 01010 ; Unsigned Binary                 ;
; s4_Ori         ; 01011 ; Unsigned Binary                 ;
; s4_Shift       ; 01100 ; Unsigned Binary                 ;
; s4_noop        ; 01101 ; Unsigned Binary                 ;
; s5_most        ; 01110 ; Unsigned Binary                 ;
; s5_noop        ; 01111 ; Unsigned Binary                 ;
; s5_ori         ; 10000 ; Unsigned Binary                 ;
; reset_s        ; 000   ; Unsigned Binary                 ;
; normal_op      ; 001   ; Unsigned Binary                 ;
; b_fail         ; 010   ; Unsigned Binary                 ;
; stop           ; 011   ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:DualMem|DualMem:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ./test1/data.mif     ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_9jf2      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sExtend:SE4 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: zExtend:ZE3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 3     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: zExtend:ZE5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 5     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; memory:DualMem|DualMem:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                           ;
;     -- NUMWORDS_A                         ; 256                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 8                                                           ;
;     -- NUMWORDS_B                         ; 256                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
+-------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Adder:CountAdder" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in2[15..1] ; Input ; Info     ; Stuck at GND ;
; in2[0]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_8bit:WBIR_reg"                                                                                                                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2to1_8bit:NOOPMux4"                                                                                                                                                   ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_8bit:XIR_reg"                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2to1_8bit:NOOPMux3"                                                                                                                                                   ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "mux2to1_2bit:R1Sel_mux" ;
+-----------+-------+----------+---------------------+
; Port      ; Type  ; Severity ; Details             ;
+-----------+-------+----------+---------------------+
; data1x[1] ; Input ; Info     ; Stuck at GND        ;
; data1x[0] ; Input ; Info     ; Stuck at VCC        ;
+-----------+-------+----------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Adder:BranchAdder"                                                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in1  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "in1[15..8]" will be connected to GND. ;
; in2  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "in2[15..8]" will be connected to GND. ;
; out  ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "out[15..8]" have no fanouts                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_8bit:RFIR_reg"                                                                                                                                                          ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2to1_8bit:NOOPMux2"                                                                                                                                                   ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_8bit:DIR_reg"                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux2to1_8bit:NOOPMux1"                                                                                                                                                         ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data1x[7..4] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; data1x[3]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; data1x[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; data1x[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; data1x[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; result       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Adder:PCAdder"    ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in1[15..8] ; Input ; Info     ; Stuck at GND ;
; in2[15..1] ; Input ; Info     ; Stuck at GND ;
; in2[0]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux3to1_8bit:AddrSel_mux"                                                                                                                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data2x ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEXs:HEX_display"                                                                                                                            ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; in4  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "in4[15..1]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 116                         ;
;     CLR               ; 34                          ;
;     CLR SCLR          ; 16                          ;
;     CLR SCLR SLD      ; 8                           ;
;     CLR SLD           ; 24                          ;
;     ENA CLR           ; 34                          ;
; arriav_lcell_comb     ; 242                         ;
;     arith             ; 17                          ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 8                           ;
;         5 data inputs ; 8                           ;
;     normal            ; 225                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 39                          ;
;         4 data inputs ; 76                          ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 54                          ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.70                        ;
; Average LUT depth     ; 2.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 26 23:43:35 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_8bit.v
    Info (12023): Found entity 1: mux4to1_8bit File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/mux4to1_8bit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux3to1_8bit.v
    Info (12023): Found entity 1: mux3to1_8bit File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/mux3to1_8bit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: Adder File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/Adder.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file register_16bit.v
    Info (12023): Found entity 1: register_16bit File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/register_16bit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file register_8bit.v
    Info (12023): Found entity 1: register_8bit File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/register_8bit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_8bit.v
    Info (12023): Found entity 1: mux2to1_8bit File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/mux2to1_8bit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_2bit.v
    Info (12023): Found entity 1: mux2to1_2bit File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/mux2to1_2bit.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file multicycle.v
    Info (12023): Found entity 1: multicycle File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/DataMemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/ALU.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rf.v
    Info (12023): Found entity 1: RF File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/RF.v Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file extend.v
    Info (12023): Found entity 1: zExtend File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/extend.v Line: 29
    Info (12023): Found entity 2: sExtend File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/extend.v Line: 38
Info (12021): Found 3 design units, including 3 entities, in source file hex.v
    Info (12023): Found entity 1: chooseHEXs File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 29
    Info (12023): Found entity 2: HEXs File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 59
    Info (12023): Found entity 3: HEX File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file memory.bdf
    Info (12023): Found entity 1: memory
Warning (10236): Verilog HDL Implicit Net warning at multicycle.v(61): created implicit net for "count" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 61
Info (12127): Elaborating entity "multicycle" for the top level hierarchy
Warning (10034): Output port "LEDR[17..10]" at multicycle.v(38) has no driver File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
Info (12128): Elaborating entity "HEXs" for hierarchy "HEXs:HEX_display" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 64
Warning (10235): Verilog HDL Always Construct warning at HEX.v(82): variable "in0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at HEX.v(83): variable "in0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at HEX.v(90): variable "in1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at HEX.v(91): variable "in1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 91
Warning (10235): Verilog HDL Always Construct warning at HEX.v(92): variable "in2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 92
Warning (10235): Verilog HDL Always Construct warning at HEX.v(93): variable "in2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at HEX.v(94): variable "in3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 94
Warning (10235): Verilog HDL Always Construct warning at HEX.v(95): variable "in3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 95
Warning (10235): Verilog HDL Always Construct warning at HEX.v(98): variable "in0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 98
Warning (10235): Verilog HDL Always Construct warning at HEX.v(99): variable "in0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at HEX.v(100): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at HEX.v(101): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at HEX.v(102): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 102
Warning (10235): Verilog HDL Always Construct warning at HEX.v(103): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at HEX.v(106): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 106
Warning (10235): Verilog HDL Always Construct warning at HEX.v(107): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 107
Warning (10235): Verilog HDL Always Construct warning at HEX.v(108): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 108
Warning (10235): Verilog HDL Always Construct warning at HEX.v(109): variable "in4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 109
Info (12128): Elaborating entity "HEX" for hierarchy "HEXs:HEX_display|HEX:hex0" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/HEX.v Line: 116
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:Control" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 88
Warning (10270): Verilog HDL Case Statement warning at FSM.v(78): incomplete case statement has no default case item File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at FSM.v(78): inferring latch(es) for variable "stage1", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at FSM.v(78): inferring latch(es) for variable "stage2", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at FSM.v(78): inferring latch(es) for variable "stage3", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at FSM.v(78): inferring latch(es) for variable "stage4", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at FSM.v(78): inferring latch(es) for variable "stage5", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Warning (10240): Verilog HDL Always Construct warning at FSM.v(115): inferring latch(es) for variable "S3Load", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at FSM.v(115): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at FSM.v(115): inferring latch(es) for variable "R1Sel", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at FSM.v(115): inferring latch(es) for variable "R1B", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Warning (10240): Verilog HDL Always Construct warning at FSM.v(115): inferring latch(es) for variable "R2B", which holds its previous value in one or more paths through the always construct File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Info (10041): Inferred latch for "R2B" at FSM.v(115) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Info (10041): Inferred latch for "R1B" at FSM.v(115) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Info (10041): Inferred latch for "R1Sel" at FSM.v(115) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Info (10041): Inferred latch for "MemRead" at FSM.v(115) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Info (10041): Inferred latch for "S3Load" at FSM.v(115) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 115
Info (10041): Inferred latch for "stage5.s5_ori" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage5.s5_noop" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage5.s5_most" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage4.s4_noop" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage4.s4_Shift" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage4.s4_Ori" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage4.s4_Nand" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage4.s4_Sub" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage4.s4_Add" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage4.s4_Store" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage4.s4_Load" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage3.s3_noop" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage3.s3_Ori" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage3.s3_LStASuNaSh" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage2.s2" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage1.s1b" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (10041): Inferred latch for "stage1.s1" at FSM.v(78) File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 78
Info (12128): Elaborating entity "mux3to1_8bit" for hierarchy "mux3to1_8bit:AddrSel_mux" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 96
Info (12128): Elaborating entity "register_8bit" for hierarchy "register_8bit:PC" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 102
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:PCAdder" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 107
Info (12128): Elaborating entity "memory" for hierarchy "memory:DualMem" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 113
Info (12128): Elaborating entity "mux2to1_8bit" for hierarchy "memory:DualMem|mux2to1_8bit:inst3"
Warning (12125): Using design file dualmem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DualMem File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/dualmem.v Line: 40
Info (12128): Elaborating entity "DualMem" for hierarchy "memory:DualMem|DualMem:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:DualMem|DualMem:inst|altsyncram:altsyncram_component" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/dualmem.v Line: 98
Info (12130): Elaborated megafunction instantiation "memory:DualMem|DualMem:inst|altsyncram:altsyncram_component" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/dualmem.v Line: 98
Info (12133): Instantiated megafunction "memory:DualMem|DualMem:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/dualmem.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./test1/data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9jf2.tdf
    Info (12023): Found entity 1: altsyncram_9jf2 File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/db/altsyncram_9jf2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9jf2" for hierarchy "memory:DualMem|DualMem:inst|altsyncram:altsyncram_component|altsyncram_9jf2:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux2to1_2bit" for hierarchy "mux2to1_2bit:R1Sel_mux" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 168
Info (12128): Elaborating entity "RF" for hierarchy "RF:RF_block" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 182
Info (12128): Elaborating entity "mux4to1_8bit" for hierarchy "mux4to1_8bit:ALU2_mux" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 240
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 246
Info (12128): Elaborating entity "sExtend" for hierarchy "sExtend:SE4" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 248
Info (12128): Elaborating entity "zExtend" for hierarchy "zExtend:ZE3" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 249
Info (12128): Elaborating entity "zExtend" for hierarchy "zExtend:ZE5" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 250
Info (12128): Elaborating entity "register_16bit" for hierarchy "register_16bit:Count_reg" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 292
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire1[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire1[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire1[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire1[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire1[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire1[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "NOOPMuxWire1[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire1[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire2[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire3[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[15]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[14]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[13]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[12]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[11]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[10]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[9]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
    Warning (12110): Net "NOOPMuxWire4[8]" is missing source, defaulting to GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 44
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "FSM:Control|R2B" merged with LATCH primitive "FSM:Control|R1B" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/FSM.v Line: 30
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 35
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 35
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/BAly/Documents/EngsciECE3/ComputerOrganization/Project/ECE352_Project_2017/processor_v3_verilog/multicycle.v Line: 35
Info (21057): Implemented 385 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 310 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1196 warnings
    Info: Peak virtual memory: 728 megabytes
    Info: Processing ended: Sun Nov 26 23:43:47 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


