Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 18 20:12:56 2020
| Host         : umma running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file ./Impl/TopDown/top-post-link-timing-summary.txt
| Design       : mkPcieTop
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.545      -63.279                    247               314146       -0.313     -460.620                  17675               313847        0.000        0.000                       0                 98142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
pci_refclk               {0.000 5.000}        10.000          100.000         
txoutclk_x1y0            {0.000 5.000}        10.000          100.000         
  clk_125mhz_x1y0        {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x1y0  {0.000 4.000}        8.000           125.000         
  clk_250mhz_x1y0        {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x1y0  {0.000 2.000}        4.000           250.000         
  mmcm_fb                {0.000 5.000}        10.000          100.000         
  userclk1               {0.000 1.000}        2.000           500.000         
  userclk2               {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKFBOUT  {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKOUT0   {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKOUT0B  {2.000 4.000}        4.000           250.000         
    clkgen_pll_CLKOUT1   {0.000 20.000}       40.000          25.000          
    clkgen_pll_CLKOUT1B  {20.000 40.000}      40.000          25.000          
    clkgen_pll_CLKOUT2   {0.000 2.000}        4.000           250.000         
    clkgen_pll_CLKOUT2B  {2.000 4.000}        4.000           250.000         
    clkgen_pll_CLKOUT3   {0.000 5.000}        10.000          100.000         
    clkgen_pll_CLKOUT3B  {5.000 10.000}       10.000          100.000         
    clkgen_pll_CLKOUT4   {0.000 5.000}        10.000          100.000         
    clkgen_pll_CLKOUT5   {0.000 5.000}        10.000          100.000         
    clkgen_pll_CLKOUT6   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pci_refclk                     8.863        0.000                      0                   56        0.027        0.000                      0                   56        4.358        0.000                       0                    84  
txoutclk_x1y0                                                                                                                                                              3.000        0.000                       0                     3  
  clk_125mhz_x1y0              5.325        0.000                      0                 1863       -0.031       -7.025                    227                 1863        2.286        0.000                       0                   820  
    clk_125mhz_mux_x1y0        4.357        0.000                      0                 9799       -0.305      -92.428                   1434                 9799        3.358        0.000                       0                  4665  
  clk_250mhz_x1y0                                                                                                                                                          2.592        0.000                       0                     3  
    clk_250mhz_mux_x1y0        0.363        0.000                      0                 9799       -0.305      -92.428                   1434                 9799        0.000        0.000                       0                  4665  
  mmcm_fb                                                                                                                                                                  8.929        0.000                       0                     2  
  userclk1                     0.303        0.000                      0                  362       -0.107       -9.869                    227                  362        0.000        0.000                       0                    11  
  userclk2                    -0.545      -63.279                    247                33864       -0.313     -151.485                   4922                33864        0.000        0.000                       0                 14556  
    clkgen_pll_CLKFBOUT                                                                                                                                                    2.592        0.000                       0                     3  
    clkgen_pll_CLKOUT0                                                                                                                                                     1.650        0.000                       0                     3  
    clkgen_pll_CLKOUT0B                                                                                                                                                    2.592        0.000                       0                     2  
    clkgen_pll_CLKOUT1        11.776        0.000                      0               267627       -0.072     -183.214                  10802               267627       19.232        0.000                       0                 77974  
    clkgen_pll_CLKOUT1B                                                                                                                                                   38.591        0.000                       0                     2  
    clkgen_pll_CLKOUT2                                                                                                                                                     2.592        0.000                       0                     2  
    clkgen_pll_CLKOUT2B                                                                                                                                                    2.592        0.000                       0                     2  
    clkgen_pll_CLKOUT3                                                                                                                                                     8.592        0.000                       0                     2  
    clkgen_pll_CLKOUT3B                                                                                                                                                    8.592        0.000                       0                     2  
    clkgen_pll_CLKOUT4                                                                                                                                                     8.592        0.000                       0                     2  
    clkgen_pll_CLKOUT5                                                                                                                                                     8.592        0.000                       0                     2  
    clkgen_pll_CLKOUT6                                                                                                                                                     8.592        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x1y0  clk_125mhz_x1y0            2.071        0.000                      0                   46       -0.083       -3.141                     45                   46  
clk_250mhz_mux_x1y0  clk_125mhz_x1y0            1.951        0.000                      0                   46       -0.274      -11.747                     45                   46  
clk_125mhz_x1y0      clk_125mhz_mux_x1y0        7.106        0.000                      0                   18       -0.083       -1.412                     18                   18  
clk_125mhz_mux_x1y0  clk_250mhz_x1y0            0.200        0.000                      0                    1        1.968        0.000                      0                    1  
clk_250mhz_mux_x1y0  clk_250mhz_x1y0            0.326        0.000                      0                    1        2.097        0.000                      0                    1  
clk_125mhz_x1y0      clk_250mhz_mux_x1y0        2.986        0.000                      0                   18       -0.274       -4.854                     18                   18  
clkgen_pll_CLKOUT1   userclk2                   2.696        0.000                      0                  390                                                                        
userclk2             clkgen_pll_CLKOUT0         3.359        0.000                      0                    1                                                                        
userclk2             clkgen_pll_CLKOUT1         2.266        0.000                      0                  352                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clkgen_pll_CLKOUT1  clkgen_pll_CLKOUT1       38.466        0.000                      0                  114        0.421        0.000                      0                  114  
**async_default**   userclk2            userclk2                  2.056        0.000                      0                   97        0.416        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :            0  Failing Endpoints,  Worst Slack        8.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pci_refclk rise@10.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 11.986 - 10.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  host_pcieHostTop_clockGen/O
                         net (fo=11, unplaced)        0.046     2.401    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
                         BUFG (Prop_bufg_I_O)         0.093     2.494 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, unplaced)        0.584     3.078    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
                         SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.078 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, unplaced)         0.000     4.078    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                     10.000    10.000 r  
    AB8                                               0.000    10.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000    10.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  host_pcieHostTop_clockGen/O
                         net (fo=11, unplaced)        0.046    11.464    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
                         BUFG (Prop_bufg_I_O)         0.083    11.547 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, unplaced)        0.439    11.986    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.947    12.933    
                         clock uncertainty           -0.035    12.898    
                         FDRE (Setup_fdre_C_D)        0.043    12.941    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -4.078    
  -------------------------------------------------------------------
                         slack                                  8.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by pci_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pci_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_refclk rise@0.000ns - pci_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  host_pcieHostTop_clockGen/O
                         net (fo=11, unplaced)        0.024     0.465    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
                         BUFG (Prop_bufg_I_O)         0.026     0.491 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, unplaced)        0.114     0.605    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
                         SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.876 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, unplaced)         0.000     0.876    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
                         SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock pci_refclk rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  CLK_pci_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    CLK_pci_sys_clk_p
    AB8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  CLK_pci_sys_clk_p_IBUF_inst/O
                         net (fo=1, estimated)        0.000     0.000    CLK_pci_sys_clk_p_IBUF
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  host_pcieHostTop_clockGen/O
                         net (fo=11, unplaced)        0.024     0.756    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
                         BUFG (Prop_bufg_I_O)         0.030     0.786 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, unplaced)        0.259     1.045    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
                         SRLC32E                                      r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.295     0.750    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.849    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_pci_sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358                           host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358                           host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x1y0
  To Clock:  txoutclk_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x1y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000                          host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000                           host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000                           host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        5.325ns,  Total Violation        0.000ns
Hold  :          227  Failing Endpoints,  Worst Slack       -0.031ns,  Total Violation       -7.025ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPWE
                            (rising edge-triggered cell GTXE2_COMMON clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.389ns (24.230%)  route 1.216ns (75.770%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 9.882 - 8.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.587 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg[5]/Q
                         net (fo=7, unplaced)         0.462     3.049    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/fsm_reg_n_0_[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     3.172 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtx_common.gtxe2_common_i_i_4/O
                         net (fo=3, unplaced)         0.288     3.460    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtx_common.gtxe2_common_i_i_4_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.503 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gtx_common.gtxe2_common_i_i_2/O
                         net (fo=1, unplaced)         0.466     3.969    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/qpll_drp_we
                         GTXE2_COMMON                                 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     8.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     8.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     8.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.439     9.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.083     9.560 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.321     9.882    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/CLK_DCLK
                         GTXE2_COMMON                                 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
                         clock pessimism              0.337    10.219    
                         clock uncertainty           -0.071    10.148    
                         GTXE2_COMMON (Setup_gtxe2_common_DRPCLK_DRPWE)
                                                     -0.853     9.295    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i
  -------------------------------------------------------------------
                         required time                          9.295    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                  5.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.031ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.912%)  route 0.054ns (35.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.114     0.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.026     0.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.098     0.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, unplaced)         0.054     0.814    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.259     0.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.030     0.874 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.243     1.118    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism             -0.313     0.805    
                         FDRE (Hold_fdre_C_D)         0.040     0.845    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                 -0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y11  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360                         host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.350         4.000       3.650                           host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650                           host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        4.357ns,  Total Violation        0.000ns
Hold  :         1434  Failing Endpoints,  Worst Slack       -0.305ns,  Total Violation      -92.428ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.902ns (28.873%)  route 2.222ns (71.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 9.882 - 8.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     3.266 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, estimated)        2.222     5.488    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     8.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     8.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     8.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.439     9.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.560 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.321     9.882    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/CLK_RXUSRCLK
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.337    10.219    
                         clock uncertainty           -0.071    10.148    
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     9.845    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  4.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.305ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.114     0.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.098     0.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pclk_sel_reg
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, unplaced)         0.231     0.991    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2[0]
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.259     0.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.874 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.243     1.118    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pclk_sel_reg
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.313     0.805    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3CHARISK[0])
                                                      0.491     1.296    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                 -0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x1y0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PCIE_2_1/PIPECLK  n/a            4.000         8.000       4.000      PCIE_X1Y0  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.642         4.000       3.358                 host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.642         4.000       3.358                 host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x1y0
  To Clock:  clk_250mhz_x1y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592                host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360              host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
Hold  :         1434  Failing Endpoints,  Worst Slack       -0.305ns,  Total Violation      -92.428ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.902ns (28.873%)  route 2.222ns (71.127%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 5.882 - 4.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     3.266 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, estimated)        2.222     5.488    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     4.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     4.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     4.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.439     5.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     5.560 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.321     5.882    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/CLK_RXUSRCLK
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL                                r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.337     6.219    
                         clock uncertainty           -0.065     6.154    
    GTXE2_CHANNEL_X1Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     5.851    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          5.851    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                  0.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.305ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.114     0.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.098     0.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pclk_sel_reg
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, unplaced)         0.231     0.991    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_2[0]
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.259     0.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     0.874 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.243     1.118    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pclk_sel_reg
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.313     0.805    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3CHARISK[0])
                                                      0.491     1.296    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                 -0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x1y0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PCIE_2_1/PIPECLK  n/a            4.000         4.000       0.000      PCIE_X1Y0  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.642         2.000       1.358                 host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK        n/a            0.642         2.000       1.358                 host_pcieHostTop_ep7/pcie_ep/inst/inst/ltssm_reg1_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929                host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
Hold  :          227  Failing Endpoints,  Worst Slack       -0.107ns,  Total Violation       -9.869ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.527ns (49.206%)  route 0.544ns (50.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 4.007 - 2.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, unplaced)         0.466     1.687    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
                         BUFG (Prop_bufg_I_O)         0.093     1.780 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, unplaced)         0.466     2.246    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[11])
                                                      0.527     2.773 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[11]
                         net (fo=1, estimated)        0.544     3.317    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[11]
    RAMB36_X13Y24        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     2.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     2.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     2.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, unplaced)         0.443     3.481    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
                         BUFG (Prop_bufg_I_O)         0.083     3.564 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, unplaced)         0.443     4.007    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X13Y24        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.216     4.223    
                         clock uncertainty           -0.059     4.164    
    RAMB36_X13Y24        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.543     3.621    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          3.621    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                  0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.006ns (2.979%)  route 0.195ns (97.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, unplaced)         0.231     0.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
                         BUFG (Prop_bufg_I_O)         0.026     0.679 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, unplaced)         0.231     0.910    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[38])
                                                      0.006     0.916 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[38]
                         net (fo=1, estimated)        0.195     1.111    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/pipe_stages_1.pipe_rx_chanisaligned_q_reg_3[2]
    RAMB36_X13Y23        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, unplaced)         0.243     0.829    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
                         BUFG (Prop_bufg_I_O)         0.030     0.859 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, unplaced)         0.243     1.102    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X13Y23        RAMB36E1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.180     0.922    
    RAMB36_X13Y23        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.218    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                 -0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a               2.000         2.000       0.000      PCIE_X1Y0  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a               213.360       2.000       211.360               host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK  0.560         0.470       0.090      PCIE_X1Y0  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :          247  Failing Endpoints,  Worst Slack       -0.545ns,  Total Violation      -63.279ns
Hold  :         4922  Failing Endpoints,  Worst Slack       -0.313ns,  Total Violation     -151.485ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.545ns  (required time - arrival time)
  Source:                 host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.690ns (16.613%)  route 3.463ns (83.387%))
  Logic Levels:           9  (LUT2=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.886 - 4.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.466     1.687    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.093     1.780 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.466     2.246    host_pcieHostTop_pciehost_sEngine_0/CLK
                         FDRE                                         r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.469 f  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCount_reg[7]/Q
                         net (fo=9, unplaced)         0.568     3.037    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeReadyFifo/Q[7]
                         LUT6 (Prop_lut6_I0_O)        0.123     3.160 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeReadyFifo/RDY_slave_write_server_writeData_put_INST_0_i_5/O
                         net (fo=3, unplaced)         0.288     3.448    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeReadyFifo/memSlaveEngine_writeBurstCount_reg[0]_0
                         LUT5 (Prop_lut5_I4_O)        0.043     3.491 f  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeReadyFifo/RDY_slave_write_server_writeData_put_INST_0_i_1/O
                         net (fo=13, unplaced)        0.320     3.811    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCountFifo/memSlaveEngine_writeBurstCount_reg[0]
                         LUT5 (Prop_lut5_I3_O)        0.043     3.854 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCountFifo/RDY_slave_write_server_writeData_put_INST_0_i_9/O
                         net (fo=1, unplaced)         0.270     4.124    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCountFifo/RDY_slave_write_server_writeData_put_INST_0_i_9_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     4.167 f  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCountFifo/RDY_slave_write_server_writeData_put_INST_0_i_2/O
                         net (fo=2, unplaced)         0.281     4.448    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCountFifo/RDY_slave_write_server_writeData_put_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.491 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeBurstCountFifo/RDY_slave_write_server_writeData_put_INST_0/O
                         net (fo=1, unplaced)         0.270     4.761    host_pcieHostTop_pciehost_sEngine_0_RDY_slave_write_server_writeData_put
                         LUT2 (Prop_lut2_I0_O)        0.043     4.804 r  memCnx_1_0_writeCnx_dataCnx_putProbe_PROBE_VALID_inferred_i_1/O
                         net (fo=53, unplaced)        0.354     5.158    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/EN_slave_write_server_writeData_put
                         LUT2 (Prop_lut2_I0_O)        0.043     5.201 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_1_memory/RAM_reg_i_39__1/O
                         net (fo=2, unplaced)         0.281     5.482    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/memSlaveEngine_writeDataMimo_ifc_rWriteIndex_reg[1]
                         LUT6 (Prop_lut6_I0_O)        0.043     5.525 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg_i_38/O
                         net (fo=82, unplaced)        0.365     5.890    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/CAN_FIRE_RL_memSlaveEngine_writeDataMimo_ifc_enqueue_fifo
                         LUT2 (Prop_lut2_I1_O)        0.043     5.933 r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg_i_21/O
                         net (fo=2, unplaced)         0.466     6.400    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/D[0]
                         RAMB18E1                                     r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     4.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     4.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     4.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.443     5.481    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.083     5.564 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.321     5.886    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/CLK
                         RAMB18E1                                     r  host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg/CLKBWRCLK
                         clock pessimism              0.216     6.101    
                         clock uncertainty           -0.065     6.037    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.182     5.855    host_pcieHostTop_pciehost_sEngine_0/memSlaveEngine_writeDataMimo_ifc_vfStorage_0_memory/RAM_reg
  -------------------------------------------------------------------
                         required time                          5.855    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                 -0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.313ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[67]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.231     0.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.026     0.679 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.098     0.777    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[35]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.877 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[35]/Q
                         net (fo=1, unplaced)         0.231     1.108    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/trn_td[67]
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[67]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.243     0.829    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.030     0.859 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.243     1.102    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X1Y0            PCIE_2_1                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.180     0.922    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[67])
                                                      0.499     1.421    host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                 -0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000         4.000       0.000      PCIE_X1Y0        host_pcieHostTop_ep7/pcie_ep/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKFBOUT
  To Clock:  clkgen_pll_CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKFBOUT
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592                       host_pcieHostTop_ep7/clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       4.000       96.000     MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT0
  To Clock:  clkgen_pll_CLKOUT0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592                       host_pcieHostTop_ep7/clkgen_clkout0buffer/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.000       1.650                       host_pcieHostTop_ep7/derivedReset/reset_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.000       1.650                       host_pcieHostTop_ep7/derivedReset/reset_meta_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT0B
  To Clock:  clkgen_pll_CLKOUT0B

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT0B
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         4.000       2.592                       host_pcieHostTop_ep7/clkgen_clkout0nbuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.776ns,  Total Violation        0.000ns
Hold  :        10802  Failing Endpoints,  Worst Slack       -0.072ns,  Total Violation     -183.214ns
PW    :            0  Failing Endpoints,  Worst Slack       19.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.776ns  (required time - arrival time)
  Source:                 tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tile_0/lHost_mem/cci_m34_rqs_00_reg[2289]/R
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkgen_pll_CLKOUT1 rise@40.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        27.687ns  (logic 7.942ns (28.684%)  route 19.745ns (71.315%))
  Logic Levels:           63  (CARRY4=15 LUT2=2 LUT3=8 LUT4=8 LUT5=12 LUT6=18)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 41.882 - 40.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.466     1.687    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.093     1.780 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.466     2.246    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.026     1.220 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.466     1.687    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFG (Prop_bufg_I_O)         0.093     1.780 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77972, unplaced)     0.584     2.364    tile_0/lHost_mem/cci_m33_bram_bram/CLK_epPortalClock
                         RAMB36E1                                     r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     4.164 r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_3/DOBDO[12]
                         net (fo=6, unplaced)         0.466     4.630    tile_0/lHost_mem/cci_m33_bram_bram/DOB_R[60]
                         LUT4 (Prop_lut4_I2_O)        0.052     4.682 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[478]_i_26/O
                         net (fo=1, unplaced)         0.000     4.682    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[478]_i_26_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280     4.962 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[478]_i_17/CO[3]
                         net (fo=25, unplaced)        0.477     5.439    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_119_TO_112__ETC___d2164
                         LUT3 (Prop_lut3_I1_O)        0.049     5.488 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_72/O
                         net (fo=1, unplaced)         0.270     5.758    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_72_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.801 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_54/O
                         net (fo=1, unplaced)         0.281     6.082    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.332 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[479]_i_33/CO[3]
                         net (fo=10, unplaced)        0.455     6.787    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_111_TO_104__ETC___d2166
                         LUT5 (Prop_lut5_I3_O)        0.043     6.830 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_53/O
                         net (fo=5, unplaced)         0.298     7.128    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_53_n_0
                         LUT4 (Prop_lut4_I2_O)        0.049     7.177 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_81/O
                         net (fo=1, unplaced)         0.000     7.177    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_81_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280     7.457 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_46/CO[3]
                         net (fo=26, unplaced)        0.478     7.935    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_103_TO_96_1_ETC___d2168
                         LUT3 (Prop_lut3_I1_O)        0.049     7.984 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_50/O
                         net (fo=1, unplaced)         0.270     8.254    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_50_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     8.297 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_15/O
                         net (fo=1, unplaced)         0.281     8.578    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_15_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     8.828 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_6/CO[3]
                         net (fo=11, unplaced)        0.458     9.286    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_95_TO_88_15_ETC___d2170
                         LUT5 (Prop_lut5_I3_O)        0.043     9.329 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_69/O
                         net (fo=5, unplaced)         0.298     9.627    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_69_n_0
                         LUT4 (Prop_lut4_I2_O)        0.049     9.676 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_24/O
                         net (fo=1, unplaced)         0.000     9.676    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_24_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280     9.956 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_7/CO[3]
                         net (fo=27, unplaced)        0.479    10.435    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_87_TO_80_15_ETC___d2172
                         LUT3 (Prop_lut3_I1_O)        0.049    10.484 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_72/O
                         net (fo=1, unplaced)         0.270    10.754    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_72_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    10.797 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_39/O
                         net (fo=1, unplaced)         0.281    11.078    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    11.328 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_9/CO[3]
                         net (fo=11, unplaced)        0.458    11.786    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_79_TO_72_15_ETC___d2174
                         LUT5 (Prop_lut5_I3_O)        0.043    11.829 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_87/O
                         net (fo=5, unplaced)         0.298    12.127    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_87_n_0
                         LUT4 (Prop_lut4_I2_O)        0.049    12.176 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_32/O
                         net (fo=1, unplaced)         0.000    12.176    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[480]_i_32_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280    12.456 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[480]_i_8/CO[3]
                         net (fo=27, unplaced)        0.479    12.935    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_71_TO_64_15_ETC___d2176
                         LUT3 (Prop_lut3_I1_O)        0.049    12.984 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_84/O
                         net (fo=1, unplaced)         0.270    13.254    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_84_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    13.297 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_47/O
                         net (fo=1, unplaced)         0.281    13.578    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_47_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    13.828 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_13/CO[3]
                         net (fo=12, unplaced)        0.460    14.288    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_63_TO_56_15_ETC___d2178
                         LUT5 (Prop_lut5_I3_O)        0.043    14.331 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_73/O
                         net (fo=5, unplaced)         0.298    14.629    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_73_n_0
                         LUT4 (Prop_lut4_I2_O)        0.049    14.678 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_40/O
                         net (fo=1, unplaced)         0.000    14.678    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_40_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280    14.958 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_12/CO[3]
                         net (fo=28, unplaced)        0.480    15.438    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_55_TO_48_15_ETC___d2180
                         LUT3 (Prop_lut3_I1_O)        0.049    15.487 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_71/O
                         net (fo=1, unplaced)         0.270    15.757    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_71_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    15.800 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_31/O
                         net (fo=1, unplaced)         0.281    16.081    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_31_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    16.331 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_11/CO[3]
                         net (fo=12, unplaced)        0.460    16.791    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_47_TO_40_15_ETC___d2182
                         LUT5 (Prop_lut5_I3_O)        0.043    16.834 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_104/O
                         net (fo=5, unplaced)         0.298    17.132    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_104_n_0
                         LUT4 (Prop_lut4_I2_O)        0.049    17.181 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_24/O
                         net (fo=1, unplaced)         0.000    17.181    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_24_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280    17.461 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[481]_i_10/CO[3]
                         net (fo=28, unplaced)        0.480    17.941    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_39_TO_32_15_ETC___d2184
                         LUT3 (Prop_lut3_I1_O)        0.049    17.990 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_36/O
                         net (fo=1, unplaced)         0.270    18.260    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    18.303 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_17/O
                         net (fo=1, unplaced)         0.281    18.584    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[479]_i_17_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    18.834 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[479]_i_8/CO[3]
                         net (fo=13, unplaced)        0.462    19.296    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_31_TO_24_15_ETC___d2186
                         LUT5 (Prop_lut5_I3_O)        0.043    19.339 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_50/O
                         net (fo=5, unplaced)         0.298    19.637    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_50_n_0
                         LUT4 (Prop_lut4_I2_O)        0.049    19.686 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_58/O
                         net (fo=1, unplaced)         0.000    19.686    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_58_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.280    19.966 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_22/CO[3]
                         net (fo=25, unplaced)        0.477    20.443    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_23_TO_16_15_ETC___d2188
                         LUT3 (Prop_lut3_I1_O)        0.049    20.492 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_111/O
                         net (fo=2, unplaced)         0.281    20.773    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_111_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043    20.816 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_65/O
                         net (fo=1, unplaced)         0.281    21.097    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_65_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    21.347 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_23/CO[3]
                         net (fo=13, unplaced)        0.462    21.809    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_15_TO_8_149_ETC___d2190
                         LUT5 (Prop_lut5_I3_O)        0.043    21.852 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_6/O
                         net (fo=8, unplaced)         0.308    22.160    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_6_n_0
                         LUT4 (Prop_lut4_I2_O)        0.054    22.214 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_43/O
                         net (fo=1, unplaced)         0.000    22.214    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_43_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.264    22.478 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv_reg[482]_i_15/CO[3]
                         net (fo=7, unplaced)         0.447    22.925    tile_0/lHost_mem/cci_m33_bram_bram/cci_m33_bram_bram_b_read__147_BITS_7_TO_0_148__ETC___d2192
                         LUT6 (Prop_lut6_I5_O)        0.043    22.968 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_28/O
                         net (fo=1, unplaced)         0.270    23.238    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_28_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043    23.281 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_8/O
                         net (fo=17, unplaced)        0.326    23.607    tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[482]_i_8_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043    23.650 f  tile_0/lHost_mem/cci_m33_bram_bram/cci_m6_pff_rv[481]_i_2/O
                         net (fo=127, unplaced)       0.376    24.026    tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_201
                         LUT5 (Prop_lut5_I0_O)        0.043    24.069 f  tile_0/lHost_mem/cci_m3_pff/cci_m6_pff_rv[255]_i_3/O
                         net (fo=129, unplaced)       0.376    24.445    tile_0/lHost_mem/cci_m3_pff/cci_m5_pff_rv_EN_port0__write
                         LUT2 (Prop_lut2_I0_O)        0.043    24.488 f  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_182__2/O
                         net (fo=1, unplaced)         0.270    24.758    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_ir_victims_000
                         LUT6 (Prop_lut6_I3_O)        0.043    24.801 r  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_161__2/O
                         net (fo=1, unplaced)         0.270    25.071    tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_161__2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    25.114 r  tile_0/lHost_mem/cci_m3_pff/RAM_reg_0_i_99__7/O
                         net (fo=1, unplaced)         0.270    25.384    tile_0/lHost_mem/cci_m33_bram_bram/cci_m16_initDone_reg
                         LUT6 (Prop_lut6_I1_O)        0.043    25.427 r  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_55__5/O
                         net (fo=26, unplaced)        0.336    25.763    tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_55__5_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043    25.806 f  tile_0/lHost_mem/cci_m33_bram_bram/RAM_reg_0_i_2__1/O
                         net (fo=55, unplaced)        0.355    26.161    tile_0/lHost_mem/cci_m33_bram_bram/ENB
                         LUT5 (Prop_lut5_I0_O)        0.043    26.204 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[339]_i_2/O
                         net (fo=480, unplaced)       0.409    26.613    tile_0/lHost_mem/cci_m33_bram_bram/cci_m5_pff_rv_reg[339]_0
                         LUT2 (Prop_lut2_I1_O)        0.049    26.662 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m34_maddrs_00[511]_i_30/O
                         net (fo=5, unplaced)         0.298    26.960    tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv_port1__read[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    27.003 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_72/O
                         net (fo=1, unplaced)         0.270    27.273    tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_72_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043    27.316 r  tile_0/lHost_mem/cci_m33_bram_bram/cci_m4_pff_rv[338]_i_47/O
                         net (fo=1, unplaced)         0.270    27.586    tile_0/lHost_mem/cci_m3_pff/cci_m34_msts_00_reg[17]_4
                         LUT6 (Prop_lut6_I1_O)        0.043    27.629 r  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_26/O
                         net (fo=1, unplaced)         0.270    27.899    tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_26_n_0
                         LUT5 (Prop_lut5_I2_O)        0.043    27.942 r  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_10/O
                         net (fo=3, unplaced)         0.288    28.230    tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_10_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043    28.273 f  tile_0/lHost_mem/cci_m3_pff/cci_m4_pff_rv[338]_i_4/O
                         net (fo=225, unplaced)       0.390    28.663    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_in_retry_00
                         LUT5 (Prop_lut5_I0_O)        0.043    28.706 r  tile_0/lHost_mem/cci_m3_pff/cci_m34_maddrs_00[511]_i_4/O
                         net (fo=73, unplaced)        0.362    29.068    tile_0/lHost_mem/cci_m3_pff/WILL_FIRE_RL_cci_m133_rule_in_crq_00
                         LUT5 (Prop_lut5_I1_O)        0.043    29.111 r  tile_0/lHost_mem/cci_m3_pff/cci_m34_rqs_00[2607]_i_1/O
                         net (fo=323, unplaced)       0.399    29.510    tile_0/lHost_mem/cci_m3_pff/p_1_in_0[14]
                         LUT3 (Prop_lut3_I1_O)        0.043    29.553 r  tile_0/lHost_mem/cci_m3_pff/cci_m34_rqs_00[2615]_i_1/O
                         net (fo=262, unplaced)       0.498    30.051    tile_0/lHost_mem/cci_m3_pff_n_1288
                         FDRE                                         r  tile_0/lHost_mem/cci_m34_rqs_00_reg[2289]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                     40.000    40.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000    40.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443    40.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083    40.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439    40.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    41.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.443    41.481    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.083    41.564 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.321    41.886    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.969    40.916 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.443    41.360    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFG (Prop_bufg_I_O)         0.083    41.443 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77972, unplaced)     0.439    41.882    tile_0/lHost_mem/CLK_epPortalClock
                         FDRE                                         r  tile_0/lHost_mem/cci_m34_rqs_00_reg[2289]/C
                         clock pessimism              0.337    42.219    
                         clock uncertainty           -0.085    42.134    
                         FDRE (Setup_fdre_C_R)       -0.306    41.828    tile_0/lHost_mem/cci_m34_rqs_00_reg[2289]
  -------------------------------------------------------------------
                         required time                         41.828    
                         arrival time                         -30.051    
  -------------------------------------------------------------------
                         slack                                 11.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.072ns  (arrival time - required time)
  Source:                 portalTop_lMMURequestWrapper_dut/dut/sglist_requestAdapter_fifo/D_OUT_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkgen_pll_CLKOUT1 rise@0.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.231     0.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.026     0.679 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.098     0.777    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.489     0.288 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.231     0.520    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFG (Prop_bufg_I_O)         0.026     0.546 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77972, unplaced)     0.114     0.660    portalTop_lMMURequestWrapper_dut/dut/sglist_requestAdapter_fifo/CLK_epPortalClock
                         FDRE                                         r  portalTop_lMMURequestWrapper_dut/dut/sglist_requestAdapter_fifo/D_OUT_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  portalTop_lMMURequestWrapper_dut/dut/sglist_requestAdapter_fifo/D_OUT_reg[32]/Q
                         net (fo=1, unplaced)         0.231     0.991    portalTop_lMMU_mmu/translationTable_cbram_bram/D_OUT_reg[132][0]
                         RAMB36E1                                     r  portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.243     0.829    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.030     0.859 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.243     1.102    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.517     0.585 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.243     0.829    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFG (Prop_bufg_I_O)         0.030     0.859 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77972, unplaced)     0.259     1.118    portalTop_lMMU_mmu/translationTable_cbram_bram/CLK_epPortalClock
                         RAMB36E1                                     r  portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.313     0.805    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.258     1.063    portalTop_lMMU_mmu/translationTable_cbram_bram/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                 -0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905                      tile_0/lHost_mem/cci_m87_bram_bram/RAM_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         20.000      19.232                      tile_0/lHost_tester_refMem/arr_reg_1856_1919_177_179/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         20.000      19.232                      tile_0/lHost_tester_refMem/arr_reg_1856_1919_177_179/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1B
  To Clock:  clkgen_pll_CLKOUT1B

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT1B
Waveform(ns):       { 20.000 40.000 }
Period(ns):         40.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         40.000      38.591                      host_pcieHostTop_ep7/clkgen_clkout1nbuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT2
  To Clock:  clkgen_pll_CLKOUT2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         4.000       2.592                       host_pcieHostTop_ep7/clkgen_clkout2buffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT2B
  To Clock:  clkgen_pll_CLKOUT2B

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT2B
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         4.000       2.592                       host_pcieHostTop_ep7/clkgen_clkout2nbuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT3
  To Clock:  clkgen_pll_CLKOUT3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592                       host_pcieHostTop_ep7/clkgen_clkout3buffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT3B
  To Clock:  clkgen_pll_CLKOUT3B

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT3B
Waveform(ns):       { 5.000 10.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592                       host_pcieHostTop_ep7/clkgen_clkout3nbuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT4
  To Clock:  clkgen_pll_CLKOUT4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592                       host_pcieHostTop_ep7/clkgen_clkout4buffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT5
  To Clock:  clkgen_pll_CLKOUT5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT5
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592                       host_pcieHostTop_ep7/clkgen_clkout5buffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT6
  To Clock:  clkgen_pll_CLKOUT6

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkgen_pll_CLKOUT6
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { host_pcieHostTop_ep7/clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         10.000      8.592                       host_pcieHostTop_ep7/clkgen_clkout6buffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  host_pcieHostTop_ep7/clkgen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.071ns,  Total Violation        0.000ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation       -3.141ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 fall@4.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.346ns (33.874%)  route 0.675ns (66.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 5.477 - 4.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.587 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/Q
                         net (fo=3, unplaced)         0.209     2.796    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave
                         LUT1 (Prop_lut1_I0_O)        0.123     2.919 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave_i_1/O
                         net (fo=1, unplaced)         0.466     3.385    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave_i_1_n_0
                         BUFGCTRL                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S0
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     4.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     4.526 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     4.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.038 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.439     5.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL                                     f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/I0
                         clock pessimism              0.182     5.659    
                         clock uncertainty           -0.071     5.588    
                         BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.132     5.456    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  2.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.114     0.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.098     0.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, unplaced)         0.094     0.854    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.259     0.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.030     0.874 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.243     1.118    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.164     0.954    
                         FDRE (Hold_fdre_C_D)        -0.017     0.937    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                 -0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_125mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        1.951ns,  Total Violation        0.000ns
Hold  :           45  Failing Endpoints,  Worst Slack       -0.274ns,  Total Violation      -11.747ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S0
                            (falling edge-triggered cell BUFGCTRL clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x1y0 fall@4.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.346ns (33.874%)  route 0.675ns (66.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 5.477 - 4.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.587 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/Q
                         net (fo=3, unplaced)         0.209     2.796    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave
                         LUT1 (Prop_lut1_I0_O)        0.123     2.919 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave_i_1/O
                         net (fo=1, unplaced)         0.466     3.385    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave_i_1_n_0
                         BUFGCTRL                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S0
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 fall edge)
                                                      4.000     4.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     4.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     4.526 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     4.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     5.038 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.439     5.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL                                     f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/I0
                         clock pessimism              0.182     5.659    
                         clock uncertainty           -0.191     5.468    
                         BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.132     5.336    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave
  -------------------------------------------------------------------
                         required time                          5.336    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                  1.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.274ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x1y0 rise@0.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.114     0.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.098     0.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, unplaced)         0.094     0.854    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.259     0.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.030     0.874 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.243     1.118    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.164     0.954    
                         clock uncertainty            0.191     1.145    
                         FDRE (Hold_fdre_C_D)        -0.017     1.128    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                 -0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_125mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        7.106ns,  Total Violation        0.000ns
Hold  :           18  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation       -1.412ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x1y0 rise@8.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.223ns (52.719%)  route 0.200ns (47.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 9.882 - 8.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.587 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=2, unplaced)         0.200     2.787    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     8.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     8.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     8.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.439     9.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     9.560 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.321     9.882    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.182    10.064    
                         clock uncertainty           -0.071     9.993    
                         FDRE (Setup_fdre_C_D)       -0.100     9.893    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -2.787    
  -------------------------------------------------------------------
                         slack                                  7.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.114     0.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.026     0.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.098     0.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, unplaced)         0.094     0.854    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.259     0.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.874 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.243     1.118    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.164     0.954    
                         FDRE (Hold_fdre_C_D)        -0.017     0.937    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                 -0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x1y0
  To Clock:  clk_250mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_250mhz_x1y0 fall@2.000ns - clk_125mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.346%)  route 0.466ns (67.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 3.477 - 2.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.587 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/Q
                         net (fo=3, unplaced)         0.466     3.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave
                         BUFGCTRL                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     2.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     2.526 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     2.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.038 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.439     3.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL                                     f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/I1
                         clock pessimism              0.182     3.659    
                         clock uncertainty           -0.191     3.468    
                         BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.215     3.253    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave
  -------------------------------------------------------------------
                         required time                          3.253    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  0.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.968ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clk_250mhz_x1y0 fall@6.000ns - clk_125mhz_mux_x1y0 rise@8.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 6.844 - 6.000 ) 
    Source Clock Delay      (SCD):    0.660ns = ( 8.660 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x1y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     8.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     8.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     8.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.114     8.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     8.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.098     8.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     8.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/Q
                         net (fo=3, unplaced)         0.231     8.991    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave
                         BUFGCTRL                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x1y0 fall edge)
                                                      6.000     6.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     6.000 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     6.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     6.273 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     6.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.585 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.259     6.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL                                     f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/I1
                         clock pessimism             -0.161     6.683    
                         clock uncertainty            0.191     6.875    
                         BUFGCTRL (Hold_bufgctrl_I1_S1)
                                                      0.149     7.024    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave
  -------------------------------------------------------------------
                         required time                         -7.024    
                         arrival time                           8.991    
  -------------------------------------------------------------------
                         slack                                  1.968    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x1y0
  To Clock:  clk_250mhz_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_250mhz_x1y0 fall@2.000ns - clk_250mhz_mux_x1y0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.346%)  route 0.466ns (67.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 3.477 - 2.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.587 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/Q
                         net (fo=3, unplaced)         0.466     3.053    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave
                         BUFGCTRL                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     2.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     2.526 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     2.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     3.038 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.439     3.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL                                     f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/I1
                         clock pessimism              0.182     3.659    
                         clock uncertainty           -0.065     3.595    
                         BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.215     3.380    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave
  -------------------------------------------------------------------
                         required time                          3.380    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  0.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.097ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S1
                            (falling edge-triggered cell BUFGCTRL clocked by clk_250mhz_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clk_250mhz_x1y0 fall@2.000ns - clk_250mhz_mux_x1y0 rise@4.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.184%)  route 0.231ns (69.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 2.844 - 2.000 ) 
    Source Clock Delay      (SCD):    0.660ns = ( 4.660 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     4.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     4.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     4.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.114     4.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     4.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.098     4.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     4.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave_reg/Q
                         net (fo=3, unplaced)         0.231     4.991    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_slave
                         BUFGCTRL                                     r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/S1
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_x1y0 fall edge)
                                                      2.000     2.000 f  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     2.000 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     2.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     2.273 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     2.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.585 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.259     2.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL                                     f  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave/I1
                         clock pessimism             -0.164     2.680    
                         clock uncertainty            0.065     2.745    
                         BUFGCTRL (Hold_bufgctrl_I1_S1)
                                                      0.149     2.894    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_slave_bufgctrl.pclk_slave
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           4.991    
  -------------------------------------------------------------------
                         slack                                  2.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x1y0
  To Clock:  clk_250mhz_mux_x1y0

Setup :            0  Failing Endpoints,  Worst Slack        2.986ns,  Total Violation        0.000ns
Hold  :           18  Failing Endpoints,  Worst Slack       -0.274ns,  Total Violation       -4.854ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x1y0 rise@4.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.223ns (52.719%)  route 0.200ns (47.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 5.882 - 4.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.584     1.804    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.093     1.897 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.466     2.364    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.587 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=2, unplaced)         0.200     2.787    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     4.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     4.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     4.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.439     5.477    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     5.560 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.321     5.882    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.182     6.064    
                         clock uncertainty           -0.191     5.873    
                         FDRE (Setup_fdre_C_D)       -0.100     5.773    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          5.773    
                         arrival time                          -2.787    
  -------------------------------------------------------------------
                         slack                                  2.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.274ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x1y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x1y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x1y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x1y0 rise@0.000ns - clk_125mhz_x1y0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=3, unplaced)         0.114     0.535    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
                         BUFG (Prop_bufg_I_O)         0.026     0.561 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=816, unplaced)       0.098     0.660    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK_DCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, unplaced)         0.094     0.854    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/done_reg[0]
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x1y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=2, unplaced)         0.259     0.844    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
                         BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     0.874 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=4667, unplaced)      0.243     1.118    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/CLK_RXUSRCLK
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.164     0.954    
                         clock uncertainty            0.191     1.145    
                         FDRE (Hold_fdre_C_D)        -0.017     1.128    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                 -0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        2.696ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.696ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.090ns  (logic 0.346ns (31.743%)  route 0.744ns (68.257%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
                         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/Q
                         net (fo=119, unplaced)       0.295     0.518    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sRST
                         LUT1 (Prop_lut1_I0_O)        0.123     0.641 f  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sNotFullReg_i_2/O
                         net (fo=38, unplaced)        0.449     1.090    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sNotFullReg_i_2_n_0
                         FDCE                                         f  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDCE (Recov_fdce_C_CLR)     -0.214     3.786    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.786    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  2.696    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clkgen_pll_CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack        3.359ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/derivedReset/reset_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clkgen_pll_CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.677ns  (logic 0.346ns (51.108%)  route 0.331ns (48.892%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/Q
                         net (fo=2762, unplaced)      0.331     0.554    host_pcieHostTop_ep7/derivedReset/user_reset_out
                         LUT1 (Prop_lut1_I0_O)        0.123     0.677 r  host_pcieHostTop_ep7/derivedReset/reset_meta_i_1/O
                         net (fo=47, unplaced)        0.000     0.677    host_pcieHostTop_ep7/derivedReset/sRST
                         FDRE                                         r  host_pcieHostTop_ep7/derivedReset/reset_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDRE (Setup_fdre_C_D)        0.036     4.036    host_pcieHostTop_ep7/derivedReset/reset_meta_reg
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  3.359    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        2.266ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            memCnx_1_0_readCnx_dataCnx_synchronizer/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkgen_pll_CLKOUT1
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.520ns  (logic 0.389ns (25.592%)  route 1.131ns (74.408%))
  Logic Levels:           2  (LUT1=2)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/Q
                         net (fo=2762, unplaced)      0.331     0.554    host_pcieHostTop_ep7/derivedReset/user_reset_out
                         LUT1 (Prop_lut1_I0_O)        0.123     0.677 r  host_pcieHostTop_ep7/derivedReset/reset_meta_i_1/O
                         net (fo=47, unplaced)        0.351     1.028    memCnx_1_0_readCnx_dataCnx_synchronizer/sRST
                         LUT1 (Prop_lut1_I0_O)        0.043     1.071 f  memCnx_1_0_readCnx_dataCnx_synchronizer/sNotFullReg_i_2/O
                         net (fo=38, unplaced)        0.449     1.520    memCnx_1_0_readCnx_dataCnx_synchronizer/sNotFullReg_i_2_n_0
                         FDCE                                         f  memCnx_1_0_readCnx_dataCnx_synchronizer/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
                         FDCE (Recov_fdce_C_CLR)     -0.214     3.786    memCnx_1_0_readCnx_dataCnx_synchronizer/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.786    
                         arrival time                          -1.520    
  -------------------------------------------------------------------
                         slack                                  2.266    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkgen_pll_CLKOUT1
  To Clock:  clkgen_pll_CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       38.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.466ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkgen_pll_CLKOUT1 rise@40.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.346ns (31.743%)  route 0.744ns (68.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.882ns = ( 41.882 - 40.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.466     1.687    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.093     1.780 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.466     2.246    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.026     1.220 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.466     1.687    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFG (Prop_bufg_I_O)         0.093     1.780 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77972, unplaced)     0.584     2.364    host_pcieHostTop_ep7/portalReset/clkgen_pll
                         FDRE                                         r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     2.587 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]_rep__4/Q
                         net (fo=119, unplaced)       0.295     2.882    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sRST
                         LUT1 (Prop_lut1_I0_O)        0.123     3.005 f  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sNotFullReg_i_2/O
                         net (fo=38, unplaced)        0.449     3.454    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sNotFullReg_i_2_n_0
                         FDCE                                         f  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                     40.000    40.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000    40.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443    40.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083    40.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439    40.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    41.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.443    41.481    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.083    41.564 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.321    41.886    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.969    40.916 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.443    41.360    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFG (Prop_bufg_I_O)         0.083    41.443 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77972, unplaced)     0.439    41.882    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sCLK
                         FDCE                                         r  GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sDeqPtr_reg[0]/C
                         clock pessimism              0.337    42.219    
                         clock uncertainty           -0.085    42.134    
                         FDCE (Recov_fdce_C_CLR)     -0.214    41.920    GetPutWithClocks_inst_mkConnectionWithClocks_synchronizer/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.920    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                 38.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            memCnx_1_0_readCnx_reqCnx_synchronizer/sDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock clkgen_pll_CLKOUT1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkgen_pll_CLKOUT1 rise@0.000ns - clkgen_pll_CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.114%)  route 0.331ns (66.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.231     0.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.026     0.679 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.098     0.777    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.489     0.288 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.231     0.520    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFG (Prop_bufg_I_O)         0.026     0.546 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77972, unplaced)     0.114     0.660    host_pcieHostTop_ep7/portalReset/clkgen_pll
                         FDRE                                         r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.760 r  host_pcieHostTop_ep7/portalReset/reset_hold_reg[4]/Q
                         net (fo=5, unplaced)         0.109     0.868    memCnx_1_0_readCnx_reqCnx_synchronizer/sRST
                         LUT1 (Prop_lut1_I0_O)        0.064     0.932 f  memCnx_1_0_readCnx_reqCnx_synchronizer/sNotFullReg_i_2/O
                         net (fo=38, unplaced)        0.223     1.155    memCnx_1_0_readCnx_reqCnx_synchronizer/sNotFullReg_i_2_n_0
                         FDCE                                         f  memCnx_1_0_readCnx_reqCnx_synchronizer/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkgen_pll_CLKOUT1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.243     0.829    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.030     0.859 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.243     1.102    host_pcieHostTop_ep7/CLK_epPcieClock
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.517     0.585 r  host_pcieHostTop_ep7/clkgen_pll/CLKOUT1
                         net (fo=1, unplaced)         0.243     0.829    host_pcieHostTop_ep7/clkgen_pll_CLKOUT1
                         BUFG (Prop_bufg_I_O)         0.030     0.859 r  host_pcieHostTop_ep7/clkgen_clkout1buffer/O
                         net (fo=77972, unplaced)     0.259     1.118    memCnx_1_0_readCnx_reqCnx_synchronizer/sCLK
                         FDCE                                         r  memCnx_1_0_readCnx_reqCnx_synchronizer/sDeqPtr_reg[0]/C
                         clock pessimism             -0.313     0.805    
                         FDCE (Remov_fdce_C_CLR)     -0.071     0.734    memCnx_1_0_readCnx_reqCnx_synchronizer/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        2.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            memCnx_1_0_readCnx_dataCnx_synchronizer/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.389ns (25.592%)  route 1.131ns (74.408%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns = ( 5.886 - 4.000 ) 
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.466     0.466    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.093     0.559 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.584     1.143    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     1.220 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.466     1.687    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.093     1.780 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.466     2.246    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     2.469 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_reg/Q
                         net (fo=2762, unplaced)      0.331     2.800    host_pcieHostTop_ep7/derivedReset/user_reset_out
                         LUT1 (Prop_lut1_I0_O)        0.123     2.923 r  host_pcieHostTop_ep7/derivedReset/reset_meta_i_1/O
                         net (fo=47, unplaced)        0.351     3.274    memCnx_1_0_readCnx_dataCnx_synchronizer/sRST
                         LUT1 (Prop_lut1_I0_O)        0.043     3.317 f  memCnx_1_0_readCnx_dataCnx_synchronizer/sNotFullReg_i_2/O
                         net (fo=38, unplaced)        0.449     3.766    memCnx_1_0_readCnx_dataCnx_synchronizer/sNotFullReg_i_2_n_0
                         FDCE                                         f  memCnx_1_0_readCnx_dataCnx_synchronizer/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.443     4.443    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.083     4.526 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.439     4.965    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.038 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.443     5.481    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.083     5.564 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.321     5.886    memCnx_1_0_readCnx_dataCnx_synchronizer/sCLK
                         FDCE                                         r  memCnx_1_0_readCnx_dataCnx_synchronizer/sDeqPtr_reg[0]/C
                         clock pessimism              0.216     6.101    
                         clock uncertainty           -0.065     6.037    
                         FDCE (Recov_fdce_C_CLR)     -0.214     5.823    memCnx_1_0_readCnx_dataCnx_synchronizer/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.823    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                  2.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.653%)  route 0.323ns (66.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.102ns
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.180ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.231     0.231    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.026     0.257 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.114     0.371    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.421 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.231     0.653    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.026     0.679 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.098     0.777    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
                         FDRE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.877 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, unplaced)         0.132     1.009    host_pcieHostTop_ep7/pcie_ep/inst/inst/pl_received_hot_rst
                         LUT2 (Prop_lut2_I0_O)        0.064     1.073 f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_i_1/O
                         net (fo=2, unplaced)         0.191     1.264    host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_out_i_1_n_0
                         FDPE                                         f  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, unplaced)         0.243     0.243    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
                         BUFG (Prop_bufg_I_O)         0.030     0.273 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, unplaced)         0.259     0.532    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.585 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, unplaced)         0.243     0.829    host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
                         BUFG (Prop_bufg_I_O)         0.030     0.859 r  host_pcieHostTop_ep7/pcie_ep/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=14554, unplaced)     0.243     1.102    host_pcieHostTop_ep7/pcie_ep/inst/inst/INT_USERCLK2_OUT
                         FDPE                                         r  host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.180     0.922    
                         FDPE (Remov_fdpe_C_PRE)     -0.074     0.848    host_pcieHostTop_ep7/pcie_ep/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.416    





