

================================================================
== Vitis HLS Report for 'md_Pipeline_loop_q'
================================================================
* Date:           Wed May  7 14:48:13 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      125|  10.000 ns|  0.625 us|    2|  125|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop_q  |        0|      123|        88|          4|          1|  0 ~ 10|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 88


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 1
  Pipeline-0 : II = 4, D = 88, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%q_idx = alloca i32 1"   --->   Operation 91 'alloca' 'q_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sum_x_1 = alloca i32 1"   --->   Operation 92 'alloca' 'sum_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sum_y_1 = alloca i32 1"   --->   Operation 93 'alloca' 'sum_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sum_z_1 = alloca i32 1"   --->   Operation 94 'alloca' 'sum_z_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_z_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_z"   --->   Operation 95 'read' 'p_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%icmp_ln42_11_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln42_11"   --->   Operation 96 'read' 'icmp_ln42_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_y_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_y"   --->   Operation 97 'read' 'p_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%icmp_ln42_7_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln42_7"   --->   Operation 98 'read' 'icmp_ln42_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_x"   --->   Operation 99 'read' 'p_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%icmp_ln42_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln42_3"   --->   Operation 100 'read' 'icmp_ln42_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%position_load_read = read i191 @_ssdm_op_Read.ap_auto.i191, i191 %position_load"   --->   Operation 101 'read' 'position_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%add_ln39_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln39_1"   --->   Operation 102 'read' 'add_ln39_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%n_points_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_points_load_1"   --->   Operation 103 'read' 'n_points_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sum_x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum_x"   --->   Operation 104 'read' 'sum_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sum_y_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum_y"   --->   Operation 105 'read' 'sum_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sum_z_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum_z"   --->   Operation 106 'read' 'sum_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %position, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sum_z_read, i64 %sum_z_1"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 109 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sum_y_read, i64 %sum_y_1"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sum_x_read, i64 %sum_x_1"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 111 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %q_idx"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body150"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%q_idx_1 = load i31 %q_idx" [md_grid.c:39]   --->   Operation 113 'load' 'q_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%q_idx_cast = zext i31 %q_idx_1" [md_grid.c:39]   --->   Operation 114 'zext' 'q_idx_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 115 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.85ns)   --->   "%icmp_ln37 = icmp_slt  i32 %q_idx_cast, i32 %n_points_load_1_read" [md_grid.c:37]   --->   Operation 116 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.87ns)   --->   "%add_ln37 = add i31 %q_idx_1, i31 1" [md_grid.c:37]   --->   Operation 117 'add' 'add_ln37' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc222.loopexit.exitStub, void %for.body150.split" [md_grid.c:37]   --->   Operation 118 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i31 %q_idx_1" [md_grid.c:39]   --->   Operation 119 'trunc' 'trunc_ln39' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.72ns)   --->   "%add_ln39 = add i10 %add_ln39_1_read, i10 %trunc_ln39" [md_grid.c:39]   --->   Operation 120 'add' 'add_ln39' <Predicate = (icmp_ln37)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %add_ln39" [md_grid.c:39]   --->   Operation 121 'zext' 'zext_ln39' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%position_addr = getelementptr i192 %position, i64 0, i64 %zext_ln39" [md_grid.c:39]   --->   Operation 122 'getelementptr' 'position_addr' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (1.20ns)   --->   "%position_load_1 = load i10 %position_addr" [md_grid.c:39]   --->   Operation 123 'load' 'position_load_1' <Predicate = (icmp_ln37)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 640> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i191.i32.i32, i191 %position_load_read, i32 52, i32 62" [md_grid.c:42]   --->   Operation 124 'partselect' 'tmp_1' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.61ns)   --->   "%icmp_ln42_2 = icmp_ne  i11 %tmp_1, i11 2047" [md_grid.c:42]   --->   Operation 125 'icmp' 'icmp_ln42_2' <Predicate = (icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i191.i32.i32, i191 %position_load_read, i32 116, i32 126" [md_grid.c:42]   --->   Operation 126 'partselect' 'tmp_4' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.61ns)   --->   "%icmp_ln42_6 = icmp_ne  i11 %tmp_4, i11 2047" [md_grid.c:42]   --->   Operation 127 'icmp' 'icmp_ln42_6' <Predicate = (icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i191.i32.i32, i191 %position_load_read, i32 180, i32 190" [md_grid.c:42]   --->   Operation 128 'partselect' 'tmp_7' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.61ns)   --->   "%icmp_ln42_10 = icmp_ne  i11 %tmp_7, i11 2047" [md_grid.c:42]   --->   Operation 129 'icmp' 'icmp_ln42_10' <Predicate = (icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln37 = store i31 %add_ln37, i31 %q_idx" [md_grid.c:37]   --->   Operation 130 'store' 'store_ln37' <Predicate = (icmp_ln37)> <Delay = 0.38>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body150" [md_grid.c:37]   --->   Operation 131 'br' 'br_ln37' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 132 [1/2] (1.20ns)   --->   "%position_load_1 = load i10 %position_addr" [md_grid.c:39]   --->   Operation 132 'load' 'position_load_1' <Predicate = (icmp_ln37)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 640> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln39_3 = trunc i192 %position_load_1" [md_grid.c:39]   --->   Operation 133 'trunc' 'trunc_ln39_3' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%q_x = bitcast i64 %trunc_ln39_3" [md_grid.c:39]   --->   Operation 134 'bitcast' 'q_x' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %position_load_1, i32 64, i32 127" [md_grid.c:39]   --->   Operation 135 'partselect' 'trunc_ln39_1' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %position_load_1, i32 128, i32 191" [md_grid.c:39]   --->   Operation 136 'partselect' 'trunc_ln39_2' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load_1, i32 52, i32 62" [md_grid.c:42]   --->   Operation 137 'partselect' 'tmp' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i192 %position_load_1" [md_grid.c:42]   --->   Operation 138 'trunc' 'trunc_ln42' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.61ns)   --->   "%icmp_ln42 = icmp_ne  i11 %tmp, i11 2047" [md_grid.c:42]   --->   Operation 139 'icmp' 'icmp_ln42' <Predicate = (icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.98ns)   --->   "%icmp_ln42_1 = icmp_eq  i52 %trunc_ln42, i52 0" [md_grid.c:42]   --->   Operation 140 'icmp' 'icmp_ln42_1' <Predicate = (icmp_ln37)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp_oeq  i64 %q_x, i64 %p_x_read" [md_grid.c:42]   --->   Operation 141 'dcmp' 'tmp_2' <Predicate = (icmp_ln37)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load_1, i32 116, i32 126" [md_grid.c:42]   --->   Operation 142 'partselect' 'tmp_3' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i52 @_ssdm_op_PartSelect.i52.i192.i32.i32, i192 %position_load_1, i32 64, i32 115" [md_grid.c:42]   --->   Operation 143 'partselect' 'trunc_ln42_2' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.61ns)   --->   "%icmp_ln42_4 = icmp_ne  i11 %tmp_3, i11 2047" [md_grid.c:42]   --->   Operation 144 'icmp' 'icmp_ln42_4' <Predicate = (icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.98ns)   --->   "%icmp_ln42_5 = icmp_eq  i52 %trunc_ln42_2, i52 0" [md_grid.c:42]   --->   Operation 145 'icmp' 'icmp_ln42_5' <Predicate = (icmp_ln37)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load_1, i32 180, i32 190" [md_grid.c:42]   --->   Operation 146 'partselect' 'tmp_6' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i52 @_ssdm_op_PartSelect.i52.i192.i32.i32, i192 %position_load_1, i32 128, i32 179" [md_grid.c:42]   --->   Operation 147 'partselect' 'trunc_ln42_4' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.61ns)   --->   "%icmp_ln42_8 = icmp_ne  i11 %tmp_6, i11 2047" [md_grid.c:42]   --->   Operation 148 'icmp' 'icmp_ln42_8' <Predicate = (icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.98ns)   --->   "%icmp_ln42_9 = icmp_eq  i52 %trunc_ln42_4, i52 0" [md_grid.c:42]   --->   Operation 149 'icmp' 'icmp_ln42_9' <Predicate = (icmp_ln37)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%q_y = bitcast i64 %trunc_ln39_1" [md_grid.c:39]   --->   Operation 150 'bitcast' 'q_y' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 151 [1/2] (2.01ns)   --->   "%tmp_2 = fcmp_oeq  i64 %q_x, i64 %p_x_read" [md_grid.c:42]   --->   Operation 151 'dcmp' 'tmp_2' <Predicate = (icmp_ln37)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [2/2] (2.01ns)   --->   "%tmp_5 = fcmp_oeq  i64 %q_y, i64 %p_y_read" [md_grid.c:42]   --->   Operation 152 'dcmp' 'tmp_5' <Predicate = (icmp_ln37)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%q_z = bitcast i64 %trunc_ln39_2" [md_grid.c:39]   --->   Operation 153 'bitcast' 'q_z' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 154 [1/2] (2.01ns)   --->   "%tmp_5 = fcmp_oeq  i64 %q_y, i64 %p_y_read" [md_grid.c:42]   --->   Operation 154 'dcmp' 'tmp_5' <Predicate = (icmp_ln37)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%or_ln42_4 = or i1 %icmp_ln42_9, i1 %icmp_ln42_8" [md_grid.c:42]   --->   Operation 155 'or' 'or_ln42_4' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%or_ln42_5 = or i1 %icmp_ln42_11_read, i1 %icmp_ln42_10" [md_grid.c:42]   --->   Operation 156 'or' 'or_ln42_5' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%and_ln42_4 = and i1 %or_ln42_4, i1 %or_ln42_5" [md_grid.c:42]   --->   Operation 157 'and' 'and_ln42_4' <Predicate = (icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [2/2] (2.01ns)   --->   "%tmp_8 = fcmp_oeq  i64 %q_z, i64 %p_z_read" [md_grid.c:42]   --->   Operation 158 'dcmp' 'tmp_8' <Predicate = (icmp_ln37)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_5 = and i1 %tmp_5, i1 %and_ln42_4" [md_grid.c:42]   --->   Operation 159 'and' 'and_ln42_5' <Predicate = (icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln38 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 5" [md_grid.c:38]   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [md_grid.c:10]   --->   Operation 161 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_7)   --->   "%or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42" [md_grid.c:42]   --->   Operation 162 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_7)   --->   "%or_ln42_1 = or i1 %icmp_ln42_3_read, i1 %icmp_ln42_2" [md_grid.c:42]   --->   Operation 163 'or' 'or_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_7)   --->   "%and_ln42 = and i1 %or_ln42, i1 %or_ln42_1" [md_grid.c:42]   --->   Operation 164 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_7)   --->   "%and_ln42_1 = and i1 %and_ln42, i1 %tmp_2" [md_grid.c:42]   --->   Operation 165 'and' 'and_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_6)   --->   "%or_ln42_2 = or i1 %icmp_ln42_5, i1 %icmp_ln42_4" [md_grid.c:42]   --->   Operation 166 'or' 'or_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_6)   --->   "%or_ln42_3 = or i1 %icmp_ln42_7_read, i1 %icmp_ln42_6" [md_grid.c:42]   --->   Operation 167 'or' 'or_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_6)   --->   "%and_ln42_2 = and i1 %or_ln42_2, i1 %or_ln42_3" [md_grid.c:42]   --->   Operation 168 'and' 'and_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/2] (2.01ns)   --->   "%tmp_8 = fcmp_oeq  i64 %q_z, i64 %p_z_read" [md_grid.c:42]   --->   Operation 169 'dcmp' 'tmp_8' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_6)   --->   "%and_ln42_3 = and i1 %and_ln42_2, i1 %tmp_8" [md_grid.c:42]   --->   Operation 170 'and' 'and_ln42_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_6 = and i1 %and_ln42_3, i1 %and_ln42_5" [md_grid.c:42]   --->   Operation 171 'and' 'and_ln42_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_7 = and i1 %and_ln42_6, i1 %and_ln42_1" [md_grid.c:42]   --->   Operation 172 'and' 'and_ln42_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %and_ln42_7, void %if.then, void %for.inc" [md_grid.c:42]   --->   Operation 173 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [5/5] (2.89ns)   --->   "%dx = dsub i64 %p_x_read, i64 %q_x" [md_grid.c:44]   --->   Operation 174 'dsub' 'dx' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [5/5] (2.89ns)   --->   "%dy = dsub i64 %p_y_read, i64 %q_y" [md_grid.c:45]   --->   Operation 175 'dsub' 'dy' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [5/5] (2.89ns)   --->   "%dz = dsub i64 %p_z_read, i64 %q_z" [md_grid.c:46]   --->   Operation 176 'dsub' 'dz' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 177 [4/5] (2.89ns)   --->   "%dx = dsub i64 %p_x_read, i64 %q_x" [md_grid.c:44]   --->   Operation 177 'dsub' 'dx' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [4/5] (2.89ns)   --->   "%dy = dsub i64 %p_y_read, i64 %q_y" [md_grid.c:45]   --->   Operation 178 'dsub' 'dy' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [4/5] (2.89ns)   --->   "%dz = dsub i64 %p_z_read, i64 %q_z" [md_grid.c:46]   --->   Operation 179 'dsub' 'dz' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 180 [3/5] (2.89ns)   --->   "%dx = dsub i64 %p_x_read, i64 %q_x" [md_grid.c:44]   --->   Operation 180 'dsub' 'dx' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [3/5] (2.89ns)   --->   "%dy = dsub i64 %p_y_read, i64 %q_y" [md_grid.c:45]   --->   Operation 181 'dsub' 'dy' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [3/5] (2.89ns)   --->   "%dz = dsub i64 %p_z_read, i64 %q_z" [md_grid.c:46]   --->   Operation 182 'dsub' 'dz' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.89>
ST_8 : Operation 183 [2/5] (2.89ns)   --->   "%dx = dsub i64 %p_x_read, i64 %q_x" [md_grid.c:44]   --->   Operation 183 'dsub' 'dx' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [2/5] (2.89ns)   --->   "%dy = dsub i64 %p_y_read, i64 %q_y" [md_grid.c:45]   --->   Operation 184 'dsub' 'dy' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [2/5] (2.89ns)   --->   "%dz = dsub i64 %p_z_read, i64 %q_z" [md_grid.c:46]   --->   Operation 185 'dsub' 'dz' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 186 [1/5] (2.89ns)   --->   "%dx = dsub i64 %p_x_read, i64 %q_x" [md_grid.c:44]   --->   Operation 186 'dsub' 'dx' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/5] (2.89ns)   --->   "%dy = dsub i64 %p_y_read, i64 %q_y" [md_grid.c:45]   --->   Operation 187 'dsub' 'dy' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/5] (2.89ns)   --->   "%dz = dsub i64 %p_z_read, i64 %q_z" [md_grid.c:46]   --->   Operation 188 'dsub' 'dz' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 189 [5/5] (3.33ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [md_grid.c:47]   --->   Operation 189 'dmul' 'mul' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [5/5] (3.33ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [md_grid.c:47]   --->   Operation 190 'dmul' 'mul1' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [5/5] (3.33ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [md_grid.c:47]   --->   Operation 191 'dmul' 'mul2' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.33>
ST_11 : Operation 192 [4/5] (3.33ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [md_grid.c:47]   --->   Operation 192 'dmul' 'mul' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [4/5] (3.33ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [md_grid.c:47]   --->   Operation 193 'dmul' 'mul1' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [4/5] (3.33ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [md_grid.c:47]   --->   Operation 194 'dmul' 'mul2' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.33>
ST_12 : Operation 195 [3/5] (3.33ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [md_grid.c:47]   --->   Operation 195 'dmul' 'mul' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [3/5] (3.33ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [md_grid.c:47]   --->   Operation 196 'dmul' 'mul1' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [3/5] (3.33ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [md_grid.c:47]   --->   Operation 197 'dmul' 'mul2' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.33>
ST_13 : Operation 198 [2/5] (3.33ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [md_grid.c:47]   --->   Operation 198 'dmul' 'mul' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [2/5] (3.33ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [md_grid.c:47]   --->   Operation 199 'dmul' 'mul1' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [2/5] (3.33ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [md_grid.c:47]   --->   Operation 200 'dmul' 'mul2' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 201 [1/5] (3.33ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [md_grid.c:47]   --->   Operation 201 'dmul' 'mul' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/5] (3.33ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [md_grid.c:47]   --->   Operation 202 'dmul' 'mul1' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/5] (3.33ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [md_grid.c:47]   --->   Operation 203 'dmul' 'mul2' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.89>
ST_15 : Operation 204 [5/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md_grid.c:47]   --->   Operation 204 'dadd' 'add' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.89>
ST_16 : Operation 205 [4/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md_grid.c:47]   --->   Operation 205 'dadd' 'add' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.89>
ST_17 : Operation 206 [3/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md_grid.c:47]   --->   Operation 206 'dadd' 'add' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.89>
ST_18 : Operation 207 [2/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md_grid.c:47]   --->   Operation 207 'dadd' 'add' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.89>
ST_19 : Operation 208 [1/5] (2.89ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md_grid.c:47]   --->   Operation 208 'dadd' 'add' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 209 [5/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md_grid.c:47]   --->   Operation 209 'dadd' 'add1' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.89>
ST_21 : Operation 210 [4/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md_grid.c:47]   --->   Operation 210 'dadd' 'add1' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.89>
ST_22 : Operation 211 [3/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md_grid.c:47]   --->   Operation 211 'dadd' 'add1' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.89>
ST_23 : Operation 212 [2/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md_grid.c:47]   --->   Operation 212 'dadd' 'add1' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.89>
ST_24 : Operation 213 [1/5] (2.89ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md_grid.c:47]   --->   Operation 213 'dadd' 'add1' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.31>
ST_25 : Operation 214 [22/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 214 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.31>
ST_26 : Operation 215 [21/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 215 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 216 [20/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 216 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.31>
ST_28 : Operation 217 [19/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 217 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.31>
ST_29 : Operation 218 [18/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 218 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.31>
ST_30 : Operation 219 [17/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 219 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.31>
ST_31 : Operation 220 [16/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 220 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.31>
ST_32 : Operation 221 [15/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 221 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.31>
ST_33 : Operation 222 [14/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 222 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.31>
ST_34 : Operation 223 [13/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 223 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.31>
ST_35 : Operation 224 [12/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 224 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.31>
ST_36 : Operation 225 [11/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 225 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.31>
ST_37 : Operation 226 [10/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 226 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.31>
ST_38 : Operation 227 [9/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 227 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.31>
ST_39 : Operation 228 [8/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 228 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.31>
ST_40 : Operation 229 [7/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 229 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.31>
ST_41 : Operation 230 [6/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 230 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.31>
ST_42 : Operation 231 [5/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 231 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.31>
ST_43 : Operation 232 [4/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 232 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.31>
ST_44 : Operation 233 [3/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 233 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.31>
ST_45 : Operation 234 [2/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 234 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.31>
ST_46 : Operation 235 [1/22] (3.31ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md_grid.c:47]   --->   Operation 235 'ddiv' 'r2inv' <Predicate = (!and_ln42_7)> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.33>
ST_47 : Operation 236 [5/5] (3.33ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md_grid.c:48]   --->   Operation 236 'dmul' 'mul3' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.33>
ST_48 : Operation 237 [4/5] (3.33ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md_grid.c:48]   --->   Operation 237 'dmul' 'mul3' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.33>
ST_49 : Operation 238 [3/5] (3.33ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md_grid.c:48]   --->   Operation 238 'dmul' 'mul3' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.33>
ST_50 : Operation 239 [2/5] (3.33ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md_grid.c:48]   --->   Operation 239 'dmul' 'mul3' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.33>
ST_51 : Operation 240 [1/5] (3.33ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md_grid.c:48]   --->   Operation 240 'dmul' 'mul3' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.33>
ST_52 : Operation 241 [5/5] (3.33ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md_grid.c:48]   --->   Operation 241 'dmul' 'r6inv' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.33>
ST_53 : Operation 242 [4/5] (3.33ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md_grid.c:48]   --->   Operation 242 'dmul' 'r6inv' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.33>
ST_54 : Operation 243 [3/5] (3.33ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md_grid.c:48]   --->   Operation 243 'dmul' 'r6inv' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.33>
ST_55 : Operation 244 [2/5] (3.33ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md_grid.c:48]   --->   Operation 244 'dmul' 'r6inv' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.33>
ST_56 : Operation 245 [1/5] (3.33ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md_grid.c:48]   --->   Operation 245 'dmul' 'r6inv' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.33>
ST_57 : Operation 246 [5/5] (3.33ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md_grid.c:49]   --->   Operation 246 'dmul' 'mul5' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.33>
ST_58 : Operation 247 [4/5] (3.33ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md_grid.c:49]   --->   Operation 247 'dmul' 'mul5' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.33>
ST_59 : Operation 248 [3/5] (3.33ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md_grid.c:49]   --->   Operation 248 'dmul' 'mul5' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.33>
ST_60 : Operation 249 [2/5] (3.33ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md_grid.c:49]   --->   Operation 249 'dmul' 'mul5' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.33>
ST_61 : Operation 250 [1/5] (3.33ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md_grid.c:49]   --->   Operation 250 'dmul' 'mul5' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.89>
ST_62 : Operation 251 [5/5] (2.89ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md_grid.c:49]   --->   Operation 251 'dadd' 'sub' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.89>
ST_63 : Operation 252 [4/5] (2.89ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md_grid.c:49]   --->   Operation 252 'dadd' 'sub' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.89>
ST_64 : Operation 253 [3/5] (2.89ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md_grid.c:49]   --->   Operation 253 'dadd' 'sub' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.89>
ST_65 : Operation 254 [2/5] (2.89ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md_grid.c:49]   --->   Operation 254 'dadd' 'sub' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.89>
ST_66 : Operation 255 [1/5] (2.89ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md_grid.c:49]   --->   Operation 255 'dadd' 'sub' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.33>
ST_67 : Operation 256 [5/5] (3.33ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md_grid.c:49]   --->   Operation 256 'dmul' 'potential' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.33>
ST_68 : Operation 257 [4/5] (3.33ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md_grid.c:49]   --->   Operation 257 'dmul' 'potential' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.33>
ST_69 : Operation 258 [3/5] (3.33ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md_grid.c:49]   --->   Operation 258 'dmul' 'potential' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.33>
ST_70 : Operation 259 [2/5] (3.33ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md_grid.c:49]   --->   Operation 259 'dmul' 'potential' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.33>
ST_71 : Operation 260 [1/5] (3.33ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md_grid.c:49]   --->   Operation 260 'dmul' 'potential' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.33>
ST_72 : Operation 261 [5/5] (3.33ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [md_grid.c:51]   --->   Operation 261 'dmul' 'f' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.33>
ST_73 : Operation 262 [4/5] (3.33ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [md_grid.c:51]   --->   Operation 262 'dmul' 'f' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.33>
ST_74 : Operation 263 [3/5] (3.33ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [md_grid.c:51]   --->   Operation 263 'dmul' 'f' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.33>
ST_75 : Operation 264 [2/5] (3.33ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [md_grid.c:51]   --->   Operation 264 'dmul' 'f' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.33>
ST_76 : Operation 265 [1/5] (3.33ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [md_grid.c:51]   --->   Operation 265 'dmul' 'f' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.33>
ST_77 : Operation 266 [5/5] (3.33ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [md_grid.c:52]   --->   Operation 266 'dmul' 'mul8' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 267 [5/5] (3.33ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [md_grid.c:53]   --->   Operation 267 'dmul' 'mul9' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.33>
ST_78 : Operation 268 [4/5] (3.33ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [md_grid.c:52]   --->   Operation 268 'dmul' 'mul8' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 269 [4/5] (3.33ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [md_grid.c:53]   --->   Operation 269 'dmul' 'mul9' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.33>
ST_79 : Operation 270 [3/5] (3.33ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [md_grid.c:52]   --->   Operation 270 'dmul' 'mul8' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 271 [3/5] (3.33ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [md_grid.c:53]   --->   Operation 271 'dmul' 'mul9' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 272 [5/5] (3.33ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [md_grid.c:54]   --->   Operation 272 'dmul' 'mul4' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.33>
ST_80 : Operation 273 [2/5] (3.33ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [md_grid.c:52]   --->   Operation 273 'dmul' 'mul8' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 274 [2/5] (3.33ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [md_grid.c:53]   --->   Operation 274 'dmul' 'mul9' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 275 [4/5] (3.33ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [md_grid.c:54]   --->   Operation 275 'dmul' 'mul4' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.33>
ST_81 : Operation 276 [1/5] (3.33ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [md_grid.c:52]   --->   Operation 276 'dmul' 'mul8' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 277 [1/5] (3.33ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [md_grid.c:53]   --->   Operation 277 'dmul' 'mul9' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 278 [3/5] (3.33ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [md_grid.c:54]   --->   Operation 278 'dmul' 'mul4' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.33>
ST_82 : Operation 279 [1/1] (0.00ns)   --->   "%sum_x_1_load_1 = load i64 %sum_x_1" [md_grid.c:52]   --->   Operation 279 'load' 'sum_x_1_load_1' <Predicate = (!and_ln42_7)> <Delay = 0.00>
ST_82 : Operation 280 [1/1] (0.00ns)   --->   "%sum_y_1_load_1 = load i64 %sum_y_1" [md_grid.c:53]   --->   Operation 280 'load' 'sum_y_1_load_1' <Predicate = (!and_ln42_7)> <Delay = 0.00>
ST_82 : Operation 281 [5/5] (2.89ns)   --->   "%sum_x_2 = dadd i64 %sum_x_1_load_1, i64 %mul8" [md_grid.c:52]   --->   Operation 281 'dadd' 'sum_x_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 282 [5/5] (2.89ns)   --->   "%sum_y_2 = dadd i64 %sum_y_1_load_1, i64 %mul9" [md_grid.c:53]   --->   Operation 282 'dadd' 'sum_y_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 283 [2/5] (3.33ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [md_grid.c:54]   --->   Operation 283 'dmul' 'mul4' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.33>
ST_83 : Operation 284 [4/5] (2.89ns)   --->   "%sum_x_2 = dadd i64 %sum_x_1_load_1, i64 %mul8" [md_grid.c:52]   --->   Operation 284 'dadd' 'sum_x_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 285 [4/5] (2.89ns)   --->   "%sum_y_2 = dadd i64 %sum_y_1_load_1, i64 %mul9" [md_grid.c:53]   --->   Operation 285 'dadd' 'sum_y_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 286 [1/5] (3.33ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [md_grid.c:54]   --->   Operation 286 'dmul' 'mul4' <Predicate = (!and_ln42_7)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.89>
ST_84 : Operation 287 [1/1] (0.00ns)   --->   "%sum_z_1_load_1 = load i64 %sum_z_1" [md_grid.c:54]   --->   Operation 287 'load' 'sum_z_1_load_1' <Predicate = (!and_ln42_7)> <Delay = 0.00>
ST_84 : Operation 288 [3/5] (2.89ns)   --->   "%sum_x_2 = dadd i64 %sum_x_1_load_1, i64 %mul8" [md_grid.c:52]   --->   Operation 288 'dadd' 'sum_x_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 289 [3/5] (2.89ns)   --->   "%sum_y_2 = dadd i64 %sum_y_1_load_1, i64 %mul9" [md_grid.c:53]   --->   Operation 289 'dadd' 'sum_y_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 290 [5/5] (2.89ns)   --->   "%sum_z_2 = dadd i64 %sum_z_1_load_1, i64 %mul4" [md_grid.c:54]   --->   Operation 290 'dadd' 'sum_z_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 303 [1/1] (0.00ns)   --->   "%sum_x_1_load = load i64 %sum_x_1"   --->   Operation 303 'load' 'sum_x_1_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_84 : Operation 304 [1/1] (0.00ns)   --->   "%sum_y_1_load = load i64 %sum_y_1"   --->   Operation 304 'load' 'sum_y_1_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_84 : Operation 305 [1/1] (0.00ns)   --->   "%sum_z_1_load = load i64 %sum_z_1"   --->   Operation 305 'load' 'sum_z_1_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_84 : Operation 306 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_z_2_out, i64 %sum_z_1_load"   --->   Operation 306 'write' 'write_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_84 : Operation 307 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_y_2_out, i64 %sum_y_1_load"   --->   Operation 307 'write' 'write_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_84 : Operation 308 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_x_2_out, i64 %sum_x_1_load"   --->   Operation 308 'write' 'write_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_84 : Operation 309 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 309 'ret' 'ret_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 85 <SV = 84> <Delay = 2.89>
ST_85 : Operation 291 [2/5] (2.89ns)   --->   "%sum_x_2 = dadd i64 %sum_x_1_load_1, i64 %mul8" [md_grid.c:52]   --->   Operation 291 'dadd' 'sum_x_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 292 [2/5] (2.89ns)   --->   "%sum_y_2 = dadd i64 %sum_y_1_load_1, i64 %mul9" [md_grid.c:53]   --->   Operation 292 'dadd' 'sum_y_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 293 [4/5] (2.89ns)   --->   "%sum_z_2 = dadd i64 %sum_z_1_load_1, i64 %mul4" [md_grid.c:54]   --->   Operation 293 'dadd' 'sum_z_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.28>
ST_86 : Operation 294 [1/5] (2.89ns)   --->   "%sum_x_2 = dadd i64 %sum_x_1_load_1, i64 %mul8" [md_grid.c:52]   --->   Operation 294 'dadd' 'sum_x_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 295 [1/5] (2.89ns)   --->   "%sum_y_2 = dadd i64 %sum_y_1_load_1, i64 %mul9" [md_grid.c:53]   --->   Operation 295 'dadd' 'sum_y_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 296 [3/5] (2.89ns)   --->   "%sum_z_2 = dadd i64 %sum_z_1_load_1, i64 %mul4" [md_grid.c:54]   --->   Operation 296 'dadd' 'sum_z_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 297 [1/1] (0.38ns)   --->   "%store_ln55 = store i64 %sum_y_2, i64 %sum_y_1" [md_grid.c:55]   --->   Operation 297 'store' 'store_ln55' <Predicate = (!and_ln42_7)> <Delay = 0.38>
ST_86 : Operation 298 [1/1] (0.38ns)   --->   "%store_ln55 = store i64 %sum_x_2, i64 %sum_x_1" [md_grid.c:55]   --->   Operation 298 'store' 'store_ln55' <Predicate = (!and_ln42_7)> <Delay = 0.38>

State 87 <SV = 86> <Delay = 2.89>
ST_87 : Operation 299 [2/5] (2.89ns)   --->   "%sum_z_2 = dadd i64 %sum_z_1_load_1, i64 %mul4" [md_grid.c:54]   --->   Operation 299 'dadd' 'sum_z_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.28>
ST_88 : Operation 300 [1/5] (2.89ns)   --->   "%sum_z_2 = dadd i64 %sum_z_1_load_1, i64 %mul4" [md_grid.c:54]   --->   Operation 300 'dadd' 'sum_z_2' <Predicate = (!and_ln42_7)> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 301 [1/1] (0.38ns)   --->   "%store_ln55 = store i64 %sum_z_2, i64 %sum_z_1" [md_grid.c:55]   --->   Operation 301 'store' 'store_ln55' <Predicate = (!and_ln42_7)> <Delay = 0.38>
ST_88 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [md_grid.c:55]   --->   Operation 302 'br' 'br_ln55' <Predicate = (!and_ln42_7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.92ns
The critical path consists of the following:
	'alloca' operation ('q_idx') [17]  (0 ns)
	'load' operation ('q_idx', md_grid.c:39) on local variable 'q_idx' [40]  (0 ns)
	'add' operation ('add_ln39', md_grid.c:39) [48]  (0.725 ns)
	'getelementptr' operation ('position_addr', md_grid.c:39) [50]  (0 ns)
	'load' operation ('position_load_1', md_grid.c:39) on array 'position' [53]  (1.2 ns)

 <State 2>: 3.21ns
The critical path consists of the following:
	'load' operation ('position_load_1', md_grid.c:39) on array 'position' [53]  (1.2 ns)
	'dcmp' operation ('tmp_2', md_grid.c:42) [69]  (2.01 ns)

 <State 3>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2', md_grid.c:42) [69]  (2.01 ns)

 <State 4>: 2.13ns
The critical path consists of the following:
	'dcmp' operation ('tmp_5', md_grid.c:42) [79]  (2.01 ns)
	'and' operation ('and_ln42_5', md_grid.c:42) [91]  (0.122 ns)

 <State 5>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('dx', md_grid.c:44) [100]  (2.9 ns)

 <State 6>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('dx', md_grid.c:44) [100]  (2.9 ns)

 <State 7>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('dx', md_grid.c:44) [100]  (2.9 ns)

 <State 8>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('dx', md_grid.c:44) [100]  (2.9 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'dsub' operation ('dx', md_grid.c:44) [100]  (2.9 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', md_grid.c:47) [103]  (3.33 ns)

 <State 11>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', md_grid.c:47) [103]  (3.33 ns)

 <State 12>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', md_grid.c:47) [103]  (3.33 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', md_grid.c:47) [103]  (3.33 ns)

 <State 14>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul', md_grid.c:47) [103]  (3.33 ns)

 <State 15>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', md_grid.c:47) [105]  (2.9 ns)

 <State 16>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', md_grid.c:47) [105]  (2.9 ns)

 <State 17>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', md_grid.c:47) [105]  (2.9 ns)

 <State 18>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', md_grid.c:47) [105]  (2.9 ns)

 <State 19>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add', md_grid.c:47) [105]  (2.9 ns)

 <State 20>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', md_grid.c:47) [107]  (2.9 ns)

 <State 21>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', md_grid.c:47) [107]  (2.9 ns)

 <State 22>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', md_grid.c:47) [107]  (2.9 ns)

 <State 23>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', md_grid.c:47) [107]  (2.9 ns)

 <State 24>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('add1', md_grid.c:47) [107]  (2.9 ns)

 <State 25>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 26>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 27>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 28>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 29>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 30>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 31>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 32>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 33>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 34>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 35>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 36>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 37>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 38>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 39>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 40>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 41>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 42>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 43>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 44>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 45>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 46>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md_grid.c:47) [108]  (3.32 ns)

 <State 47>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3', md_grid.c:48) [109]  (3.33 ns)

 <State 48>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3', md_grid.c:48) [109]  (3.33 ns)

 <State 49>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3', md_grid.c:48) [109]  (3.33 ns)

 <State 50>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3', md_grid.c:48) [109]  (3.33 ns)

 <State 51>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul3', md_grid.c:48) [109]  (3.33 ns)

 <State 52>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md_grid.c:48) [110]  (3.33 ns)

 <State 53>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md_grid.c:48) [110]  (3.33 ns)

 <State 54>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md_grid.c:48) [110]  (3.33 ns)

 <State 55>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md_grid.c:48) [110]  (3.33 ns)

 <State 56>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md_grid.c:48) [110]  (3.33 ns)

 <State 57>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', md_grid.c:49) [111]  (3.33 ns)

 <State 58>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', md_grid.c:49) [111]  (3.33 ns)

 <State 59>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', md_grid.c:49) [111]  (3.33 ns)

 <State 60>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', md_grid.c:49) [111]  (3.33 ns)

 <State 61>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul5', md_grid.c:49) [111]  (3.33 ns)

 <State 62>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub', md_grid.c:49) [112]  (2.9 ns)

 <State 63>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub', md_grid.c:49) [112]  (2.9 ns)

 <State 64>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub', md_grid.c:49) [112]  (2.9 ns)

 <State 65>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub', md_grid.c:49) [112]  (2.9 ns)

 <State 66>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sub', md_grid.c:49) [112]  (2.9 ns)

 <State 67>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('potential', md_grid.c:49) [113]  (3.33 ns)

 <State 68>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('potential', md_grid.c:49) [113]  (3.33 ns)

 <State 69>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('potential', md_grid.c:49) [113]  (3.33 ns)

 <State 70>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('potential', md_grid.c:49) [113]  (3.33 ns)

 <State 71>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('potential', md_grid.c:49) [113]  (3.33 ns)

 <State 72>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('f', md_grid.c:51) [114]  (3.33 ns)

 <State 73>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('f', md_grid.c:51) [114]  (3.33 ns)

 <State 74>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('f', md_grid.c:51) [114]  (3.33 ns)

 <State 75>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('f', md_grid.c:51) [114]  (3.33 ns)

 <State 76>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('f', md_grid.c:51) [114]  (3.33 ns)

 <State 77>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul8', md_grid.c:52) [115]  (3.33 ns)

 <State 78>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul8', md_grid.c:52) [115]  (3.33 ns)

 <State 79>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul8', md_grid.c:52) [115]  (3.33 ns)

 <State 80>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul8', md_grid.c:52) [115]  (3.33 ns)

 <State 81>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul8', md_grid.c:52) [115]  (3.33 ns)

 <State 82>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4', md_grid.c:54) [119]  (3.33 ns)

 <State 83>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('mul4', md_grid.c:54) [119]  (3.33 ns)

 <State 84>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_x', md_grid.c:52) [116]  (2.9 ns)

 <State 85>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_x', md_grid.c:52) [116]  (2.9 ns)

 <State 86>: 3.28ns
The critical path consists of the following:
	'dadd' operation ('sum_y', md_grid.c:53) [118]  (2.9 ns)
	'store' operation ('store_ln55', md_grid.c:55) of variable 'sum_y', md_grid.c:53 on local variable 'sum_y' [122]  (0.387 ns)

 <State 87>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum_z', md_grid.c:54) [120]  (2.9 ns)

 <State 88>: 3.28ns
The critical path consists of the following:
	'dadd' operation ('sum_z', md_grid.c:54) [120]  (2.9 ns)
	'store' operation ('store_ln55', md_grid.c:55) of variable 'sum_z', md_grid.c:54 on local variable 'sum_z' [121]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
