# started on Tue Feb  6 11:38:42 2024


 Performance counter stats for 'system wide':

                 0      unc_upi_direct_attempts_d2u_0                                     (22.22%)
                 0      unc_upi_direct_attempts_d2u_1                                     (22.22%)
    82,536,825,000      unc_upi_l1_power_cycles_0                                     (22.22%)
    82,559,487,272      unc_upi_l1_power_cycles_1                                     (22.22%)
                 0      unc_upi_rxl0p_power_cycles_0                                     (22.22%)
                 0      unc_upi_rxl0p_power_cycles_1                                     (22.22%)
                 0      unc_upi_rxl_bypassed_slot0_0                                     (22.22%)
                 0      unc_upi_rxl_bypassed_slot0_1                                     (22.22%)
                 0      unc_upi_rxl_bypassed_slot1_0                                     (22.22%)
                 0      unc_upi_rxl_bypassed_slot1_1                                     (22.22%)
                 0      unc_upi_rxl_bypassed_slot2_0                                     (22.22%)
                 0      unc_upi_rxl_bypassed_slot2_1                                     (22.22%)
                 0      unc_upi_rxl_flits_all_data_0                                     (22.22%)
                 0      unc_upi_rxl_flits_all_data_1                                     (22.22%)
                 0      unc_upi_rxl_flits_all_null_0                                     (22.22%)
                 0      unc_upi_rxl_flits_all_null_1                                     (22.22%)
                 0      unc_upi_rxl_flits_non_data_0                                     (22.22%)
                 0      unc_upi_rxl_flits_non_data_1                                     (22.22%)
                 0      unc_upi_rxl_flits_null_0                                      (22.22%)
                 0      unc_upi_rxl_flits_null_1                                      (22.22%)
                 0      unc_upi_txl0p_power_cycles_0                                     (22.22%)
                 0      unc_upi_txl0p_power_cycles_1                                     (22.22%)
                 0      unc_upi_txl_bypassed_0                                        (22.22%)
                 0      unc_upi_txl_bypassed_1                                        (22.22%)
                 0      unc_upi_txl_flits_all_data_0                                     (22.22%)
                 0      unc_upi_txl_flits_all_data_1                                     (22.22%)
                 0      unc_upi_txl_flits_all_null_0                                     (22.22%)
                 0      unc_upi_txl_flits_all_null_1                                     (22.22%)
                 0      unc_upi_txl_flits_data_0                                      (22.22%)
                 0      unc_upi_txl_flits_data_1                                      (22.22%)
                 0      unc_upi_txl_flits_idle_0                                      (22.22%)
                 0      unc_upi_txl_flits_idle_1                                      (22.22%)
                 0      unc_upi_txl_flits_non_data_0                                     (22.22%)
                 0      unc_upi_txl_flits_non_data_1                                     (22.22%)
                 0      unc_upi_txl_flits_null_0                                      (22.22%)
                 0      unc_upi_txl_flits_null_1                                      (22.22%)

      69.855853115 seconds time elapsed

