
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.82 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'stockham_DIT' (CIN-6)
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
/INPUTFILES/1
Front End called with arguments: -- /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/src/ntt.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Moving session transcript to file "/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/catapult.log"
solution file add ./src/ntt.cpp
go analyze
/INPUTFILES/2
go compile
# Error: Compilation aborted (CIN-5)
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
# Error: go analyze: Failed analyze
option set Input/TargetPlatform x86_64
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.04 seconds, memory usage 6950884kB, peak memory usage 6950884kB (SOL-9)
c++11
solution file add ./src/ntt_tb.cpp -exclude true
option set Input/CppStandard c++11
set_working_dir /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'stockham_DIT.v1': elapsed time 4.52 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
INOUT port 'twiddle' is only used as an input. (OPT-10)
Loop '/stockham_DIT/core/INNER_LOOP' iterated at most 512 times. (LOOP-2)
Design 'stockham_DIT' was read (SOL-1)
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v1/CDesignChecker/design_checker.sh'
Synthesizing routine 'stockham_DIT' (CIN-13)
Found top design routine 'stockham_DIT' specified by directive (CIN-52)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'stockham_DIT' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'stockham_DIT.v1' (SOL-8)
Inlining routine 'modulo_dev' (CIN-14)
Inlining routine 'operator>=<64, true>' (CIN-14)
Optimizing block '/stockham_DIT' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'stockham_DIT.v1': elapsed time 0.99 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/ccs_libs/interfaces/amba/amba.lib' [amba]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
solution library add Xilinx_RAMS
solution library add mgc_Xilinx-VIRTEX-7-2_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-7 -speed -2 -part xc7vx690tffg1926-2
go libraries
solution library add amba
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-7-2_beh.lib' [mgc_Xilinx-VIRTEX-7-2_beh]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'stockham_DIT.v1' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v3': elapsed time 0.19 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
go extract
# Info: Branching solution 'stockham_DIT.v3' at state 'libraries' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/CDesignChecker/design_checker.sh'
/CLOCKS {clk {-CLOCK_PERIOD 15 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 7.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v3' (SOL-8)
# Info: Design complexity at end of 'assembly': Total ops = 169, Real ops = 54, Vars = 63 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'stockham_DIT.v1': elapsed time 0.20 seconds, memory usage 6951384kB, peak memory usage 6951384kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'stockham_DIT.v1' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 177, Real ops = 54, Vars = 67 (SOL-21)
# Info: Completed transformation 'loops' on solution 'stockham_DIT.v3': elapsed time 0.06 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
Loop '/stockham_DIT/core/INNER_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'stockham_DIT.v3' (SOL-8)
Loop '/stockham_DIT/core/main' is left rolled. (LOOP-4)
Loop '/stockham_DIT/core/OUTER_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Completed transformation 'memories' on solution 'stockham_DIT.v3': elapsed time 1.13 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
Memory Resource '/stockham_DIT/core/yt:rsc' (from var: yt) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
# Info: Starting transformation 'memories' on solution 'stockham_DIT.v3' (SOL-8)
I/O-Port Resource '/stockham_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/stockham_DIT/xt:rsc' (from var: xt) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
Memory Resource '/stockham_DIT/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL' (size: 1024 x 64). (MEM-4)
I/O-Port Resource '/stockham_DIT/g:rsc' (from var: g) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 176, Real ops = 54, Vars = 67 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'stockham_DIT.v3': elapsed time 0.06 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'stockham_DIT.v3' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 305, Real ops = 71, Vars = 76 (SOL-21)
# Info: Completed transformation 'architect' on solution 'stockham_DIT.v3': elapsed time 0.33 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'stockham_DIT.v3' (SOL-8)
Design 'stockham_DIT' contains '71' real operations. (SOL-11)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 305, Real ops = 71, Vars = 76 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'stockham_DIT.v3': elapsed time 0.44 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Initial schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 24062, Area (Datapath, Register, Total) = 43175.93, 0.00, 43175.93 (CRAAS-11)
Prescheduled SEQUENTIAL '/stockham_DIT/core' (total length 24067 c-steps) (SCHD-8)
# Info: Final schedule of SEQUENTIAL '/stockham_DIT/core': Latency = 31742, Area (Datapath, Register, Total) = 34208.68, 0.00, 34208.68 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/stockham_DIT/core/OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/stockham_DIT/core/INNER_LOOP' (47 c-steps) (SCHD-7)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/stockham_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/stockham_DIT/core/main' (2 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'stockham_DIT.v3' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 1986, Real ops = 70, Vars = 157 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'stockham_DIT.v3': elapsed time 9.27 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
Global signal 'xt:rsc.da' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
Global signal 'twiddle:rsc.triosy.lz' added to design 'stockham_DIT' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'xt:rsc.wea' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
Global signal 'p:rsc.dat' added to design 'stockham_DIT' for component 'p:rsci' (LIB-3)
Global signal 'xt:rsc.adra' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
Global signal 'xt:rsc.triosy.lz' added to design 'stockham_DIT' for component 'xt:rsc.triosy:obj' (LIB-3)
Global signal 'yt:rsc.wadr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'stockham_DIT.v3' (SOL-8)
Global signal 'g:rsc.triosy.lz' added to design 'stockham_DIT' for component 'g:rsc.triosy:obj' (LIB-3)
Global signal 'xt:rsc.qa' added to design 'stockham_DIT' for component 'xt:rsci' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'stockham_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
Report written to file 'cycle.rpt'
Performing concurrent resource allocation and scheduling on '/stockham_DIT/core' (CRAAS-1)
Global signal 'yt:rsc.radr' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
Global signal 'yt:rsc.q' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
Global signal 'yt:rsc.d' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
Global signal 'yt:rsc.we' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
Global signal 'twiddle:rsc.qb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)
Global signal 'g:rsc.dat' added to design 'stockham_DIT' for component 'g:rsci' (LIB-3)
# Warning: Input port 'g:rsc.dat' is never used. (OPT-4)
Global signal 'yt:rsc.clken' added to design 'stockham_DIT' for component 'yt:rsci' (LIB-3)
Global signal 'twiddle:rsc.adrb' added to design 'stockham_DIT' for component 'twiddle:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Completed transformation 'dpfsm' on solution 'stockham_DIT.v3': elapsed time 1.63 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 737, Real ops = 409, Vars = 177 (SOL-21)
Creating shared register 'INNER_LOOP:a.lpi#3.dfm' for variables 'INNER_LOOP:a.lpi#3.dfm, INNER_LOOP:acc#2.psp, INNER_LOOP:w:asn.itm' (2 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'stockham_DIT.v3' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 660, Real ops = 310, Vars = 528 (SOL-21)
# Info: Completed transformation 'instance' on solution 'stockham_DIT.v3': elapsed time 1.11 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'stockham_DIT.v3' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Design complexity at end of 'extract': Total ops = 655, Real ops = 311, Vars = 178 (SOL-21)
# Info: Completed transformation 'extract' on solution 'stockham_DIT.v3': elapsed time 7.10 seconds, memory usage 6950872kB, peak memory usage 6951384kB (SOL-9)
Generating SCVerify testbench files
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/concat_sim_rtl.vhdl
order file name is: rtl.v_order.txt
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/concat_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
Finished writing concatenated simulation file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/concat_sim_rtl.v
Add dependent file: ./rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /stockham_DIT/core/yt:rsc. Defaulting to 'clk'
Report written to file 'rtl.rpt'
# Info: Starting transformation 'extract' on solution 'stockham_DIT.v3' (SOL-8)
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/jd4691/NTT_Xilinx/Catapult/stockham_DIT/stockhamDIT/stockham_DIT.v3/concat_rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
Add dependent file: ./rtl.vhdl
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_1R1W_RBW.v
