
---------- Begin Simulation Statistics ----------
final_tick                               160693620000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278959                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663964                       # Number of bytes of host memory used
host_op_rate                                   279507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   358.48                       # Real time elapsed on the host
host_tick_rate                              448269296                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160694                       # Number of seconds simulated
sim_ticks                                160693620000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.606936                       # CPI: cycles per instruction
system.cpu.discardedOps                        189425                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28085366                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.622302                       # IPC: instructions per cycle
system.cpu.numCycles                        160693620                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132608254                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365696                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4002                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485794                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735488                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103809                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65378                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51331779                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51331779                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51332289                       # number of overall hits
system.cpu.dcache.overall_hits::total        51332289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727050                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       734959                       # number of overall misses
system.cpu.dcache.overall_misses::total        734959                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35636717000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35636717000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35636717000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35636717000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52067248                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52067248                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014116                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014116                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49015.496871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49015.496871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48488.034026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48488.034026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       109043                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3171                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.387575                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       601985                       # number of writebacks
system.cpu.dcache.writebacks::total            601985                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674902                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674902                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682807                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32693856000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32693856000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33534016999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33534016999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013114                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48442.375337                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48442.375337                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49111.999436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49111.999436                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681783                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40721553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40721553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14892343000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14892343000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109747                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009443                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38363.145747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38363.145747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14111707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14111707000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009441                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36360.257969                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36360.257969                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338856                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20744374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20744374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61218.848124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61218.848124                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52062                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52062                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286794                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18582149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18582149000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64792.670000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64792.670000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    840160999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    840160999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106282.226312                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106282.226312                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.635790                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682807                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.178440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.635790                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104817455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104817455                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685768                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474976                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024865                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277903                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277903                       # number of overall hits
system.cpu.icache.overall_hits::total        10277903                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     73004000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73004000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73004000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73004000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94442.432083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94442.432083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94442.432083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94442.432083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71458000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92442.432083                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92442.432083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92442.432083                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92442.432083                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277903                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73004000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73004000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94442.432083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94442.432083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92442.432083                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92442.432083                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           357.017430                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278676                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.122898                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.017430                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.697300                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558125                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558125                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 160693620000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               476094                       # number of demand (read+write) hits
system.l2.demand_hits::total                   476196                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              476094                       # number of overall hits
system.l2.overall_hits::total                  476196                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206713                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207384                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            206713                       # number of overall misses
system.l2.overall_misses::total                207384                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21473601000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21540560000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66959000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21473601000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21540560000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682807                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683580                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682807                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683580                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.302740                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303379                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.302740                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303379                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99789.865872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103881.231466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103867.993674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99789.865872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103881.231466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103867.993674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              113610                       # number of writebacks
system.l2.writebacks::total                    113610                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207378                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17339001000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17392540000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53539000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17339001000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17392540000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.302731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.303370                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.302731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303370                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79789.865872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83882.021412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83868.780681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79789.865872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83882.021412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83868.780681                       # average overall mshr miss latency
system.l2.replacements                         174894                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       601985                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           601985                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       601985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       601985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            149388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149388                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137406                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137406                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14575774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14575774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286794                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.479110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.479110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106078.147970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106078.147970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11827654000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11827654000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.479110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86078.147970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86078.147970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99789.865872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99789.865872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53539000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53539000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79789.865872                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79789.865872                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        326706                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            326706                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6897827000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6897827000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.175012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.175012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99525.690046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99525.690046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5511347000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5511347000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.174997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.174997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79527.669153                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79527.669153                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32150.069630                       # Cycle average of tags in use
system.l2.tags.total_refs                     1362310                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.560228                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      63.966189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        84.450150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32001.653291                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981142                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23807                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2938904                       # Number of tag accesses
system.l2.tags.data_accesses                  2938904                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    113610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012043068500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6736                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6736                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              560705                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106993                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207378                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113610                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207378                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113610                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     73                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  157309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.774941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.036880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.795498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6596     97.92%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          130      1.93%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6736                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.863569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.832388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.034779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3898     57.87%     57.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               69      1.02%     58.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2576     38.24%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.64%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6736                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13272192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7271040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     82.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  160677773000                       # Total gap between requests
system.mem_ctrls.avgGap                     500572.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13224576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7269952                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 267241.474801550910                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 82296832.942091912031                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 45241074.287827976048                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       206707                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       113610                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19096000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6709339500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3851664203000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28459.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32458.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33902510.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13229248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13272192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7271040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7271040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       206707                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       113610                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        113610                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       267241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     82325907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         82593148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       267241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       267241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     45247845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        45247845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     45247845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       267241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     82325907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       127840993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207305                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              113593                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7117                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7116                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2841466750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1036525000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6728435500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13706.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32456.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              134943                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71724                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       114231                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   179.788954                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   106.308557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.173447                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        79232     69.36%     69.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12832     11.23%     80.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4827      4.23%     84.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1123      0.98%     85.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8847      7.74%     93.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          661      0.58%     94.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          373      0.33%     94.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          421      0.37%     94.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5915      5.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       114231                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13267520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7269952                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               82.564074                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               45.241074                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       412534920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       219267510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      744080820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     300296160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12684940320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  34274250480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32843823360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   81479193570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.046848                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  85023676500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5365880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  70304063500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       403074420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       214239135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      736076880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     292659300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12684940320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  33394766700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33584441280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   81310198035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.995185                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  86956703500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5365880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  68371036500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69972                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       113610                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60587                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137406                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69972                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       588953                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 588953                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20543232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20543232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207378                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           836015000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1120820750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       715595                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286794                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286794                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396013                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047397                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049276                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82226688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82297472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174894                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7271040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           858474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004751                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 854395     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4079      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             858474                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 160693620000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2570332000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048426994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
