{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1738284663985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1738284663995 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Minilab1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Minilab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1738284664044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738284664071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738284664071 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1738284664420 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1738284664430 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1738284664657 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1738284664689 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1738284669654 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 708 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 708 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1738284669737 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 413 global CLKCTRL_G7 " "KEY\[0\]~inputCLKENA0 with 413 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1738284669737 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1738284669737 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1738284669737 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1738284669739 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1738284669739 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1738284669739 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738284669739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1738284669747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738284669748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738284669750 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1738284669751 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1738284669751 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1738284669752 ""}
{ "Info" "ISTA_SDC_FOUND" "Minilab1.sdc " "Reading SDC File: 'Minilab1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1738284670316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1.sdc 9 CLOCK2_50 port " "Ignored filter at Minilab1.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1738284670352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Minilab1.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Minilab1.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1738284670359 ""}  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1.sdc 10 CLOCK3_50 port " "Ignored filter at Minilab1.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1738284670360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Minilab1.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Minilab1.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1738284670360 ""}  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1.sdc 11 CLOCK4_50 port " "Ignored filter at Minilab1.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1738284670361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Minilab1.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Minilab1.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1738284670361 ""}  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670361 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Minilab1.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1738284670361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Minilab1.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Minilab1.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1738284670363 ""}  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1.sdc 16 altera_reserved_tdi port " "Ignored filter at Minilab1.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1738284670363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1.sdc 16 altera_reserved_tck clock " "Ignored filter at Minilab1.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1738284670363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Minilab1.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1738284670363 ""}  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Minilab1.sdc(16): Argument -clock is not an object ID" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1.sdc 17 altera_reserved_tms port " "Ignored filter at Minilab1.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1738284670363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Minilab1.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1738284670365 ""}  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Minilab1.sdc(17): Argument -clock is not an object ID" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1.sdc 18 altera_reserved_tdo port " "Ignored filter at Minilab1.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1738284670365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Minilab1.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Minilab1.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1738284670366 ""}  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Minilab1.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Minilab1.sdc(18): Argument -clock is not an object ID" {  } { { "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" "" { Text "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1738284670366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1738284670368 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1738284670478 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1738284670478 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738284670478 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738284670478 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000     CLOCK_50 " "   5.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738284670478 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1738284670478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1738284670534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1738284670535 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 DSP block " "Packed 128 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1738284670535 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "24 " "Created 24 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1738284670535 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1738284670535 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738284670588 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738284670588 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738284670588 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1738284670588 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738284670590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1738284673521 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1738284673960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:21 " "Fitter placement preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738284694722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1738284722087 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1738284723803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738284723803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1738284725019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1738284726810 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1738284726810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1738284727698 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1738284727698 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1738284727698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738284727700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1738284729201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738284729224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738284729541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738284729541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738284729829 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738284731740 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1738284731896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.fit.smsg " "Generated suppressed messages file I:/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD (1)/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1/Minilab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1738284732045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7574 " "Peak virtual memory: 7574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738284735510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 18:52:15 2025 " "Processing ended: Thu Jan 30 18:52:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738284735510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738284735510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:42 " "Total CPU time (on all processors): 00:06:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738284735510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1738284735510 ""}
