// Seed: 1151513079
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    inout supply0 id_5,
    input uwire id_6,
    output supply1 id_7
);
  assign id_4 = 1 ? 1'b0 : 1 ? id_6 : id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3,
    output wire id_4,
    input supply0 id_5,
    input wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    output uwire id_11,
    input tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    output wand id_15
);
  wire id_17 = id_2;
  module_0(
      id_6, id_5, id_13, id_5, id_1, id_17, id_8, id_1
  );
endmodule
