ncverilog  testfixture.v DPA_syn.v  -v tsmc13.v  +define+SDF+tb1
ncverilog: 10.20-s114: (c) Copyright 1995-2012 Cadence Design Systems, Inc.
file: testfixture.v
	module worklib.IMAGE_ROM:v
		errors: 0, warnings: 0
	module worklib.FB:v
		errors: 0, warnings: 0
	module worklib.charROM:v
		errors: 0, warnings: 0
	module worklib.test:v
		errors: 0, warnings: 0
file: DPA_syn.v
	module worklib.DPA:v
		errors: 0, warnings: 0
file: tsmc13.v
	module tsmc13.INVXL:v
		errors: 0, warnings: 0
	module tsmc13.CLKBUFX3:v
		errors: 0, warnings: 0
	module tsmc13.CLKINVX1:v
		errors: 0, warnings: 0
		Caching library 'tsmc13' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13' ....... Done
  CONT ctrl_logic ( .clk(clk), .reset(n3), .im_a(IM_A), .im_wen_n(IM_WEN), 
                |
ncelab: *E,CUVMUR (./DPA_syn.v,25|16): instance 'test.DPA@DPA<module>.ctrl_logic' of design unit 'CONT' is unresolved in 'worklib.DPA:v'.
  DP data_path ( .clk(clk), .reset(n2), .im_q(IM_Q), .cr_q(CR_Q), .im_d({
             |
ncelab: *E,CUVMUR (./DPA_syn.v,35|13): instance 'test.DPA@DPA<module>.data_path' of design unit 'DP' is unresolved in 'worklib.DPA:v'.
ncverilog: *E,ELBERR: Error during elaboration (status 1), exiting.
