vendor_name = ModelSim
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/Contador60.vhd
source_file = 1, controlvhd.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/ffD_en.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/divisor_de_frecuencia.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/control.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/antirrebote.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/contador.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/ffJK.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/multiplexor.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/bin2bcd.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Desktop/6Sem/Digital/Practica/Laboratorios/Laboratorio3/Codigo/db/Contador60.cbx.xml
design_name = hard_block
design_name = multiplexor
instance = comp, \bcdout[0]~output\, bcdout[0]~output, multiplexor, 1
instance = comp, \bcdout[1]~output\, bcdout[1]~output, multiplexor, 1
instance = comp, \bcdout[2]~output\, bcdout[2]~output, multiplexor, 1
instance = comp, \bcdout[3]~output\, bcdout[3]~output, multiplexor, 1
instance = comp, \clk~input\, clk~input, multiplexor, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, multiplexor, 1
instance = comp, \bcdin[0]~input\, bcdin[0]~input, multiplexor, 1
instance = comp, \bcdout[0]~reg0\, bcdout[0]~reg0, multiplexor, 1
instance = comp, \bcdin[1]~input\, bcdin[1]~input, multiplexor, 1
instance = comp, \bcdout[1]~reg0\, bcdout[1]~reg0, multiplexor, 1
instance = comp, \bcdin[2]~input\, bcdin[2]~input, multiplexor, 1
instance = comp, \bcdout[2]~reg0feeder\, bcdout[2]~reg0feeder, multiplexor, 1
instance = comp, \bcdout[2]~reg0\, bcdout[2]~reg0, multiplexor, 1
instance = comp, \bcdin[3]~input\, bcdin[3]~input, multiplexor, 1
instance = comp, \bcdout[3]~reg0\, bcdout[3]~reg0, multiplexor, 1
instance = comp, \bcdin[4]~input\, bcdin[4]~input, multiplexor, 1
instance = comp, \bcdin[5]~input\, bcdin[5]~input, multiplexor, 1
instance = comp, \bcdin[6]~input\, bcdin[6]~input, multiplexor, 1
instance = comp, \bcdin[7]~input\, bcdin[7]~input, multiplexor, 1
instance = comp, \bitdes~input\, bitdes~input, multiplexor, 1
