# vsim -c testbench -dpicpppath /usr/bin/gcc -sv_lib /home/ian/intelFPGA_lite/18.1/modelsim_ase/verilog_src/uvm-1.2/lib/uvm_dpi -sv_lib ../cpp/lib/model_comparator -do "run -all" -l log/test.log 
# Start time: 09:01:26 on Sep 10,2020
# Loading /tmp/ian@yogurt_dpi_6509/linuxpe_gcc-7/export_tramp.so
# Loading sv_std.std
# Loading work.uvm_pkg
# Loading work.package_comp
# ** Error (suppressible): (vsim-19) Failed to access library 'mtiUvm' at "mtiUvm".
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.testbench_sv_unit
# Loading work.interface_comp
# Loading work.testbench
# Loading work.top
# Loading work.identity_comparator
# Loading work.comparator_identity_3b_mod
# Compiling /tmp/ian@yogurt_dpi_6509/linuxpe_gcc-7/exportwrapper.c
# Loading /tmp/ian@yogurt_dpi_6509/linuxpe_gcc-7/vsim_auto_compile.so
# Loading /home/ian/intelFPGA_lite/18.1/modelsim_ase/verilog_src/uvm-1.2/lib/uvm_dpi.so
# Loading ./../cpp/lib/model_comparator.so
# ** Warning: Design size of 53149 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# UVM_INFO /home/ian/intelFPGA_lite/18.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test testcase_comp...
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../config/test.config" for reading.
# No such file or directory. (errno = ENOENT)    : ../src//configuration_comp.sv(13)
#    Time: 0 ps  Iteration: 10  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO /home/ian/intelFPGA_lite/18.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_objection.svh(1271) @ 20010: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# -------------------------------------------
# ----------- Simulation Complete -----------
# -------------------------------------------
# Correct:        1000
# Wrong:             0
# -------------------------------------------
# UVM_INFO /home/ian/intelFPGA_lite/18.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_report_server.svh(847) @ 20010: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# 
# ** Note: $finish    : /home/ian/intelFPGA_lite/18.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh(517)
#    Time: 20010 ps  Iteration: 78  Instance: /testbench
# End time: 09:01:27 on Sep 10,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
