/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_SAR */
#define ADC_SAR_cy_psoc4_sar__CLOCK_DIV_ID 0x00000043u
#define ADC_SAR_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_cy_psoc4_sarmux_8__CH_0_PIN 2
#define ADC_SAR_cy_psoc4_sarmux_8__CH_0_PORT 7
#define ADC_SAR_cy_psoc4_sarmux_8__CH_1_PIN 7
#define ADC_SAR_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_cy_psoc4_sarmux_8__VNEG 0
#define ADC_SAR_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_SAR_intClock__DIV_ID 0x00000043u
#define ADC_SAR_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define ADC_SAR_intClock__PA_DIV_ID 0x000000FFu
#define ADC_SAR_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_IRQ__INTC_MASK 0x20000u
#define ADC_SAR_IRQ__INTC_NUMBER 17u
#define ADC_SAR_IRQ__INTC_PRIOR_MASK 0xC000u
#define ADC_SAR_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_SAR_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ANEMOMETER */
#define ANEMOMETER__0__DR CYREG_GPIO_PRT4_DR
#define ANEMOMETER__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define ANEMOMETER__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define ANEMOMETER__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define ANEMOMETER__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define ANEMOMETER__0__HSIOM_MASK 0x000F0000u
#define ANEMOMETER__0__HSIOM_SHIFT 16u
#define ANEMOMETER__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define ANEMOMETER__0__INTR CYREG_GPIO_PRT4_INTR
#define ANEMOMETER__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define ANEMOMETER__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define ANEMOMETER__0__MASK 0x10u
#define ANEMOMETER__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define ANEMOMETER__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define ANEMOMETER__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define ANEMOMETER__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define ANEMOMETER__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define ANEMOMETER__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define ANEMOMETER__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define ANEMOMETER__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define ANEMOMETER__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define ANEMOMETER__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define ANEMOMETER__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define ANEMOMETER__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define ANEMOMETER__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define ANEMOMETER__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define ANEMOMETER__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define ANEMOMETER__0__PC CYREG_GPIO_PRT4_PC
#define ANEMOMETER__0__PC2 CYREG_GPIO_PRT4_PC2
#define ANEMOMETER__0__PORT 4u
#define ANEMOMETER__0__PS CYREG_GPIO_PRT4_PS
#define ANEMOMETER__0__SHIFT 4u
#define ANEMOMETER__DR CYREG_GPIO_PRT4_DR
#define ANEMOMETER__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define ANEMOMETER__DR_INV CYREG_GPIO_PRT4_DR_INV
#define ANEMOMETER__DR_SET CYREG_GPIO_PRT4_DR_SET
#define ANEMOMETER__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define ANEMOMETER__INTR CYREG_GPIO_PRT4_INTR
#define ANEMOMETER__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define ANEMOMETER__INTSTAT CYREG_GPIO_PRT4_INTR
#define ANEMOMETER__MASK 0x10u
#define ANEMOMETER__PA__CFG0 CYREG_UDB_PA5_CFG0
#define ANEMOMETER__PA__CFG1 CYREG_UDB_PA5_CFG1
#define ANEMOMETER__PA__CFG10 CYREG_UDB_PA5_CFG10
#define ANEMOMETER__PA__CFG11 CYREG_UDB_PA5_CFG11
#define ANEMOMETER__PA__CFG12 CYREG_UDB_PA5_CFG12
#define ANEMOMETER__PA__CFG13 CYREG_UDB_PA5_CFG13
#define ANEMOMETER__PA__CFG14 CYREG_UDB_PA5_CFG14
#define ANEMOMETER__PA__CFG2 CYREG_UDB_PA5_CFG2
#define ANEMOMETER__PA__CFG3 CYREG_UDB_PA5_CFG3
#define ANEMOMETER__PA__CFG4 CYREG_UDB_PA5_CFG4
#define ANEMOMETER__PA__CFG5 CYREG_UDB_PA5_CFG5
#define ANEMOMETER__PA__CFG6 CYREG_UDB_PA5_CFG6
#define ANEMOMETER__PA__CFG7 CYREG_UDB_PA5_CFG7
#define ANEMOMETER__PA__CFG8 CYREG_UDB_PA5_CFG8
#define ANEMOMETER__PA__CFG9 CYREG_UDB_PA5_CFG9
#define ANEMOMETER__PC CYREG_GPIO_PRT4_PC
#define ANEMOMETER__PC2 CYREG_GPIO_PRT4_PC2
#define ANEMOMETER__PORT 4u
#define ANEMOMETER__PS CYREG_GPIO_PRT4_PS
#define ANEMOMETER__SHIFT 4u

/* BAT_SENS_P */
#define BAT_SENS_P__0__DR CYREG_GPIO_PRT2_DR
#define BAT_SENS_P__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BAT_SENS_P__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BAT_SENS_P__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BAT_SENS_P__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define BAT_SENS_P__0__HSIOM_MASK 0xF0000000u
#define BAT_SENS_P__0__HSIOM_SHIFT 28u
#define BAT_SENS_P__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BAT_SENS_P__0__INTR CYREG_GPIO_PRT2_INTR
#define BAT_SENS_P__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BAT_SENS_P__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define BAT_SENS_P__0__MASK 0x80u
#define BAT_SENS_P__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BAT_SENS_P__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BAT_SENS_P__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BAT_SENS_P__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BAT_SENS_P__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BAT_SENS_P__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BAT_SENS_P__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BAT_SENS_P__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BAT_SENS_P__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BAT_SENS_P__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BAT_SENS_P__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BAT_SENS_P__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BAT_SENS_P__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BAT_SENS_P__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BAT_SENS_P__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BAT_SENS_P__0__PC CYREG_GPIO_PRT2_PC
#define BAT_SENS_P__0__PC2 CYREG_GPIO_PRT2_PC2
#define BAT_SENS_P__0__PORT 2u
#define BAT_SENS_P__0__PS CYREG_GPIO_PRT2_PS
#define BAT_SENS_P__0__SHIFT 7u
#define BAT_SENS_P__DR CYREG_GPIO_PRT2_DR
#define BAT_SENS_P__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BAT_SENS_P__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BAT_SENS_P__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BAT_SENS_P__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BAT_SENS_P__INTR CYREG_GPIO_PRT2_INTR
#define BAT_SENS_P__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BAT_SENS_P__INTSTAT CYREG_GPIO_PRT2_INTR
#define BAT_SENS_P__MASK 0x80u
#define BAT_SENS_P__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BAT_SENS_P__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BAT_SENS_P__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BAT_SENS_P__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BAT_SENS_P__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BAT_SENS_P__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BAT_SENS_P__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BAT_SENS_P__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BAT_SENS_P__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BAT_SENS_P__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BAT_SENS_P__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BAT_SENS_P__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BAT_SENS_P__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BAT_SENS_P__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BAT_SENS_P__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BAT_SENS_P__PC CYREG_GPIO_PRT2_PC
#define BAT_SENS_P__PC2 CYREG_GPIO_PRT2_PC2
#define BAT_SENS_P__PORT 2u
#define BAT_SENS_P__PS CYREG_GPIO_PRT2_PS
#define BAT_SENS_P__SHIFT 7u

/* BAT_SENS_SW */
#define BAT_SENS_SW__0__DR CYREG_GPIO_PRT1_DR
#define BAT_SENS_SW__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define BAT_SENS_SW__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define BAT_SENS_SW__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define BAT_SENS_SW__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define BAT_SENS_SW__0__HSIOM_MASK 0x0F000000u
#define BAT_SENS_SW__0__HSIOM_SHIFT 24u
#define BAT_SENS_SW__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define BAT_SENS_SW__0__INTR CYREG_GPIO_PRT1_INTR
#define BAT_SENS_SW__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define BAT_SENS_SW__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define BAT_SENS_SW__0__MASK 0x40u
#define BAT_SENS_SW__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BAT_SENS_SW__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BAT_SENS_SW__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BAT_SENS_SW__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BAT_SENS_SW__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BAT_SENS_SW__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BAT_SENS_SW__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BAT_SENS_SW__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BAT_SENS_SW__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BAT_SENS_SW__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BAT_SENS_SW__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BAT_SENS_SW__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BAT_SENS_SW__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BAT_SENS_SW__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BAT_SENS_SW__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BAT_SENS_SW__0__PC CYREG_GPIO_PRT1_PC
#define BAT_SENS_SW__0__PC2 CYREG_GPIO_PRT1_PC2
#define BAT_SENS_SW__0__PORT 1u
#define BAT_SENS_SW__0__PS CYREG_GPIO_PRT1_PS
#define BAT_SENS_SW__0__SHIFT 6u
#define BAT_SENS_SW__DR CYREG_GPIO_PRT1_DR
#define BAT_SENS_SW__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define BAT_SENS_SW__DR_INV CYREG_GPIO_PRT1_DR_INV
#define BAT_SENS_SW__DR_SET CYREG_GPIO_PRT1_DR_SET
#define BAT_SENS_SW__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define BAT_SENS_SW__INTR CYREG_GPIO_PRT1_INTR
#define BAT_SENS_SW__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define BAT_SENS_SW__INTSTAT CYREG_GPIO_PRT1_INTR
#define BAT_SENS_SW__MASK 0x40u
#define BAT_SENS_SW__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BAT_SENS_SW__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BAT_SENS_SW__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BAT_SENS_SW__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BAT_SENS_SW__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BAT_SENS_SW__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BAT_SENS_SW__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BAT_SENS_SW__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BAT_SENS_SW__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BAT_SENS_SW__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BAT_SENS_SW__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BAT_SENS_SW__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BAT_SENS_SW__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BAT_SENS_SW__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BAT_SENS_SW__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BAT_SENS_SW__PC CYREG_GPIO_PRT1_PC
#define BAT_SENS_SW__PC2 CYREG_GPIO_PRT1_PC2
#define BAT_SENS_SW__PORT 1u
#define BAT_SENS_SW__PS CYREG_GPIO_PRT1_PS
#define BAT_SENS_SW__SHIFT 6u

/* BME_MISO */
#define BME_MISO__0__DR CYREG_GPIO_PRT2_DR
#define BME_MISO__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BME_MISO__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BME_MISO__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BME_MISO__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define BME_MISO__0__HSIOM_MASK 0x000000F0u
#define BME_MISO__0__HSIOM_SHIFT 4u
#define BME_MISO__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_MISO__0__INTR CYREG_GPIO_PRT2_INTR
#define BME_MISO__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_MISO__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define BME_MISO__0__MASK 0x02u
#define BME_MISO__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BME_MISO__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BME_MISO__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BME_MISO__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BME_MISO__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BME_MISO__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BME_MISO__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BME_MISO__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BME_MISO__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BME_MISO__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BME_MISO__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BME_MISO__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BME_MISO__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BME_MISO__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BME_MISO__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BME_MISO__0__PC CYREG_GPIO_PRT2_PC
#define BME_MISO__0__PC2 CYREG_GPIO_PRT2_PC2
#define BME_MISO__0__PORT 2u
#define BME_MISO__0__PS CYREG_GPIO_PRT2_PS
#define BME_MISO__0__SHIFT 1u
#define BME_MISO__DR CYREG_GPIO_PRT2_DR
#define BME_MISO__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BME_MISO__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BME_MISO__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BME_MISO__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_MISO__INTR CYREG_GPIO_PRT2_INTR
#define BME_MISO__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_MISO__INTSTAT CYREG_GPIO_PRT2_INTR
#define BME_MISO__MASK 0x02u
#define BME_MISO__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BME_MISO__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BME_MISO__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BME_MISO__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BME_MISO__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BME_MISO__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BME_MISO__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BME_MISO__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BME_MISO__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BME_MISO__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BME_MISO__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BME_MISO__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BME_MISO__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BME_MISO__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BME_MISO__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BME_MISO__PC CYREG_GPIO_PRT2_PC
#define BME_MISO__PC2 CYREG_GPIO_PRT2_PC2
#define BME_MISO__PORT 2u
#define BME_MISO__PS CYREG_GPIO_PRT2_PS
#define BME_MISO__SHIFT 1u

/* BME_MOSI */
#define BME_MOSI__0__DR CYREG_GPIO_PRT2_DR
#define BME_MOSI__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BME_MOSI__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BME_MOSI__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BME_MOSI__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define BME_MOSI__0__HSIOM_MASK 0x0000000Fu
#define BME_MOSI__0__HSIOM_SHIFT 0u
#define BME_MOSI__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_MOSI__0__INTR CYREG_GPIO_PRT2_INTR
#define BME_MOSI__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_MOSI__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define BME_MOSI__0__MASK 0x01u
#define BME_MOSI__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define BME_MOSI__0__OUT_SEL_SHIFT 0u
#define BME_MOSI__0__OUT_SEL_VAL 3u
#define BME_MOSI__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BME_MOSI__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BME_MOSI__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BME_MOSI__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BME_MOSI__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BME_MOSI__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BME_MOSI__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BME_MOSI__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BME_MOSI__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BME_MOSI__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BME_MOSI__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BME_MOSI__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BME_MOSI__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BME_MOSI__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BME_MOSI__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BME_MOSI__0__PC CYREG_GPIO_PRT2_PC
#define BME_MOSI__0__PC2 CYREG_GPIO_PRT2_PC2
#define BME_MOSI__0__PORT 2u
#define BME_MOSI__0__PS CYREG_GPIO_PRT2_PS
#define BME_MOSI__0__SHIFT 0u
#define BME_MOSI__DR CYREG_GPIO_PRT2_DR
#define BME_MOSI__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BME_MOSI__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BME_MOSI__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BME_MOSI__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_MOSI__INTR CYREG_GPIO_PRT2_INTR
#define BME_MOSI__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_MOSI__INTSTAT CYREG_GPIO_PRT2_INTR
#define BME_MOSI__MASK 0x01u
#define BME_MOSI__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BME_MOSI__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BME_MOSI__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BME_MOSI__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BME_MOSI__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BME_MOSI__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BME_MOSI__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BME_MOSI__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BME_MOSI__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BME_MOSI__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BME_MOSI__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BME_MOSI__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BME_MOSI__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BME_MOSI__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BME_MOSI__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BME_MOSI__PC CYREG_GPIO_PRT2_PC
#define BME_MOSI__PC2 CYREG_GPIO_PRT2_PC2
#define BME_MOSI__PORT 2u
#define BME_MOSI__PS CYREG_GPIO_PRT2_PS
#define BME_MOSI__SHIFT 0u

/* BME_SCLK */
#define BME_SCLK__0__DR CYREG_GPIO_PRT2_DR
#define BME_SCLK__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BME_SCLK__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BME_SCLK__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BME_SCLK__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define BME_SCLK__0__HSIOM_MASK 0x00000F00u
#define BME_SCLK__0__HSIOM_SHIFT 8u
#define BME_SCLK__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_SCLK__0__INTR CYREG_GPIO_PRT2_INTR
#define BME_SCLK__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_SCLK__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define BME_SCLK__0__MASK 0x04u
#define BME_SCLK__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define BME_SCLK__0__OUT_SEL_SHIFT 4u
#define BME_SCLK__0__OUT_SEL_VAL 2u
#define BME_SCLK__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BME_SCLK__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BME_SCLK__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BME_SCLK__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BME_SCLK__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BME_SCLK__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BME_SCLK__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BME_SCLK__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BME_SCLK__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BME_SCLK__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BME_SCLK__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BME_SCLK__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BME_SCLK__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BME_SCLK__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BME_SCLK__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BME_SCLK__0__PC CYREG_GPIO_PRT2_PC
#define BME_SCLK__0__PC2 CYREG_GPIO_PRT2_PC2
#define BME_SCLK__0__PORT 2u
#define BME_SCLK__0__PS CYREG_GPIO_PRT2_PS
#define BME_SCLK__0__SHIFT 2u
#define BME_SCLK__DR CYREG_GPIO_PRT2_DR
#define BME_SCLK__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BME_SCLK__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BME_SCLK__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BME_SCLK__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_SCLK__INTR CYREG_GPIO_PRT2_INTR
#define BME_SCLK__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_SCLK__INTSTAT CYREG_GPIO_PRT2_INTR
#define BME_SCLK__MASK 0x04u
#define BME_SCLK__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BME_SCLK__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BME_SCLK__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BME_SCLK__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BME_SCLK__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BME_SCLK__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BME_SCLK__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BME_SCLK__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BME_SCLK__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BME_SCLK__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BME_SCLK__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BME_SCLK__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BME_SCLK__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BME_SCLK__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BME_SCLK__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BME_SCLK__PC CYREG_GPIO_PRT2_PC
#define BME_SCLK__PC2 CYREG_GPIO_PRT2_PC2
#define BME_SCLK__PORT 2u
#define BME_SCLK__PS CYREG_GPIO_PRT2_PS
#define BME_SCLK__SHIFT 2u

/* BME_SS */
#define BME_SS__0__DR CYREG_GPIO_PRT2_DR
#define BME_SS__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BME_SS__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BME_SS__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BME_SS__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define BME_SS__0__HSIOM_MASK 0x0000F000u
#define BME_SS__0__HSIOM_SHIFT 12u
#define BME_SS__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_SS__0__INTR CYREG_GPIO_PRT2_INTR
#define BME_SS__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_SS__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define BME_SS__0__MASK 0x08u
#define BME_SS__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define BME_SS__0__OUT_SEL_SHIFT 6u
#define BME_SS__0__OUT_SEL_VAL 0u
#define BME_SS__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BME_SS__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BME_SS__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BME_SS__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BME_SS__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BME_SS__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BME_SS__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BME_SS__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BME_SS__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BME_SS__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BME_SS__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BME_SS__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BME_SS__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BME_SS__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BME_SS__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BME_SS__0__PC CYREG_GPIO_PRT2_PC
#define BME_SS__0__PC2 CYREG_GPIO_PRT2_PC2
#define BME_SS__0__PORT 2u
#define BME_SS__0__PS CYREG_GPIO_PRT2_PS
#define BME_SS__0__SHIFT 3u
#define BME_SS__DR CYREG_GPIO_PRT2_DR
#define BME_SS__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define BME_SS__DR_INV CYREG_GPIO_PRT2_DR_INV
#define BME_SS__DR_SET CYREG_GPIO_PRT2_DR_SET
#define BME_SS__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_SS__INTR CYREG_GPIO_PRT2_INTR
#define BME_SS__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define BME_SS__INTSTAT CYREG_GPIO_PRT2_INTR
#define BME_SS__MASK 0x08u
#define BME_SS__PA__CFG0 CYREG_UDB_PA2_CFG0
#define BME_SS__PA__CFG1 CYREG_UDB_PA2_CFG1
#define BME_SS__PA__CFG10 CYREG_UDB_PA2_CFG10
#define BME_SS__PA__CFG11 CYREG_UDB_PA2_CFG11
#define BME_SS__PA__CFG12 CYREG_UDB_PA2_CFG12
#define BME_SS__PA__CFG13 CYREG_UDB_PA2_CFG13
#define BME_SS__PA__CFG14 CYREG_UDB_PA2_CFG14
#define BME_SS__PA__CFG2 CYREG_UDB_PA2_CFG2
#define BME_SS__PA__CFG3 CYREG_UDB_PA2_CFG3
#define BME_SS__PA__CFG4 CYREG_UDB_PA2_CFG4
#define BME_SS__PA__CFG5 CYREG_UDB_PA2_CFG5
#define BME_SS__PA__CFG6 CYREG_UDB_PA2_CFG6
#define BME_SS__PA__CFG7 CYREG_UDB_PA2_CFG7
#define BME_SS__PA__CFG8 CYREG_UDB_PA2_CFG8
#define BME_SS__PA__CFG9 CYREG_UDB_PA2_CFG9
#define BME_SS__PC CYREG_GPIO_PRT2_PC
#define BME_SS__PC2 CYREG_GPIO_PRT2_PC2
#define BME_SS__PORT 2u
#define BME_SS__PS CYREG_GPIO_PRT2_PS
#define BME_SS__SHIFT 3u

/* Clock */
#define Clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL22
#define Clock__DIV_ID 0x00000044u
#define Clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define Clock__PA_DIV_ID 0x000000FFu
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define Clock_1__DIV_ID 0x00000046u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL6
#define Clock_1__PA_DIV_ID 0x000000FFu
#define Clock_C__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_C__DIV_ID 0x00000045u
#define Clock_C__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define Clock_C__PA_DIV_ID 0x000000FFu

/* Counter */
#define Counter_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Counter_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Counter_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Counter_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Counter_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Counter_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Counter_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Counter_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Counter_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Counter_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Counter_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Counter_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Counter_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* EEPROM_PULLUP */
#define EEPROM_PULLUP__0__DR CYREG_GPIO_PRT0_DR
#define EEPROM_PULLUP__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define EEPROM_PULLUP__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define EEPROM_PULLUP__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define EEPROM_PULLUP__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define EEPROM_PULLUP__0__HSIOM_MASK 0x0000000Fu
#define EEPROM_PULLUP__0__HSIOM_SHIFT 0u
#define EEPROM_PULLUP__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define EEPROM_PULLUP__0__INTR CYREG_GPIO_PRT0_INTR
#define EEPROM_PULLUP__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define EEPROM_PULLUP__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define EEPROM_PULLUP__0__MASK 0x01u
#define EEPROM_PULLUP__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define EEPROM_PULLUP__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define EEPROM_PULLUP__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define EEPROM_PULLUP__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define EEPROM_PULLUP__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define EEPROM_PULLUP__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define EEPROM_PULLUP__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define EEPROM_PULLUP__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define EEPROM_PULLUP__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define EEPROM_PULLUP__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define EEPROM_PULLUP__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define EEPROM_PULLUP__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define EEPROM_PULLUP__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define EEPROM_PULLUP__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define EEPROM_PULLUP__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define EEPROM_PULLUP__0__PC CYREG_GPIO_PRT0_PC
#define EEPROM_PULLUP__0__PC2 CYREG_GPIO_PRT0_PC2
#define EEPROM_PULLUP__0__PORT 0u
#define EEPROM_PULLUP__0__PS CYREG_GPIO_PRT0_PS
#define EEPROM_PULLUP__0__SHIFT 0u
#define EEPROM_PULLUP__DR CYREG_GPIO_PRT0_DR
#define EEPROM_PULLUP__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define EEPROM_PULLUP__DR_INV CYREG_GPIO_PRT0_DR_INV
#define EEPROM_PULLUP__DR_SET CYREG_GPIO_PRT0_DR_SET
#define EEPROM_PULLUP__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define EEPROM_PULLUP__INTR CYREG_GPIO_PRT0_INTR
#define EEPROM_PULLUP__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define EEPROM_PULLUP__INTSTAT CYREG_GPIO_PRT0_INTR
#define EEPROM_PULLUP__MASK 0x01u
#define EEPROM_PULLUP__PA__CFG0 CYREG_UDB_PA4_CFG0
#define EEPROM_PULLUP__PA__CFG1 CYREG_UDB_PA4_CFG1
#define EEPROM_PULLUP__PA__CFG10 CYREG_UDB_PA4_CFG10
#define EEPROM_PULLUP__PA__CFG11 CYREG_UDB_PA4_CFG11
#define EEPROM_PULLUP__PA__CFG12 CYREG_UDB_PA4_CFG12
#define EEPROM_PULLUP__PA__CFG13 CYREG_UDB_PA4_CFG13
#define EEPROM_PULLUP__PA__CFG14 CYREG_UDB_PA4_CFG14
#define EEPROM_PULLUP__PA__CFG2 CYREG_UDB_PA4_CFG2
#define EEPROM_PULLUP__PA__CFG3 CYREG_UDB_PA4_CFG3
#define EEPROM_PULLUP__PA__CFG4 CYREG_UDB_PA4_CFG4
#define EEPROM_PULLUP__PA__CFG5 CYREG_UDB_PA4_CFG5
#define EEPROM_PULLUP__PA__CFG6 CYREG_UDB_PA4_CFG6
#define EEPROM_PULLUP__PA__CFG7 CYREG_UDB_PA4_CFG7
#define EEPROM_PULLUP__PA__CFG8 CYREG_UDB_PA4_CFG8
#define EEPROM_PULLUP__PA__CFG9 CYREG_UDB_PA4_CFG9
#define EEPROM_PULLUP__PC CYREG_GPIO_PRT0_PC
#define EEPROM_PULLUP__PC2 CYREG_GPIO_PRT0_PC2
#define EEPROM_PULLUP__PORT 0u
#define EEPROM_PULLUP__PS CYREG_GPIO_PRT0_PS
#define EEPROM_PULLUP__SHIFT 0u

/* EEPROM_WC */
#define EEPROM_WC__0__DR CYREG_GPIO_PRT6_DR
#define EEPROM_WC__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define EEPROM_WC__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define EEPROM_WC__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define EEPROM_WC__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define EEPROM_WC__0__HSIOM_MASK 0x000F0000u
#define EEPROM_WC__0__HSIOM_SHIFT 16u
#define EEPROM_WC__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define EEPROM_WC__0__INTR CYREG_GPIO_PRT6_INTR
#define EEPROM_WC__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define EEPROM_WC__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define EEPROM_WC__0__MASK 0x10u
#define EEPROM_WC__0__PC CYREG_GPIO_PRT6_PC
#define EEPROM_WC__0__PC2 CYREG_GPIO_PRT6_PC2
#define EEPROM_WC__0__PORT 6u
#define EEPROM_WC__0__PS CYREG_GPIO_PRT6_PS
#define EEPROM_WC__0__SHIFT 4u
#define EEPROM_WC__DR CYREG_GPIO_PRT6_DR
#define EEPROM_WC__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define EEPROM_WC__DR_INV CYREG_GPIO_PRT6_DR_INV
#define EEPROM_WC__DR_SET CYREG_GPIO_PRT6_DR_SET
#define EEPROM_WC__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define EEPROM_WC__INTR CYREG_GPIO_PRT6_INTR
#define EEPROM_WC__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define EEPROM_WC__INTSTAT CYREG_GPIO_PRT6_INTR
#define EEPROM_WC__MASK 0x10u
#define EEPROM_WC__PC CYREG_GPIO_PRT6_PC
#define EEPROM_WC__PC2 CYREG_GPIO_PRT6_PC2
#define EEPROM_WC__PORT 6u
#define EEPROM_WC__PS CYREG_GPIO_PRT6_PS
#define EEPROM_WC__SHIFT 4u

/* I2C */
#define I2C_SCB__CTRL CYREG_SCB2_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB2_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB2_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB2_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB2_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB2_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB2_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB2_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB2_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB2_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB2_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB2_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB2_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB2_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB2_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB2_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB2_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB2_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB2_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB2_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB2_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB2_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB2_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB2_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB2_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB2_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB2_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB2_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB2_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB2_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB2_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB2_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB2_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB2_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB2_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB2_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB2_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB2_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB2_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB2_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB2_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB2_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB2_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB2_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB2_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB2_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB2_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB2_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB2_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB2_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB2_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB2_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB2_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB2_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB2_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB2_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB2_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB2_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB2_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB2_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB2_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB2_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB2_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB2_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB2_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB2_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB2_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB2_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB2_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB2_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB2_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB2_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB2_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB2_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB2_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB2_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB2_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB2_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB2_UART_TX_CTRL
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x800u
#define I2C_SCB_IRQ__INTC_NUMBER 11u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL4
#define I2C_SCBCLK__DIV_ID 0x00000041u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_scl__0__DR CYREG_GPIO_PRT6_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x00000F00u
#define I2C_scl__0__HSIOM_SHIFT 8u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT6_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_scl__0__MASK 0x04u
#define I2C_scl__0__PC CYREG_GPIO_PRT6_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_scl__0__PORT 6u
#define I2C_scl__0__PS CYREG_GPIO_PRT6_PS
#define I2C_scl__0__SHIFT 2u
#define I2C_scl__DR CYREG_GPIO_PRT6_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT6_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT6_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT6_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT6_INTR
#define I2C_scl__MASK 0x04u
#define I2C_scl__PC CYREG_GPIO_PRT6_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT6_PC2
#define I2C_scl__PORT 6u
#define I2C_scl__PS CYREG_GPIO_PRT6_PS
#define I2C_scl__SHIFT 2u
#define I2C_sda__0__DR CYREG_GPIO_PRT5_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT5_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define I2C_sda__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define I2C_sda__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define I2C_sda__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define I2C_sda__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define I2C_sda__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define I2C_sda__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define I2C_sda__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define I2C_sda__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define I2C_sda__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define I2C_sda__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define I2C_sda__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define I2C_sda__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define I2C_sda__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define I2C_sda__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define I2C_sda__0__PC CYREG_GPIO_PRT5_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT5_PC2
#define I2C_sda__0__PORT 5u
#define I2C_sda__0__PS CYREG_GPIO_PRT5_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_GPIO_PRT5_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT5_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT5_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT5_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT5_INTR
#define I2C_sda__MASK 0x02u
#define I2C_sda__PA__CFG0 CYREG_UDB_PA0_CFG0
#define I2C_sda__PA__CFG1 CYREG_UDB_PA0_CFG1
#define I2C_sda__PA__CFG10 CYREG_UDB_PA0_CFG10
#define I2C_sda__PA__CFG11 CYREG_UDB_PA0_CFG11
#define I2C_sda__PA__CFG12 CYREG_UDB_PA0_CFG12
#define I2C_sda__PA__CFG13 CYREG_UDB_PA0_CFG13
#define I2C_sda__PA__CFG14 CYREG_UDB_PA0_CFG14
#define I2C_sda__PA__CFG2 CYREG_UDB_PA0_CFG2
#define I2C_sda__PA__CFG3 CYREG_UDB_PA0_CFG3
#define I2C_sda__PA__CFG4 CYREG_UDB_PA0_CFG4
#define I2C_sda__PA__CFG5 CYREG_UDB_PA0_CFG5
#define I2C_sda__PA__CFG6 CYREG_UDB_PA0_CFG6
#define I2C_sda__PA__CFG7 CYREG_UDB_PA0_CFG7
#define I2C_sda__PA__CFG8 CYREG_UDB_PA0_CFG8
#define I2C_sda__PA__CFG9 CYREG_UDB_PA0_CFG9
#define I2C_sda__PC CYREG_GPIO_PRT5_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT5_PC2
#define I2C_sda__PORT 5u
#define I2C_sda__PS CYREG_GPIO_PRT5_PS
#define I2C_sda__SHIFT 1u

/* LED_1 */
#define LED_1__0__DR CYREG_GPIO_PRT5_DR
#define LED_1__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED_1__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED_1__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LED_1__0__HSIOM_MASK 0x00000F00u
#define LED_1__0__HSIOM_SHIFT 8u
#define LED_1__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_1__0__INTR CYREG_GPIO_PRT5_INTR
#define LED_1__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_1__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED_1__0__MASK 0x04u
#define LED_1__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define LED_1__0__OUT_SEL_SHIFT 4u
#define LED_1__0__OUT_SEL_VAL 2u
#define LED_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_1__0__PC CYREG_GPIO_PRT5_PC
#define LED_1__0__PC2 CYREG_GPIO_PRT5_PC2
#define LED_1__0__PORT 5u
#define LED_1__0__PS CYREG_GPIO_PRT5_PS
#define LED_1__0__SHIFT 2u
#define LED_1__DR CYREG_GPIO_PRT5_DR
#define LED_1__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED_1__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED_1__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED_1__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_1__INTR CYREG_GPIO_PRT5_INTR
#define LED_1__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_1__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED_1__MASK 0x04u
#define LED_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_1__PC CYREG_GPIO_PRT5_PC
#define LED_1__PC2 CYREG_GPIO_PRT5_PC2
#define LED_1__PORT 5u
#define LED_1__PS CYREG_GPIO_PRT5_PS
#define LED_1__SHIFT 2u

/* LED_2 */
#define LED_2__0__DR CYREG_GPIO_PRT5_DR
#define LED_2__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED_2__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED_2__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LED_2__0__HSIOM_MASK 0x0000F000u
#define LED_2__0__HSIOM_SHIFT 12u
#define LED_2__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_2__0__INTR CYREG_GPIO_PRT5_INTR
#define LED_2__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_2__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED_2__0__MASK 0x08u
#define LED_2__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define LED_2__0__OUT_SEL_SHIFT 6u
#define LED_2__0__OUT_SEL_VAL 3u
#define LED_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_2__0__PC CYREG_GPIO_PRT5_PC
#define LED_2__0__PC2 CYREG_GPIO_PRT5_PC2
#define LED_2__0__PORT 5u
#define LED_2__0__PS CYREG_GPIO_PRT5_PS
#define LED_2__0__SHIFT 3u
#define LED_2__DR CYREG_GPIO_PRT5_DR
#define LED_2__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED_2__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED_2__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED_2__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_2__INTR CYREG_GPIO_PRT5_INTR
#define LED_2__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_2__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED_2__MASK 0x08u
#define LED_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_2__PC CYREG_GPIO_PRT5_PC
#define LED_2__PC2 CYREG_GPIO_PRT5_PC2
#define LED_2__PORT 5u
#define LED_2__PS CYREG_GPIO_PRT5_PS
#define LED_2__SHIFT 3u

/* LED_3 */
#define LED_3__0__DR CYREG_GPIO_PRT5_DR
#define LED_3__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED_3__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED_3__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED_3__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define LED_3__0__HSIOM_MASK 0x00F00000u
#define LED_3__0__HSIOM_SHIFT 20u
#define LED_3__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_3__0__INTR CYREG_GPIO_PRT5_INTR
#define LED_3__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_3__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED_3__0__MASK 0x20u
#define LED_3__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define LED_3__0__OUT_SEL_SHIFT 10u
#define LED_3__0__OUT_SEL_VAL 1u
#define LED_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_3__0__PC CYREG_GPIO_PRT5_PC
#define LED_3__0__PC2 CYREG_GPIO_PRT5_PC2
#define LED_3__0__PORT 5u
#define LED_3__0__PS CYREG_GPIO_PRT5_PS
#define LED_3__0__SHIFT 5u
#define LED_3__DR CYREG_GPIO_PRT5_DR
#define LED_3__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define LED_3__DR_INV CYREG_GPIO_PRT5_DR_INV
#define LED_3__DR_SET CYREG_GPIO_PRT5_DR_SET
#define LED_3__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_3__INTR CYREG_GPIO_PRT5_INTR
#define LED_3__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define LED_3__INTSTAT CYREG_GPIO_PRT5_INTR
#define LED_3__MASK 0x20u
#define LED_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_3__PC CYREG_GPIO_PRT5_PC
#define LED_3__PC2 CYREG_GPIO_PRT5_PC2
#define LED_3__PORT 5u
#define LED_3__PS CYREG_GPIO_PRT5_PS
#define LED_3__SHIFT 5u

/* P1_GPIO1 */
#define P1_GPIO1__0__DR CYREG_GPIO_PRT4_DR
#define P1_GPIO1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P1_GPIO1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P1_GPIO1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P1_GPIO1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define P1_GPIO1__0__HSIOM_MASK 0x0000F000u
#define P1_GPIO1__0__HSIOM_SHIFT 12u
#define P1_GPIO1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO1__0__INTR CYREG_GPIO_PRT4_INTR
#define P1_GPIO1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define P1_GPIO1__0__MASK 0x08u
#define P1_GPIO1__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define P1_GPIO1__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define P1_GPIO1__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define P1_GPIO1__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define P1_GPIO1__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define P1_GPIO1__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define P1_GPIO1__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define P1_GPIO1__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define P1_GPIO1__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define P1_GPIO1__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define P1_GPIO1__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define P1_GPIO1__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define P1_GPIO1__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define P1_GPIO1__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define P1_GPIO1__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define P1_GPIO1__0__PC CYREG_GPIO_PRT4_PC
#define P1_GPIO1__0__PC2 CYREG_GPIO_PRT4_PC2
#define P1_GPIO1__0__PORT 4u
#define P1_GPIO1__0__PS CYREG_GPIO_PRT4_PS
#define P1_GPIO1__0__SHIFT 3u
#define P1_GPIO1__DR CYREG_GPIO_PRT4_DR
#define P1_GPIO1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P1_GPIO1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P1_GPIO1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P1_GPIO1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO1__INTR CYREG_GPIO_PRT4_INTR
#define P1_GPIO1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO1__INTSTAT CYREG_GPIO_PRT4_INTR
#define P1_GPIO1__MASK 0x08u
#define P1_GPIO1__PA__CFG0 CYREG_UDB_PA5_CFG0
#define P1_GPIO1__PA__CFG1 CYREG_UDB_PA5_CFG1
#define P1_GPIO1__PA__CFG10 CYREG_UDB_PA5_CFG10
#define P1_GPIO1__PA__CFG11 CYREG_UDB_PA5_CFG11
#define P1_GPIO1__PA__CFG12 CYREG_UDB_PA5_CFG12
#define P1_GPIO1__PA__CFG13 CYREG_UDB_PA5_CFG13
#define P1_GPIO1__PA__CFG14 CYREG_UDB_PA5_CFG14
#define P1_GPIO1__PA__CFG2 CYREG_UDB_PA5_CFG2
#define P1_GPIO1__PA__CFG3 CYREG_UDB_PA5_CFG3
#define P1_GPIO1__PA__CFG4 CYREG_UDB_PA5_CFG4
#define P1_GPIO1__PA__CFG5 CYREG_UDB_PA5_CFG5
#define P1_GPIO1__PA__CFG6 CYREG_UDB_PA5_CFG6
#define P1_GPIO1__PA__CFG7 CYREG_UDB_PA5_CFG7
#define P1_GPIO1__PA__CFG8 CYREG_UDB_PA5_CFG8
#define P1_GPIO1__PA__CFG9 CYREG_UDB_PA5_CFG9
#define P1_GPIO1__PC CYREG_GPIO_PRT4_PC
#define P1_GPIO1__PC2 CYREG_GPIO_PRT4_PC2
#define P1_GPIO1__PORT 4u
#define P1_GPIO1__PS CYREG_GPIO_PRT4_PS
#define P1_GPIO1__SHIFT 3u

/* P1_GPIO2 */
#define P1_GPIO2__0__DR CYREG_GPIO_PRT3_DR
#define P1_GPIO2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P1_GPIO2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P1_GPIO2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P1_GPIO2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P1_GPIO2__0__HSIOM_MASK 0x0000000Fu
#define P1_GPIO2__0__HSIOM_SHIFT 0u
#define P1_GPIO2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P1_GPIO2__0__INTR CYREG_GPIO_PRT3_INTR
#define P1_GPIO2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P1_GPIO2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define P1_GPIO2__0__MASK 0x01u
#define P1_GPIO2__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P1_GPIO2__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P1_GPIO2__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P1_GPIO2__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P1_GPIO2__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P1_GPIO2__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P1_GPIO2__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P1_GPIO2__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P1_GPIO2__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P1_GPIO2__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P1_GPIO2__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P1_GPIO2__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P1_GPIO2__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P1_GPIO2__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P1_GPIO2__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P1_GPIO2__0__PC CYREG_GPIO_PRT3_PC
#define P1_GPIO2__0__PC2 CYREG_GPIO_PRT3_PC2
#define P1_GPIO2__0__PORT 3u
#define P1_GPIO2__0__PS CYREG_GPIO_PRT3_PS
#define P1_GPIO2__0__SHIFT 0u
#define P1_GPIO2__DR CYREG_GPIO_PRT3_DR
#define P1_GPIO2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P1_GPIO2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P1_GPIO2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P1_GPIO2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P1_GPIO2__INTR CYREG_GPIO_PRT3_INTR
#define P1_GPIO2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P1_GPIO2__INTSTAT CYREG_GPIO_PRT3_INTR
#define P1_GPIO2__MASK 0x01u
#define P1_GPIO2__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P1_GPIO2__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P1_GPIO2__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P1_GPIO2__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P1_GPIO2__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P1_GPIO2__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P1_GPIO2__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P1_GPIO2__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P1_GPIO2__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P1_GPIO2__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P1_GPIO2__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P1_GPIO2__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P1_GPIO2__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P1_GPIO2__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P1_GPIO2__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P1_GPIO2__PC CYREG_GPIO_PRT3_PC
#define P1_GPIO2__PC2 CYREG_GPIO_PRT3_PC2
#define P1_GPIO2__PORT 3u
#define P1_GPIO2__PS CYREG_GPIO_PRT3_PS
#define P1_GPIO2__SHIFT 0u

/* P1_GPIO3 */
#define P1_GPIO3__0__DR CYREG_GPIO_PRT4_DR
#define P1_GPIO3__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P1_GPIO3__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P1_GPIO3__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P1_GPIO3__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define P1_GPIO3__0__HSIOM_MASK 0x0000000Fu
#define P1_GPIO3__0__HSIOM_SHIFT 0u
#define P1_GPIO3__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO3__0__INTR CYREG_GPIO_PRT4_INTR
#define P1_GPIO3__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO3__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define P1_GPIO3__0__MASK 0x01u
#define P1_GPIO3__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define P1_GPIO3__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define P1_GPIO3__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define P1_GPIO3__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define P1_GPIO3__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define P1_GPIO3__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define P1_GPIO3__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define P1_GPIO3__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define P1_GPIO3__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define P1_GPIO3__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define P1_GPIO3__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define P1_GPIO3__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define P1_GPIO3__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define P1_GPIO3__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define P1_GPIO3__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define P1_GPIO3__0__PC CYREG_GPIO_PRT4_PC
#define P1_GPIO3__0__PC2 CYREG_GPIO_PRT4_PC2
#define P1_GPIO3__0__PORT 4u
#define P1_GPIO3__0__PS CYREG_GPIO_PRT4_PS
#define P1_GPIO3__0__SHIFT 0u
#define P1_GPIO3__DR CYREG_GPIO_PRT4_DR
#define P1_GPIO3__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P1_GPIO3__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P1_GPIO3__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P1_GPIO3__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO3__INTR CYREG_GPIO_PRT4_INTR
#define P1_GPIO3__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO3__INTSTAT CYREG_GPIO_PRT4_INTR
#define P1_GPIO3__MASK 0x01u
#define P1_GPIO3__PA__CFG0 CYREG_UDB_PA5_CFG0
#define P1_GPIO3__PA__CFG1 CYREG_UDB_PA5_CFG1
#define P1_GPIO3__PA__CFG10 CYREG_UDB_PA5_CFG10
#define P1_GPIO3__PA__CFG11 CYREG_UDB_PA5_CFG11
#define P1_GPIO3__PA__CFG12 CYREG_UDB_PA5_CFG12
#define P1_GPIO3__PA__CFG13 CYREG_UDB_PA5_CFG13
#define P1_GPIO3__PA__CFG14 CYREG_UDB_PA5_CFG14
#define P1_GPIO3__PA__CFG2 CYREG_UDB_PA5_CFG2
#define P1_GPIO3__PA__CFG3 CYREG_UDB_PA5_CFG3
#define P1_GPIO3__PA__CFG4 CYREG_UDB_PA5_CFG4
#define P1_GPIO3__PA__CFG5 CYREG_UDB_PA5_CFG5
#define P1_GPIO3__PA__CFG6 CYREG_UDB_PA5_CFG6
#define P1_GPIO3__PA__CFG7 CYREG_UDB_PA5_CFG7
#define P1_GPIO3__PA__CFG8 CYREG_UDB_PA5_CFG8
#define P1_GPIO3__PA__CFG9 CYREG_UDB_PA5_CFG9
#define P1_GPIO3__PC CYREG_GPIO_PRT4_PC
#define P1_GPIO3__PC2 CYREG_GPIO_PRT4_PC2
#define P1_GPIO3__PORT 4u
#define P1_GPIO3__PS CYREG_GPIO_PRT4_PS
#define P1_GPIO3__SHIFT 0u

/* P1_GPIO4 */
#define P1_GPIO4__0__DR CYREG_GPIO_PRT4_DR
#define P1_GPIO4__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P1_GPIO4__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P1_GPIO4__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P1_GPIO4__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define P1_GPIO4__0__HSIOM_MASK 0x00000F00u
#define P1_GPIO4__0__HSIOM_SHIFT 8u
#define P1_GPIO4__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO4__0__INTR CYREG_GPIO_PRT4_INTR
#define P1_GPIO4__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO4__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define P1_GPIO4__0__MASK 0x04u
#define P1_GPIO4__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define P1_GPIO4__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define P1_GPIO4__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define P1_GPIO4__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define P1_GPIO4__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define P1_GPIO4__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define P1_GPIO4__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define P1_GPIO4__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define P1_GPIO4__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define P1_GPIO4__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define P1_GPIO4__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define P1_GPIO4__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define P1_GPIO4__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define P1_GPIO4__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define P1_GPIO4__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define P1_GPIO4__0__PC CYREG_GPIO_PRT4_PC
#define P1_GPIO4__0__PC2 CYREG_GPIO_PRT4_PC2
#define P1_GPIO4__0__PORT 4u
#define P1_GPIO4__0__PS CYREG_GPIO_PRT4_PS
#define P1_GPIO4__0__SHIFT 2u
#define P1_GPIO4__DR CYREG_GPIO_PRT4_DR
#define P1_GPIO4__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P1_GPIO4__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P1_GPIO4__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P1_GPIO4__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO4__INTR CYREG_GPIO_PRT4_INTR
#define P1_GPIO4__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO4__INTSTAT CYREG_GPIO_PRT4_INTR
#define P1_GPIO4__MASK 0x04u
#define P1_GPIO4__PA__CFG0 CYREG_UDB_PA5_CFG0
#define P1_GPIO4__PA__CFG1 CYREG_UDB_PA5_CFG1
#define P1_GPIO4__PA__CFG10 CYREG_UDB_PA5_CFG10
#define P1_GPIO4__PA__CFG11 CYREG_UDB_PA5_CFG11
#define P1_GPIO4__PA__CFG12 CYREG_UDB_PA5_CFG12
#define P1_GPIO4__PA__CFG13 CYREG_UDB_PA5_CFG13
#define P1_GPIO4__PA__CFG14 CYREG_UDB_PA5_CFG14
#define P1_GPIO4__PA__CFG2 CYREG_UDB_PA5_CFG2
#define P1_GPIO4__PA__CFG3 CYREG_UDB_PA5_CFG3
#define P1_GPIO4__PA__CFG4 CYREG_UDB_PA5_CFG4
#define P1_GPIO4__PA__CFG5 CYREG_UDB_PA5_CFG5
#define P1_GPIO4__PA__CFG6 CYREG_UDB_PA5_CFG6
#define P1_GPIO4__PA__CFG7 CYREG_UDB_PA5_CFG7
#define P1_GPIO4__PA__CFG8 CYREG_UDB_PA5_CFG8
#define P1_GPIO4__PA__CFG9 CYREG_UDB_PA5_CFG9
#define P1_GPIO4__PC CYREG_GPIO_PRT4_PC
#define P1_GPIO4__PC2 CYREG_GPIO_PRT4_PC2
#define P1_GPIO4__PORT 4u
#define P1_GPIO4__PS CYREG_GPIO_PRT4_PS
#define P1_GPIO4__SHIFT 2u

/* P1_GPIO5 */
#define P1_GPIO5__0__DR CYREG_GPIO_PRT4_DR
#define P1_GPIO5__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P1_GPIO5__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P1_GPIO5__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P1_GPIO5__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define P1_GPIO5__0__HSIOM_MASK 0x000000F0u
#define P1_GPIO5__0__HSIOM_SHIFT 4u
#define P1_GPIO5__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO5__0__INTR CYREG_GPIO_PRT4_INTR
#define P1_GPIO5__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO5__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define P1_GPIO5__0__MASK 0x02u
#define P1_GPIO5__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define P1_GPIO5__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define P1_GPIO5__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define P1_GPIO5__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define P1_GPIO5__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define P1_GPIO5__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define P1_GPIO5__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define P1_GPIO5__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define P1_GPIO5__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define P1_GPIO5__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define P1_GPIO5__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define P1_GPIO5__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define P1_GPIO5__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define P1_GPIO5__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define P1_GPIO5__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define P1_GPIO5__0__PC CYREG_GPIO_PRT4_PC
#define P1_GPIO5__0__PC2 CYREG_GPIO_PRT4_PC2
#define P1_GPIO5__0__PORT 4u
#define P1_GPIO5__0__PS CYREG_GPIO_PRT4_PS
#define P1_GPIO5__0__SHIFT 1u
#define P1_GPIO5__DR CYREG_GPIO_PRT4_DR
#define P1_GPIO5__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define P1_GPIO5__DR_INV CYREG_GPIO_PRT4_DR_INV
#define P1_GPIO5__DR_SET CYREG_GPIO_PRT4_DR_SET
#define P1_GPIO5__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO5__INTR CYREG_GPIO_PRT4_INTR
#define P1_GPIO5__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define P1_GPIO5__INTSTAT CYREG_GPIO_PRT4_INTR
#define P1_GPIO5__MASK 0x02u
#define P1_GPIO5__PA__CFG0 CYREG_UDB_PA5_CFG0
#define P1_GPIO5__PA__CFG1 CYREG_UDB_PA5_CFG1
#define P1_GPIO5__PA__CFG10 CYREG_UDB_PA5_CFG10
#define P1_GPIO5__PA__CFG11 CYREG_UDB_PA5_CFG11
#define P1_GPIO5__PA__CFG12 CYREG_UDB_PA5_CFG12
#define P1_GPIO5__PA__CFG13 CYREG_UDB_PA5_CFG13
#define P1_GPIO5__PA__CFG14 CYREG_UDB_PA5_CFG14
#define P1_GPIO5__PA__CFG2 CYREG_UDB_PA5_CFG2
#define P1_GPIO5__PA__CFG3 CYREG_UDB_PA5_CFG3
#define P1_GPIO5__PA__CFG4 CYREG_UDB_PA5_CFG4
#define P1_GPIO5__PA__CFG5 CYREG_UDB_PA5_CFG5
#define P1_GPIO5__PA__CFG6 CYREG_UDB_PA5_CFG6
#define P1_GPIO5__PA__CFG7 CYREG_UDB_PA5_CFG7
#define P1_GPIO5__PA__CFG8 CYREG_UDB_PA5_CFG8
#define P1_GPIO5__PA__CFG9 CYREG_UDB_PA5_CFG9
#define P1_GPIO5__PC CYREG_GPIO_PRT4_PC
#define P1_GPIO5__PC2 CYREG_GPIO_PRT4_PC2
#define P1_GPIO5__PORT 4u
#define P1_GPIO5__PS CYREG_GPIO_PRT4_PS
#define P1_GPIO5__SHIFT 1u

/* P1_TxD */
#define P1_TxD__0__DR CYREG_GPIO_PRT3_DR
#define P1_TxD__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P1_TxD__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P1_TxD__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P1_TxD__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P1_TxD__0__HSIOM_MASK 0xF0000000u
#define P1_TxD__0__HSIOM_SHIFT 28u
#define P1_TxD__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P1_TxD__0__INTR CYREG_GPIO_PRT3_INTR
#define P1_TxD__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P1_TxD__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define P1_TxD__0__MASK 0x80u
#define P1_TxD__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P1_TxD__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P1_TxD__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P1_TxD__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P1_TxD__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P1_TxD__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P1_TxD__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P1_TxD__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P1_TxD__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P1_TxD__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P1_TxD__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P1_TxD__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P1_TxD__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P1_TxD__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P1_TxD__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P1_TxD__0__PC CYREG_GPIO_PRT3_PC
#define P1_TxD__0__PC2 CYREG_GPIO_PRT3_PC2
#define P1_TxD__0__PORT 3u
#define P1_TxD__0__PS CYREG_GPIO_PRT3_PS
#define P1_TxD__0__SHIFT 7u
#define P1_TxD__DR CYREG_GPIO_PRT3_DR
#define P1_TxD__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P1_TxD__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P1_TxD__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P1_TxD__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P1_TxD__INTR CYREG_GPIO_PRT3_INTR
#define P1_TxD__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P1_TxD__INTSTAT CYREG_GPIO_PRT3_INTR
#define P1_TxD__MASK 0x80u
#define P1_TxD__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P1_TxD__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P1_TxD__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P1_TxD__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P1_TxD__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P1_TxD__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P1_TxD__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P1_TxD__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P1_TxD__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P1_TxD__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P1_TxD__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P1_TxD__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P1_TxD__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P1_TxD__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P1_TxD__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P1_TxD__PC CYREG_GPIO_PRT3_PC
#define P1_TxD__PC2 CYREG_GPIO_PRT3_PC2
#define P1_TxD__PORT 3u
#define P1_TxD__PS CYREG_GPIO_PRT3_PS
#define P1_TxD__SHIFT 7u

/* PRS */
#define PRS_ClkSp_CtrlReg__0__MASK 0x01u
#define PRS_ClkSp_CtrlReg__0__POS 0
#define PRS_ClkSp_CtrlReg__1__MASK 0x02u
#define PRS_ClkSp_CtrlReg__1__POS 1
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL5
#define PRS_ClkSp_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL5
#define PRS_ClkSp_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL5
#define PRS_ClkSp_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL5
#define PRS_ClkSp_CtrlReg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK5
#define PRS_ClkSp_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK5
#define PRS_ClkSp_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK5
#define PRS_ClkSp_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK5
#define PRS_ClkSp_CtrlReg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define PRS_ClkSp_CtrlReg__CONTROL_REG CYREG_UDB_W8_CTL5
#define PRS_ClkSp_CtrlReg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST5
#define PRS_ClkSp_CtrlReg__COUNT_REG CYREG_UDB_W8_CTL5
#define PRS_ClkSp_CtrlReg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST5
#define PRS_ClkSp_CtrlReg__MASK 0x03u
#define PRS_ClkSp_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define PRS_ClkSp_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define PRS_ClkSp_CtrlReg__PERIOD_REG CYREG_UDB_W8_MSK5
#define PRS_sC16_PRSdp_u0__16BIT_A0_REG CYREG_UDB_W16_A04
#define PRS_sC16_PRSdp_u0__16BIT_A1_REG CYREG_UDB_W16_A14
#define PRS_sC16_PRSdp_u0__16BIT_D0_REG CYREG_UDB_W16_D04
#define PRS_sC16_PRSdp_u0__16BIT_D1_REG CYREG_UDB_W16_D14
#define PRS_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define PRS_sC16_PRSdp_u0__16BIT_F0_REG CYREG_UDB_W16_F04
#define PRS_sC16_PRSdp_u0__16BIT_F1_REG CYREG_UDB_W16_F14
#define PRS_sC16_PRSdp_u0__32BIT_A0_REG CYREG_UDB_W32_A04
#define PRS_sC16_PRSdp_u0__32BIT_A1_REG CYREG_UDB_W32_A14
#define PRS_sC16_PRSdp_u0__32BIT_D0_REG CYREG_UDB_W32_D04
#define PRS_sC16_PRSdp_u0__32BIT_D1_REG CYREG_UDB_W32_D14
#define PRS_sC16_PRSdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define PRS_sC16_PRSdp_u0__32BIT_F0_REG CYREG_UDB_W32_F04
#define PRS_sC16_PRSdp_u0__32BIT_F1_REG CYREG_UDB_W32_F14
#define PRS_sC16_PRSdp_u0__A0_A1_REG CYREG_UDB_CAT16_A4
#define PRS_sC16_PRSdp_u0__A0_REG CYREG_UDB_W8_A04
#define PRS_sC16_PRSdp_u0__A1_REG CYREG_UDB_W8_A14
#define PRS_sC16_PRSdp_u0__D0_D1_REG CYREG_UDB_CAT16_D4
#define PRS_sC16_PRSdp_u0__D0_REG CYREG_UDB_W8_D04
#define PRS_sC16_PRSdp_u0__D1_REG CYREG_UDB_W8_D14
#define PRS_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define PRS_sC16_PRSdp_u0__F0_F1_REG CYREG_UDB_CAT16_F4
#define PRS_sC16_PRSdp_u0__F0_REG CYREG_UDB_W8_F04
#define PRS_sC16_PRSdp_u0__F1_REG CYREG_UDB_W8_F14
#define PRS_sC16_PRSdp_u1__16BIT_A0_REG CYREG_UDB_W16_A05
#define PRS_sC16_PRSdp_u1__16BIT_A1_REG CYREG_UDB_W16_A15
#define PRS_sC16_PRSdp_u1__16BIT_D0_REG CYREG_UDB_W16_D05
#define PRS_sC16_PRSdp_u1__16BIT_D1_REG CYREG_UDB_W16_D15
#define PRS_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL5
#define PRS_sC16_PRSdp_u1__16BIT_F0_REG CYREG_UDB_W16_F05
#define PRS_sC16_PRSdp_u1__16BIT_F1_REG CYREG_UDB_W16_F15
#define PRS_sC16_PRSdp_u1__A0_A1_REG CYREG_UDB_CAT16_A5
#define PRS_sC16_PRSdp_u1__A0_REG CYREG_UDB_W8_A05
#define PRS_sC16_PRSdp_u1__A1_REG CYREG_UDB_W8_A15
#define PRS_sC16_PRSdp_u1__D0_D1_REG CYREG_UDB_CAT16_D5
#define PRS_sC16_PRSdp_u1__D0_REG CYREG_UDB_W8_D05
#define PRS_sC16_PRSdp_u1__D1_REG CYREG_UDB_W8_D15
#define PRS_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL5
#define PRS_sC16_PRSdp_u1__F0_F1_REG CYREG_UDB_CAT16_F5
#define PRS_sC16_PRSdp_u1__F0_REG CYREG_UDB_W8_F05
#define PRS_sC16_PRSdp_u1__F1_REG CYREG_UDB_W8_F15
#define PRS_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5
#define PRS_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK5

/* RAIN_SENSOR */
#define RAIN_SENSOR__0__DR CYREG_GPIO_PRT4_DR
#define RAIN_SENSOR__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RAIN_SENSOR__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RAIN_SENSOR__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RAIN_SENSOR__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RAIN_SENSOR__0__HSIOM_MASK 0x0F000000u
#define RAIN_SENSOR__0__HSIOM_SHIFT 24u
#define RAIN_SENSOR__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RAIN_SENSOR__0__INTR CYREG_GPIO_PRT4_INTR
#define RAIN_SENSOR__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RAIN_SENSOR__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define RAIN_SENSOR__0__MASK 0x40u
#define RAIN_SENSOR__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define RAIN_SENSOR__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define RAIN_SENSOR__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define RAIN_SENSOR__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define RAIN_SENSOR__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define RAIN_SENSOR__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define RAIN_SENSOR__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define RAIN_SENSOR__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define RAIN_SENSOR__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define RAIN_SENSOR__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define RAIN_SENSOR__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define RAIN_SENSOR__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define RAIN_SENSOR__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define RAIN_SENSOR__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define RAIN_SENSOR__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define RAIN_SENSOR__0__PC CYREG_GPIO_PRT4_PC
#define RAIN_SENSOR__0__PC2 CYREG_GPIO_PRT4_PC2
#define RAIN_SENSOR__0__PORT 4u
#define RAIN_SENSOR__0__PS CYREG_GPIO_PRT4_PS
#define RAIN_SENSOR__0__SHIFT 6u
#define RAIN_SENSOR__DR CYREG_GPIO_PRT4_DR
#define RAIN_SENSOR__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RAIN_SENSOR__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RAIN_SENSOR__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RAIN_SENSOR__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RAIN_SENSOR__INTR CYREG_GPIO_PRT4_INTR
#define RAIN_SENSOR__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RAIN_SENSOR__INTSTAT CYREG_GPIO_PRT4_INTR
#define RAIN_SENSOR__MASK 0x40u
#define RAIN_SENSOR__PA__CFG0 CYREG_UDB_PA5_CFG0
#define RAIN_SENSOR__PA__CFG1 CYREG_UDB_PA5_CFG1
#define RAIN_SENSOR__PA__CFG10 CYREG_UDB_PA5_CFG10
#define RAIN_SENSOR__PA__CFG11 CYREG_UDB_PA5_CFG11
#define RAIN_SENSOR__PA__CFG12 CYREG_UDB_PA5_CFG12
#define RAIN_SENSOR__PA__CFG13 CYREG_UDB_PA5_CFG13
#define RAIN_SENSOR__PA__CFG14 CYREG_UDB_PA5_CFG14
#define RAIN_SENSOR__PA__CFG2 CYREG_UDB_PA5_CFG2
#define RAIN_SENSOR__PA__CFG3 CYREG_UDB_PA5_CFG3
#define RAIN_SENSOR__PA__CFG4 CYREG_UDB_PA5_CFG4
#define RAIN_SENSOR__PA__CFG5 CYREG_UDB_PA5_CFG5
#define RAIN_SENSOR__PA__CFG6 CYREG_UDB_PA5_CFG6
#define RAIN_SENSOR__PA__CFG7 CYREG_UDB_PA5_CFG7
#define RAIN_SENSOR__PA__CFG8 CYREG_UDB_PA5_CFG8
#define RAIN_SENSOR__PA__CFG9 CYREG_UDB_PA5_CFG9
#define RAIN_SENSOR__PC CYREG_GPIO_PRT4_PC
#define RAIN_SENSOR__PC2 CYREG_GPIO_PRT4_PC2
#define RAIN_SENSOR__PORT 4u
#define RAIN_SENSOR__PS CYREG_GPIO_PRT4_PS
#define RAIN_SENSOR__SHIFT 6u

/* RFM69HW_DIO0 */
#define RFM69HW_DIO0__0__DR CYREG_GPIO_PRT1_DR
#define RFM69HW_DIO0__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RFM69HW_DIO0__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RFM69HW_DIO0__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RFM69HW_DIO0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define RFM69HW_DIO0__0__HSIOM_MASK 0x00F00000u
#define RFM69HW_DIO0__0__HSIOM_SHIFT 20u
#define RFM69HW_DIO0__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RFM69HW_DIO0__0__INTR CYREG_GPIO_PRT1_INTR
#define RFM69HW_DIO0__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RFM69HW_DIO0__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define RFM69HW_DIO0__0__MASK 0x20u
#define RFM69HW_DIO0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RFM69HW_DIO0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RFM69HW_DIO0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RFM69HW_DIO0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RFM69HW_DIO0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RFM69HW_DIO0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RFM69HW_DIO0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RFM69HW_DIO0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RFM69HW_DIO0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RFM69HW_DIO0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RFM69HW_DIO0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RFM69HW_DIO0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RFM69HW_DIO0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RFM69HW_DIO0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RFM69HW_DIO0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RFM69HW_DIO0__0__PC CYREG_GPIO_PRT1_PC
#define RFM69HW_DIO0__0__PC2 CYREG_GPIO_PRT1_PC2
#define RFM69HW_DIO0__0__PORT 1u
#define RFM69HW_DIO0__0__PS CYREG_GPIO_PRT1_PS
#define RFM69HW_DIO0__0__SHIFT 5u
#define RFM69HW_DIO0__DR CYREG_GPIO_PRT1_DR
#define RFM69HW_DIO0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RFM69HW_DIO0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RFM69HW_DIO0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RFM69HW_DIO0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RFM69HW_DIO0__INTR CYREG_GPIO_PRT1_INTR
#define RFM69HW_DIO0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RFM69HW_DIO0__INTSTAT CYREG_GPIO_PRT1_INTR
#define RFM69HW_DIO0__MASK 0x20u
#define RFM69HW_DIO0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RFM69HW_DIO0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RFM69HW_DIO0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RFM69HW_DIO0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RFM69HW_DIO0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RFM69HW_DIO0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RFM69HW_DIO0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RFM69HW_DIO0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RFM69HW_DIO0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RFM69HW_DIO0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RFM69HW_DIO0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RFM69HW_DIO0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RFM69HW_DIO0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RFM69HW_DIO0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RFM69HW_DIO0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RFM69HW_DIO0__PC CYREG_GPIO_PRT1_PC
#define RFM69HW_DIO0__PC2 CYREG_GPIO_PRT1_PC2
#define RFM69HW_DIO0__PORT 1u
#define RFM69HW_DIO0__PS CYREG_GPIO_PRT1_PS
#define RFM69HW_DIO0__SHIFT 5u

/* RFM69HW_RESET */
#define RFM69HW_RESET__0__DR CYREG_GPIO_PRT1_DR
#define RFM69HW_RESET__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RFM69HW_RESET__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RFM69HW_RESET__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RFM69HW_RESET__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define RFM69HW_RESET__0__HSIOM_MASK 0x000F0000u
#define RFM69HW_RESET__0__HSIOM_SHIFT 16u
#define RFM69HW_RESET__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RFM69HW_RESET__0__INTR CYREG_GPIO_PRT1_INTR
#define RFM69HW_RESET__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RFM69HW_RESET__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define RFM69HW_RESET__0__MASK 0x10u
#define RFM69HW_RESET__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RFM69HW_RESET__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RFM69HW_RESET__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RFM69HW_RESET__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RFM69HW_RESET__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RFM69HW_RESET__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RFM69HW_RESET__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RFM69HW_RESET__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RFM69HW_RESET__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RFM69HW_RESET__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RFM69HW_RESET__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RFM69HW_RESET__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RFM69HW_RESET__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RFM69HW_RESET__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RFM69HW_RESET__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RFM69HW_RESET__0__PC CYREG_GPIO_PRT1_PC
#define RFM69HW_RESET__0__PC2 CYREG_GPIO_PRT1_PC2
#define RFM69HW_RESET__0__PORT 1u
#define RFM69HW_RESET__0__PS CYREG_GPIO_PRT1_PS
#define RFM69HW_RESET__0__SHIFT 4u
#define RFM69HW_RESET__DR CYREG_GPIO_PRT1_DR
#define RFM69HW_RESET__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RFM69HW_RESET__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RFM69HW_RESET__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RFM69HW_RESET__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RFM69HW_RESET__INTR CYREG_GPIO_PRT1_INTR
#define RFM69HW_RESET__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RFM69HW_RESET__INTSTAT CYREG_GPIO_PRT1_INTR
#define RFM69HW_RESET__MASK 0x10u
#define RFM69HW_RESET__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RFM69HW_RESET__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RFM69HW_RESET__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RFM69HW_RESET__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RFM69HW_RESET__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RFM69HW_RESET__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RFM69HW_RESET__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RFM69HW_RESET__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RFM69HW_RESET__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RFM69HW_RESET__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RFM69HW_RESET__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RFM69HW_RESET__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RFM69HW_RESET__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RFM69HW_RESET__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RFM69HW_RESET__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RFM69HW_RESET__PC CYREG_GPIO_PRT1_PC
#define RFM69HW_RESET__PC2 CYREG_GPIO_PRT1_PC2
#define RFM69HW_RESET__PORT 1u
#define RFM69HW_RESET__PS CYREG_GPIO_PRT1_PS
#define RFM69HW_RESET__SHIFT 4u

/* R_SENS_P */
#define R_SENS_P__0__DR CYREG_GPIO_PRT5_DR
#define R_SENS_P__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define R_SENS_P__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define R_SENS_P__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define R_SENS_P__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define R_SENS_P__0__HSIOM_MASK 0x0000000Fu
#define R_SENS_P__0__HSIOM_SHIFT 0u
#define R_SENS_P__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define R_SENS_P__0__INTR CYREG_GPIO_PRT5_INTR
#define R_SENS_P__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define R_SENS_P__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define R_SENS_P__0__MASK 0x01u
#define R_SENS_P__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define R_SENS_P__0__OUT_SEL_SHIFT 0u
#define R_SENS_P__0__OUT_SEL_VAL 1u
#define R_SENS_P__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define R_SENS_P__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define R_SENS_P__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define R_SENS_P__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define R_SENS_P__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define R_SENS_P__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define R_SENS_P__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define R_SENS_P__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define R_SENS_P__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define R_SENS_P__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define R_SENS_P__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define R_SENS_P__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define R_SENS_P__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define R_SENS_P__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define R_SENS_P__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define R_SENS_P__0__PC CYREG_GPIO_PRT5_PC
#define R_SENS_P__0__PC2 CYREG_GPIO_PRT5_PC2
#define R_SENS_P__0__PORT 5u
#define R_SENS_P__0__PS CYREG_GPIO_PRT5_PS
#define R_SENS_P__0__SHIFT 0u
#define R_SENS_P__DR CYREG_GPIO_PRT5_DR
#define R_SENS_P__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define R_SENS_P__DR_INV CYREG_GPIO_PRT5_DR_INV
#define R_SENS_P__DR_SET CYREG_GPIO_PRT5_DR_SET
#define R_SENS_P__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define R_SENS_P__INTR CYREG_GPIO_PRT5_INTR
#define R_SENS_P__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define R_SENS_P__INTSTAT CYREG_GPIO_PRT5_INTR
#define R_SENS_P__MASK 0x01u
#define R_SENS_P__PA__CFG0 CYREG_UDB_PA0_CFG0
#define R_SENS_P__PA__CFG1 CYREG_UDB_PA0_CFG1
#define R_SENS_P__PA__CFG10 CYREG_UDB_PA0_CFG10
#define R_SENS_P__PA__CFG11 CYREG_UDB_PA0_CFG11
#define R_SENS_P__PA__CFG12 CYREG_UDB_PA0_CFG12
#define R_SENS_P__PA__CFG13 CYREG_UDB_PA0_CFG13
#define R_SENS_P__PA__CFG14 CYREG_UDB_PA0_CFG14
#define R_SENS_P__PA__CFG2 CYREG_UDB_PA0_CFG2
#define R_SENS_P__PA__CFG3 CYREG_UDB_PA0_CFG3
#define R_SENS_P__PA__CFG4 CYREG_UDB_PA0_CFG4
#define R_SENS_P__PA__CFG5 CYREG_UDB_PA0_CFG5
#define R_SENS_P__PA__CFG6 CYREG_UDB_PA0_CFG6
#define R_SENS_P__PA__CFG7 CYREG_UDB_PA0_CFG7
#define R_SENS_P__PA__CFG8 CYREG_UDB_PA0_CFG8
#define R_SENS_P__PA__CFG9 CYREG_UDB_PA0_CFG9
#define R_SENS_P__PC CYREG_GPIO_PRT5_PC
#define R_SENS_P__PC2 CYREG_GPIO_PRT5_PC2
#define R_SENS_P__PORT 5u
#define R_SENS_P__PS CYREG_GPIO_PRT5_PS
#define R_SENS_P__SHIFT 0u

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL3
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL3
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL3
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL3
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK3
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK3
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK3
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK3
#define SPIM_BSPIM_BitCounter__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define SPIM_BSPIM_BitCounter__32BIT_CONTROL_REG CYREG_UDB_W32_CTL3
#define SPIM_BSPIM_BitCounter__32BIT_COUNT_REG CYREG_UDB_W32_CTL3
#define SPIM_BSPIM_BitCounter__32BIT_PERIOD_REG CYREG_UDB_W32_MSK3
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_UDB_W8_CTL3
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_UDB_W8_CTL3
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_UDB_W8_MSK3
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST3
#define SPIM_BSPIM_BitCounter_ST__32BIT_MASK_REG CYREG_UDB_W32_MSK3
#define SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define SPIM_BSPIM_BitCounter_ST__32BIT_STATUS_REG CYREG_UDB_W32_ST3
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_UDB_W8_MSK3
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_UDB_W8_ST3
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define SPIM_BSPIM_RxStsReg__32BIT_MASK_REG CYREG_UDB_W32_MSK2
#define SPIM_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL2
#define SPIM_BSPIM_RxStsReg__32BIT_STATUS_REG CYREG_UDB_W32_ST2
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_UDB_W8_MSK2
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_UDB_W8_ST2
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_UDB_W16_A03
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_UDB_W16_A13
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_UDB_W16_D03
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_UDB_W16_D13
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL3
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_UDB_W16_F03
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_UDB_W16_F13
#define SPIM_BSPIM_sR8_Dp_u0__32BIT_A0_REG CYREG_UDB_W32_A03
#define SPIM_BSPIM_sR8_Dp_u0__32BIT_A1_REG CYREG_UDB_W32_A13
#define SPIM_BSPIM_sR8_Dp_u0__32BIT_D0_REG CYREG_UDB_W32_D03
#define SPIM_BSPIM_sR8_Dp_u0__32BIT_D1_REG CYREG_UDB_W32_D13
#define SPIM_BSPIM_sR8_Dp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL3
#define SPIM_BSPIM_sR8_Dp_u0__32BIT_F0_REG CYREG_UDB_W32_F03
#define SPIM_BSPIM_sR8_Dp_u0__32BIT_F1_REG CYREG_UDB_W32_F13
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_UDB_CAT16_A3
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_UDB_W8_A03
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_UDB_W8_A13
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_UDB_CAT16_D3
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_UDB_W8_D03
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_UDB_W8_D13
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_UDB_CAT16_F3
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_UDB_W8_F03
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_UDB_W8_F13
#define SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL4
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST4
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__32BIT_MASK_REG CYREG_UDB_W32_MSK4
#define SPIM_BSPIM_TxStsReg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL4
#define SPIM_BSPIM_TxStsReg__32BIT_STATUS_REG CYREG_UDB_W32_ST4
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_UDB_W8_MSK4
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL4
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_UDB_W8_ST4

/* SPIM_RxInternalInterrupt */
#define SPIM_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SPIM_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SPIM_RxInternalInterrupt__INTC_MASK 0x01u
#define SPIM_RxInternalInterrupt__INTC_NUMBER 0u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_MASK 0xC0u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_NUM 3u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define SPIM_RxInternalInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define SPIM_RxInternalInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SPIM_TxInternalInterrupt */
#define SPIM_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SPIM_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SPIM_TxInternalInterrupt__INTC_MASK 0x02u
#define SPIM_TxInternalInterrupt__INTC_NUMBER 1u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_MASK 0xC000u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_NUM 3u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define SPIM_TxInternalInterrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define SPIM_TxInternalInterrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SPI_RFM69HW */
#define SPI_RFM69HW_miso_m__0__DR CYREG_GPIO_PRT1_DR
#define SPI_RFM69HW_miso_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPI_RFM69HW_miso_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPI_RFM69HW_miso_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPI_RFM69HW_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SPI_RFM69HW_miso_m__0__HSIOM_GPIO 0u
#define SPI_RFM69HW_miso_m__0__HSIOM_I2C 14u
#define SPI_RFM69HW_miso_m__0__HSIOM_I2C_SDA 14u
#define SPI_RFM69HW_miso_m__0__HSIOM_MASK 0x000000F0u
#define SPI_RFM69HW_miso_m__0__HSIOM_SHIFT 4u
#define SPI_RFM69HW_miso_m__0__HSIOM_SPI 15u
#define SPI_RFM69HW_miso_m__0__HSIOM_SPI_MISO 15u
#define SPI_RFM69HW_miso_m__0__HSIOM_UART 9u
#define SPI_RFM69HW_miso_m__0__HSIOM_UART_TX 9u
#define SPI_RFM69HW_miso_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_miso_m__0__INTR CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_miso_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_miso_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_miso_m__0__MASK 0x02u
#define SPI_RFM69HW_miso_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_RFM69HW_miso_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_RFM69HW_miso_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_miso_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_RFM69HW_miso_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_RFM69HW_miso_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_RFM69HW_miso_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_RFM69HW_miso_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_RFM69HW_miso_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_RFM69HW_miso_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_RFM69HW_miso_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_RFM69HW_miso_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_RFM69HW_miso_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_RFM69HW_miso_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_RFM69HW_miso_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_RFM69HW_miso_m__0__PC CYREG_GPIO_PRT1_PC
#define SPI_RFM69HW_miso_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define SPI_RFM69HW_miso_m__0__PORT 1u
#define SPI_RFM69HW_miso_m__0__PS CYREG_GPIO_PRT1_PS
#define SPI_RFM69HW_miso_m__0__SHIFT 1u
#define SPI_RFM69HW_miso_m__DR CYREG_GPIO_PRT1_DR
#define SPI_RFM69HW_miso_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPI_RFM69HW_miso_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPI_RFM69HW_miso_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPI_RFM69HW_miso_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_miso_m__INTR CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_miso_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_miso_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_miso_m__MASK 0x02u
#define SPI_RFM69HW_miso_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_RFM69HW_miso_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_RFM69HW_miso_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_miso_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_RFM69HW_miso_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_RFM69HW_miso_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_RFM69HW_miso_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_RFM69HW_miso_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_RFM69HW_miso_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_RFM69HW_miso_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_RFM69HW_miso_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_RFM69HW_miso_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_RFM69HW_miso_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_RFM69HW_miso_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_RFM69HW_miso_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_RFM69HW_miso_m__PC CYREG_GPIO_PRT1_PC
#define SPI_RFM69HW_miso_m__PC2 CYREG_GPIO_PRT1_PC2
#define SPI_RFM69HW_miso_m__PORT 1u
#define SPI_RFM69HW_miso_m__PS CYREG_GPIO_PRT1_PS
#define SPI_RFM69HW_miso_m__SHIFT 1u
#define SPI_RFM69HW_mosi_m__0__DR CYREG_GPIO_PRT1_DR
#define SPI_RFM69HW_mosi_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPI_RFM69HW_mosi_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPI_RFM69HW_mosi_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPI_RFM69HW_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SPI_RFM69HW_mosi_m__0__HSIOM_GPIO 0u
#define SPI_RFM69HW_mosi_m__0__HSIOM_I2C 14u
#define SPI_RFM69HW_mosi_m__0__HSIOM_I2C_SCL 14u
#define SPI_RFM69HW_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define SPI_RFM69HW_mosi_m__0__HSIOM_SHIFT 0u
#define SPI_RFM69HW_mosi_m__0__HSIOM_SPI 15u
#define SPI_RFM69HW_mosi_m__0__HSIOM_SPI_MOSI 15u
#define SPI_RFM69HW_mosi_m__0__HSIOM_UART 9u
#define SPI_RFM69HW_mosi_m__0__HSIOM_UART_RX 9u
#define SPI_RFM69HW_mosi_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_mosi_m__0__INTR CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_mosi_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_mosi_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_mosi_m__0__MASK 0x01u
#define SPI_RFM69HW_mosi_m__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_mosi_m__0__OUT_SEL_SHIFT 0u
#define SPI_RFM69HW_mosi_m__0__OUT_SEL_VAL -1u
#define SPI_RFM69HW_mosi_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_RFM69HW_mosi_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_RFM69HW_mosi_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_mosi_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_RFM69HW_mosi_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_RFM69HW_mosi_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_RFM69HW_mosi_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_RFM69HW_mosi_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_RFM69HW_mosi_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_RFM69HW_mosi_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_RFM69HW_mosi_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_RFM69HW_mosi_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_RFM69HW_mosi_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_RFM69HW_mosi_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_RFM69HW_mosi_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_RFM69HW_mosi_m__0__PC CYREG_GPIO_PRT1_PC
#define SPI_RFM69HW_mosi_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define SPI_RFM69HW_mosi_m__0__PORT 1u
#define SPI_RFM69HW_mosi_m__0__PS CYREG_GPIO_PRT1_PS
#define SPI_RFM69HW_mosi_m__0__SHIFT 0u
#define SPI_RFM69HW_mosi_m__DR CYREG_GPIO_PRT1_DR
#define SPI_RFM69HW_mosi_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPI_RFM69HW_mosi_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPI_RFM69HW_mosi_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPI_RFM69HW_mosi_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_mosi_m__INTR CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_mosi_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_mosi_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_mosi_m__MASK 0x01u
#define SPI_RFM69HW_mosi_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_RFM69HW_mosi_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_RFM69HW_mosi_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_mosi_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_RFM69HW_mosi_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_RFM69HW_mosi_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_RFM69HW_mosi_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_RFM69HW_mosi_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_RFM69HW_mosi_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_RFM69HW_mosi_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_RFM69HW_mosi_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_RFM69HW_mosi_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_RFM69HW_mosi_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_RFM69HW_mosi_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_RFM69HW_mosi_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_RFM69HW_mosi_m__PC CYREG_GPIO_PRT1_PC
#define SPI_RFM69HW_mosi_m__PC2 CYREG_GPIO_PRT1_PC2
#define SPI_RFM69HW_mosi_m__PORT 1u
#define SPI_RFM69HW_mosi_m__PS CYREG_GPIO_PRT1_PS
#define SPI_RFM69HW_mosi_m__SHIFT 0u
#define SPI_RFM69HW_SCB__CTRL CYREG_SCB0_CTRL
#define SPI_RFM69HW_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define SPI_RFM69HW_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define SPI_RFM69HW_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define SPI_RFM69HW_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define SPI_RFM69HW_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define SPI_RFM69HW_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define SPI_RFM69HW_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define SPI_RFM69HW_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define SPI_RFM69HW_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define SPI_RFM69HW_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define SPI_RFM69HW_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define SPI_RFM69HW_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define SPI_RFM69HW_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define SPI_RFM69HW_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define SPI_RFM69HW_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define SPI_RFM69HW_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define SPI_RFM69HW_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define SPI_RFM69HW_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define SPI_RFM69HW_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define SPI_RFM69HW_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define SPI_RFM69HW_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define SPI_RFM69HW_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define SPI_RFM69HW_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define SPI_RFM69HW_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define SPI_RFM69HW_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define SPI_RFM69HW_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define SPI_RFM69HW_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define SPI_RFM69HW_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define SPI_RFM69HW_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define SPI_RFM69HW_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define SPI_RFM69HW_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define SPI_RFM69HW_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define SPI_RFM69HW_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define SPI_RFM69HW_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define SPI_RFM69HW_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define SPI_RFM69HW_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define SPI_RFM69HW_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define SPI_RFM69HW_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define SPI_RFM69HW_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define SPI_RFM69HW_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define SPI_RFM69HW_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define SPI_RFM69HW_SCB__INTR_M CYREG_SCB0_INTR_M
#define SPI_RFM69HW_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define SPI_RFM69HW_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define SPI_RFM69HW_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define SPI_RFM69HW_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define SPI_RFM69HW_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define SPI_RFM69HW_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define SPI_RFM69HW_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define SPI_RFM69HW_SCB__INTR_S CYREG_SCB0_INTR_S
#define SPI_RFM69HW_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define SPI_RFM69HW_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define SPI_RFM69HW_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define SPI_RFM69HW_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define SPI_RFM69HW_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define SPI_RFM69HW_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define SPI_RFM69HW_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define SPI_RFM69HW_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define SPI_RFM69HW_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define SPI_RFM69HW_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define SPI_RFM69HW_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define SPI_RFM69HW_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define SPI_RFM69HW_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define SPI_RFM69HW_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define SPI_RFM69HW_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define SPI_RFM69HW_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define SPI_RFM69HW_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define SPI_RFM69HW_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define SPI_RFM69HW_SCB__SS0_POSISTION 0u
#define SPI_RFM69HW_SCB__SS1_POSISTION 1u
#define SPI_RFM69HW_SCB__SS2_POSISTION 2u
#define SPI_RFM69HW_SCB__SS3_POSISTION 3u
#define SPI_RFM69HW_SCB__STATUS CYREG_SCB0_STATUS
#define SPI_RFM69HW_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define SPI_RFM69HW_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define SPI_RFM69HW_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define SPI_RFM69HW_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define SPI_RFM69HW_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define SPI_RFM69HW_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define SPI_RFM69HW_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define SPI_RFM69HW_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define SPI_RFM69HW_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define SPI_RFM69HW_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define SPI_RFM69HW_SCBCLK__DIV_ID 0x00000040u
#define SPI_RFM69HW_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define SPI_RFM69HW_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPI_RFM69HW_sclk_m__0__DR CYREG_GPIO_PRT1_DR
#define SPI_RFM69HW_sclk_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPI_RFM69HW_sclk_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPI_RFM69HW_sclk_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPI_RFM69HW_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SPI_RFM69HW_sclk_m__0__HSIOM_GPIO 0u
#define SPI_RFM69HW_sclk_m__0__HSIOM_MASK 0x00000F00u
#define SPI_RFM69HW_sclk_m__0__HSIOM_SHIFT 8u
#define SPI_RFM69HW_sclk_m__0__HSIOM_SPI 15u
#define SPI_RFM69HW_sclk_m__0__HSIOM_SPI_CLK 15u
#define SPI_RFM69HW_sclk_m__0__HSIOM_UART 9u
#define SPI_RFM69HW_sclk_m__0__HSIOM_UART_CTS 9u
#define SPI_RFM69HW_sclk_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_sclk_m__0__INTR CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_sclk_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_sclk_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_sclk_m__0__MASK 0x04u
#define SPI_RFM69HW_sclk_m__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_sclk_m__0__OUT_SEL_SHIFT 4u
#define SPI_RFM69HW_sclk_m__0__OUT_SEL_VAL -1u
#define SPI_RFM69HW_sclk_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_RFM69HW_sclk_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_RFM69HW_sclk_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_sclk_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_RFM69HW_sclk_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_RFM69HW_sclk_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_RFM69HW_sclk_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_RFM69HW_sclk_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_RFM69HW_sclk_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_RFM69HW_sclk_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_RFM69HW_sclk_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_RFM69HW_sclk_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_RFM69HW_sclk_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_RFM69HW_sclk_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_RFM69HW_sclk_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_RFM69HW_sclk_m__0__PC CYREG_GPIO_PRT1_PC
#define SPI_RFM69HW_sclk_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define SPI_RFM69HW_sclk_m__0__PORT 1u
#define SPI_RFM69HW_sclk_m__0__PS CYREG_GPIO_PRT1_PS
#define SPI_RFM69HW_sclk_m__0__SHIFT 2u
#define SPI_RFM69HW_sclk_m__DR CYREG_GPIO_PRT1_DR
#define SPI_RFM69HW_sclk_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPI_RFM69HW_sclk_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPI_RFM69HW_sclk_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPI_RFM69HW_sclk_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_sclk_m__INTR CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_sclk_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_sclk_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_sclk_m__MASK 0x04u
#define SPI_RFM69HW_sclk_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_RFM69HW_sclk_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_RFM69HW_sclk_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_sclk_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_RFM69HW_sclk_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_RFM69HW_sclk_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_RFM69HW_sclk_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_RFM69HW_sclk_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_RFM69HW_sclk_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_RFM69HW_sclk_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_RFM69HW_sclk_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_RFM69HW_sclk_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_RFM69HW_sclk_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_RFM69HW_sclk_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_RFM69HW_sclk_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_RFM69HW_sclk_m__PC CYREG_GPIO_PRT1_PC
#define SPI_RFM69HW_sclk_m__PC2 CYREG_GPIO_PRT1_PC2
#define SPI_RFM69HW_sclk_m__PORT 1u
#define SPI_RFM69HW_sclk_m__PS CYREG_GPIO_PRT1_PS
#define SPI_RFM69HW_sclk_m__SHIFT 2u
#define SPI_RFM69HW_ss0_m__0__DR CYREG_GPIO_PRT1_DR
#define SPI_RFM69HW_ss0_m__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPI_RFM69HW_ss0_m__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPI_RFM69HW_ss0_m__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPI_RFM69HW_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SPI_RFM69HW_ss0_m__0__HSIOM_GPIO 0u
#define SPI_RFM69HW_ss0_m__0__HSIOM_MASK 0x0000F000u
#define SPI_RFM69HW_ss0_m__0__HSIOM_SHIFT 12u
#define SPI_RFM69HW_ss0_m__0__HSIOM_SPI 15u
#define SPI_RFM69HW_ss0_m__0__HSIOM_SPI_SELECT0 15u
#define SPI_RFM69HW_ss0_m__0__HSIOM_UART 9u
#define SPI_RFM69HW_ss0_m__0__HSIOM_UART_RTS 9u
#define SPI_RFM69HW_ss0_m__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_ss0_m__0__INTR CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_ss0_m__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_ss0_m__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_ss0_m__0__MASK 0x08u
#define SPI_RFM69HW_ss0_m__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_ss0_m__0__OUT_SEL_SHIFT 6u
#define SPI_RFM69HW_ss0_m__0__OUT_SEL_VAL -1u
#define SPI_RFM69HW_ss0_m__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_RFM69HW_ss0_m__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_RFM69HW_ss0_m__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_ss0_m__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_RFM69HW_ss0_m__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_RFM69HW_ss0_m__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_RFM69HW_ss0_m__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_RFM69HW_ss0_m__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_RFM69HW_ss0_m__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_RFM69HW_ss0_m__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_RFM69HW_ss0_m__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_RFM69HW_ss0_m__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_RFM69HW_ss0_m__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_RFM69HW_ss0_m__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_RFM69HW_ss0_m__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_RFM69HW_ss0_m__0__PC CYREG_GPIO_PRT1_PC
#define SPI_RFM69HW_ss0_m__0__PC2 CYREG_GPIO_PRT1_PC2
#define SPI_RFM69HW_ss0_m__0__PORT 1u
#define SPI_RFM69HW_ss0_m__0__PS CYREG_GPIO_PRT1_PS
#define SPI_RFM69HW_ss0_m__0__SHIFT 3u
#define SPI_RFM69HW_ss0_m__DR CYREG_GPIO_PRT1_DR
#define SPI_RFM69HW_ss0_m__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SPI_RFM69HW_ss0_m__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SPI_RFM69HW_ss0_m__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SPI_RFM69HW_ss0_m__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_ss0_m__INTR CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_ss0_m__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SPI_RFM69HW_ss0_m__INTSTAT CYREG_GPIO_PRT1_INTR
#define SPI_RFM69HW_ss0_m__MASK 0x08u
#define SPI_RFM69HW_ss0_m__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_RFM69HW_ss0_m__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_RFM69HW_ss0_m__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_RFM69HW_ss0_m__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_RFM69HW_ss0_m__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_RFM69HW_ss0_m__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_RFM69HW_ss0_m__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_RFM69HW_ss0_m__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_RFM69HW_ss0_m__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_RFM69HW_ss0_m__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_RFM69HW_ss0_m__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_RFM69HW_ss0_m__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_RFM69HW_ss0_m__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_RFM69HW_ss0_m__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_RFM69HW_ss0_m__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_RFM69HW_ss0_m__PC CYREG_GPIO_PRT1_PC
#define SPI_RFM69HW_ss0_m__PC2 CYREG_GPIO_PRT1_PC2
#define SPI_RFM69HW_ss0_m__PORT 1u
#define SPI_RFM69HW_ss0_m__PS CYREG_GPIO_PRT1_PS
#define SPI_RFM69HW_ss0_m__SHIFT 3u

/* TIMER0_ISR */
#define TIMER0_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define TIMER0_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define TIMER0_ISR__INTC_MASK 0x100000u
#define TIMER0_ISR__INTC_NUMBER 20u
#define TIMER0_ISR__INTC_PRIOR_MASK 0xC0u
#define TIMER0_ISR__INTC_PRIOR_NUM 3u
#define TIMER0_ISR__INTC_PRIOR_REG CYREG_CM0_IPR5
#define TIMER0_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define TIMER0_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* TIMER1 */
#define TIMER1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define TIMER1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define TIMER1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define TIMER1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define TIMER1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define TIMER1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define TIMER1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define TIMER1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define TIMER1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define TIMER1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define TIMER1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define TIMER1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define TIMER1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define TIMER1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define TIMER1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* UART */
#define UART_rx__0__DR CYREG_GPIO_PRT6_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define UART_rx__0__HSIOM_GPIO 0u
#define UART_rx__0__HSIOM_I2C 14u
#define UART_rx__0__HSIOM_I2C_SCL 14u
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__HSIOM_SPI 15u
#define UART_rx__0__HSIOM_SPI_MOSI 15u
#define UART_rx__0__HSIOM_UART 9u
#define UART_rx__0__HSIOM_UART_RX 9u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT6_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_GPIO_PRT6_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT6_PC2
#define UART_rx__0__PORT 6u
#define UART_rx__0__PS CYREG_GPIO_PRT6_PS
#define UART_rx__0__SHIFT 0u
#define UART_rx__DR CYREG_GPIO_PRT6_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT6_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT6_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT6_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT6_INTR
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_GPIO_PRT6_PC
#define UART_rx__PC2 CYREG_GPIO_PRT6_PC2
#define UART_rx__PORT 6u
#define UART_rx__PS CYREG_GPIO_PRT6_PS
#define UART_rx__SHIFT 0u
#define UART_SCB__CTRL CYREG_SCB3_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB3_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB3_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB3_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB3_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB3_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB3_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB3_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB3_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB3_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB3_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB3_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB3_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB3_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB3_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB3_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB3_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB3_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB3_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB3_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB3_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB3_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB3_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB3_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB3_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB3_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB3_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB3_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB3_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB3_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB3_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB3_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB3_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB3_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB3_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB3_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB3_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB3_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB3_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB3_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB3_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB3_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB3_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB3_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB3_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB3_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB3_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB3_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB3_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB3_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB3_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB3_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB3_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB3_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB3_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB3_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB3_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB3_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB3_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB3_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB3_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB3_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB3_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB3_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB3_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB3_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB3_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB3_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB3_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB3_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB3_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB3_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB3_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB3_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB3_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB3_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB3_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB3_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB3_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL5
#define UART_SCBCLK__DIV_ID 0x00000042u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu
#define UART_tx__0__DR CYREG_GPIO_PRT6_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define UART_tx__0__HSIOM_GPIO 0u
#define UART_tx__0__HSIOM_I2C 14u
#define UART_tx__0__HSIOM_I2C_SDA 14u
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__HSIOM_SPI 15u
#define UART_tx__0__HSIOM_SPI_MISO 15u
#define UART_tx__0__HSIOM_UART 9u
#define UART_tx__0__HSIOM_UART_TX 9u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT6_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_GPIO_PRT6_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT6_PC2
#define UART_tx__0__PORT 6u
#define UART_tx__0__PS CYREG_GPIO_PRT6_PS
#define UART_tx__0__SHIFT 1u
#define UART_tx__DR CYREG_GPIO_PRT6_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT6_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT6_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT6_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT6_INTR
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_GPIO_PRT6_PC
#define UART_tx__PC2 CYREG_GPIO_PRT6_PC2
#define UART_tx__PORT 6u
#define UART_tx__PS CYREG_GPIO_PRT6_PS
#define UART_tx__SHIFT 1u

/* Miscellaneous */
#define CY_PROJECT_NAME "Firmware_V0.1"
#define CY_VERSION "PSoC Creator  4.1"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x100811A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_RTC_SOURCE_DIV 32768
#define CYDEV_RTC_SOURCE_WDT 2u
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYDEV_WDT2_DIV 32768
#define CydwClock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL20
#define CydwClock_1__DIV_ID 0x000000C0u
#define CydwClock_1__DIV_REGISTER CYREG_PERI_DIV_24_5_CTL
#define CydwClock_1__FRAC_MASK 0x000000F8u
#define CydwClock_1__PA_DIV_ID 0x000000FFu
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
