// Seed: 1370832200
module module_0;
  uwire id_1, id_2;
  tri1 id_3, id_4;
  assign id_3 = id_1;
  always #1 id_1 = id_4;
  always begin : LABEL_0
    if (id_4 ^ 1) id_2 = (-1'b0) || id_1;
    else id_3 = id_4;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input wire id_2
);
  wire id_4;
  assign id_1 = id_2;
  wire id_5;
  wor id_7, id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  assign #(-1) id_7 = -1;
endmodule
