<!DOCTYPE html>
<html lang="en">
<head>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-114668070-1"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-114668070-1');
  </script>

  <!-- Basic Page Needs
  –––––––––––––––––––––––––––––––––––––––––––––––––– -->
  <meta charset="utf-8">
  <title>Ben Lancaster - Design Engineer @ ARM</title>
  <meta name="description" content="">
  <meta name="author" content="Ben Lancaster <ben@bendl.me>">
  <meta name="robots" content="none" />

  <!-- Mobile Specific Metas
  –––––––––––––––––––––––––––––––––––––––––––––––––– -->
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <!-- CSS
  –––––––––––––––––––––––––––––––––––––––––––––––––– -->
  <link rel="stylesheet" href="css/skeleton.css">
  <!-- <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400&display=swap" rel="stylesheet"> -->
  <!-- <link href="https://fonts.googleapis.com/css2?family=Fira+Sans&family=Roboto&display=swap" rel="stylesheet"> -->
  <!--<link href="https://fonts.googleapis.com/css2?family=Exo+2&display=swap" rel="stylesheet">-->
  <!--<link href="https://fonts.googleapis.com/css2?family=Ubuntu&family=Teko&display=swap" rel="stylesheet">-->
  <!--<link href="https://fonts.googleapis.com/css2?family=Roboto&display=swap" rel="stylesheet">-->

  <style>
    body {
      margin-top:  50px;
      color:       black;
      font-size:   16px;
      font-family: serif;
      /* font-family: 'Roboto', sans-serif; */
      /* font-family: 'Inter', 'Roboto', sans-serif; */
      /*font-family: 'Fira Sans', sans-serif;*/

    }

    header h1 {

    }

    section h1 {
      /*color:cornflowerblue;*/
      /*color:dodgerblue;*/
      /*color:royalblue;*/
      /* color: blue; */
    }

    header > h1 {
      font-size:     280%;
      margin-bottom: 0px;
      margin-left:   -3px;
    }

    header p {
      margin-bottom:5px;
    }

    section > h1 {
      margin-bottom:  5px;
      font-size:      140%;
      line-height:    120%;
      letter-spacing: 0.1pt;
      /* text-transform: uppercase; */
      /* font-weight:    bold; */
    }

    div.item header h1 {
      color:       black;
    }

    div.item header h1 {
      font-size:   120%;
      font-weight: bold;
      margin:      0;
      margin-top:  15px;
      letter-spacing: 0.1pt;
    }

    div.item header span.sub {
      font-style: italic;
      font-size:   110%;
    }

    div.item p {
      margin:0;
    }

    div.item p:last-child {
      margin-bottom:20px;
    }

    section:last-child {
      margin-bottom: 40px;
    }

    div.item ul {
      margin:              0;
      padding:             0 20px;
      list-style-position: outside;
    }

    div.item ul li {
      padding: 0;
      margin:  0;
    }

    .highlight {
    }

    a {
      color: blue;
      text-decoration: none;
    }

    a:hover {
      color:blue;
      text-decoration: underline;
    }

    .button {
      border-color: blue;
      color:        blue;
    }

    .me-info {
      text-align: center;
    }

    /* Larger than tablet */
    @media (min-width: 550px) {
      .container {
        width:960;
      }

      .me-info {
        text-align:    left;
        border-bottom: none;
      }
    }

    @media (prefers-color-scheme: dark) {
      html {
      }

      body {
        background: black;
        color:      lightgrey;
        margin-top: 50px;
        font-size:  16px;
      }

      a {
        color: royalblue;
        text-decoration: none;
      }

      a:hover {
        color: royalblue;
        text-decoration: underline;
      }

      .button {
        border-color: royalblue;
        color:        royalblue;
      }

      .highlight {
      }

      div.item header span.sub {
      }
      div.item header h1 {
        color: lightgray;
      }
      header h1, section h1 {
        /* color: royalblue; */
      }
    }
  </style>
</head>
<body>

  <!-- Primary Page Layout
  –––––––––––––––––––––––––––––––––––––––––––––––––– -->
  <div class="container">
    <div class="row">
      <div class="four columns me-info">
        <header>
          <img src="images/me6crop.jpg" width="275px">
          <h1>Ben Lancaster</h1>
          <p>Design Engineer @ Arm</p>
          <!--<p>England, United Kingdom</p>-->
          <!-- <hr> -->
          <br>
          <p><a href="mailto:ben@bendl.me">ben@bendl.me</a></p>
          <p><a href="https://uk.linkedin.com/in/bendl">linkedin.com/in/bendl</a></p>
          <p><a href="https://github.com/bendl">github.com/bendl</a></p>
          <br>
          <p><a class="button" href="mailto:ben@bendl.me">Contact</a></p>
          <p><a class="button" href="/cv/Ben_Lancaster_latest.pdf">Download CV</a></p>
          <!-- <p><a class="button button-primary" href="/blog/">Blog</a></p> -->
        </header>
      </div>

      <div class="eight columns">

        <section>
          <h1>Experience</h1>
          <div class="item">
            <header>
              <h1>RTL Design Engineer</h1>
              <span class="sub">
                <a href="https://arm.com/">Arm</a> — United Kingdom — 2019-present
              </span>
            </header>
            <p>
              <ul>
                <li>Worked on micro-architecture specification and RTL design of a fully-coherent System Level Cache for an upcoming 5nm IP targeting high-end smart phones.</li>
                <li>Responsible for the programming architecture, configuration register network, register block design, for distributing configuration registers throughout a design for an upcoming IP.</li>
                <li>Created automation and rendering flows for generating synthesisable SystemVerilog RTL from machine-readable specifications.</li>
                <li>Designed and implemented post-silicon debug features for MMU-700's Translation Buffer and Translation Control Unit compatible with Arm CoreSight ELA-600.</li>
                <li>Experience implementing AMBA interfaces including CHI, AXI, and APB.</li>
                <li>Physical implementation trials using Cadence and Synopsys tooling flows.</li>
              </ul>
            </p>
          </div>
          <div class="item">
            <header>
              <h1>Firmware Engineer Placement</h1>
              <span class="sub">
                <a href="https://www.spirent.com/Solutions/Position-Navigation-Timing">Spirent Communications PLC</a> — United Kingdom — 2016-2017
              </span>
            </header>
            <p>
              <ul>
                <li>Using Xilinx Virtex UltraScale+/Spartan FPGAs for RF signal generation (UHF).</li>
                <li>Embedded C programming for Xilinx MicroBlaze and PIC16/24 micro-controllers.</li>
                <li>Controlling EEPROMs, LEDs, on-board fans, and other peripherals with I2C and SMBus.</li>
                <li>Configuring, building, and maintaining Embedded Linux distributions using Yocto.</li>
                <li>Linux USB and PCIe kernel driver development.</li>
              </ul>
            </p>
          </div>
        </section>

        <section>
          <h1>Education</h1>
          <div class="item">
            <header>
              <h1>MSc(Eng) Embedded Systems Engineering</h1>
              <span class="sub">
                <a href="https://eps.leeds.ac.uk/electronic-engineering">University of Leeds</a> — United Kingdom — 2018-2019
              </span>
            </header>
            <p>
              <!--
                Digital Signal Processing for Communications
                FPGA Design for System-on-Chip
                Embedded Microprocessor System Design
                Digital Media Engineering
                Medical Electronics and E-Health
                Mini Projects and Laboratory
                Main Project
                Secure Hardware Design
              -->
                <ul>
                  <li><strong>Pass with Distinction ~86%</strong></li>
                  <li><strong>Final Project:</strong> <span class="highlight">Multi-core SoC Design and Implementation for FPGAs</span></li>
                  <li><span class="highlight">FPGA Design for System-on-Chip</span></li>
                  <li><span class="highlight">Embedded Microprocessor System Design</span></li>
                  <li>Digital Signal Processing for Communications</li>
                  <li>Medical Electronics and E-Health</li>
                  <li>Secure Hardware Design</li>
                </ul>

            </p>
            <p></p>
          </div>

          <div class="item">
            <header>
              <h1>BSc (Hons) Computer Science</h1>
              <span class="sub">
                <a href="https://www.plymouth.ac.uk/">University of Plymouth</a> — United Kingdom — 2014-2018
              </span>
            </header>
            <p>
                <ul>
                  <li>
                    <strong>Awards:</strong> <span class="highlight">Top Final Student in Computing</span>, <span class="highlight">Best Final Project</span>
                  </li>
                  <li>
                      <strong>First Class Honours</strong> with <span class="highlight">Certificate of Professional Industrial Experience</span>
                  </li>
                  <li>
                    <strong>Final Project:</strong> <span class="highlight">FPGA-based 16-bit RISC Processor Design</span>
                  </li>
                  <li>
                    <strong>Revell Research Systems Prize Winner</strong>
                  </li>
                  <!--<li>-->
                  <!--    Courses include: <span class="highlight">Digital Electronics</span>,-->
                  <!--    <span class="highlight">Embedded Systems and Compilers</span>,-->
                  <!--    <span class="highlight">Machine Vision</span>, <span class="highlight">Computation Theory</span>-->
                  <!--</li>-->
                </ul>
            </p>
            <p></p>
          </div>

        </section>

        <div class="row">
          <div class="six columns">
            <section>
              <h1>Open Source Projects</h1>

              <div class="item">
                <header>
                  <h1>Out-of-order RISC processor</h1>
                  <span class="sub">
                    <a href="https://github.com/bendl/riscy-ooo">bendl/riscy-ooo</a>
                  </span>
                </header>
                <p>Coming soon...</p>
              </div>

              <div class="item">
                <header>
                  <h1>Clustered SoC with multiple interconnects</h1>
                  <span class="sub">
                  </span>
                </header>
                <p>Latency improvements for the Vmicro16 SoC by clustering cores into multiple groups and using multiple-level interconnects.</p>
                <img src="images/vmicro16_cluster_soc_small.png" width="80%">
              </div>

              <div class="item">
                <header>
                  <h1>Multi-core RISC SoC for FPGAs</h1>
                  <span class="sub">
                      <a href="https://github.com/bendl/vmicro16/blob/master/docs/reports/build/ELEC5881M_Ben_Lancaster_201280376_viva.pdf">bendl/vmicro16</a>
                    </span>
                </header>
                <p>
                    Multi-core RISC SoC with various peripherals including: watchdogs, timer interrupts, GPIO, UART, and more.
                </p>
              </div>

              <div class="item">
                <header>
                  <h1>FPGA 16-bit Embedded Processor</h1>
                  <span class="sub">
                      <a href="https://raw.githubusercontent.com/bendl/verilog_cpu_and_compiler/master/doc/final/build/Ben_Lancaster_10424877.pdf">bendl/prco304/prco_core</a>
                    </span>
                </header>
                <p>
                    16-bit RISC <span class="highlight">processor design</span> and implementation for <span class="highlight">Xilinx Spartan-6 FPGAs</span>
                    featuring pipelining, on-chip memory, GPIO, and UART modules.
                  </p>
              </div>

              <div class="item">
                <header>
                  <h1>Arm Cortex M0 Processor Board</h1>
                  <span class="sub">
                      <a href="https://github.com/bendl/armm0">bendl/armm0</a>
                    </span>
                </header>
                <p>A 2-layer board for the Minispartan6+ FPGA development kit. Features an <span class="highlight">STM32F0 TSSOP processor</span>, mutliple power supplies, I2C, ICSP, and LEDs.</p>
                <img src="images/armm0.JPG" width="70%">
              </div>

              <div class="item">
                <header>
                  <h1>FPGA and JTAG Development Board</h1>
                  <span class="sub">
                      <a href="https://github.com/bendl/osc1">bendl/osc1</a>
                    </span>
                </header>
                <p>PCB board for the <a href="https://www.ftdichip.com/Support/Documents/DataSheets/Modules/DS_FT2232H_Mini_Module.pdf">FT2232H Mini Module</a> and <a href="https://tinyfpga.com/">TinyFPGA AX2</a> for testing <span class="highlight">JTAG</span> and <span class="highlight">I2C</span> implementations.</p>
                <img src="images/ft2232h_tinyfpga.JPG" width="70%">
              </div>

              <div class="item">
                <header>
                  <h1>CFG Compiler and Assembler</h1>
                  <span class="sub">
                      <a href="https://github.com/bendl/prco304">bendl/prco304/prco_compiler</a>
                    </span>
                </header>
                <p><span class="highlight">Compiler</span> and <span class="highlight">assembler</span> for the <span class="highlight">PRCO</span> embedded processor.
                  Features simple <span class="highlight">optimisations</span> including constant folding and unreachable code elimination.</p>
              </div>

              <div class="item">
                <header>
                  <h1>Parallel implementation of Discrete Fourier Transform for GPUs in CUDA</h1>
                  <span class="sub">
                      <a href="https://raw.githubusercontent.com/bendl/Parallel-DFT-CUDA-MPI/master/report/SOFT354%20-%20Ben%20Lancaster%2010424877.pdf">bendl/soft354</a>
                    </span>
                </header>
                <p>Designed, implemented, and evaluated a parallel implementation of the Discrete Fourier Transform.</p>
                <p>Read the <a href="https://github.com/bendl/soft354" class="highlight">methodology and results here</a>.</p>
              </div>

              <!--
              <div class="item">
                <header>
                  <h1>BugZilla Kanban Chrome Extension</h1>
                  <span class="sub">
                      <a href="https://github.com/bendl/bugzilla-board">bendl/bugzilla-board</a>
                    </span>
                </header>
                <p>Chrome extension to view BugZilla bugs in a KanBan board. Sort by Assignee or Status.</p>
              </div>
              -->

              <a href="https://github.com/bendl">And more on Github...</a>

            </section>
          </div>
          <div class="six columns">
            <section>
              <h1>Contributions</h1>
              <div class="item">
                  <header>
                    <h1>Gravity Programming Language</h1>
                    <span class="sub">
                        <a href="https://github.com/marcobambini/gravity">marcobambini/gravity</a> — 2.3k stars
                      </span>
                  </header>
                  <p>A dynamic object-oriented <span class="highlight">programming language</span>, <span class="highlight">compiler</span>, and virtual machine, implemented in <span class="highlight">C</span>.</p>
                </div>
            </section>
            <section>
              <h1>Skills</h1>
              <div class="item">
                <p>Verilog, SystemVerilog, FPGA, CPU uarch, ASIC flows, Formal verification, UVM, AMBA</p>
              </div>
            </section>
            <section>
              <h1>Hobbies</h1>
              <div class="item">
                <p>Badminton, Tennis, Skateboarding</p>
              </div>
            </section>
            <section>
              <h1>Publications</h1>
            </section>
          </div>
        </div>
      </div>
    </div>
  </div>


<!-- End Document
  –––––––––––––––––––––––––––––––––––––––––––––––––– -->
</body>
</html>
