# TX DDR Interfaces

The following table lists the clock-to-data conditions of TX DDR interfaces.

|Interface Name|Topology|Gearing Ratio|Clock-to-Data Condition|
|--------------|--------|-------------|-----------------------|
|TX\_DDR\_G/B\_A|TX DDR|1|From a global clock source, aligned clock, and data|

-   **[TX\_DDR\_G/B\_A](GUID-9D6774C0-A389-417E-92EF-B653751EE7D5.md)**  

-   **[Interface Ports](GUID-9B9DCE10-81F6-49DC-9D74-F6BE03866863.md)**  

-   **[Interface Selection Rules](GUID-B16FF95C-436E-44E5-97A2-5656A821E517.md)**  


**Parent topic:**[Generic I/O Interfaces](GUID-A63099D1-2595-43B7-B69C-1ABB1F7E412A.md)

