AArch64 V62
(* Test LD1 multiple structure (multiple registers)*)
{
int x[16]={255,0,0,0,0,255,0,0,0,0,255,0,0,0,0,255};

0:X0=x;
}
P0                                ;
LD1 {V0.4S,V1.4S,V2.4S,V3.4S},[X0];

forall 0:V0.4S={255,0,0,0} /\ 0:V1.4S={0,255,0,0} /\ 0:V2.4S={0,0,255,0} /\ 0:V3.4S={0,0,0,255}
