Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 14 12:25:25 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.992      -17.045                     16                  604        0.155        0.000                      0                  604        4.500        0.000                       0                   395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.992      -17.045                     16                  604        0.155        0.000                      0                  604        4.500        0.000                       0                   395  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -1.992ns,  Total Violation      -17.045ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.736ns  (logic 2.085ns (30.951%)  route 4.651ns (69.049%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          0.725    13.608    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.841    14.573    nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.697 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.697    nolabel_line76/dth11/ed_n_57
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.277 r  nolabel_line76/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.630    15.907    nolabel_line76/dth11/ed/humidity1[6]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.302    16.209 f  nolabel_line76/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.154    16.363    nolabel_line76/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I4_O)        0.124    16.487 r  nolabel_line76/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.391    16.878    nolabel_line76/dth11/ed_n_41
    SLICE_X59Y16         FDRE                                         r  nolabel_line76/dth11/temperature_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.511    14.852    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  nolabel_line76/dth11/temperature_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.886    nolabel_line76/dth11/temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.736ns  (logic 2.085ns (30.951%)  route 4.651ns (69.049%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          0.725    13.608    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.841    14.573    nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.697 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.697    nolabel_line76/dth11/ed_n_57
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.277 r  nolabel_line76/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.630    15.907    nolabel_line76/dth11/ed/humidity1[6]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.302    16.209 f  nolabel_line76/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.154    16.363    nolabel_line76/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I4_O)        0.124    16.487 r  nolabel_line76/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.391    16.878    nolabel_line76/dth11/ed_n_41
    SLICE_X59Y16         FDRE                                         r  nolabel_line76/dth11/temperature_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.511    14.852    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  nolabel_line76/dth11/temperature_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.886    nolabel_line76/dth11/temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.736ns  (logic 2.085ns (30.951%)  route 4.651ns (69.049%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          0.725    13.608    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.841    14.573    nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.697 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.697    nolabel_line76/dth11/ed_n_57
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.277 r  nolabel_line76/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.630    15.907    nolabel_line76/dth11/ed/humidity1[6]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.302    16.209 f  nolabel_line76/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.154    16.363    nolabel_line76/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I4_O)        0.124    16.487 r  nolabel_line76/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.391    16.878    nolabel_line76/dth11/ed_n_41
    SLICE_X59Y16         FDRE                                         r  nolabel_line76/dth11/temperature_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.511    14.852    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  nolabel_line76/dth11/temperature_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.886    nolabel_line76/dth11/temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                 -1.992    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.687ns  (logic 2.085ns (31.180%)  route 4.602ns (68.820%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          0.725    13.608    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.841    14.573    nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.697 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.697    nolabel_line76/dth11/ed_n_57
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.277 r  nolabel_line76/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.630    15.907    nolabel_line76/dth11/ed/humidity1[6]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.302    16.209 f  nolabel_line76/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.154    16.363    nolabel_line76/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I4_O)        0.124    16.487 r  nolabel_line76/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.342    16.828    nolabel_line76/dth11/ed_n_41
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.510    14.851    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.885    nolabel_line76/dth11/temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -16.828    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.687ns  (logic 2.085ns (31.180%)  route 4.602ns (68.820%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          0.725    13.608    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.841    14.573    nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.697 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.697    nolabel_line76/dth11/ed_n_57
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.277 r  nolabel_line76/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.630    15.907    nolabel_line76/dth11/ed/humidity1[6]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.302    16.209 f  nolabel_line76/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.154    16.363    nolabel_line76/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I4_O)        0.124    16.487 r  nolabel_line76/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.342    16.828    nolabel_line76/dth11/ed_n_41
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.510    14.851    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[3]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.885    nolabel_line76/dth11/temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -16.828    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.687ns  (logic 2.085ns (31.180%)  route 4.602ns (68.820%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          0.725    13.608    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.841    14.573    nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.697 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.697    nolabel_line76/dth11/ed_n_57
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.277 r  nolabel_line76/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.630    15.907    nolabel_line76/dth11/ed/humidity1[6]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.302    16.209 f  nolabel_line76/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.154    16.363    nolabel_line76/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I4_O)        0.124    16.487 r  nolabel_line76/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.342    16.828    nolabel_line76/dth11/ed_n_41
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.510    14.851    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[4]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.885    nolabel_line76/dth11/temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -16.828    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.687ns  (logic 2.085ns (31.180%)  route 4.602ns (68.820%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          0.725    13.608    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.841    14.573    nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.697 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.697    nolabel_line76/dth11/ed_n_57
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.277 r  nolabel_line76/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.630    15.907    nolabel_line76/dth11/ed/humidity1[6]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.302    16.209 f  nolabel_line76/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.154    16.363    nolabel_line76/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I4_O)        0.124    16.487 r  nolabel_line76/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.342    16.828    nolabel_line76/dth11/ed_n_41
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.510    14.851    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[5]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.885    nolabel_line76/dth11/temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -16.828    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -1.943ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.687ns  (logic 2.085ns (31.180%)  route 4.602ns (68.820%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          0.725    13.608    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I3_O)        0.124    13.732 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.841    14.573    nolabel_line76/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I4_O)        0.124    14.697 r  nolabel_line76/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.697    nolabel_line76/dth11/ed_n_57
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.277 r  nolabel_line76/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.630    15.907    nolabel_line76/dth11/ed/humidity1[6]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.302    16.209 f  nolabel_line76/dth11/ed/temperature[7]_i_5/O
                         net (fo=1, routed)           0.154    16.363    nolabel_line76/dth11/ed/temperature[7]_i_5_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I4_O)        0.124    16.487 r  nolabel_line76/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.342    16.828    nolabel_line76/dth11/ed_n_41
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.510    14.851    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[7]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.885    nolabel_line76/dth11/temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -16.828    
  -------------------------------------------------------------------
                         slack                                 -1.943    

Slack (VIOLATED) :        -0.320ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/temperature_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.993ns  (logic 0.950ns (19.025%)  route 4.043ns (80.975%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 r  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 r  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 f  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.436    12.759    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.883 r  nolabel_line76/dth11/ed/data_count[2]_i_2/O
                         net (fo=51, routed)          1.409    14.292    nolabel_line76/dth11/ed/data_count[2]_i_2_n_0
    SLICE_X57Y19         LUT3 (Prop_lut3_I1_O)        0.119    14.411 r  nolabel_line76/dth11/ed/temp_data[16]_i_1/O
                         net (fo=2, routed)           0.724    15.135    nolabel_line76/dth11/ed_n_24
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.510    14.851    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  nolabel_line76/dth11/temperature_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDRE (Setup_fdre_C_D)       -0.275    14.815    nolabel_line76/dth11/temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -15.135    
  -------------------------------------------------------------------
                         slack                                 -0.320    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 nolabel_line76/dth11/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/dth11/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.848ns  (logic 1.079ns (22.258%)  route 3.769ns (77.742%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns = ( 10.141 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.620    10.141    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  nolabel_line76/dth11/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.459    10.600 f  nolabel_line76/dth11/count_usec_reg[10]/Q
                         net (fo=6, routed)           0.809    11.410    nolabel_line76/dth11/count_usec_reg[10]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    11.534 f  nolabel_line76/dth11/next_state[5]_i_12/O
                         net (fo=2, routed)           0.665    12.199    nolabel_line76/dth11/next_state[5]_i_12_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.323 r  nolabel_line76/dth11/next_state[5]_i_6/O
                         net (fo=37, routed)          0.582    12.905    nolabel_line76/dth11/ed/temp_data_reg[3]
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.029 r  nolabel_line76/dth11/ed/data_count[5]_i_3/O
                         net (fo=4, routed)           0.738    13.767    nolabel_line76/dth11/ed/data_count[5]_i_3_n_0
    SLICE_X54Y21         LUT3 (Prop_lut3_I0_O)        0.124    13.891 r  nolabel_line76/dth11/ed/next_state[5]_i_4/O
                         net (fo=4, routed)           0.350    14.241    nolabel_line76/dth11/ed/next_state[5]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.124    14.365 r  nolabel_line76/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.624    14.989    nolabel_line76/dth11/next_state
    SLICE_X55Y21         FDPE                                         r  nolabel_line76/dth11/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         1.440    14.781    nolabel_line76/dth11/clk_IBUF_BUFG
    SLICE_X55Y21         FDPE                                         r  nolabel_line76/dth11/next_state_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X55Y21         FDPE (Setup_fdpe_C_CE)      -0.205    14.801    nolabel_line76/dth11/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                 -0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 btn_echo_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_echo_cntr/btn1/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.586     1.469    btn_echo_cntr/clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  btn_echo_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  btn_echo_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.099     1.709    btn_echo_cntr/btn1/ff_cur_reg_0
    SLICE_X65Y19         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.856     1.983    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y19         FDCE (Hold_fdce_C_D)         0.070     1.554    btn_echo_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.278ns  (logic 0.191ns (68.690%)  route 0.087ns (31.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.591     6.474    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X62Y14         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.146     6.620 r  power_cntr_0/msec_clk/cnt_clksource_reg[4]/Q
                         net (fo=5, routed)           0.087     6.707    power_cntr_0/msec_clk/ed/Q[2]
    SLICE_X63Y14         LUT5 (Prop_lut5_I3_O)        0.045     6.752 r  power_cntr_0/msec_clk/ed/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.752    power_cntr_0/msec_clk/ed/ff_cur_i_1__1_n_0
    SLICE_X63Y14         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.861     6.988    power_cntr_0/msec_clk/ed/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.487    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.098     6.585    power_cntr_0/msec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.752    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 btn_power_cntr/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_power_cntr/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.585     1.468    btn_power_cntr/clk_IBUF_BUFG
    SLICE_X65Y28         FDRE                                         r  btn_power_cntr/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  btn_power_cntr/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.111     1.721    btn_power_cntr/ed/S[0]
    SLICE_X63Y27         FDCE                                         r  btn_power_cntr/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.853     1.980    btn_power_cntr/ed/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  btn_power_cntr/ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y27         FDCE (Hold_fdce_C_D)         0.070     1.551    btn_power_cntr/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 btn_power_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_power_cntr/btn1/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.586     1.469    btn_power_cntr/clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  btn_power_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  btn_power_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.116     1.726    btn_power_cntr/btn1/debounced_btn
    SLICE_X62Y20         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.855     1.982    btn_power_cntr/btn1/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  btn_power_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.066     1.548    btn_power_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 btn_echo_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/ehco_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.408%)  route 0.138ns (42.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.587     1.470    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  btn_echo_cntr/btn1/ff_cur_reg/Q
                         net (fo=6, routed)           0.138     1.749    nolabel_line76/p_0_in[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.794 r  nolabel_line76/ehco_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    nolabel_line76/ehco_state[1]_i_1_n_0
    SLICE_X64Y18         FDPE                                         r  nolabel_line76/ehco_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.857     1.984    nolabel_line76/clk_IBUF_BUFG
    SLICE_X64Y18         FDPE                                         r  nolabel_line76/ehco_state_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDPE (Hold_fdpe_C_D)         0.121     1.606    nolabel_line76/ehco_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btn_echo_cntr/btn1/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/ehco_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.056%)  route 0.140ns (42.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.587     1.470    btn_echo_cntr/btn1/clk_IBUF_BUFG
    SLICE_X65Y19         FDCE                                         r  btn_echo_cntr/btn1/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  btn_echo_cntr/btn1/ff_cur_reg/Q
                         net (fo=6, routed)           0.140     1.751    nolabel_line76/p_0_in[1]
    SLICE_X64Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  nolabel_line76/ehco_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    nolabel_line76/ehco_state[0]_i_1_n_0
    SLICE_X64Y18         FDCE                                         r  nolabel_line76/ehco_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.857     1.984    nolabel_line76/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  nolabel_line76/ehco_state_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.120     1.605    nolabel_line76/ehco_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 btn_timer_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_timer_cntr/btn1/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.589     1.472    btn_timer_cntr/clk_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  btn_timer_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  btn_timer_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.112     1.748    btn_timer_cntr/btn1/ff_cur_reg_2
    SLICE_X64Y18         FDCE                                         r  btn_timer_cntr/btn1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.857     1.984    btn_timer_cntr/btn1/clk_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  btn_timer_cntr/btn1/ff_cur_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.060     1.545    btn_timer_cntr/btn1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 blue_led/led_b/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/led_b/ed_n1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.345ns  (logic 0.212ns (61.413%)  route 0.133ns (38.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.591     6.474    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X64Y13         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.167     6.641 f  blue_led/led_b/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.133     6.774    blue_led/led_b/ed_n1/Q[1]
    SLICE_X64Y14         LUT6 (Prop_lut6_I1_O)        0.045     6.819 r  blue_led/led_b/ed_n1/ff_cur_i_1__3/O
                         net (fo=1, routed)           0.000     6.819    blue_led/led_b/ed_n1/pwm_freqx100
    SLICE_X64Y14         FDCE                                         r  blue_led/led_b/ed_n1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.861     6.988    blue_led/led_b/ed_n1/clk_IBUF_BUFG
    SLICE_X64Y14         FDCE                                         r  blue_led/led_b/ed_n1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.489    
    SLICE_X64Y14         FDCE (Hold_fdce_C_D)         0.125     6.614    blue_led/led_b/ed_n1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.614    
                         arrival time                           6.819    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 blue_led/led_b/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/led_b/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.627%)  route 0.127ns (37.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.591     6.474    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X64Y13         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.167     6.641 r  blue_led/led_b/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.127     6.768    blue_led/led_b/cnt_sysclk_reg[4]
    SLICE_X64Y13         LUT6 (Prop_lut6_I1_O)        0.045     6.813 r  blue_led/led_b/cnt_sysclk[4]_i_1__1/O
                         net (fo=1, routed)           0.000     6.813    blue_led/led_b/p_0_in__3[4]
    SLICE_X64Y13         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.861     6.988    blue_led/led_b/clk_IBUF_BUFG
    SLICE_X64Y13         FDCE                                         r  blue_led/led_b/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.474    
    SLICE_X64Y13         FDCE (Hold_fdce_C_D)         0.125     6.599    blue_led/led_b/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           6.813    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 nolabel_line76/duty_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line76/duty_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.191ns (60.492%)  route 0.125ns (39.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 6.471 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.588     6.471    nolabel_line76/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  nolabel_line76/duty_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.146     6.617 r  nolabel_line76/duty_reg[1]/Q
                         net (fo=2, routed)           0.125     6.742    nolabel_line76/duty_reg[1]_0
    SLICE_X63Y18         LUT3 (Prop_lut3_I2_O)        0.045     6.787 r  nolabel_line76/duty[1]_i_1/O
                         net (fo=1, routed)           0.000     6.787    nolabel_line76/duty[1]_i_1_n_0
    SLICE_X63Y18         FDCE                                         r  nolabel_line76/duty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=394, routed)         0.857     6.984    nolabel_line76/clk_IBUF_BUFG
    SLICE_X63Y18         FDCE                                         r  nolabel_line76/duty_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.471    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.099     6.570    nolabel_line76/duty_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.570    
                         arrival time                           6.787    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   blue_led/led_b/cnt_sysclk_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   blue_led/led_b/cnt_sysclk_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   blue_led/led_b/cnt_sysclk_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   btn_power_cntr/clk_div_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   btn_power_cntr/clk_div_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_duty_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   nolabel_line102/clk_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   nolabel_line102/clk_div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   nolabel_line102/clk_div_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   nolabel_line102/clk_div_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   nolabel_line102/clk_div_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_duty_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   nolabel_line102/clk_div_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   control_pwm/cnt_duty_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   nolabel_line102/clk_div_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line76/dth11/count_usec_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line76/dth11/count_usec_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line76/dth11/count_usec_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line76/dth11/count_usec_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line76/dth11/count_usec_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   nolabel_line76/dth11/count_usec_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line76/dth11/count_usec_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   nolabel_line76/dth11/count_usec_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   nolabel_line76/dth11/count_usec_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   blue_led/duty_reg[2]/C



