Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8abf3fef704b4b48b06ca92fd6f01f66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_normal_behav xil_defaultlib.testbench_normal xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul_g2
Compiling module xil_defaultlib.scale_g2
Compiling module xil_defaultlib.mul_g4
Compiling module xil_defaultlib.scale_square_g4
Compiling module xil_defaultlib.scale_square_g2
Compiling module xil_defaultlib.inverter_g2
Compiling module xil_defaultlib.inverter_g4
Compiling module xil_defaultlib.mul_mx
Compiling module xil_defaultlib.inverter_g8
Compiling module xil_defaultlib.mul_xinv
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.testbench_normal
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_normal_behav
