INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_max_pool_1_top glbl -prj max_pool_1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s max_pool_1 
Multi-threading is on. Using 14 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_unroll/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_unroll/sim/verilog/AESL_automem_conv_1_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_conv_1_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_unroll/sim/verilog/AESL_automem_max_pool_1_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_max_pool_1_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_unroll/sim/verilog/max_pool_1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_max_pool_1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_unroll/sim/verilog/max_pool_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pool_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_unroll/sim/verilog/max_pool_1_fcmp_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pool_1_fcmp_3bkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/poolMini/pool/Filter_unroll/sim/verilog/ip/xil_defaultlib/max_pool_1_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'max_pool_1_ap_fcmp_0_no_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/max_pool_1_ap_fcmp_0_no_dsp_32.vhd:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg
Compiling package floating_point_v7_1_10.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=16,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.fp_cmp [\fp_cmp(c_xdevicefamily="virtex7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture max_pool_1_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.max_pool_1_ap_fcmp_0_no_dsp_32 [max_pool_1_ap_fcmp_0_no_dsp_32_d...]
Compiling module xil_defaultlib.max_pool_1_fcmp_3bkb
Compiling module xil_defaultlib.max_pool_1
Compiling module xil_defaultlib.AESL_automem_conv_1_out
Compiling module xil_defaultlib.AESL_automem_max_pool_1_out
Compiling module xil_defaultlib.apatb_max_pool_1_top
Compiling module work.glbl
Built simulation snapshot max_pool_1
