; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_add_convolution_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 5, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 2, !dbg !12
  %10 = and i32 %9, 7, !dbg !12
  %11 = and i32 %8, 32, !dbg !12
  %12 = lshr exact i32 %11, 2, !dbg !12
  %13 = or disjoint i32 %10, %12, !dbg !12
  %14 = and i32 %8, 64, !dbg !12
  %15 = lshr exact i32 %14, 2, !dbg !12
  %16 = or disjoint i32 %13, %15, !dbg !12
  %17 = and i32 %8, 3, !dbg !12
  %18 = and i32 %8, 31, !dbg !12
  %19 = or disjoint i32 %16, %7, !dbg !13
  %20 = or disjoint i32 %7, %18, !dbg !13
  %21 = icmp slt i32 %19, 64, !dbg !14
  %22 = icmp slt i32 %20, 64, !dbg !14
  %23 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %24 = shl i32 %23, 2, !dbg !16
  %.lobit2 = lshr exact i32 %11, 5, !dbg !17
  %25 = lshr exact i32 %14, 5, !dbg !17
  %26 = or disjoint i32 %.lobit2, %25, !dbg !17
  %27 = or disjoint i32 %24, %17, !dbg !18
  %28 = or disjoint i32 %26, %24, !dbg !18
  %29 = icmp slt i32 %27, 4, !dbg !19
  %30 = icmp slt i32 %28, 4, !dbg !19
  %.frozen = freeze i32 %20, !dbg !20
  %31 = sdiv i32 %.frozen, 16, !dbg !20
  %32 = mul i32 %31, 16, !dbg !21
  %.decomposed = sub i32 %.frozen, %32, !dbg !21
  %33 = shl i32 %19, 2, !dbg !22
  %34 = add i32 %27, %33, !dbg !23
  %35 = sext i32 %34 to i64, !dbg !24
  %36 = getelementptr float, ptr addrspace(1) %0, i64 %35, !dbg !24
  %37 = and i1 %21, %29, !dbg !25
  %38 = and i1 %22, %30, !dbg !25
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %37) #2, !dbg !26
  %40 = bitcast i32 %39 to float, !dbg !26
  %41 = sext i32 %27 to i64, !dbg !27
  %42 = getelementptr float, ptr addrspace(1) %1, i64 %41, !dbg !27
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %42, i1 %29) #2, !dbg !28
  %44 = bitcast i32 %43 to float, !dbg !28
  %45 = shl i32 %28, 4, !dbg !29
  %46 = add i32 %45, %.decomposed, !dbg !30
  %47 = shl i32 %31, 6, !dbg !31
  %48 = add i32 %46, %47, !dbg !32
  %49 = sext i32 %48 to i64, !dbg !33
  %50 = getelementptr float, ptr addrspace(1) %2, i64 %49, !dbg !33
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %50, i1 %38) #2, !dbg !34
  %52 = bitcast i32 %51 to float, !dbg !34
  %53 = fadd float %40, %44, !dbg !35
  %54 = shl i32 %8, 5, !dbg !35
  %55 = and i32 %54, 96, !dbg !35
  %56 = and i32 %9, 7, !dbg !35
  %57 = or disjoint i32 %56, %55, !dbg !35
  %58 = or disjoint i32 %57, %12, !dbg !35
  %59 = or disjoint i32 %58, %15, !dbg !35
  %60 = and i32 %8, 127, !dbg !35
  %61 = lshr exact i32 %55, 5, !dbg !35
  %62 = add nuw nsw i32 %59, %61, !dbg !35
  %63 = zext nneg i32 %62 to i64, !dbg !35
  %64 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %63, !dbg !35
  %65 = bitcast float %53 to <1 x i32>, !dbg !35
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %64, <1 x i32> %65, i1 true) #2, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !35
  %66 = lshr i32 %60, 5, !dbg !35
  %67 = add nuw nsw i32 %66, %60, !dbg !35
  %68 = zext nneg i32 %67 to i64, !dbg !35
  %69 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %68, !dbg !35
  %70 = load float, ptr addrspace(3) %69, align 4, !dbg !35
  %71 = fadd float %70, %52, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !37
  %72 = shl i32 %8, 2, !dbg !38
  %73 = and i32 %72, 124, !dbg !38
  %74 = or disjoint i32 %73, %.lobit2, !dbg !38
  %75 = or disjoint i32 %74, %25, !dbg !38
  %76 = lshr exact i32 %73, 2, !dbg !38
  %77 = add nuw nsw i32 %75, %76, !dbg !38
  %78 = zext nneg i32 %77 to i64, !dbg !38
  %79 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %78, !dbg !38
  %80 = bitcast float %71 to <1 x i32>, !dbg !38
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %79, <1 x i32> %80, i1 true) #2, !dbg !38
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %81 = lshr i32 %60, 2, !dbg !38
  %82 = add nuw nsw i32 %81, %60, !dbg !38
  %83 = zext nneg i32 %82 to i64, !dbg !38
  %84 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %83, !dbg !38
  %85 = load i32, ptr addrspace(3) %84, align 4, !dbg !38
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %85, ptr addrspace(1) %36, i1 %37) #2, !dbg !38
  ret void, !dbg !39
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c2sxwb5gusuglhdvqllti3642rxcttbrtxlbjtmu75ti2c7w2uea.py", directory: "inductor_cache/2s")
!4 = !{ptr @triton_poi_fused_add_convolution_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_convolution_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_convolution_6", linkageName: "triton_poi_fused_add_convolution_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 31, column: 19, scope: !7)
!21 = !DILocation(line: 30, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 41, scope: !7)
!23 = !DILocation(line: 32, column: 39, scope: !7)
!24 = !DILocation(line: 32, column: 34, scope: !7)
!25 = !DILocation(line: 32, column: 54, scope: !7)
!26 = !DILocation(line: 32, column: 46, scope: !7)
!27 = !DILocation(line: 33, column: 30, scope: !7)
!28 = !DILocation(line: 33, column: 35, scope: !7)
!29 = !DILocation(line: 34, column: 38, scope: !7)
!30 = !DILocation(line: 34, column: 35, scope: !7)
!31 = !DILocation(line: 34, column: 46, scope: !7)
!32 = !DILocation(line: 34, column: 43, scope: !7)
!33 = !DILocation(line: 34, column: 30, scope: !7)
!34 = !DILocation(line: 34, column: 51, scope: !7)
!35 = !DILocation(line: 35, column: 18, scope: !7)
!36 = !DILocation(line: 36, column: 18, scope: !7)
!37 = !DILocation(line: 37, column: 4, scope: !7)
!38 = !DILocation(line: 38, column: 46, scope: !7)
!39 = !DILocation(line: 38, column: 4, scope: !7)
