{
  "id": "1199",
  "name": "General Circuit and Logic Design Concerns",
  "status": "Draft",
  "summary": "Weaknesses in this category are related to hardware-circuit design and logic (e.g., CMOS transistors, finite state machines, and registers) as well as issues related to hardware description languages such as System Verilog and VHDL.",
  "content_history": {
    "submission": {
      "submission_name": "CWE Content Team",
      "submission_organization": "MITRE",
      "submission_date": "2019-12-27T00:00:00Z"
    },
    "modification": [
      {
        "modification_name": "CWE Content Team",
        "modification_organization": "MITRE",
        "modification_date": "2020-06-25T00:00:00Z",
        "modification_comment": "updated Relationships"
      },
      {
        "modification_name": "CWE Content Team",
        "modification_organization": "MITRE",
        "modification_date": "2020-08-20T00:00:00Z",
        "modification_comment": "updated Relationships"
      }
    ]
  },
  "relationships": [
    {
      "cweid": "1209",
      "view_id": "1194"
    },
    {
      "cweid": "1221",
      "view_id": "1194"
    },
    {
      "cweid": "1223",
      "view_id": "1194"
    },
    {
      "cweid": "1224",
      "view_id": "1194"
    },
    {
      "cweid": "1231",
      "view_id": "1194"
    },
    {
      "cweid": "1232",
      "view_id": "1194"
    },
    {
      "cweid": "1233",
      "view_id": "1194"
    },
    {
      "cweid": "1234",
      "view_id": "1194"
    },
    {
      "cweid": "1245",
      "view_id": "1194"
    },
    {
      "cweid": "1253",
      "view_id": "1194"
    },
    {
      "cweid": "1254",
      "view_id": "1194"
    },
    {
      "cweid": "1261",
      "view_id": "1194"
    },
    {
      "cweid": "1298",
      "view_id": "1194"
    }
  ]
}
