ARM GAS  /tmp/ccHFgxLu.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_GPIO_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * @file    gpio.c
   4:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/gpio.c ****   *          of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/gpio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/gpio.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                             www.st.com/SLA0044
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** 
  23:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/gpio.c **** 
  25:Core/Src/gpio.c **** /* USER CODE END 0 */
  26:Core/Src/gpio.c **** 
  27:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  29:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  31:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccHFgxLu.s 			page 2


  32:Core/Src/gpio.c **** /* USER CODE END 1 */
  33:Core/Src/gpio.c **** 
  34:Core/Src/gpio.c **** /** Configure pins
  35:Core/Src/gpio.c ****      PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
  36:Core/Src/gpio.c ****      PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
  37:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  38:Core/Src/gpio.c ****      PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
  39:Core/Src/gpio.c ****      PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
  40:Core/Src/gpio.c ****      PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8DB0     		sub	sp, sp, #52
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 64
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 45 3 view .LVU1
  42              		.loc 1 45 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0794     		str	r4, [sp, #28]
  45 0008 0894     		str	r4, [sp, #32]
  46 000a 0994     		str	r4, [sp, #36]
  47 000c 0A94     		str	r4, [sp, #40]
  48 000e 0B94     		str	r4, [sp, #44]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 48 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 48 3 view .LVU4
  52              		.loc 1 48 3 view .LVU5
  53 0010 2F4B     		ldr	r3, .L3
  54 0012 D3F8E020 		ldr	r2, [r3, #224]
  55 0016 42F00402 		orr	r2, r2, #4
  56 001a C3F8E020 		str	r2, [r3, #224]
  57              		.loc 1 48 3 view .LVU6
  58 001e D3F8E020 		ldr	r2, [r3, #224]
  59 0022 02F00402 		and	r2, r2, #4
  60 0026 0192     		str	r2, [sp, #4]
  61              		.loc 1 48 3 view .LVU7
  62 0028 019A     		ldr	r2, [sp, #4]
  63              	.LBE2:
  64              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  65              		.loc 1 49 3 view .LVU9
  66              	.LBB3:
ARM GAS  /tmp/ccHFgxLu.s 			page 3


  67              		.loc 1 49 3 view .LVU10
  68              		.loc 1 49 3 view .LVU11
  69 002a D3F8E020 		ldr	r2, [r3, #224]
  70 002e 42F08002 		orr	r2, r2, #128
  71 0032 C3F8E020 		str	r2, [r3, #224]
  72              		.loc 1 49 3 view .LVU12
  73 0036 D3F8E020 		ldr	r2, [r3, #224]
  74 003a 02F08002 		and	r2, r2, #128
  75 003e 0292     		str	r2, [sp, #8]
  76              		.loc 1 49 3 view .LVU13
  77 0040 029A     		ldr	r2, [sp, #8]
  78              	.LBE3:
  79              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  80              		.loc 1 50 3 view .LVU15
  81              	.LBB4:
  82              		.loc 1 50 3 view .LVU16
  83              		.loc 1 50 3 view .LVU17
  84 0042 D3F8E020 		ldr	r2, [r3, #224]
  85 0046 42F00202 		orr	r2, r2, #2
  86 004a C3F8E020 		str	r2, [r3, #224]
  87              		.loc 1 50 3 view .LVU18
  88 004e D3F8E020 		ldr	r2, [r3, #224]
  89 0052 02F00202 		and	r2, r2, #2
  90 0056 0392     		str	r2, [sp, #12]
  91              		.loc 1 50 3 view .LVU19
  92 0058 039A     		ldr	r2, [sp, #12]
  93              	.LBE4:
  94              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  95              		.loc 1 51 3 view .LVU21
  96              	.LBB5:
  97              		.loc 1 51 3 view .LVU22
  98              		.loc 1 51 3 view .LVU23
  99 005a D3F8E020 		ldr	r2, [r3, #224]
 100 005e 42F01002 		orr	r2, r2, #16
 101 0062 C3F8E020 		str	r2, [r3, #224]
 102              		.loc 1 51 3 view .LVU24
 103 0066 D3F8E020 		ldr	r2, [r3, #224]
 104 006a 02F01002 		and	r2, r2, #16
 105 006e 0492     		str	r2, [sp, #16]
 106              		.loc 1 51 3 view .LVU25
 107 0070 049A     		ldr	r2, [sp, #16]
 108              	.LBE5:
 109              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 110              		.loc 1 52 3 view .LVU27
 111              	.LBB6:
 112              		.loc 1 52 3 view .LVU28
 113              		.loc 1 52 3 view .LVU29
 114 0072 D3F8E020 		ldr	r2, [r3, #224]
 115 0076 42F00802 		orr	r2, r2, #8
 116 007a C3F8E020 		str	r2, [r3, #224]
 117              		.loc 1 52 3 view .LVU30
 118 007e D3F8E020 		ldr	r2, [r3, #224]
 119 0082 02F00802 		and	r2, r2, #8
 120 0086 0592     		str	r2, [sp, #20]
ARM GAS  /tmp/ccHFgxLu.s 			page 4


 121              		.loc 1 52 3 view .LVU31
 122 0088 059A     		ldr	r2, [sp, #20]
 123              	.LBE6:
 124              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 125              		.loc 1 53 3 view .LVU33
 126              	.LBB7:
 127              		.loc 1 53 3 view .LVU34
 128              		.loc 1 53 3 view .LVU35
 129 008a D3F8E020 		ldr	r2, [r3, #224]
 130 008e 42F00102 		orr	r2, r2, #1
 131 0092 C3F8E020 		str	r2, [r3, #224]
 132              		.loc 1 53 3 view .LVU36
 133 0096 D3F8E030 		ldr	r3, [r3, #224]
 134 009a 03F00103 		and	r3, r3, #1
 135 009e 0693     		str	r3, [sp, #24]
 136              		.loc 1 53 3 view .LVU37
 137 00a0 069B     		ldr	r3, [sp, #24]
 138              	.LBE7:
 139              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin, GPIO_PIN_RESET);
 140              		.loc 1 56 3 view .LVU39
 141 00a2 0C4D     		ldr	r5, .L3+4
 142 00a4 2246     		mov	r2, r4
 143 00a6 0321     		movs	r1, #3
 144 00a8 2846     		mov	r0, r5
 145 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 146              	.LVL0:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  59:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 147              		.loc 1 59 3 view .LVU40
 148 00ae 0122     		movs	r2, #1
 149 00b0 2021     		movs	r1, #32
 150 00b2 2846     		mov	r0, r5
 151 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL1:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c ****   /*Configure GPIO pins : PBPin PBPin PBPin */
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LCD_BL_Pin;
 153              		.loc 1 62 3 view .LVU41
 154              		.loc 1 62 23 is_stmt 0 view .LVU42
 155 00b8 2323     		movs	r3, #35
 156 00ba 0793     		str	r3, [sp, #28]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 157              		.loc 1 63 3 is_stmt 1 view .LVU43
 158              		.loc 1 63 24 is_stmt 0 view .LVU44
 159 00bc 0123     		movs	r3, #1
 160 00be 0893     		str	r3, [sp, #32]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 64 3 is_stmt 1 view .LVU45
 162              		.loc 1 64 24 is_stmt 0 view .LVU46
 163 00c0 0994     		str	r4, [sp, #36]
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 164              		.loc 1 65 3 is_stmt 1 view .LVU47
ARM GAS  /tmp/ccHFgxLu.s 			page 5


 165              		.loc 1 65 25 is_stmt 0 view .LVU48
 166 00c2 0A94     		str	r4, [sp, #40]
  66:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 167              		.loc 1 66 3 is_stmt 1 view .LVU49
 168 00c4 07A9     		add	r1, sp, #28
 169 00c6 2846     		mov	r0, r5
 170 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL2:
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c **** }
 172              		.loc 1 68 1 is_stmt 0 view .LVU50
 173 00cc 0DB0     		add	sp, sp, #52
 174              	.LCFI2:
 175              		.cfi_def_cfa_offset 12
 176              		@ sp needed
 177 00ce 30BD     		pop	{r4, r5, pc}
 178              	.L4:
 179              		.align	2
 180              	.L3:
 181 00d0 00440258 		.word	1476543488
 182 00d4 00040258 		.word	1476527104
 183              		.cfi_endproc
 184              	.LFE144:
 186              		.text
 187              	.Letext0:
 188              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 189              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 190              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 191              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
ARM GAS  /tmp/ccHFgxLu.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccHFgxLu.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccHFgxLu.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccHFgxLu.s:181    .text.MX_GPIO_Init:00000000000000d0 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
