/*
 * Copyright (c) 2016 Jean-Paul Etienne <fractalclone@gmail.com>
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include <nanokernel.h>
#include <arch/cpu.h>
#include <device.h>
#include <system_timer.h>
#include <board.h>

typedef struct {
	uint32_t val_low;
	uint32_t val_high;
	uint32_t cmp_low;
	uint32_t cmp_high;
} riscv_qemu_timer_t;

static volatile riscv_qemu_timer_t *timer =
	(riscv_qemu_timer_t *)RISCV_QEMU_TIMER_BASE;

static uint32_t accumulated_cycle_count;
static uint64_t last_rtc_value;

/*
 * riscv-qemu timer is a one shot timer that needs to be rearm upon
 * every interrupt. Timer clock is a 64-bits ART.
 * To arm timer, we need to read the RTC value and update the
 * timer compare register by the RTC value + time interval we want timer
 * to interrupt.
 */
static ALWAYS_INLINE void riscv_qemu_rearm_timer(void)
{
	uint64_t rtc;

	/*
	 * Following qemu implementation, the actual RTC read is performed when
	 * when reading low timer value register. Reading high timer value
	 * just reads the most significant 32-bits of a cache value, obtained
	 * from a previous read to the low timer value register.
	 * Hence, always read timer->val_low first.
	 */
	rtc = timer->val_low;
	rtc |= ((uint64_t)timer->val_high << 32);
	last_rtc_value = rtc;

	/*
	 * Rearm timer to generate an interrupt after
	 * sys_clock_hw_cycles_per_tick
	 */
	rtc += sys_clock_hw_cycles_per_tick;
	timer->cmp_low = (uint32_t)(rtc & 0xffffffff);
	timer->cmp_high = (uint32_t)((rtc >> 32) & 0xffffffff);
}

static void riscv_qemu_timer_irq_handler(void *unused)
{
	ARG_UNUSED(unused);

	accumulated_cycle_count += sys_clock_hw_cycles_per_tick;

	_sys_clock_tick_announce();

	/* Rearm timer */
	riscv_qemu_rearm_timer();
}

#ifdef CONFIG_TICKLESS_IDLE
#error "Tickless idle not yet implemented for riscv32-qemu timer"
#endif

int _sys_clock_driver_init(struct device *device)
{
	ARG_UNUSED(device);

	IRQ_CONNECT(RISCV_QEMU_TIMER_IRQ, 0,
		    riscv_qemu_timer_irq_handler, NULL, 0);

	irq_enable(RISCV_QEMU_TIMER_IRQ);

	/* Initialize timer, just call riscv_qemu_rearm_timer */
	riscv_qemu_rearm_timer();

	return 0;
}

/**
 *
 * @brief Read the platform's timer hardware
 *
 * This routine returns the current time in terms of timer hardware clock
 * cycles.
 *
 * @return up counter of elapsed clock cycles
 */
uint32_t k_cycle_get_32(void)
{
	uint64_t rtc;

	rtc = timer->val_low;
	rtc |= ((uint64_t)timer->val_high << 32);

	/* rtc - last_rtc_value is always <= sys_clock_hw_cycles_per_tick */
	return accumulated_cycle_count + (uint32_t)(rtc - last_rtc_value);
}
