

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_52_10_VITIS_LOOP_53_11'
================================================================
* Date:           Mon May 20 14:15:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_10_VITIS_LOOP_53_11  |        8|        8|         6|          1|          1|     4|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%S_V_1_1_1 = alloca i32 1"   --->   Operation 10 'alloca' 'S_V_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%S_V_1_1_9 = alloca i32 1"   --->   Operation 11 'alloca' 'S_V_1_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%S_V_1_1_10 = alloca i32 1"   --->   Operation 12 'alloca' 'S_V_1_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%S_V_1_1_11 = alloca i32 1"   --->   Operation 13 'alloca' 'S_V_1_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten27"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body158.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_4 = load i2 %i"   --->   Operation 20 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i3 %indvar_flatten27" [kalman_hls/kalman.cpp:52]   --->   Operation 21 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1271 = trunc i2 %i_4"   --->   Operation 22 'trunc' 'trunc_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_26_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln1271, i2 0"   --->   Operation 23 'bitconcatenate' 'tmp_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln52 = icmp_eq  i3 %indvar_flatten27_load, i3 4" [kalman_hls/kalman.cpp:52]   --->   Operation 25 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%add_ln52_1 = add i3 %indvar_flatten27_load, i3 1" [kalman_hls/kalman.cpp:52]   --->   Operation 26 'add' 'add_ln52_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.cond.cleanup157.i, void %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit705.i.exitStub" [kalman_hls/kalman.cpp:52]   --->   Operation 27 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [kalman_hls/kalman.cpp:53]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.56ns)   --->   "%add_ln52 = add i2 %i_4, i2 1" [kalman_hls/kalman.cpp:52]   --->   Operation 29 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i2 %add_ln52" [kalman_hls/kalman.cpp:52]   --->   Operation 30 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%icmp_ln53 = icmp_eq  i2 %j_load, i2 2" [kalman_hls/kalman.cpp:53]   --->   Operation 31 'icmp' 'icmp_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln52 = select i1 %icmp_ln53, i2 0, i2 %j_load" [kalman_hls/kalman.cpp:52]   --->   Operation 32 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_30_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln52, i2 0"   --->   Operation 33 'bitconcatenate' 'tmp_30_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%select_ln52_1 = select i1 %icmp_ln53, i2 %add_ln52, i2 %i_4" [kalman_hls/kalman.cpp:52]   --->   Operation 34 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i2 %select_ln52_1" [kalman_hls/kalman.cpp:52]   --->   Operation 35 'trunc' 'trunc_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.98ns)   --->   "%select_ln52_2 = select i1 %icmp_ln53, i3 %tmp_30_cast, i3 %tmp_26_cast" [kalman_hls/kalman.cpp:52]   --->   Operation 36 'select' 'select_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i3 %select_ln52_2" [kalman_hls/kalman.cpp:52]   --->   Operation 37 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%H_addr = getelementptr i17 %H, i64 0, i64 %zext_ln52"   --->   Operation 38 'getelementptr' 'H_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%H_load = load i3 %H_addr" [kalman_hls/kalman.cpp:52]   --->   Operation 39 'load' 'H_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_1 : Operation 40 [1/1] (0.98ns)   --->   "%select_ln52_6 = select i1 %icmp_ln53, i3 %tmp_30_cast, i3 %tmp_26_cast" [kalman_hls/kalman.cpp:52]   --->   Operation 40 'select' 'select_ln52_6' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln52 = or i3 %select_ln52_6, i3 1" [kalman_hls/kalman.cpp:52]   --->   Operation 41 'or' 'or_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i3 %or_ln52"   --->   Operation 42 'zext' 'zext_ln1271' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%H_addr_2 = getelementptr i17 %H, i64 0, i64 %zext_ln1271"   --->   Operation 43 'getelementptr' 'H_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%H_load_2 = load i3 %H_addr_2" [kalman_hls/kalman.cpp:52]   --->   Operation 44 'load' 'H_load_2' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_1 : Operation 45 [1/1] (0.98ns)   --->   "%select_ln52_7 = select i1 %icmp_ln53, i3 %tmp_30_cast, i3 %tmp_26_cast" [kalman_hls/kalman.cpp:52]   --->   Operation 45 'select' 'select_ln52_7' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln52_1 = or i3 %select_ln52_7, i3 2" [kalman_hls/kalman.cpp:52]   --->   Operation 46 'or' 'or_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i3 %or_ln52_1"   --->   Operation 47 'zext' 'zext_ln1271_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%H_addr_3 = getelementptr i17 %H, i64 0, i64 %zext_ln1271_2"   --->   Operation 48 'getelementptr' 'H_addr_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%H_load_3 = load i3 %H_addr_3" [kalman_hls/kalman.cpp:52]   --->   Operation 49 'load' 'H_load_3' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_1 : Operation 50 [1/1] (0.98ns)   --->   "%select_ln52_8 = select i1 %icmp_ln53, i3 %tmp_30_cast, i3 %tmp_26_cast" [kalman_hls/kalman.cpp:52]   --->   Operation 50 'select' 'select_ln52_8' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%j_2_cast = zext i2 %select_ln52" [kalman_hls/kalman.cpp:52]   --->   Operation 51 'zext' 'j_2_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%P_prior_V_addr = getelementptr i32 %P_prior_V, i64 0, i64 %j_2_cast"   --->   Operation 52 'getelementptr' 'P_prior_V_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_34_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %select_ln52"   --->   Operation 53 'bitconcatenate' 'tmp_34_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i3 %tmp_34_cast"   --->   Operation 54 'zext' 'zext_ln1273' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%P_prior_V_addr_2 = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln1273"   --->   Operation 55 'getelementptr' 'P_prior_V_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_35_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 2, i2 %select_ln52"   --->   Operation 56 'bitconcatenate' 'tmp_35_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i4 %tmp_35_cast"   --->   Operation 57 'zext' 'zext_ln1273_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%P_prior_V_addr_3 = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln1273_2"   --->   Operation 58 'getelementptr' 'P_prior_V_addr_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i3 %tmp_34_cast"   --->   Operation 59 'sext' 'sext_ln1273' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i4 %sext_ln1273"   --->   Operation 60 'zext' 'zext_ln1273_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%P_prior_V_addr_4 = getelementptr i32 %P_prior_V, i64 0, i64 %zext_ln1273_3"   --->   Operation 61 'getelementptr' 'P_prior_V_addr_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i2 %select_ln52" [kalman_hls/kalman.cpp:54]   --->   Operation 62 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%P_prior_V_load_1 = load i4 %P_prior_V_addr"   --->   Operation 63 'load' 'P_prior_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 64 [2/2] (2.32ns)   --->   "%P_prior_V_load = load i4 %P_prior_V_addr_2"   --->   Operation 64 'load' 'P_prior_V_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%P_prior_V_load_2 = load i4 %P_prior_V_addr_3"   --->   Operation 65 'load' 'P_prior_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%P_prior_V_load_3 = load i4 %P_prior_V_addr_4"   --->   Operation 66 'load' 'P_prior_V_load_3' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 67 [1/1] (1.56ns)   --->   "%add_ln53 = add i2 %select_ln52, i2 1" [kalman_hls/kalman.cpp:53]   --->   Operation 67 'add' 'add_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln53 = store i3 %add_ln52_1, i3 %indvar_flatten27" [kalman_hls/kalman.cpp:53]   --->   Operation 68 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln53 = store i2 %select_ln52_1, i2 %i" [kalman_hls/kalman.cpp:53]   --->   Operation 69 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln53 = store i2 %add_ln53, i2 %j" [kalman_hls/kalman.cpp:53]   --->   Operation 70 'store' 'store_ln53' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 71 [1/2] (2.32ns)   --->   "%H_load = load i3 %H_addr" [kalman_hls/kalman.cpp:52]   --->   Operation 71 'load' 'H_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_2 : Operation 72 [1/2] (2.32ns)   --->   "%H_load_2 = load i3 %H_addr_2" [kalman_hls/kalman.cpp:52]   --->   Operation 72 'load' 'H_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_2 : Operation 73 [1/2] (2.32ns)   --->   "%H_load_3 = load i3 %H_addr_3" [kalman_hls/kalman.cpp:52]   --->   Operation 73 'load' 'H_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln52_2 = or i3 %select_ln52_8, i3 3" [kalman_hls/kalman.cpp:52]   --->   Operation 74 'or' 'or_ln52_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i3 %or_ln52_2"   --->   Operation 75 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%H_addr_4 = getelementptr i17 %H, i64 0, i64 %zext_ln1271_3"   --->   Operation 76 'getelementptr' 'H_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.32ns)   --->   "%H_load_4 = load i3 %H_addr_4" [kalman_hls/kalman.cpp:52]   --->   Operation 77 'load' 'H_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_2 : Operation 78 [1/2] (2.32ns)   --->   "%P_prior_V_load_1 = load i4 %P_prior_V_addr"   --->   Operation 78 'load' 'P_prior_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%P_prior_V_load = load i4 %P_prior_V_addr_2"   --->   Operation 79 'load' 'P_prior_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/2] (2.32ns)   --->   "%P_prior_V_load_2 = load i4 %P_prior_V_addr_3"   --->   Operation 80 'load' 'P_prior_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%P_prior_V_load_3 = load i4 %P_prior_V_addr_4"   --->   Operation 81 'load' 'P_prior_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i17 %H_load" [kalman_hls/kalman.cpp:52]   --->   Operation 82 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i17 %H_load_2" [kalman_hls/kalman.cpp:52]   --->   Operation 83 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln52_3 = zext i17 %H_load_3" [kalman_hls/kalman.cpp:52]   --->   Operation 84 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (2.32ns)   --->   "%H_load_4 = load i3 %H_addr_4" [kalman_hls/kalman.cpp:52]   --->   Operation 85 'load' 'H_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 8> <ROM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i32 %P_prior_V_load_1"   --->   Operation 86 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (6.91ns)   --->   "%mul_ln818 = mul i48 %sext_ln818, i48 %zext_ln52_1"   --->   Operation 87 'mul' 'mul_ln818' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i32 %P_prior_V_load"   --->   Operation 88 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1347, i48 %zext_ln52_2"   --->   Operation 89 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i32 %P_prior_V_load_2"   --->   Operation 90 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (6.91ns)   --->   "%mul_ln1347_1 = mul i48 %sext_ln1347_1, i48 %zext_ln52_3"   --->   Operation 91 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln52_4 = zext i17 %H_load_4" [kalman_hls/kalman.cpp:52]   --->   Operation 92 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (6.91ns)   --->   "%mul_ln818 = mul i48 %sext_ln818, i48 %zext_ln52_1"   --->   Operation 93 'mul' 'mul_ln818' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/2] (6.91ns)   --->   "%mul_ln1347 = mul i48 %sext_ln1347, i48 %zext_ln52_2"   --->   Operation 94 'mul' 'mul_ln1347' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %mul_ln818, i32 16, i32 47"   --->   Operation 95 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln1347_1 = mul i48 %sext_ln1347_1, i48 %zext_ln52_3"   --->   Operation 96 'mul' 'mul_ln1347_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i32 %P_prior_V_load_3"   --->   Operation 97 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (6.91ns)   --->   "%mul_ln1347_2 = mul i48 %sext_ln1347_2, i48 %zext_ln52_4"   --->   Operation 98 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln838_s = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_s, i16 0"   --->   Operation 99 'bitconcatenate' 'shl_ln838_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (3.10ns)   --->   "%add_ln1347 = add i48 %shl_ln838_s, i48 %mul_ln1347"   --->   Operation 100 'add' 'add_ln1347' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347, i32 16, i32 47"   --->   Operation 101 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln838_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_2, i16 0"   --->   Operation 102 'bitconcatenate' 'shl_ln838_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (3.10ns)   --->   "%add_ln1347_2 = add i48 %shl_ln838_2, i48 %mul_ln1347_1"   --->   Operation 103 'add' 'add_ln1347_2' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/2] (6.91ns)   --->   "%mul_ln1347_2 = mul i48 %sext_ln1347_2, i48 %zext_ln52_4"   --->   Operation 104 'mul' 'mul_ln1347_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_2, i32 16, i32 47"   --->   Operation 105 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%S_V_1_1_1_load = load i32 %S_V_1_1_1"   --->   Operation 136 'load' 'S_V_1_1_1_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%S_V_1_1_9_load = load i32 %S_V_1_1_9"   --->   Operation 137 'load' 'S_V_1_1_9_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%S_V_1_1_10_load = load i32 %S_V_1_1_10"   --->   Operation 138 'load' 'S_V_1_1_10_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%S_V_1_1_11_load = load i32 %S_V_1_1_11"   --->   Operation 139 'load' 'S_V_1_1_11_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %S_V_1_1_1_out, i32 %S_V_1_1_11_load"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %S_V_1_0_1_out, i32 %S_V_1_1_10_load"   --->   Operation 141 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %S_V_0_1_1_out, i32 %S_V_1_1_9_load"   --->   Operation 142 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %S_V_0_0_1_out, i32 %S_V_1_1_1_load"   --->   Operation 143 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 144 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.35>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%S_V_1_1_1_load_1 = load i32 %S_V_1_1_1" [kalman_hls/kalman.cpp:54]   --->   Operation 106 'load' 'S_V_1_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%S_V_1_1_9_load_1 = load i32 %S_V_1_1_9" [kalman_hls/kalman.cpp:54]   --->   Operation 107 'load' 'S_V_1_1_9_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%S_V_1_1_10_load_1 = load i32 %S_V_1_1_10" [kalman_hls/kalman.cpp:54]   --->   Operation 108 'load' 'S_V_1_1_10_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%S_V_1_1_11_load_1 = load i32 %S_V_1_1_11" [kalman_hls/kalman.cpp:54]   --->   Operation 109 'load' 'S_V_1_1_11_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_10_VITIS_LOOP_53_11_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 111 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [kalman_hls/kalman.cpp:53]   --->   Operation 113 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln838_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %tmp_3, i16 0"   --->   Operation 114 'bitconcatenate' 'shl_ln838_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (3.10ns)   --->   "%add_ln1347_3 = add i48 %shl_ln838_3, i48 %mul_ln1347_2"   --->   Operation 115 'add' 'add_ln1347_3' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_0)   --->   "%trunc_ln818_1 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_3, i32 16, i32 47"   --->   Operation 116 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_0)   --->   "%select_ln813_1 = select i1 %trunc_ln54, i12 2457, i12 0"   --->   Operation 117 'select' 'select_ln813_1' <Predicate = (trunc_ln52_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_0)   --->   "%select_ln813 = select i1 %trunc_ln54, i12 0, i12 2457"   --->   Operation 118 'select' 'select_ln813' <Predicate = (!trunc_ln52_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_0)   --->   "%select_ln54 = select i1 %trunc_ln52_1, i12 %select_ln813_1, i12 %select_ln813" [kalman_hls/kalman.cpp:54]   --->   Operation 119 'select' 'select_ln54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_0)   --->   "%sext_ln813 = sext i12 %select_ln54"   --->   Operation 120 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_0)   --->   "%zext_ln813 = zext i13 %sext_ln813"   --->   Operation 121 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (2.55ns) (out node of the LUT)   --->   "%S_V_1_0 = add i32 %zext_ln813, i32 %trunc_ln818_1"   --->   Operation 122 'add' 'S_V_1_0' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_1_16)   --->   "%S_V_1_1_13 = select i1 %trunc_ln54, i32 %S_V_1_0, i32 %S_V_1_1_11_load_1"   --->   Operation 123 'select' 'S_V_1_1_13' <Predicate = (trunc_ln52_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_1_17)   --->   "%S_V_1_1_14 = select i1 %trunc_ln54, i32 %S_V_1_1_10_load_1, i32 %S_V_1_0"   --->   Operation 124 'select' 'S_V_1_1_14' <Predicate = (trunc_ln52_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_1_18)   --->   "%S_V_1_1 = select i1 %trunc_ln54, i32 %S_V_1_0, i32 %S_V_1_1_9_load_1"   --->   Operation 125 'select' 'S_V_1_1' <Predicate = (!trunc_ln52_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node S_V_1_1_19)   --->   "%S_V_1_1_15 = select i1 %trunc_ln54, i32 %S_V_1_1_1_load_1, i32 %S_V_1_0"   --->   Operation 126 'select' 'S_V_1_1_15' <Predicate = (!trunc_ln52_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.69ns) (out node of the LUT)   --->   "%S_V_1_1_16 = select i1 %trunc_ln52_1, i32 %S_V_1_1_13, i32 %S_V_1_1_11_load_1" [kalman_hls/kalman.cpp:54]   --->   Operation 127 'select' 'S_V_1_1_16' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.69ns) (out node of the LUT)   --->   "%S_V_1_1_17 = select i1 %trunc_ln52_1, i32 %S_V_1_1_14, i32 %S_V_1_1_10_load_1" [kalman_hls/kalman.cpp:54]   --->   Operation 128 'select' 'S_V_1_1_17' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.69ns) (out node of the LUT)   --->   "%S_V_1_1_18 = select i1 %trunc_ln52_1, i32 %S_V_1_1_9_load_1, i32 %S_V_1_1" [kalman_hls/kalman.cpp:54]   --->   Operation 129 'select' 'S_V_1_1_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.69ns) (out node of the LUT)   --->   "%S_V_1_1_19 = select i1 %trunc_ln52_1, i32 %S_V_1_1_1_load_1, i32 %S_V_1_1_15" [kalman_hls/kalman.cpp:54]   --->   Operation 130 'select' 'S_V_1_1_19' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %S_V_1_1_16, i32 %S_V_1_1_11" [kalman_hls/kalman.cpp:53]   --->   Operation 131 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %S_V_1_1_17, i32 %S_V_1_1_10" [kalman_hls/kalman.cpp:53]   --->   Operation 132 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %S_V_1_1_18, i32 %S_V_1_1_9" [kalman_hls/kalman.cpp:53]   --->   Operation 133 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln53 = store i32 %S_V_1_1_19, i32 %S_V_1_1_1" [kalman_hls/kalman.cpp:53]   --->   Operation 134 'store' 'store_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.body158.i" [kalman_hls/kalman.cpp:53]   --->   Operation 135 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.11ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j_load', kalman_hls/kalman.cpp:53) on local variable 'j' [28]  (0 ns)
	'icmp' operation ('icmp_ln53', kalman_hls/kalman.cpp:53) [37]  (0.959 ns)
	'select' operation ('select_ln52', kalman_hls/kalman.cpp:52) [38]  (0.993 ns)
	'add' operation ('add_ln53', kalman_hls/kalman.cpp:53) [115]  (1.56 ns)
	'store' operation ('store_ln53', kalman_hls/kalman.cpp:53) of variable 'add_ln53', kalman_hls/kalman.cpp:53 on local variable 'j' [122]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('H_load', kalman_hls/kalman.cpp:52) on array 'H' [45]  (2.32 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln818') [81]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln818') [81]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1347_2') [96]  (6.91 ns)

 <State 6>: 6.35ns
The critical path consists of the following:
	'add' operation ('add_ln1347_3') [99]  (3.1 ns)
	'add' operation ('S.V[1][0]') [106]  (2.55 ns)
	'select' operation ('S.V[1][1]') [107]  (0 ns)
	'select' operation ('S.V[1][1]', kalman_hls/kalman.cpp:54) [111]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
