

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Thu Nov  5 03:55:10 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     4.143|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_kernel_fu_248  |kernel  |    ?|    ?|    ?|    ?|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1265|
|FIFO             |        -|      -|       -|       -|
|Instance         |      384|     17|   11316|    8953|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     348|
|Register         |        -|      -|     963|       -|
+-----------------+---------+-------+--------+--------+
|Total            |      384|     17|   12279|   10566|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       13|   ~0  |       1|       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-------+------+
    |      Instance     | Module | BRAM_18K| DSP48E|   FF  |  LUT |
    +-------------------+--------+---------+-------+-------+------+
    |grp_kernel_fu_248  |kernel  |      384|     17|  11316|  8953|
    +-------------------+--------+---------+-------+-------+------+
    |Total              |        |      384|     17|  11316|  8953|
    +-------------------+--------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |h_10_fu_520_p2                     |     +    |      0|  0|  39|          32|           1|
    |in_h_iter_fu_616_p2                |     +    |      0|  0|  39|          32|          32|
    |in_num_iter_fu_601_p2              |     +    |      0|  0|  39|          32|          32|
    |in_w_iter_fu_611_p2                |     +    |      0|  0|  39|          32|          32|
    |layer_iter_fu_295_p2               |     +    |      0|  0|  39|          32|           1|
    |o_11_fu_542_p2                     |     +    |      0|  0|  39|          32|           1|
    |out_num_iter_fu_606_p2             |     +    |      0|  0|  39|          32|          32|
    |ret_V_26_fu_431_p2                 |     +    |      0|  0|  41|           2|          34|
    |ret_V_4_fu_415_p2                  |     +    |      0|  0|  40|          33|          33|
    |ret_V_5_fu_440_p2                  |     +    |      0|  0|  41|           2|          34|
    |ret_V_fu_406_p2                    |     +    |      0|  0|  40|          33|          33|
    |w_10_fu_505_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done   |    and   |      0|  0|   2|           1|           1|
    |done2_3_fu_595_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond2_fu_494_p2                 |    and   |      0|  0|   2|           1|           1|
    |sel_tmp18_fu_642_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp23_fu_657_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_fu_561_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_290_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_355_fu_482_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_356_fu_488_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |tmp_357_fu_515_p2                  |   icmp   |      0|  0|  21|          34|          34|
    |tmp_358_fu_537_p2                  |   icmp   |      0|  0|  21|          34|          34|
    |tmp_359_fu_548_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_360_fu_621_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_361_fu_625_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_362_fu_629_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_363_fu_633_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                    |    or    |      0|  0|   2|           1|           1|
    |or_cond7_fu_674_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_cond8_fu_686_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_cond_67_fu_499_p2               |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_662_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp22_demorgan_fu_647_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_459_p2                    |    or    |      0|  0|   3|           3|           3|
    |FILTER_S_fu_365_p3                 |  select  |      0|  0|  16|           1|          16|
    |h_2_fu_588_p3                      |  select  |      0|  0|  32|           1|          32|
    |newSel37_fu_678_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel38_fu_692_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel39_fu_700_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel40_fu_707_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel41_fu_714_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel42_fu_722_p3                 |  select  |      0|  0|  32|           1|           1|
    |newSel43_fu_729_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel44_fu_736_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel45_fu_744_p3                 |  select  |      0|  0|  32|           1|          32|
    |newSel46_fu_750_p3                 |  select  |      0|  0|  32|           1|           1|
    |newSel_fu_668_p3                   |  select  |      0|  0|  32|           1|          32|
    |o_3_fu_574_p3                      |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_553_p3                      |  select  |      0|  0|  32|           1|           1|
    |sel_tmp1_fu_566_p3                 |  select  |      0|  0|  32|           1|          32|
    |sel_tmp5_fu_581_p3                 |  select  |      0|  0|  32|           1|           1|
    |w_1_fu_526_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |done1_be_fu_758_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp17_fu_637_p2                |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp22_fu_651_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1265|         693|         961|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  93|         19|    1|         19|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_done2_phi_fu_240_p4  |   9|          2|    1|          2|
    |ap_phi_mux_h_phi_fu_217_p4      |   9|          2|   32|         64|
    |done1_reg_189                   |   9|          2|    1|          2|
    |done2_reg_236                   |   9|          2|    1|          2|
    |fifo_cin_V_V_blk_n              |   9|          2|    1|          2|
    |fifo_cin_V_V_read               |  15|          3|    1|          3|
    |fifo_config_in_V_V_blk_n        |   9|          2|    1|          2|
    |fifo_config_in_V_V_read         |  15|          3|    1|          3|
    |fifo_config_out_V_V_blk_n       |   9|          2|    1|          2|
    |fifo_config_out_V_V_din         |   9|          2|  192|        384|
    |fifo_config_out_V_V_write       |  15|          3|    1|          3|
    |fifo_cout_V_V_blk_n             |   9|          2|    1|          2|
    |fifo_cout_V_V_din               |   9|          2|  256|        512|
    |fifo_cout_V_V_write             |  15|          3|    1|          3|
    |fifo_weight_V_V_read            |   9|          2|    1|          2|
    |h_reg_213                       |   9|          2|   32|         64|
    |i_op_assign_reg_130             |   9|          2|   32|         64|
    |in_h_iter2_reg_141              |   9|          2|   32|         64|
    |in_num_iter5_reg_177            |   9|          2|   32|         64|
    |in_w_iter3_reg_153              |   9|          2|   32|         64|
    |o_reg_201                       |   9|          2|   32|         64|
    |out_num_iter4_reg_165           |   9|          2|   32|         64|
    |w_reg_225                       |   9|          2|   32|         64|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 348|         74|  751|       1524|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |FILTER_S2_V_reg_801             |  16|   0|   16|          0|
    |FILTER_S_reg_828                |  16|   0|   16|          0|
    |LAYER_IN_H_T_V_reg_816          |  32|   0|   32|          0|
    |LAYER_IN_H_V_reg_791            |  32|   0|   32|          0|
    |LAYER_IN_NUM_T_V_reg_806        |  16|   0|   16|          0|
    |LAYER_IN_NUM_V_reg_781          |  32|   0|   32|          0|
    |LAYER_IN_W_T_V_reg_822          |  32|   0|   32|          0|
    |LAYER_IN_W_V_reg_796            |  32|   0|   32|          0|
    |LAYER_OUT_NUM_T_V_reg_811       |  16|   0|   16|          0|
    |LAYER_OUT_NUM_V_reg_786         |  32|   0|   32|          0|
    |ap_CS_fsm                       |  18|   0|   18|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |done1_reg_189                   |   1|   0|    1|          0|
    |done2_reg_236                   |   1|   0|    1|          0|
    |grp_kernel_fu_248_ap_start_reg  |   1|   0|    1|          0|
    |h_10_reg_899                    |  32|   0|   32|          0|
    |h_reg_213                       |  32|   0|   32|          0|
    |i_op_assign_reg_130             |  32|   0|   32|          0|
    |in_h_iter2_reg_141              |  32|   0|   32|          0|
    |in_h_iter_reg_943               |  32|   0|   32|          0|
    |in_num_iter5_reg_177            |  32|   0|   32|          0|
    |in_num_iter_reg_925             |  32|   0|   32|          0|
    |in_w_iter3_reg_153              |  32|   0|   32|          0|
    |in_w_iter_reg_937               |  32|   0|   32|          0|
    |layer_iter_reg_776              |  32|   0|   32|          0|
    |o_reg_201                       |  32|   0|   32|          0|
    |out_num_iter4_reg_165           |  32|   0|   32|          0|
    |out_num_iter_reg_931            |  32|   0|   32|          0|
    |p_Result_s_reg_764              |  32|   0|   32|          0|
    |ret_V_26_reg_863                |  34|   0|   34|          0|
    |ret_V_4_reg_853                 |  33|   0|   33|          0|
    |ret_V_5_reg_868                 |  34|   0|   34|          0|
    |ret_V_6_reg_838                 |  13|   0|   13|          0|
    |ret_V_reg_848                   |  33|   0|   33|          0|
    |tmp_349_reg_858                 |   2|   0|    3|          1|
    |tmp_350_reg_873                 |  13|   0|   32|         19|
    |tmp_351_reg_878                 |  16|   0|   32|         16|
    |tmp_352_reg_883                 |  16|   0|   32|         16|
    |tmp_357_reg_892                 |   1|   0|    1|          0|
    |tmp_360_reg_949                 |   1|   0|    1|          0|
    |tmp_361_reg_960                 |   1|   0|    1|          0|
    |tmp_362_reg_966                 |   1|   0|    1|          0|
    |tmp_363_reg_971                 |   1|   0|    1|          0|
    |tmp_559_reg_769                 |   1|   0|    1|          0|
    |tmp_562_reg_843                 |   1|   0|    1|          0|
    |tmp_reg_833                     |   2|   0|    2|          0|
    |w_reg_225                       |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 963|   0| 1015|         52|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |         conv        | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |         conv        | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |         conv        | return value |
|ap_done                     | out |    1| ap_ctrl_hs |         conv        | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |         conv        | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |         conv        | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |         conv        | return value |
|fifo_cin_V_V_dout           |  in |  256|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_cin_V_V_empty_n        |  in |    1|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_cin_V_V_read           | out |    1|   ap_fifo  |     fifo_cin_V_V    |    pointer   |
|fifo_weight_V_V_dout        |  in |  256|   ap_fifo  |   fifo_weight_V_V   |    pointer   |
|fifo_weight_V_V_empty_n     |  in |    1|   ap_fifo  |   fifo_weight_V_V   |    pointer   |
|fifo_weight_V_V_read        | out |    1|   ap_fifo  |   fifo_weight_V_V   |    pointer   |
|fifo_config_in_V_V_dout     |  in |  192|   ap_fifo  |  fifo_config_in_V_V |    pointer   |
|fifo_config_in_V_V_empty_n  |  in |    1|   ap_fifo  |  fifo_config_in_V_V |    pointer   |
|fifo_config_in_V_V_read     | out |    1|   ap_fifo  |  fifo_config_in_V_V |    pointer   |
|fifo_cout_V_V_din           | out |  256|   ap_fifo  |    fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_cout_V_V    |    pointer   |
|fifo_cout_V_V_write         | out |    1|   ap_fifo  |    fifo_cout_V_V    |    pointer   |
|fifo_config_out_V_V_din     | out |  192|   ap_fifo  | fifo_config_out_V_V |    pointer   |
|fifo_config_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_config_out_V_V |    pointer   |
|fifo_config_out_V_V_write   | out |    1|   ap_fifo  | fifo_config_out_V_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

