
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c50  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  08009d60  08009d60  00019d60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a5c4  0800a5c4  0001a5c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800a5cc  0800a5cc  0001a5cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a5d4  0800a5d4  0001a5d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009c8  20000000  0800a5d8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000510  200009c8  0800afa0  000209c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000ed8  0800afa0  00020ed8  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c8d3  00000000  00000000  000209f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000271f  00000000  00000000  0002d2c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b08  00000000  00000000  0002f9e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000a10  00000000  00000000  000304f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001664c  00000000  00000000  00030f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000c3c0  00000000  00000000  0004754c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0007feea  00000000  00000000  0005390c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000d37f6  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000423c  00000000  00000000  000d384c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009c8 	.word	0x200009c8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009d48 	.word	0x08009d48

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009cc 	.word	0x200009cc
 800014c:	08009d48 	.word	0x08009d48

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_uldivmod>:
 8000a88:	b953      	cbnz	r3, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8a:	b94a      	cbnz	r2, 8000aa0 <__aeabi_uldivmod+0x18>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bf08      	it	eq
 8000a90:	2800      	cmpeq	r0, #0
 8000a92:	bf1c      	itt	ne
 8000a94:	f04f 31ff 	movne.w	r1, #4294967295
 8000a98:	f04f 30ff 	movne.w	r0, #4294967295
 8000a9c:	f000 b96e 	b.w	8000d7c <__aeabi_idiv0>
 8000aa0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa8:	f000 f806 	bl	8000ab8 <__udivmoddi4>
 8000aac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab4:	b004      	add	sp, #16
 8000ab6:	4770      	bx	lr

08000ab8 <__udivmoddi4>:
 8000ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000abc:	9e08      	ldr	r6, [sp, #32]
 8000abe:	460d      	mov	r5, r1
 8000ac0:	4604      	mov	r4, r0
 8000ac2:	468e      	mov	lr, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	f040 8083 	bne.w	8000bd0 <__udivmoddi4+0x118>
 8000aca:	428a      	cmp	r2, r1
 8000acc:	4617      	mov	r7, r2
 8000ace:	d947      	bls.n	8000b60 <__udivmoddi4+0xa8>
 8000ad0:	fab2 f382 	clz	r3, r2
 8000ad4:	b14b      	cbz	r3, 8000aea <__udivmoddi4+0x32>
 8000ad6:	f1c3 0120 	rsb	r1, r3, #32
 8000ada:	fa05 fe03 	lsl.w	lr, r5, r3
 8000ade:	fa20 f101 	lsr.w	r1, r0, r1
 8000ae2:	409f      	lsls	r7, r3
 8000ae4:	ea41 0e0e 	orr.w	lr, r1, lr
 8000ae8:	409c      	lsls	r4, r3
 8000aea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000aee:	fbbe fcf8 	udiv	ip, lr, r8
 8000af2:	fa1f f987 	uxth.w	r9, r7
 8000af6:	fb08 e21c 	mls	r2, r8, ip, lr
 8000afa:	fb0c f009 	mul.w	r0, ip, r9
 8000afe:	0c21      	lsrs	r1, r4, #16
 8000b00:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b04:	4290      	cmp	r0, r2
 8000b06:	d90a      	bls.n	8000b1e <__udivmoddi4+0x66>
 8000b08:	18ba      	adds	r2, r7, r2
 8000b0a:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b0e:	f080 8118 	bcs.w	8000d42 <__udivmoddi4+0x28a>
 8000b12:	4290      	cmp	r0, r2
 8000b14:	f240 8115 	bls.w	8000d42 <__udivmoddi4+0x28a>
 8000b18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b1c:	443a      	add	r2, r7
 8000b1e:	1a12      	subs	r2, r2, r0
 8000b20:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b24:	fb08 2210 	mls	r2, r8, r0, r2
 8000b28:	fb00 f109 	mul.w	r1, r0, r9
 8000b2c:	b2a4      	uxth	r4, r4
 8000b2e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b32:	42a1      	cmp	r1, r4
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0x92>
 8000b36:	193c      	adds	r4, r7, r4
 8000b38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3c:	f080 8103 	bcs.w	8000d46 <__udivmoddi4+0x28e>
 8000b40:	42a1      	cmp	r1, r4
 8000b42:	f240 8100 	bls.w	8000d46 <__udivmoddi4+0x28e>
 8000b46:	3802      	subs	r0, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	1a64      	subs	r4, r4, r1
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b52:	b11e      	cbz	r6, 8000b5c <__udivmoddi4+0xa4>
 8000b54:	2200      	movs	r2, #0
 8000b56:	40dc      	lsrs	r4, r3
 8000b58:	e9c6 4200 	strd	r4, r2, [r6]
 8000b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b60:	b902      	cbnz	r2, 8000b64 <__udivmoddi4+0xac>
 8000b62:	deff      	udf	#255	; 0xff
 8000b64:	fab2 f382 	clz	r3, r2
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d14f      	bne.n	8000c0c <__udivmoddi4+0x154>
 8000b6c:	1a8d      	subs	r5, r1, r2
 8000b6e:	2101      	movs	r1, #1
 8000b70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000b74:	fa1f f882 	uxth.w	r8, r2
 8000b78:	fbb5 fcfe 	udiv	ip, r5, lr
 8000b7c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000b80:	fb08 f00c 	mul.w	r0, r8, ip
 8000b84:	0c22      	lsrs	r2, r4, #16
 8000b86:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000b8a:	42a8      	cmp	r0, r5
 8000b8c:	d907      	bls.n	8000b9e <__udivmoddi4+0xe6>
 8000b8e:	197d      	adds	r5, r7, r5
 8000b90:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000b94:	d202      	bcs.n	8000b9c <__udivmoddi4+0xe4>
 8000b96:	42a8      	cmp	r0, r5
 8000b98:	f200 80e9 	bhi.w	8000d6e <__udivmoddi4+0x2b6>
 8000b9c:	4694      	mov	ip, r2
 8000b9e:	1a2d      	subs	r5, r5, r0
 8000ba0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000ba4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000ba8:	fb08 f800 	mul.w	r8, r8, r0
 8000bac:	b2a4      	uxth	r4, r4
 8000bae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bb2:	45a0      	cmp	r8, r4
 8000bb4:	d907      	bls.n	8000bc6 <__udivmoddi4+0x10e>
 8000bb6:	193c      	adds	r4, r7, r4
 8000bb8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bbc:	d202      	bcs.n	8000bc4 <__udivmoddi4+0x10c>
 8000bbe:	45a0      	cmp	r8, r4
 8000bc0:	f200 80d9 	bhi.w	8000d76 <__udivmoddi4+0x2be>
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	eba4 0408 	sub.w	r4, r4, r8
 8000bca:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bce:	e7c0      	b.n	8000b52 <__udivmoddi4+0x9a>
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x12e>
 8000bd4:	2e00      	cmp	r6, #0
 8000bd6:	f000 80b1 	beq.w	8000d3c <__udivmoddi4+0x284>
 8000bda:	2100      	movs	r1, #0
 8000bdc:	e9c6 0500 	strd	r0, r5, [r6]
 8000be0:	4608      	mov	r0, r1
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	fab3 f183 	clz	r1, r3
 8000bea:	2900      	cmp	r1, #0
 8000bec:	d14b      	bne.n	8000c86 <__udivmoddi4+0x1ce>
 8000bee:	42ab      	cmp	r3, r5
 8000bf0:	d302      	bcc.n	8000bf8 <__udivmoddi4+0x140>
 8000bf2:	4282      	cmp	r2, r0
 8000bf4:	f200 80b9 	bhi.w	8000d6a <__udivmoddi4+0x2b2>
 8000bf8:	1a84      	subs	r4, r0, r2
 8000bfa:	eb65 0303 	sbc.w	r3, r5, r3
 8000bfe:	2001      	movs	r0, #1
 8000c00:	469e      	mov	lr, r3
 8000c02:	2e00      	cmp	r6, #0
 8000c04:	d0aa      	beq.n	8000b5c <__udivmoddi4+0xa4>
 8000c06:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c0a:	e7a7      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	f1c3 0220 	rsb	r2, r3, #32
 8000c12:	40d1      	lsrs	r1, r2
 8000c14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c18:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c1c:	fa1f f887 	uxth.w	r8, r7
 8000c20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c24:	fa24 f202 	lsr.w	r2, r4, r2
 8000c28:	409d      	lsls	r5, r3
 8000c2a:	fb00 fc08 	mul.w	ip, r0, r8
 8000c2e:	432a      	orrs	r2, r5
 8000c30:	0c15      	lsrs	r5, r2, #16
 8000c32:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000c36:	45ac      	cmp	ip, r5
 8000c38:	fa04 f403 	lsl.w	r4, r4, r3
 8000c3c:	d909      	bls.n	8000c52 <__udivmoddi4+0x19a>
 8000c3e:	197d      	adds	r5, r7, r5
 8000c40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c44:	f080 808f 	bcs.w	8000d66 <__udivmoddi4+0x2ae>
 8000c48:	45ac      	cmp	ip, r5
 8000c4a:	f240 808c 	bls.w	8000d66 <__udivmoddi4+0x2ae>
 8000c4e:	3802      	subs	r0, #2
 8000c50:	443d      	add	r5, r7
 8000c52:	eba5 050c 	sub.w	r5, r5, ip
 8000c56:	fbb5 f1fe 	udiv	r1, r5, lr
 8000c5a:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000c5e:	fb01 f908 	mul.w	r9, r1, r8
 8000c62:	b295      	uxth	r5, r2
 8000c64:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c68:	45a9      	cmp	r9, r5
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x1c4>
 8000c6c:	197d      	adds	r5, r7, r5
 8000c6e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c72:	d274      	bcs.n	8000d5e <__udivmoddi4+0x2a6>
 8000c74:	45a9      	cmp	r9, r5
 8000c76:	d972      	bls.n	8000d5e <__udivmoddi4+0x2a6>
 8000c78:	3902      	subs	r1, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	eba5 0509 	sub.w	r5, r5, r9
 8000c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c84:	e778      	b.n	8000b78 <__udivmoddi4+0xc0>
 8000c86:	f1c1 0720 	rsb	r7, r1, #32
 8000c8a:	408b      	lsls	r3, r1
 8000c8c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c90:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c94:	fa25 f407 	lsr.w	r4, r5, r7
 8000c98:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca0:	fa1f f88c 	uxth.w	r8, ip
 8000ca4:	fb0e 4419 	mls	r4, lr, r9, r4
 8000ca8:	fa20 f307 	lsr.w	r3, r0, r7
 8000cac:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb0:	408d      	lsls	r5, r1
 8000cb2:	431d      	orrs	r5, r3
 8000cb4:	0c2b      	lsrs	r3, r5, #16
 8000cb6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cba:	45a2      	cmp	sl, r4
 8000cbc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc0:	fa00 f301 	lsl.w	r3, r0, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x222>
 8000cc6:	eb1c 0404 	adds.w	r4, ip, r4
 8000cca:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cce:	d248      	bcs.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd0:	45a2      	cmp	sl, r4
 8000cd2:	d946      	bls.n	8000d62 <__udivmoddi4+0x2aa>
 8000cd4:	f1a9 0902 	sub.w	r9, r9, #2
 8000cd8:	4464      	add	r4, ip
 8000cda:	eba4 040a 	sub.w	r4, r4, sl
 8000cde:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce2:	fb0e 4410 	mls	r4, lr, r0, r4
 8000ce6:	fb00 fa08 	mul.w	sl, r0, r8
 8000cea:	b2ad      	uxth	r5, r5
 8000cec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x24e>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000cfc:	d22d      	bcs.n	8000d5a <__udivmoddi4+0x2a2>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d92b      	bls.n	8000d5a <__udivmoddi4+0x2a2>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4464      	add	r4, ip
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c6      	mov	lr, r8
 8000d16:	464d      	mov	r5, r9
 8000d18:	d319      	bcc.n	8000d4e <__udivmoddi4+0x296>
 8000d1a:	d016      	beq.n	8000d4a <__udivmoddi4+0x292>
 8000d1c:	b15e      	cbz	r6, 8000d36 <__udivmoddi4+0x27e>
 8000d1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000d22:	eb64 0405 	sbc.w	r4, r4, r5
 8000d26:	fa04 f707 	lsl.w	r7, r4, r7
 8000d2a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	40cc      	lsrs	r4, r1
 8000d32:	e9c6 7400 	strd	r7, r4, [r6]
 8000d36:	2100      	movs	r1, #0
 8000d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3c:	4631      	mov	r1, r6
 8000d3e:	4630      	mov	r0, r6
 8000d40:	e70c      	b.n	8000b5c <__udivmoddi4+0xa4>
 8000d42:	468c      	mov	ip, r1
 8000d44:	e6eb      	b.n	8000b1e <__udivmoddi4+0x66>
 8000d46:	4610      	mov	r0, r2
 8000d48:	e6ff      	b.n	8000b4a <__udivmoddi4+0x92>
 8000d4a:	4543      	cmp	r3, r8
 8000d4c:	d2e6      	bcs.n	8000d1c <__udivmoddi4+0x264>
 8000d4e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d52:	eb69 050c 	sbc.w	r5, r9, ip
 8000d56:	3801      	subs	r0, #1
 8000d58:	e7e0      	b.n	8000d1c <__udivmoddi4+0x264>
 8000d5a:	4628      	mov	r0, r5
 8000d5c:	e7d3      	b.n	8000d06 <__udivmoddi4+0x24e>
 8000d5e:	4611      	mov	r1, r2
 8000d60:	e78c      	b.n	8000c7c <__udivmoddi4+0x1c4>
 8000d62:	4681      	mov	r9, r0
 8000d64:	e7b9      	b.n	8000cda <__udivmoddi4+0x222>
 8000d66:	4608      	mov	r0, r1
 8000d68:	e773      	b.n	8000c52 <__udivmoddi4+0x19a>
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e749      	b.n	8000c02 <__udivmoddi4+0x14a>
 8000d6e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d72:	443d      	add	r5, r7
 8000d74:	e713      	b.n	8000b9e <__udivmoddi4+0xe6>
 8000d76:	3802      	subs	r0, #2
 8000d78:	443c      	add	r4, r7
 8000d7a:	e724      	b.n	8000bc6 <__udivmoddi4+0x10e>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <process_ms>:
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

static volatile uint32_t t = 0;
void process_ms(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
	if(t)
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <process_ms+0x20>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d004      	beq.n	8000d96 <process_ms+0x16>
		t--;
 8000d8c:	4b04      	ldr	r3, [pc, #16]	; (8000da0 <process_ms+0x20>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	3b01      	subs	r3, #1
 8000d92:	4a03      	ldr	r2, [pc, #12]	; (8000da0 <process_ms+0x20>)
 8000d94:	6013      	str	r3, [r2, #0]
}
 8000d96:	bf00      	nop
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	200009e4 	.word	0x200009e4

08000da4 <main>:


int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la première étape de la fonction main().
	HAL_Init();
 8000daa:	f001 fac7 	bl	800233c <HAL_Init>

	//Initialisation de l'UART2 à la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reliées jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirigées vers la sonde de débogage, la liaison UART étant ensuite encapsulée sur l'USB vers le PC de développement.
	UART_init(UART2_ID,115200);
 8000dae:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000db2:	2001      	movs	r0, #1
 8000db4:	f000 fce6 	bl	8001784 <UART_init>

	//"Indique que les printf sortent vers le périphérique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2101      	movs	r1, #1
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f000 fa4d 	bl	800125c <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	2201      	movs	r2, #1
 8000dca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dce:	4811      	ldr	r0, [pc, #68]	; (8000e14 <main+0x70>)
 8000dd0:	f000 f8fa 	bl	8000fc8 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	2301      	movs	r3, #1
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000de0:	480d      	ldr	r0, [pc, #52]	; (8000e18 <main+0x74>)
 8000de2:	f000 f8f1 	bl	8000fc8 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms à la liste des fonctions appelées automatiquement chaque ms par la routine d'interruption du périphérique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000de6:	480d      	ldr	r0, [pc, #52]	; (8000e1c <main+0x78>)
 8000de8:	f001 fa7e 	bl	80022e8 <Systick_add_callback_function>

	while(1)	//boucle de tâche de fond
	{
		t++;
 8000dec:	4b0c      	ldr	r3, [pc, #48]	; (8000e20 <main+0x7c>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	3301      	adds	r3, #1
 8000df2:	4a0b      	ldr	r2, [pc, #44]	; (8000e20 <main+0x7c>)
 8000df4:	6013      	str	r3, [r2, #0]
		if(t==100000)
 8000df6:	4b0a      	ldr	r3, [pc, #40]	; (8000e20 <main+0x7c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	; (8000e24 <main+0x80>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d1f5      	bne.n	8000dec <main+0x48>
		{
			t = 0;
 8000e00:	4b07      	ldr	r3, [pc, #28]	; (8000e20 <main+0x7c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	601a      	str	r2, [r3, #0]
			HAL_GPIO_TogglePin(LED_GREEN_GPIO, LED_GREEN_PIN);
 8000e06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e0a:	4802      	ldr	r0, [pc, #8]	; (8000e14 <main+0x70>)
 8000e0c:	f001 fe0c 	bl	8002a28 <HAL_GPIO_TogglePin>
		t++;
 8000e10:	e7ec      	b.n	8000dec <main+0x48>
 8000e12:	bf00      	nop
 8000e14:	40011000 	.word	0x40011000
 8000e18:	40010800 	.word	0x40010800
 8000e1c:	08000d81 	.word	0x08000d81
 8000e20:	200009e4 	.word	0x200009e4
 8000e24:	000186a0 	.word	0x000186a0

08000e28 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	2201      	movs	r2, #1
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8000e3c:	4b10      	ldr	r3, [pc, #64]	; (8000e80 <EXTI_call+0x58>)
 8000e3e:	695a      	ldr	r2, [r3, #20]
 8000e40:	89fb      	ldrh	r3, [r7, #14]
 8000e42:	4013      	ands	r3, r2
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d016      	beq.n	8000e76 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8000e48:	4a0d      	ldr	r2, [pc, #52]	; (8000e80 <EXTI_call+0x58>)
 8000e4a:	89fb      	ldrh	r3, [r7, #14]
 8000e4c:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8000e4e:	4b0d      	ldr	r3, [pc, #52]	; (8000e84 <EXTI_call+0x5c>)
 8000e50:	881a      	ldrh	r2, [r3, #0]
 8000e52:	89fb      	ldrh	r3, [r7, #14]
 8000e54:	4013      	ands	r3, r2
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d00c      	beq.n	8000e76 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8000e5c:	79fb      	ldrb	r3, [r7, #7]
 8000e5e:	4a0a      	ldr	r2, [pc, #40]	; (8000e88 <EXTI_call+0x60>)
 8000e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d006      	beq.n	8000e76 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	4a07      	ldr	r2, [pc, #28]	; (8000e88 <EXTI_call+0x60>)
 8000e6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e70:	89fa      	ldrh	r2, [r7, #14]
 8000e72:	4610      	mov	r0, r2
 8000e74:	4798      	blx	r3
		}
	}
}
 8000e76:	bf00      	nop
 8000e78:	3710      	adds	r7, #16
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40010400 	.word	0x40010400
 8000e84:	20000a28 	.word	0x20000a28
 8000e88:	200009e8 	.word	0x200009e8

08000e8c <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8000e90:	2000      	movs	r0, #0
 8000e92:	f7ff ffc9 	bl	8000e28 <EXTI_call>
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	f7ff ffc2 	bl	8000e28 <EXTI_call>
}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8000eac:	2002      	movs	r0, #2
 8000eae:	f7ff ffbb 	bl	8000e28 <EXTI_call>
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8000eba:	2003      	movs	r0, #3
 8000ebc:	f7ff ffb4 	bl	8000e28 <EXTI_call>
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8000ec8:	2004      	movs	r0, #4
 8000eca:	f7ff ffad 	bl	8000e28 <EXTI_call>
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8000ed6:	2005      	movs	r0, #5
 8000ed8:	f7ff ffa6 	bl	8000e28 <EXTI_call>
	EXTI_call(6);
 8000edc:	2006      	movs	r0, #6
 8000ede:	f7ff ffa3 	bl	8000e28 <EXTI_call>
	EXTI_call(7);
 8000ee2:	2007      	movs	r0, #7
 8000ee4:	f7ff ffa0 	bl	8000e28 <EXTI_call>
	EXTI_call(8);
 8000ee8:	2008      	movs	r0, #8
 8000eea:	f7ff ff9d 	bl	8000e28 <EXTI_call>
	EXTI_call(9);
 8000eee:	2009      	movs	r0, #9
 8000ef0:	f7ff ff9a 	bl	8000e28 <EXTI_call>
}
 8000ef4:	bf00      	nop
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8000efc:	200a      	movs	r0, #10
 8000efe:	f7ff ff93 	bl	8000e28 <EXTI_call>
	EXTI_call(11);
 8000f02:	200b      	movs	r0, #11
 8000f04:	f7ff ff90 	bl	8000e28 <EXTI_call>
	EXTI_call(12);
 8000f08:	200c      	movs	r0, #12
 8000f0a:	f7ff ff8d 	bl	8000e28 <EXTI_call>
	EXTI_call(13);
 8000f0e:	200d      	movs	r0, #13
 8000f10:	f7ff ff8a 	bl	8000e28 <EXTI_call>
	EXTI_call(14);
 8000f14:	200e      	movs	r0, #14
 8000f16:	f7ff ff87 	bl	8000e28 <EXTI_call>
	EXTI_call(15);
 8000f1a:	200f      	movs	r0, #15
 8000f1c:	f7ff ff84 	bl	8000e28 <EXTI_call>
}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b087      	sub	sp, #28
 8000f28:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8000f2a:	4b26      	ldr	r3, [pc, #152]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	4a25      	ldr	r2, [pc, #148]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f30:	f043 0304 	orr.w	r3, r3, #4
 8000f34:	6193      	str	r3, [r2, #24]
 8000f36:	4b23      	ldr	r3, [pc, #140]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f38:	699b      	ldr	r3, [r3, #24]
 8000f3a:	f003 0304 	and.w	r3, r3, #4
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f42:	4b20      	ldr	r3, [pc, #128]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	4a1f      	ldr	r2, [pc, #124]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f48:	f043 0308 	orr.w	r3, r3, #8
 8000f4c:	6193      	str	r3, [r2, #24]
 8000f4e:	4b1d      	ldr	r3, [pc, #116]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f50:	699b      	ldr	r3, [r3, #24]
 8000f52:	f003 0308 	and.w	r3, r3, #8
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5a:	4b1a      	ldr	r3, [pc, #104]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	4a19      	ldr	r2, [pc, #100]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f60:	f043 0310 	orr.w	r3, r3, #16
 8000f64:	6193      	str	r3, [r2, #24]
 8000f66:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f003 0310 	and.w	r3, r3, #16
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f72:	4b14      	ldr	r3, [pc, #80]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	4a13      	ldr	r2, [pc, #76]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f78:	f043 0320 	orr.w	r3, r3, #32
 8000f7c:	6193      	str	r3, [r2, #24]
 8000f7e:	4b11      	ldr	r3, [pc, #68]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f80:	699b      	ldr	r3, [r3, #24]
 8000f82:	f003 0320 	and.w	r3, r3, #32
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f8c:	699b      	ldr	r3, [r3, #24]
 8000f8e:	4a0d      	ldr	r2, [pc, #52]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f94:	6193      	str	r3, [r2, #24]
 8000f96:	4b0b      	ldr	r3, [pc, #44]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000f98:	699b      	ldr	r3, [r3, #24]
 8000f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8000fa2:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000fa4:	699b      	ldr	r3, [r3, #24]
 8000fa6:	4a07      	ldr	r2, [pc, #28]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000fa8:	f043 0301 	orr.w	r3, r3, #1
 8000fac:	6193      	str	r3, [r2, #24]
 8000fae:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <BSP_GPIO_Enable+0xa0>)
 8000fb0:	699b      	ldr	r3, [r3, #24]
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	683b      	ldr	r3, [r7, #0]
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarquée si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, réactivez ceci... mais éviter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui nécessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilisé)
#endif
}
 8000fba:	bf00      	nop
 8000fbc:	371c      	adds	r7, #28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bc80      	pop	{r7}
 8000fc2:	4770      	bx	lr
 8000fc4:	40021000 	.word	0x40021000

08000fc8 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8000fe2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fe4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8000fe6:	f107 0310 	add.w	r3, r7, #16
 8000fea:	4619      	mov	r1, r3
 8000fec:	68f8      	ldr	r0, [r7, #12]
 8000fee:	f001 fb97 	bl	8002720 <HAL_GPIO_Init>
}
 8000ff2:	bf00      	nop
 8000ff4:	3720      	adds	r7, #32
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
	...

08000ffc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001000:	f3bf 8f4f 	dsb	sy
}
 8001004:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001006:	4b06      	ldr	r3, [pc, #24]	; (8001020 <__NVIC_SystemReset+0x24>)
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800100e:	4904      	ldr	r1, [pc, #16]	; (8001020 <__NVIC_SystemReset+0x24>)
 8001010:	4b04      	ldr	r3, [pc, #16]	; (8001024 <__NVIC_SystemReset+0x28>)
 8001012:	4313      	orrs	r3, r2
 8001014:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001016:	f3bf 8f4f 	dsb	sy
}
 800101a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <__NVIC_SystemReset+0x20>
 8001020:	e000ed00 	.word	0xe000ed00
 8001024:	05fa0004 	.word	0x05fa0004

08001028 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des périphériques GPIO
 800102c:	f7ff ff7a 	bl	8000f24 <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas être correctement reset
	GPIOA->CRL = 0x44444444;
 8001030:	4b25      	ldr	r3, [pc, #148]	; (80010c8 <HAL_MspInit+0xa0>)
 8001032:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001036:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 8001038:	4b23      	ldr	r3, [pc, #140]	; (80010c8 <HAL_MspInit+0xa0>)
 800103a:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800103e:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 8001040:	4b21      	ldr	r3, [pc, #132]	; (80010c8 <HAL_MspInit+0xa0>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 8001046:	4b20      	ldr	r3, [pc, #128]	; (80010c8 <HAL_MspInit+0xa0>)
 8001048:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800104c:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 800104e:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <HAL_MspInit+0xa4>)
 8001050:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001054:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 8001056:	4b1d      	ldr	r3, [pc, #116]	; (80010cc <HAL_MspInit+0xa4>)
 8001058:	2200      	movs	r2, #0
 800105a:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 800105c:	4b1b      	ldr	r3, [pc, #108]	; (80010cc <HAL_MspInit+0xa4>)
 800105e:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001062:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 8001064:	4b19      	ldr	r3, [pc, #100]	; (80010cc <HAL_MspInit+0xa4>)
 8001066:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800106a:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 800106c:	4b18      	ldr	r3, [pc, #96]	; (80010d0 <HAL_MspInit+0xa8>)
 800106e:	2200      	movs	r2, #0
 8001070:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001072:	4b17      	ldr	r3, [pc, #92]	; (80010d0 <HAL_MspInit+0xa8>)
 8001074:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001078:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_MspInit+0xa8>)
 800107c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001080:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001082:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <HAL_MspInit+0xa8>)
 8001084:	2200      	movs	r2, #0
 8001086:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <HAL_MspInit+0xac>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <HAL_MspInit+0xac>)
 8001090:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001094:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001096:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <HAL_MspInit+0xac>)
 8001098:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 800109c:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 800109e:	4b0d      	ldr	r3, [pc, #52]	; (80010d4 <HAL_MspInit+0xac>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 80010a4:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <HAL_MspInit+0xb0>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 80010aa:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <HAL_MspInit+0xb0>)
 80010ac:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010b0:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 80010b2:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <HAL_MspInit+0xb0>)
 80010b4:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80010b8:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 80010ba:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <HAL_MspInit+0xb0>)
 80010bc:	2200      	movs	r2, #0
 80010be:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 80010c0:	f000 f813 	bl	80010ea <SYS_ClockConfig>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40010800 	.word	0x40010800
 80010cc:	40010c00 	.word	0x40010c00
 80010d0:	40011000 	.word	0x40011000
 80010d4:	40011400 	.word	0x40011400
 80010d8:	40011800 	.word	0x40011800

080010dc <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010e0:	2003      	movs	r0, #3
 80010e2:	f001 fa59 	bl	8002598 <HAL_NVIC_SetPriorityGrouping>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}

080010ea <SYS_ClockConfig>:
 * 	LSE (low speed external)		= désactivé
 * 	LSI (low speed internal)		= désactivé
 *
 */
void SYS_ClockConfig(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b090      	sub	sp, #64	; 0x40
 80010ee:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 80010f0:	f107 0318 	add.w	r3, r7, #24
 80010f4:	2228      	movs	r2, #40	; 0x28
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f002 ff8f 	bl	800401c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80010fe:	2302      	movs	r3, #2
 8001100:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001102:	2300      	movs	r3, #0
 8001104:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001106:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800110a:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800110c:	2302      	movs	r3, #2
 800110e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001110:	2310      	movs	r3, #16
 8001112:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001114:	2301      	movs	r3, #1
 8001116:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001118:	2300      	movs	r3, #0
 800111a:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 800111c:	2300      	movs	r3, #0
 800111e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001120:	f107 0318 	add.w	r3, r7, #24
 8001124:	4618      	mov	r0, r3
 8001126:	f001 fc97 	bl	8002a58 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 800112e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001132:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001138:	2302      	movs	r3, #2
 800113a:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 800113c:	230f      	movs	r3, #15
 800113e:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	2102      	movs	r1, #2
 8001144:	4618      	mov	r0, r3
 8001146:	f001 ff07 	bl	8002f58 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la fréquence d'horloge système.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 800114a:	f001 f80f 	bl	800216c <SystemCoreClockUpdate>
}
 800114e:	bf00      	nop
 8001150:	3740      	adds	r7, #64	; 0x40
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
	...

08001158 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001160:	2204      	movs	r2, #4
 8001162:	4902      	ldr	r1, [pc, #8]	; (800116c <_exit+0x14>)
 8001164:	2001      	movs	r0, #1
 8001166:	f000 f8db 	bl	8001320 <_write>
	while (1) {
 800116a:	e7fe      	b.n	800116a <_exit+0x12>
 800116c:	08009d60 	.word	0x08009d60

08001170 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001180:	605a      	str	r2, [r3, #4]
	return 0;
 8001182:	2300      	movs	r3, #0
}
 8001184:	4618      	mov	r0, r3
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	bc80      	pop	{r7}
 800118c:	4770      	bx	lr

0800118e <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800118e:	b480      	push	{r7}
 8001190:	af00      	add	r7, sp, #0
	return 1;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr

0800119c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011a6:	f002 fcc5 	bl	8003b34 <__errno>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2216      	movs	r2, #22
 80011ae:	601a      	str	r2, [r3, #0]
	return (-1);
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <_sbrk+0x50>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d102      	bne.n	80011d2 <_sbrk+0x16>
		heap_end = &end;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <_sbrk+0x50>)
 80011ce:	4a10      	ldr	r2, [pc, #64]	; (8001210 <_sbrk+0x54>)
 80011d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <_sbrk+0x50>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <_sbrk+0x50>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4413      	add	r3, r2
 80011e0:	466a      	mov	r2, sp
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d907      	bls.n	80011f6 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80011e6:	f002 fca5 	bl	8003b34 <__errno>
 80011ea:	4603      	mov	r3, r0
 80011ec:	220c      	movs	r2, #12
 80011ee:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	e006      	b.n	8001204 <_sbrk+0x48>
	}

	heap_end += incr;
 80011f6:	4b05      	ldr	r3, [pc, #20]	; (800120c <_sbrk+0x50>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	4a03      	ldr	r2, [pc, #12]	; (800120c <_sbrk+0x50>)
 8001200:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001202:	68fb      	ldr	r3, [r7, #12]
}
 8001204:	4618      	mov	r0, r3
 8001206:	3710      	adds	r7, #16
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	20000a34 	.word	0x20000a34
 8001210:	20000ed8 	.word	0x20000ed8

08001214 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 800121e:	f002 fc89 	bl	8003b34 <__errno>
 8001222:	4603      	mov	r3, r0
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001228:	6838      	ldr	r0, [r7, #0]
 800122a:	f7ff ffc7 	bl	80011bc <_sbrk>
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001236:	d10b      	bne.n	8001250 <_sbrk_r+0x3c>
 8001238:	f002 fc7c 	bl	8003b34 <__errno>
 800123c:	4603      	mov	r3, r0
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d005      	beq.n	8001250 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001244:	f002 fc76 	bl	8003b34 <__errno>
 8001248:	4603      	mov	r3, r0
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	601a      	str	r2, [r3, #0]
  return ret;
 8001250:	68fb      	ldr	r3, [r7, #12]
}
 8001252:	4618      	mov	r0, r3
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	4603      	mov	r3, r0
 8001264:	71fb      	strb	r3, [r7, #7]
 8001266:	460b      	mov	r3, r1
 8001268:	71bb      	strb	r3, [r7, #6]
 800126a:	4613      	mov	r3, r2
 800126c:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 800126e:	4b08      	ldr	r3, [pc, #32]	; (8001290 <SYS_set_std_usart+0x34>)
 8001270:	4a08      	ldr	r2, [pc, #32]	; (8001294 <SYS_set_std_usart+0x38>)
 8001272:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001274:	4a08      	ldr	r2, [pc, #32]	; (8001298 <SYS_set_std_usart+0x3c>)
 8001276:	79fb      	ldrb	r3, [r7, #7]
 8001278:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800127a:	4a08      	ldr	r2, [pc, #32]	; (800129c <SYS_set_std_usart+0x40>)
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001280:	4a07      	ldr	r2, [pc, #28]	; (80012a0 <SYS_set_std_usart+0x44>)
 8001282:	797b      	ldrb	r3, [r7, #5]
 8001284:	7013      	strb	r3, [r2, #0]
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr
 8001290:	20000a30 	.word	0x20000a30
 8001294:	e5e0e5e0 	.word	0xe5e0e5e0
 8001298:	20000a2c 	.word	0x20000a2c
 800129c:	20000a2a 	.word	0x20000a2a
 80012a0:	20000a2b 	.word	0x20000a2b

080012a4 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b088      	sub	sp, #32
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
	switch (file) {
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d122      	bne.n	8001300 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 80012ba:	2300      	movs	r3, #0
 80012bc:	61fb      	str	r3, [r7, #28]
 80012be:	e01a      	b.n	80012f6 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 80012c0:	bf00      	nop
 80012c2:	4b16      	ldr	r3, [pc, #88]	; (800131c <_read+0x78>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 fb2c 	bl	8001924 <UART_data_ready>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d0f7      	beq.n	80012c2 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 80012d2:	4b12      	ldr	r3, [pc, #72]	; (800131c <_read+0x78>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 fb42 	bl	8001960 <UART_get_next_byte>
 80012dc:	4603      	mov	r3, r0
 80012de:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	1c5a      	adds	r2, r3, #1
 80012e4:	60ba      	str	r2, [r7, #8]
 80012e6:	7dfa      	ldrb	r2, [r7, #23]
 80012e8:	701a      	strb	r2, [r3, #0]
				num++;
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	3301      	adds	r3, #1
 80012ee:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	3301      	adds	r3, #1
 80012f4:	61fb      	str	r3, [r7, #28]
 80012f6:	69fa      	ldr	r2, [r7, #28]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	dbe0      	blt.n	80012c0 <_read+0x1c>
			}
			break;
 80012fe:	e007      	b.n	8001310 <_read+0x6c>
		default:
			errno = EBADF;
 8001300:	f002 fc18 	bl	8003b34 <__errno>
 8001304:	4603      	mov	r3, r0
 8001306:	2209      	movs	r2, #9
 8001308:	601a      	str	r2, [r3, #0]
			return -1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	e000      	b.n	8001312 <_read+0x6e>
	}
	return num;
 8001310:	69bb      	ldr	r3, [r7, #24]
}
 8001312:	4618      	mov	r0, r3
 8001314:	3720      	adds	r7, #32
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000a2c 	.word	0x20000a2c

08001320 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d003      	beq.n	800133a <_write+0x1a>
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2b02      	cmp	r3, #2
 8001336:	d014      	beq.n	8001362 <_write+0x42>
 8001338:	e027      	b.n	800138a <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 800133a:	2300      	movs	r3, #0
 800133c:	617b      	str	r3, [r7, #20]
 800133e:	e00b      	b.n	8001358 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001340:	4b18      	ldr	r3, [pc, #96]	; (80013a4 <_write+0x84>)
 8001342:	7818      	ldrb	r0, [r3, #0]
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	1c5a      	adds	r2, r3, #1
 8001348:	60ba      	str	r2, [r7, #8]
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	4619      	mov	r1, r3
 800134e:	f000 fb63 	bl	8001a18 <UART_putc>
			for (n = 0; n < len; n++)
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	3301      	adds	r3, #1
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	697a      	ldr	r2, [r7, #20]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	429a      	cmp	r2, r3
 800135e:	dbef      	blt.n	8001340 <_write+0x20>
#endif
			}
			break;
 8001360:	e01b      	b.n	800139a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]
 8001366:	e00b      	b.n	8001380 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <_write+0x88>)
 800136a:	7818      	ldrb	r0, [r3, #0]
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	1c5a      	adds	r2, r3, #1
 8001370:	60ba      	str	r2, [r7, #8]
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	4619      	mov	r1, r3
 8001376:	f000 fb4f 	bl	8001a18 <UART_putc>
			for (n = 0; n < len; n++)
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	3301      	adds	r3, #1
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	697a      	ldr	r2, [r7, #20]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	429a      	cmp	r2, r3
 8001386:	dbef      	blt.n	8001368 <_write+0x48>
#endif
			}
			break;
 8001388:	e007      	b.n	800139a <_write+0x7a>
		default:
			errno = EBADF;
 800138a:	f002 fbd3 	bl	8003b34 <__errno>
 800138e:	4603      	mov	r3, r0
 8001390:	2209      	movs	r2, #9
 8001392:	601a      	str	r2, [r3, #0]
			return -1;
 8001394:	f04f 33ff 	mov.w	r3, #4294967295
 8001398:	e000      	b.n	800139c <_write+0x7c>
	}
	return len;
 800139a:	687b      	ldr	r3, [r7, #4]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20000a2a 	.word	0x20000a2a
 80013a8:	20000a2b 	.word	0x20000a2b

080013ac <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 80013ac:	b40f      	push	{r0, r1, r2, r3}
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b0c2      	sub	sp, #264	; 0x108
 80013b2:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 80013b4:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80013b8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prépare la chaine à envoyer.
 80013bc:	4638      	mov	r0, r7
 80013be:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80013c2:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80013c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013ca:	f005 fb75 	bl	8006ab8 <vsnprintf>
 80013ce:	4603      	mov	r3, r0
 80013d0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 80013d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80013d8:	2bff      	cmp	r3, #255	; 0xff
 80013da:	d902      	bls.n	80013e2 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 80013dc:	23ff      	movs	r3, #255	; 0xff
 80013de:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 80013e2:	463b      	mov	r3, r7
 80013e4:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 80013e8:	4619      	mov	r1, r3
 80013ea:	2001      	movs	r0, #1
 80013ec:	f000 fb56 	bl	8001a9c <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80013f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80013fa:	46bd      	mov	sp, r7
 80013fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001400:	b004      	add	sp, #16
 8001402:	4770      	bx	lr

08001404 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800140e:	4b51      	ldr	r3, [pc, #324]	; (8001554 <dump_trap_info+0x150>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a51      	ldr	r2, [pc, #324]	; (8001558 <dump_trap_info+0x154>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d001      	beq.n	800141c <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001418:	f7ff fdf0 	bl	8000ffc <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800141c:	f3ef 8305 	mrs	r3, IPSR
 8001420:	60fb      	str	r3, [r7, #12]
  return(result);
 8001422:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001424:	b2db      	uxtb	r3, r3
 8001426:	4619      	mov	r1, r3
 8001428:	484c      	ldr	r0, [pc, #304]	; (800155c <dump_trap_info+0x158>)
 800142a:	f7ff ffbf 	bl	80013ac <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	f003 0308 	and.w	r3, r3, #8
 8001434:	2b00      	cmp	r3, #0
 8001436:	d003      	beq.n	8001440 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001438:	4849      	ldr	r0, [pc, #292]	; (8001560 <dump_trap_info+0x15c>)
 800143a:	f7ff ffb7 	bl	80013ac <dump_printf>
 800143e:	e002      	b.n	8001446 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001440:	4848      	ldr	r0, [pc, #288]	; (8001564 <dump_trap_info+0x160>)
 8001442:	f7ff ffb3 	bl	80013ac <dump_printf>

	int offset, i;
	offset = 0;
 8001446:	2300      	movs	r3, #0
 8001448:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 800144a:	4847      	ldr	r0, [pc, #284]	; (8001568 <dump_trap_info+0x164>)
 800144c:	f7ff ffae 	bl	80013ac <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	4413      	add	r3, r2
 8001458:	6819      	ldr	r1, [r3, #0]
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	3301      	adds	r3, #1
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	4413      	add	r3, r2
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	4840      	ldr	r0, [pc, #256]	; (800156c <dump_trap_info+0x168>)
 800146a:	f7ff ff9f 	bl	80013ac <dump_printf>
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	3302      	adds	r3, #2
 8001472:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4413      	add	r3, r2
 800147c:	6819      	ldr	r1, [r3, #0]
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	3301      	adds	r3, #1
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	4413      	add	r3, r2
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	461a      	mov	r2, r3
 800148c:	4838      	ldr	r0, [pc, #224]	; (8001570 <dump_trap_info+0x16c>)
 800148e:	f7ff ff8d 	bl	80013ac <dump_printf>
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	3302      	adds	r3, #2
 8001496:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	1c5a      	adds	r2, r3, #1
 800149c:	617a      	str	r2, [r7, #20]
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	4413      	add	r3, r2
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4619      	mov	r1, r3
 80014a8:	4832      	ldr	r0, [pc, #200]	; (8001574 <dump_trap_info+0x170>)
 80014aa:	f7ff ff7f 	bl	80013ac <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	1c5a      	adds	r2, r3, #1
 80014b2:	617a      	str	r2, [r7, #20]
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4619      	mov	r1, r3
 80014be:	482e      	ldr	r0, [pc, #184]	; (8001578 <dump_trap_info+0x174>)
 80014c0:	f7ff ff74 	bl	80013ac <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	1c5a      	adds	r2, r3, #1
 80014c8:	617a      	str	r2, [r7, #20]
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	4413      	add	r3, r2
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4619      	mov	r1, r3
 80014d4:	4829      	ldr	r0, [pc, #164]	; (800157c <dump_trap_info+0x178>)
 80014d6:	f7ff ff69 	bl	80013ac <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	617a      	str	r2, [r7, #20]
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4619      	mov	r1, r3
 80014ea:	4825      	ldr	r0, [pc, #148]	; (8001580 <dump_trap_info+0x17c>)
 80014ec:	f7ff ff5e 	bl	80013ac <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 80014f0:	4824      	ldr	r0, [pc, #144]	; (8001584 <dump_trap_info+0x180>)
 80014f2:	f7ff ff5b 	bl	80013ac <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80014f6:	2300      	movs	r3, #0
 80014f8:	613b      	str	r3, [r7, #16]
 80014fa:	e019      	b.n	8001530 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80014fc:	693b      	ldr	r3, [r7, #16]
 80014fe:	3301      	adds	r3, #1
 8001500:	f003 0303 	and.w	r3, r3, #3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d105      	bne.n	8001514 <dump_trap_info+0x110>
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d002      	beq.n	8001514 <dump_trap_info+0x110>
			dump_printf("\n");
 800150e:	481e      	ldr	r0, [pc, #120]	; (8001588 <dump_trap_info+0x184>)
 8001510:	f7ff ff4c 	bl	80013ac <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	1c5a      	adds	r2, r3, #1
 8001518:	617a      	str	r2, [r7, #20]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	687a      	ldr	r2, [r7, #4]
 800151e:	4413      	add	r3, r2
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4619      	mov	r1, r3
 8001524:	4819      	ldr	r0, [pc, #100]	; (800158c <dump_trap_info+0x188>)
 8001526:	f7ff ff41 	bl	80013ac <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	3301      	adds	r3, #1
 800152e:	613b      	str	r3, [r7, #16]
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	2b1f      	cmp	r3, #31
 8001534:	dc06      	bgt.n	8001544 <dump_trap_info+0x140>
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	4413      	add	r3, r2
 800153e:	4a14      	ldr	r2, [pc, #80]	; (8001590 <dump_trap_info+0x18c>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d3db      	bcc.n	80014fc <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001544:	4810      	ldr	r0, [pc, #64]	; (8001588 <dump_trap_info+0x184>)
 8001546:	f7ff ff31 	bl	80013ac <dump_printf>
	dump_printf("END of Fault Handler\n");
 800154a:	4812      	ldr	r0, [pc, #72]	; (8001594 <dump_trap_info+0x190>)
 800154c:	f7ff ff2e 	bl	80013ac <dump_printf>
	while(1);
 8001550:	e7fe      	b.n	8001550 <dump_trap_info+0x14c>
 8001552:	bf00      	nop
 8001554:	20000a30 	.word	0x20000a30
 8001558:	e5e0e5e0 	.word	0xe5e0e5e0
 800155c:	08009da4 	.word	0x08009da4
 8001560:	08009dc4 	.word	0x08009dc4
 8001564:	08009ddc 	.word	0x08009ddc
 8001568:	08009df8 	.word	0x08009df8
 800156c:	08009e0c 	.word	0x08009e0c
 8001570:	08009e2c 	.word	0x08009e2c
 8001574:	08009e4c 	.word	0x08009e4c
 8001578:	08009e5c 	.word	0x08009e5c
 800157c:	08009e70 	.word	0x08009e70
 8001580:	08009e84 	.word	0x08009e84
 8001584:	08009e98 	.word	0x08009e98
 8001588:	08009ea8 	.word	0x08009ea8
 800158c:	08009eac 	.word	0x08009eac
 8001590:	20005000 	.word	0x20005000
 8001594:	08009eb8 	.word	0x08009eb8

08001598 <BusFault_Handler>:

//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8001598:	f01e 0f04 	tst.w	lr, #4
 800159c:	bf0c      	ite	eq
 800159e:	f3ef 8008 	mrseq	r0, MSP
 80015a2:	f3ef 8009 	mrsne	r0, PSP
 80015a6:	4671      	mov	r1, lr
 80015a8:	f7ff bf2c 	b.w	8001404 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 80015ac:	bf00      	nop
	...

080015b0 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 80015b4:	4802      	ldr	r0, [pc, #8]	; (80015c0 <NMI_Handler+0x10>)
 80015b6:	f7ff fef9 	bl	80013ac <dump_printf>
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	08009ed0 	.word	0x08009ed0

080015c4 <SVC_Handler>:

void SVC_Handler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 80015c8:	4802      	ldr	r0, [pc, #8]	; (80015d4 <SVC_Handler+0x10>)
 80015ca:	f7ff feef 	bl	80013ac <dump_printf>
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	08009ee4 	.word	0x08009ee4

080015d8 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 80015dc:	4802      	ldr	r0, [pc, #8]	; (80015e8 <DebugMon_Handler+0x10>)
 80015de:	f7ff fee5 	bl	80013ac <dump_printf>
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	08009f04 	.word	0x08009f04

080015ec <PendSV_Handler>:

void PendSV_Handler(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80015f0:	4802      	ldr	r0, [pc, #8]	; (80015fc <PendSV_Handler+0x10>)
 80015f2:	f7ff fedb 	bl	80013ac <dump_printf>
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	08009f20 	.word	0x08009f20

08001600 <TIMER1_user_handler_it>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER1_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0

}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0

}
 8001610:	bf00      	nop
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr

08001618 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0

}
 800161c:	bf00      	nop
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr

08001624 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0

}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr

08001630 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001634:	4b07      	ldr	r3, [pc, #28]	; (8001654 <TIM1_UP_IRQHandler+0x24>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	2b01      	cmp	r3, #1
 8001640:	d106      	bne.n	8001650 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001642:	4b04      	ldr	r3, [pc, #16]	; (8001654 <TIM1_UP_IRQHandler+0x24>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f06f 0201 	mvn.w	r2, #1
 800164a:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 800164c:	f7ff ffd8 	bl	8001600 <TIMER1_user_handler_it>
	}
}
 8001650:	bf00      	nop
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000a38 	.word	0x20000a38

08001658 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 800165c:	4b07      	ldr	r3, [pc, #28]	; (800167c <TIM2_IRQHandler+0x24>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b01      	cmp	r3, #1
 8001668:	d106      	bne.n	8001678 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800166a:	4b04      	ldr	r3, [pc, #16]	; (800167c <TIM2_IRQHandler+0x24>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166e:	f06f 0201 	mvn.w	r2, #1
 8001672:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 8001674:	f7ff ffca 	bl	800160c <TIMER2_user_handler_it>
	}
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000a38 	.word	0x20000a38

08001680 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 8001684:	4b08      	ldr	r3, [pc, #32]	; (80016a8 <TIM3_IRQHandler+0x28>)
 8001686:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	f003 0301 	and.w	r3, r3, #1
 8001690:	2b01      	cmp	r3, #1
 8001692:	d107      	bne.n	80016a4 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001694:	4b04      	ldr	r3, [pc, #16]	; (80016a8 <TIM3_IRQHandler+0x28>)
 8001696:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800169a:	f06f 0201 	mvn.w	r2, #1
 800169e:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80016a0:	f7ff ffba 	bl	8001618 <TIMER3_user_handler_it>
	}
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000a38 	.word	0x20000a38

080016ac <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levé...
 80016b0:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <TIM4_IRQHandler+0x28>)
 80016b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d107      	bne.n	80016d0 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80016c0:	4b04      	ldr	r3, [pc, #16]	; (80016d4 <TIM4_IRQHandler+0x28>)
 80016c2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80016c6:	f06f 0201 	mvn.w	r2, #1
 80016ca:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intéresse
 80016cc:	f7ff ffaa 	bl	8001624 <TIMER4_user_handler_it>
	}
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	20000a38 	.word	0x20000a38

080016d8 <__NVIC_EnableIRQ>:
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	db0b      	blt.n	8001702 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	f003 021f 	and.w	r2, r3, #31
 80016f0:	4906      	ldr	r1, [pc, #24]	; (800170c <__NVIC_EnableIRQ+0x34>)
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	095b      	lsrs	r3, r3, #5
 80016f8:	2001      	movs	r0, #1
 80016fa:	fa00 f202 	lsl.w	r2, r0, r2
 80016fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr
 800170c:	e000e100 	.word	0xe000e100

08001710 <__NVIC_DisableIRQ>:
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	2b00      	cmp	r3, #0
 8001720:	db12      	blt.n	8001748 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	f003 021f 	and.w	r2, r3, #31
 8001728:	490a      	ldr	r1, [pc, #40]	; (8001754 <__NVIC_DisableIRQ+0x44>)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	095b      	lsrs	r3, r3, #5
 8001730:	2001      	movs	r0, #1
 8001732:	fa00 f202 	lsl.w	r2, r0, r2
 8001736:	3320      	adds	r3, #32
 8001738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800173c:	f3bf 8f4f 	dsb	sy
}
 8001740:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001742:	f3bf 8f6f 	isb	sy
}
 8001746:	bf00      	nop
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000e100 	.word	0xe000e100

08001758 <__NVIC_SystemReset>:
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800175c:	f3bf 8f4f 	dsb	sy
}
 8001760:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001762:	4b06      	ldr	r3, [pc, #24]	; (800177c <__NVIC_SystemReset+0x24>)
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800176a:	4904      	ldr	r1, [pc, #16]	; (800177c <__NVIC_SystemReset+0x24>)
 800176c:	4b04      	ldr	r3, [pc, #16]	; (8001780 <__NVIC_SystemReset+0x28>)
 800176e:	4313      	orrs	r3, r2
 8001770:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001772:	f3bf 8f4f 	dsb	sy
}
 8001776:	bf00      	nop
    __NOP();
 8001778:	bf00      	nop
 800177a:	e7fd      	b.n	8001778 <__NVIC_SystemReset+0x20>
 800177c:	e000ed00 	.word	0xe000ed00
 8001780:	05fa0004 	.word	0x05fa0004

08001784 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	6039      	str	r1, [r7, #0]
 800178e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001796:	d806      	bhi.n	80017a6 <UART_init+0x22>
 8001798:	4a56      	ldr	r2, [pc, #344]	; (80018f4 <UART_init+0x170>)
 800179a:	218a      	movs	r1, #138	; 0x8a
 800179c:	4856      	ldr	r0, [pc, #344]	; (80018f8 <UART_init+0x174>)
 800179e:	f002 fc51 	bl	8004044 <printf>
 80017a2:	f7ff ffd9 	bl	8001758 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d906      	bls.n	80017ba <UART_init+0x36>
 80017ac:	4a53      	ldr	r2, [pc, #332]	; (80018fc <UART_init+0x178>)
 80017ae:	218b      	movs	r1, #139	; 0x8b
 80017b0:	4851      	ldr	r0, [pc, #324]	; (80018f8 <UART_init+0x174>)
 80017b2:	f002 fc47 	bl	8004044 <printf>
 80017b6:	f7ff ffcf 	bl	8001758 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	4a50      	ldr	r2, [pc, #320]	; (8001900 <UART_init+0x17c>)
 80017be:	2100      	movs	r1, #0
 80017c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	4a4f      	ldr	r2, [pc, #316]	; (8001904 <UART_init+0x180>)
 80017c8:	2100      	movs	r1, #0
 80017ca:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80017cc:	79fb      	ldrb	r3, [r7, #7]
 80017ce:	4a4e      	ldr	r2, [pc, #312]	; (8001908 <UART_init+0x184>)
 80017d0:	2100      	movs	r1, #0
 80017d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 80017d6:	79fa      	ldrb	r2, [r7, #7]
 80017d8:	79fb      	ldrb	r3, [r7, #7]
 80017da:	494c      	ldr	r1, [pc, #304]	; (800190c <UART_init+0x188>)
 80017dc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80017e0:	494b      	ldr	r1, [pc, #300]	; (8001910 <UART_init+0x18c>)
 80017e2:	019b      	lsls	r3, r3, #6
 80017e4:	440b      	add	r3, r1
 80017e6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	4a49      	ldr	r2, [pc, #292]	; (8001910 <UART_init+0x18c>)
 80017ec:	019b      	lsls	r3, r3, #6
 80017ee:	4413      	add	r3, r2
 80017f0:	3304      	adds	r3, #4
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	4a45      	ldr	r2, [pc, #276]	; (8001910 <UART_init+0x18c>)
 80017fa:	019b      	lsls	r3, r3, #6
 80017fc:	4413      	add	r3, r2
 80017fe:	3308      	adds	r3, #8
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	4a42      	ldr	r2, [pc, #264]	; (8001910 <UART_init+0x18c>)
 8001808:	019b      	lsls	r3, r3, #6
 800180a:	4413      	add	r3, r2
 800180c:	330c      	adds	r3, #12
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	4a3e      	ldr	r2, [pc, #248]	; (8001910 <UART_init+0x18c>)
 8001816:	019b      	lsls	r3, r3, #6
 8001818:	4413      	add	r3, r2
 800181a:	3310      	adds	r3, #16
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	4a3b      	ldr	r2, [pc, #236]	; (8001910 <UART_init+0x18c>)
 8001824:	019b      	lsls	r3, r3, #6
 8001826:	4413      	add	r3, r2
 8001828:	3318      	adds	r3, #24
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800182e:	79fb      	ldrb	r3, [r7, #7]
 8001830:	4a37      	ldr	r2, [pc, #220]	; (8001910 <UART_init+0x18c>)
 8001832:	019b      	lsls	r3, r3, #6
 8001834:	4413      	add	r3, r2
 8001836:	3314      	adds	r3, #20
 8001838:	220c      	movs	r2, #12
 800183a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	4a34      	ldr	r2, [pc, #208]	; (8001910 <UART_init+0x18c>)
 8001840:	019b      	lsls	r3, r3, #6
 8001842:	4413      	add	r3, r2
 8001844:	331c      	adds	r3, #28
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	019b      	lsls	r3, r3, #6
 800184e:	4a30      	ldr	r2, [pc, #192]	; (8001910 <UART_init+0x18c>)
 8001850:	4413      	add	r3, r2
 8001852:	4618      	mov	r0, r3
 8001854:	f001 fd1a 	bl	800328c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	4a2d      	ldr	r2, [pc, #180]	; (8001910 <UART_init+0x18c>)
 800185c:	019b      	lsls	r3, r3, #6
 800185e:	4413      	add	r3, r2
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	68da      	ldr	r2, [r3, #12]
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	492a      	ldr	r1, [pc, #168]	; (8001910 <UART_init+0x18c>)
 8001868:	019b      	lsls	r3, r3, #6
 800186a:	440b      	add	r3, r1
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001872:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	4a27      	ldr	r2, [pc, #156]	; (8001914 <UART_init+0x190>)
 8001878:	56d3      	ldrsb	r3, [r2, r3]
 800187a:	2201      	movs	r2, #1
 800187c:	2101      	movs	r1, #1
 800187e:	4618      	mov	r0, r3
 8001880:	f000 fe95 	bl	80025ae <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001884:	79fb      	ldrb	r3, [r7, #7]
 8001886:	4a23      	ldr	r2, [pc, #140]	; (8001914 <UART_init+0x190>)
 8001888:	56d3      	ldrsb	r3, [r2, r3]
 800188a:	4618      	mov	r0, r3
 800188c:	f000 feab 	bl	80025e6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	019b      	lsls	r3, r3, #6
 8001894:	4a1e      	ldr	r2, [pc, #120]	; (8001910 <UART_init+0x18c>)
 8001896:	1898      	adds	r0, r3, r2
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	79fa      	ldrb	r2, [r7, #7]
 800189c:	4919      	ldr	r1, [pc, #100]	; (8001904 <UART_init+0x180>)
 800189e:	5c8a      	ldrb	r2, [r1, r2]
 80018a0:	01db      	lsls	r3, r3, #7
 80018a2:	4413      	add	r3, r2
 80018a4:	4a1c      	ldr	r2, [pc, #112]	; (8001918 <UART_init+0x194>)
 80018a6:	4413      	add	r3, r2
 80018a8:	2201      	movs	r2, #1
 80018aa:	4619      	mov	r1, r3
 80018ac:	f001 fd7f 	bl	80033ae <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80018b0:	4b1a      	ldr	r3, [pc, #104]	; (800191c <UART_init+0x198>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6898      	ldr	r0, [r3, #8]
 80018b6:	2300      	movs	r3, #0
 80018b8:	2202      	movs	r2, #2
 80018ba:	2100      	movs	r1, #0
 80018bc:	f002 fbd4 	bl	8004068 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80018c0:	4b16      	ldr	r3, [pc, #88]	; (800191c <UART_init+0x198>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	68d8      	ldr	r0, [r3, #12]
 80018c6:	2300      	movs	r3, #0
 80018c8:	2202      	movs	r2, #2
 80018ca:	2100      	movs	r1, #0
 80018cc:	f002 fbcc 	bl	8004068 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80018d0:	4b12      	ldr	r3, [pc, #72]	; (800191c <UART_init+0x198>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	6858      	ldr	r0, [r3, #4]
 80018d6:	2300      	movs	r3, #0
 80018d8:	2202      	movs	r2, #2
 80018da:	2100      	movs	r1, #0
 80018dc:	f002 fbc4 	bl	8004068 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 80018e0:	79fb      	ldrb	r3, [r7, #7]
 80018e2:	4a0f      	ldr	r2, [pc, #60]	; (8001920 <UART_init+0x19c>)
 80018e4:	2101      	movs	r1, #1
 80018e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	08009f48 	.word	0x08009f48
 80018f8:	08009f58 	.word	0x08009f58
 80018fc:	08009f94 	.word	0x08009f94
 8001900:	20000d7c 	.word	0x20000d7c
 8001904:	20000d78 	.word	0x20000d78
 8001908:	20000d88 	.word	0x20000d88
 800190c:	20000000 	.word	0x20000000
 8001910:	20000b38 	.word	0x20000b38
 8001914:	0800a1e8 	.word	0x0800a1e8
 8001918:	20000bf8 	.word	0x20000bf8
 800191c:	2000001c 	.word	0x2000001c
 8001920:	20000d94 	.word	0x20000d94

08001924 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numéro de l'UART concerné :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d906      	bls.n	8001942 <UART_data_ready+0x1e>
 8001934:	4a07      	ldr	r2, [pc, #28]	; (8001954 <UART_data_ready+0x30>)
 8001936:	21cd      	movs	r1, #205	; 0xcd
 8001938:	4807      	ldr	r0, [pc, #28]	; (8001958 <UART_data_ready+0x34>)
 800193a:	f002 fb83 	bl	8004044 <printf>
 800193e:	f7ff ff0b 	bl	8001758 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	4a05      	ldr	r2, [pc, #20]	; (800195c <UART_data_ready+0x38>)
 8001946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800194a:	4618      	mov	r0, r3
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	08009f94 	.word	0x08009f94
 8001958:	08009f58 	.word	0x08009f58
 800195c:	20000d88 	.word	0x20000d88

08001960 <UART_get_next_byte>:
 * @brief	Fonction permettant de récupérer le prochain caractère reçu dans le buffer.
 * @ret 	Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800196a:	79fb      	ldrb	r3, [r7, #7]
 800196c:	2b02      	cmp	r3, #2
 800196e:	d906      	bls.n	800197e <UART_get_next_byte+0x1e>
 8001970:	4a22      	ldr	r2, [pc, #136]	; (80019fc <UART_get_next_byte+0x9c>)
 8001972:	21d9      	movs	r1, #217	; 0xd9
 8001974:	4822      	ldr	r0, [pc, #136]	; (8001a00 <UART_get_next_byte+0xa0>)
 8001976:	f002 fb65 	bl	8004044 <printf>
 800197a:	f7ff feed 	bl	8001758 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 800197e:	79fb      	ldrb	r3, [r7, #7]
 8001980:	4a20      	ldr	r2, [pc, #128]	; (8001a04 <UART_get_next_byte+0xa4>)
 8001982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <UART_get_next_byte+0x2e>
		return 0;
 800198a:	2300      	movs	r3, #0
 800198c:	e031      	b.n	80019f2 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800198e:	79fa      	ldrb	r2, [r7, #7]
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	491d      	ldr	r1, [pc, #116]	; (8001a08 <UART_get_next_byte+0xa8>)
 8001994:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001998:	491c      	ldr	r1, [pc, #112]	; (8001a0c <UART_get_next_byte+0xac>)
 800199a:	01d2      	lsls	r2, r2, #7
 800199c:	440a      	add	r2, r1
 800199e:	4413      	add	r3, r2
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	4a18      	ldr	r2, [pc, #96]	; (8001a08 <UART_get_next_byte+0xa8>)
 80019a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ac:	1c5a      	adds	r2, r3, #1
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019b4:	4914      	ldr	r1, [pc, #80]	; (8001a08 <UART_get_next_byte+0xa8>)
 80019b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80019ba:	79fb      	ldrb	r3, [r7, #7]
 80019bc:	4a14      	ldr	r2, [pc, #80]	; (8001a10 <UART_get_next_byte+0xb0>)
 80019be:	56d3      	ldrsb	r3, [r2, r3]
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff fea5 	bl	8001710 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	4a12      	ldr	r2, [pc, #72]	; (8001a14 <UART_get_next_byte+0xb4>)
 80019ca:	5cd3      	ldrb	r3, [r2, r3]
 80019cc:	4619      	mov	r1, r3
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	4a0d      	ldr	r2, [pc, #52]	; (8001a08 <UART_get_next_byte+0xa8>)
 80019d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d6:	4299      	cmp	r1, r3
 80019d8:	d104      	bne.n	80019e4 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	4a09      	ldr	r2, [pc, #36]	; (8001a04 <UART_get_next_byte+0xa4>)
 80019de:	2100      	movs	r1, #0
 80019e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	4a0a      	ldr	r2, [pc, #40]	; (8001a10 <UART_get_next_byte+0xb0>)
 80019e8:	56d3      	ldrsb	r3, [r2, r3]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fe74 	bl	80016d8 <__NVIC_EnableIRQ>
	return ret;
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	08009f94 	.word	0x08009f94
 8001a00:	08009f58 	.word	0x08009f58
 8001a04:	20000d88 	.word	0x20000d88
 8001a08:	20000d7c 	.word	0x20000d7c
 8001a0c:	20000bf8 	.word	0x20000bf8
 8001a10:	0800a1e8 	.word	0x0800a1e8
 8001a14:	20000d78 	.word	0x20000d78

08001a18 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	460a      	mov	r2, r1
 8001a22:	71fb      	strb	r3, [r7, #7]
 8001a24:	4613      	mov	r3, r2
 8001a26:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d907      	bls.n	8001a3e <UART_putc+0x26>
 8001a2e:	4a16      	ldr	r2, [pc, #88]	; (8001a88 <UART_putc+0x70>)
 8001a30:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8001a34:	4815      	ldr	r0, [pc, #84]	; (8001a8c <UART_putc+0x74>)
 8001a36:	f002 fb05 	bl	8004044 <printf>
 8001a3a:	f7ff fe8d 	bl	8001758 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8001a3e:	79fb      	ldrb	r3, [r7, #7]
 8001a40:	4a13      	ldr	r2, [pc, #76]	; (8001a90 <UART_putc+0x78>)
 8001a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d019      	beq.n	8001a7e <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001a4a:	79fb      	ldrb	r3, [r7, #7]
 8001a4c:	4a11      	ldr	r2, [pc, #68]	; (8001a94 <UART_putc+0x7c>)
 8001a4e:	56d3      	ldrsb	r3, [r2, r3]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fe5d 	bl	8001710 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	019b      	lsls	r3, r3, #6
 8001a5a:	4a0f      	ldr	r2, [pc, #60]	; (8001a98 <UART_putc+0x80>)
 8001a5c:	4413      	add	r3, r2
 8001a5e:	1db9      	adds	r1, r7, #6
 8001a60:	2201      	movs	r2, #1
 8001a62:	4618      	mov	r0, r3
 8001a64:	f001 fc5f 	bl	8003326 <HAL_UART_Transmit_IT>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	4a09      	ldr	r2, [pc, #36]	; (8001a94 <UART_putc+0x7c>)
 8001a70:	56d3      	ldrsb	r3, [r2, r3]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f7ff fe30 	bl	80016d8 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8001a78:	7bfb      	ldrb	r3, [r7, #15]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d0e5      	beq.n	8001a4a <UART_putc+0x32>
	}
}
 8001a7e:	bf00      	nop
 8001a80:	3710      	adds	r7, #16
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	08009f94 	.word	0x08009f94
 8001a8c:	08009f58 	.word	0x08009f58
 8001a90:	20000d94 	.word	0x20000d94
 8001a94:	0800a1e8 	.word	0x0800a1e8
 8001a98:	20000b38 	.word	0x20000b38

08001a9c <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie forcée bloquante sur l'UART (à utiliser en IT, en cas d'extrême recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b087      	sub	sp, #28
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
 8001aa8:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	4a13      	ldr	r2, [pc, #76]	; (8001afc <UART_impolite_force_puts_on_uart+0x60>)
 8001aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d01d      	beq.n	8001af2 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	4a11      	ldr	r2, [pc, #68]	; (8001b00 <UART_impolite_force_puts_on_uart+0x64>)
 8001aba:	019b      	lsls	r3, r3, #6
 8001abc:	4413      	add	r3, r2
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	617b      	str	r3, [r7, #20]
 8001ac6:	e010      	b.n	8001aea <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8001ac8:	bf00      	nop
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0f9      	beq.n	8001aca <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8001ad6:	68ba      	ldr	r2, [r7, #8]
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	4413      	add	r3, r2
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d3ea      	bcc.n	8001ac8 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8001af2:	bf00      	nop
 8001af4:	371c      	adds	r7, #28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr
 8001afc:	20000d94 	.word	0x20000d94
 8001b00:	20000b38 	.word	0x20000b38

08001b04 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8001b08:	4802      	ldr	r0, [pc, #8]	; (8001b14 <USART1_IRQHandler+0x10>)
 8001b0a:	f001 fca5 	bl	8003458 <HAL_UART_IRQHandler>
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	20000b38 	.word	0x20000b38

08001b18 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8001b1c:	4802      	ldr	r0, [pc, #8]	; (8001b28 <USART2_IRQHandler+0x10>)
 8001b1e:	f001 fc9b 	bl	8003458 <HAL_UART_IRQHandler>
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
 8001b26:	bf00      	nop
 8001b28:	20000b78 	.word	0x20000b78

08001b2c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8001b30:	4802      	ldr	r0, [pc, #8]	; (8001b3c <USART3_IRQHandler+0x10>)
 8001b32:	f001 fc91 	bl	8003458 <HAL_UART_IRQHandler>
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	20000bb8 	.word	0x20000bb8

08001b40 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appelée en interruption UART par le module HAL_UART.
 * @post	L'octet reçu est rangé dans le buffer correspondant.
 * @post	La réception en IT du prochain octet est ré-activée.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a24      	ldr	r2, [pc, #144]	; (8001be0 <HAL_UART_RxCpltCallback+0xa0>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d102      	bne.n	8001b58 <HAL_UART_RxCpltCallback+0x18>
 8001b52:	2300      	movs	r3, #0
 8001b54:	73fb      	strb	r3, [r7, #15]
 8001b56:	e00e      	b.n	8001b76 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a21      	ldr	r2, [pc, #132]	; (8001be4 <HAL_UART_RxCpltCallback+0xa4>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d102      	bne.n	8001b68 <HAL_UART_RxCpltCallback+0x28>
 8001b62:	2301      	movs	r3, #1
 8001b64:	73fb      	strb	r3, [r7, #15]
 8001b66:	e006      	b.n	8001b76 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a1e      	ldr	r2, [pc, #120]	; (8001be8 <HAL_UART_RxCpltCallback+0xa8>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d131      	bne.n	8001bd6 <HAL_UART_RxCpltCallback+0x96>
 8001b72:	2302      	movs	r3, #2
 8001b74:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	4a1c      	ldr	r2, [pc, #112]	; (8001bec <HAL_UART_RxCpltCallback+0xac>)
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Déplacement pointeur en écriture
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	4a1b      	ldr	r2, [pc, #108]	; (8001bf0 <HAL_UART_RxCpltCallback+0xb0>)
 8001b84:	5cd3      	ldrb	r3, [r2, r3]
 8001b86:	3301      	adds	r3, #1
 8001b88:	425a      	negs	r2, r3
 8001b8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b8e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001b92:	bf58      	it	pl
 8001b94:	4253      	negpl	r3, r2
 8001b96:	7bfa      	ldrb	r2, [r7, #15]
 8001b98:	b2d9      	uxtb	r1, r3
 8001b9a:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <HAL_UART_RxCpltCallback+0xb0>)
 8001b9c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Réactivation de la réception d'un caractère
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
 8001ba0:	019b      	lsls	r3, r3, #6
 8001ba2:	4a14      	ldr	r2, [pc, #80]	; (8001bf4 <HAL_UART_RxCpltCallback+0xb4>)
 8001ba4:	1898      	adds	r0, r3, r2
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	7bfa      	ldrb	r2, [r7, #15]
 8001baa:	4911      	ldr	r1, [pc, #68]	; (8001bf0 <HAL_UART_RxCpltCallback+0xb0>)
 8001bac:	5c8a      	ldrb	r2, [r1, r2]
 8001bae:	01db      	lsls	r3, r3, #7
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4a11      	ldr	r2, [pc, #68]	; (8001bf8 <HAL_UART_RxCpltCallback+0xb8>)
 8001bb4:	4413      	add	r3, r2
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	4619      	mov	r1, r3
 8001bba:	f001 fbf8 	bl	80033ae <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	4a0e      	ldr	r2, [pc, #56]	; (8001bfc <HAL_UART_RxCpltCallback+0xbc>)
 8001bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d006      	beq.n	8001bd8 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	4a0b      	ldr	r2, [pc, #44]	; (8001bfc <HAL_UART_RxCpltCallback+0xbc>)
 8001bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd2:	4798      	blx	r3
 8001bd4:	e000      	b.n	8001bd8 <HAL_UART_RxCpltCallback+0x98>
	else return;
 8001bd6:	bf00      	nop
}
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40013800 	.word	0x40013800
 8001be4:	40004400 	.word	0x40004400
 8001be8:	40004800 	.word	0x40004800
 8001bec:	20000d88 	.word	0x20000d88
 8001bf0:	20000d78 	.word	0x20000d78
 8001bf4:	20000b38 	.word	0x20000b38
 8001bf8:	20000bf8 	.word	0x20000bf8
 8001bfc:	20000da0 	.word	0x20000da0

08001c00 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appelée par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numéro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilisé
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08c      	sub	sp, #48	; 0x30
 8001c04:	af02      	add	r7, sp, #8
 8001c06:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	22c0      	movs	r2, #192	; 0xc0
 8001c0e:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2200      	movs	r2, #0
 8001c16:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2200      	movs	r2, #0
 8001c26:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2200      	movs	r2, #0
 8001c36:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a53      	ldr	r2, [pc, #332]	; (8001d94 <HAL_UART_MspInit+0x194>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d142      	bne.n	8001cd0 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 8001c4a:	4b53      	ldr	r3, [pc, #332]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	4a52      	ldr	r2, [pc, #328]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6193      	str	r3, [r2, #24]
 8001c56:	4b50      	ldr	r3, [pc, #320]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	623b      	str	r3, [r7, #32]
 8001c60:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001c62:	4b4d      	ldr	r3, [pc, #308]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	4a4c      	ldr	r2, [pc, #304]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001c68:	f043 0308 	orr.w	r3, r3, #8
 8001c6c:	6193      	str	r3, [r2, #24]
 8001c6e:	4b4a      	ldr	r3, [pc, #296]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	f003 0308 	and.w	r3, r3, #8
 8001c76:	61fb      	str	r3, [r7, #28]
 8001c78:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	9300      	str	r3, [sp, #0]
 8001c7e:	2301      	movs	r3, #1
 8001c80:	2202      	movs	r2, #2
 8001c82:	2140      	movs	r1, #64	; 0x40
 8001c84:	4845      	ldr	r0, [pc, #276]	; (8001d9c <HAL_UART_MspInit+0x19c>)
 8001c86:	f7ff f99f 	bl	8000fc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	9300      	str	r3, [sp, #0]
 8001c8e:	2301      	movs	r3, #1
 8001c90:	2200      	movs	r2, #0
 8001c92:	2180      	movs	r1, #128	; 0x80
 8001c94:	4841      	ldr	r0, [pc, #260]	; (8001d9c <HAL_UART_MspInit+0x19c>)
 8001c96:	f7ff f997 	bl	8000fc8 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 8001c9a:	4b41      	ldr	r3, [pc, #260]	; (8001da0 <HAL_UART_MspInit+0x1a0>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001caa:	f043 0304 	orr.w	r3, r3, #4
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24
 8001cb0:	4a3b      	ldr	r2, [pc, #236]	; (8001da0 <HAL_UART_MspInit+0x1a0>)
 8001cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb4:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8001cb6:	4b38      	ldr	r3, [pc, #224]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	4a37      	ldr	r2, [pc, #220]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001cbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cc0:	6193      	str	r3, [r2, #24]
 8001cc2:	4b35      	ldr	r3, [pc, #212]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001cc4:	699b      	ldr	r3, [r3, #24]
 8001cc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cca:	61bb      	str	r3, [r7, #24]
 8001ccc:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8001cce:	e05c      	b.n	8001d8a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a33      	ldr	r2, [pc, #204]	; (8001da4 <HAL_UART_MspInit+0x1a4>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d128      	bne.n	8001d2c <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8001cda:	4b2f      	ldr	r3, [pc, #188]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001cdc:	699b      	ldr	r3, [r3, #24]
 8001cde:	4a2e      	ldr	r2, [pc, #184]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	6193      	str	r3, [r2, #24]
 8001ce6:	4b2c      	ldr	r3, [pc, #176]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	617b      	str	r3, [r7, #20]
 8001cf0:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	9300      	str	r3, [sp, #0]
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	2104      	movs	r1, #4
 8001cfc:	482a      	ldr	r0, [pc, #168]	; (8001da8 <HAL_UART_MspInit+0x1a8>)
 8001cfe:	f7ff f963 	bl	8000fc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001d02:	2303      	movs	r3, #3
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2301      	movs	r3, #1
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2108      	movs	r1, #8
 8001d0c:	4826      	ldr	r0, [pc, #152]	; (8001da8 <HAL_UART_MspInit+0x1a8>)
 8001d0e:	f7ff f95b 	bl	8000fc8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8001d12:	4b21      	ldr	r3, [pc, #132]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	4a20      	ldr	r2, [pc, #128]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d1c:	61d3      	str	r3, [r2, #28]
 8001d1e:	4b1e      	ldr	r3, [pc, #120]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
}
 8001d2a:	e02e      	b.n	8001d8a <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a1e      	ldr	r2, [pc, #120]	; (8001dac <HAL_UART_MspInit+0x1ac>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d129      	bne.n	8001d8a <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8001d36:	4b18      	ldr	r3, [pc, #96]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d38:	699b      	ldr	r3, [r3, #24]
 8001d3a:	4a17      	ldr	r2, [pc, #92]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d3c:	f043 0308 	orr.w	r3, r3, #8
 8001d40:	6193      	str	r3, [r2, #24]
 8001d42:	4b15      	ldr	r3, [pc, #84]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d44:	699b      	ldr	r3, [r3, #24]
 8001d46:	f003 0308 	and.w	r3, r3, #8
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8001d4e:	2303      	movs	r3, #3
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2301      	movs	r3, #1
 8001d54:	2202      	movs	r2, #2
 8001d56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d5a:	4810      	ldr	r0, [pc, #64]	; (8001d9c <HAL_UART_MspInit+0x19c>)
 8001d5c:	f7ff f934 	bl	8000fc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8001d60:	2303      	movs	r3, #3
 8001d62:	9300      	str	r3, [sp, #0]
 8001d64:	2301      	movs	r3, #1
 8001d66:	2200      	movs	r2, #0
 8001d68:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d6c:	480b      	ldr	r0, [pc, #44]	; (8001d9c <HAL_UART_MspInit+0x19c>)
 8001d6e:	f7ff f92b 	bl	8000fc8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	4a08      	ldr	r2, [pc, #32]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d7c:	61d3      	str	r3, [r2, #28]
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <HAL_UART_MspInit+0x198>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d86:	60bb      	str	r3, [r7, #8]
 8001d88:	68bb      	ldr	r3, [r7, #8]
}
 8001d8a:	bf00      	nop
 8001d8c:	3728      	adds	r7, #40	; 0x28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40013800 	.word	0x40013800
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	40010c00 	.word	0x40010c00
 8001da0:	40010000 	.word	0x40010000
 8001da4:	40004400 	.word	0x40004400
 8001da8:	40010800 	.word	0x40010800
 8001dac:	40004800 	.word	0x40004800

08001db0 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dbc:	2b08      	cmp	r3, #8
 8001dbe:	d106      	bne.n	8001dce <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2222      	movs	r2, #34	; 0x22
 8001dca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <WWDG_IRQHandler+0x14>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4903      	ldr	r1, [pc, #12]	; (8001df0 <WWDG_IRQHandler+0x18>)
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff fae2 	bl	80013ac <dump_printf>
	while(1);
 8001de8:	e7fe      	b.n	8001de8 <WWDG_IRQHandler+0x10>
 8001dea:	bf00      	nop
 8001dec:	2000000c 	.word	0x2000000c
 8001df0:	0800a024 	.word	0x0800a024

08001df4 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8001df8:	4b03      	ldr	r3, [pc, #12]	; (8001e08 <PVD_IRQHandler+0x14>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4903      	ldr	r1, [pc, #12]	; (8001e0c <PVD_IRQHandler+0x18>)
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff fad4 	bl	80013ac <dump_printf>
	while(1);
 8001e04:	e7fe      	b.n	8001e04 <PVD_IRQHandler+0x10>
 8001e06:	bf00      	nop
 8001e08:	2000000c 	.word	0x2000000c
 8001e0c:	0800a02c 	.word	0x0800a02c

08001e10 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8001e14:	4b03      	ldr	r3, [pc, #12]	; (8001e24 <TAMPER_IRQHandler+0x14>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4903      	ldr	r1, [pc, #12]	; (8001e28 <TAMPER_IRQHandler+0x18>)
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff fac6 	bl	80013ac <dump_printf>
	while(1);
 8001e20:	e7fe      	b.n	8001e20 <TAMPER_IRQHandler+0x10>
 8001e22:	bf00      	nop
 8001e24:	2000000c 	.word	0x2000000c
 8001e28:	0800a030 	.word	0x0800a030

08001e2c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8001e30:	4b03      	ldr	r3, [pc, #12]	; (8001e40 <RTC_IRQHandler+0x14>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4903      	ldr	r1, [pc, #12]	; (8001e44 <RTC_IRQHandler+0x18>)
 8001e36:	4618      	mov	r0, r3
 8001e38:	f7ff fab8 	bl	80013ac <dump_printf>
	while(1);
 8001e3c:	e7fe      	b.n	8001e3c <RTC_IRQHandler+0x10>
 8001e3e:	bf00      	nop
 8001e40:	2000000c 	.word	0x2000000c
 8001e44:	0800a038 	.word	0x0800a038

08001e48 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8001e4c:	4b03      	ldr	r3, [pc, #12]	; (8001e5c <FLASH_IRQHandler+0x14>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4903      	ldr	r1, [pc, #12]	; (8001e60 <FLASH_IRQHandler+0x18>)
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff faaa 	bl	80013ac <dump_printf>
	while(1);
 8001e58:	e7fe      	b.n	8001e58 <FLASH_IRQHandler+0x10>
 8001e5a:	bf00      	nop
 8001e5c:	2000000c 	.word	0x2000000c
 8001e60:	0800a03c 	.word	0x0800a03c

08001e64 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8001e68:	4b03      	ldr	r3, [pc, #12]	; (8001e78 <RCC_IRQHandler+0x14>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4903      	ldr	r1, [pc, #12]	; (8001e7c <RCC_IRQHandler+0x18>)
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fa9c 	bl	80013ac <dump_printf>
	while(1);
 8001e74:	e7fe      	b.n	8001e74 <RCC_IRQHandler+0x10>
 8001e76:	bf00      	nop
 8001e78:	2000000c 	.word	0x2000000c
 8001e7c:	0800a044 	.word	0x0800a044

08001e80 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8001e84:	4b03      	ldr	r3, [pc, #12]	; (8001e94 <DMA1_Channel1_IRQHandler+0x14>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4903      	ldr	r1, [pc, #12]	; (8001e98 <DMA1_Channel1_IRQHandler+0x18>)
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7ff fa8e 	bl	80013ac <dump_printf>
	while(1);
 8001e90:	e7fe      	b.n	8001e90 <DMA1_Channel1_IRQHandler+0x10>
 8001e92:	bf00      	nop
 8001e94:	2000000c 	.word	0x2000000c
 8001e98:	0800a070 	.word	0x0800a070

08001e9c <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8001ea0:	4b03      	ldr	r3, [pc, #12]	; (8001eb0 <DMA1_Channel2_IRQHandler+0x14>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4903      	ldr	r1, [pc, #12]	; (8001eb4 <DMA1_Channel2_IRQHandler+0x18>)
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff fa80 	bl	80013ac <dump_printf>
	while(1);
 8001eac:	e7fe      	b.n	8001eac <DMA1_Channel2_IRQHandler+0x10>
 8001eae:	bf00      	nop
 8001eb0:	2000000c 	.word	0x2000000c
 8001eb4:	0800a080 	.word	0x0800a080

08001eb8 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8001ebc:	4b03      	ldr	r3, [pc, #12]	; (8001ecc <DMA1_Channel3_IRQHandler+0x14>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4903      	ldr	r1, [pc, #12]	; (8001ed0 <DMA1_Channel3_IRQHandler+0x18>)
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fa72 	bl	80013ac <dump_printf>
	while(1);
 8001ec8:	e7fe      	b.n	8001ec8 <DMA1_Channel3_IRQHandler+0x10>
 8001eca:	bf00      	nop
 8001ecc:	2000000c 	.word	0x2000000c
 8001ed0:	0800a090 	.word	0x0800a090

08001ed4 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8001ed8:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <DMA1_Channel4_IRQHandler+0x14>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4903      	ldr	r1, [pc, #12]	; (8001eec <DMA1_Channel4_IRQHandler+0x18>)
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff fa64 	bl	80013ac <dump_printf>
	while(1);
 8001ee4:	e7fe      	b.n	8001ee4 <DMA1_Channel4_IRQHandler+0x10>
 8001ee6:	bf00      	nop
 8001ee8:	2000000c 	.word	0x2000000c
 8001eec:	0800a0a0 	.word	0x0800a0a0

08001ef0 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8001ef4:	4b03      	ldr	r3, [pc, #12]	; (8001f04 <DMA1_Channel5_IRQHandler+0x14>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4903      	ldr	r1, [pc, #12]	; (8001f08 <DMA1_Channel5_IRQHandler+0x18>)
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7ff fa56 	bl	80013ac <dump_printf>
	while(1);
 8001f00:	e7fe      	b.n	8001f00 <DMA1_Channel5_IRQHandler+0x10>
 8001f02:	bf00      	nop
 8001f04:	2000000c 	.word	0x2000000c
 8001f08:	0800a0b0 	.word	0x0800a0b0

08001f0c <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <DMA1_Channel6_IRQHandler+0x14>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4903      	ldr	r1, [pc, #12]	; (8001f24 <DMA1_Channel6_IRQHandler+0x18>)
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff fa48 	bl	80013ac <dump_printf>
	while(1);
 8001f1c:	e7fe      	b.n	8001f1c <DMA1_Channel6_IRQHandler+0x10>
 8001f1e:	bf00      	nop
 8001f20:	2000000c 	.word	0x2000000c
 8001f24:	0800a0c0 	.word	0x0800a0c0

08001f28 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8001f2c:	4b03      	ldr	r3, [pc, #12]	; (8001f3c <DMA1_Channel7_IRQHandler+0x14>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4903      	ldr	r1, [pc, #12]	; (8001f40 <DMA1_Channel7_IRQHandler+0x18>)
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff fa3a 	bl	80013ac <dump_printf>
	while(1);
 8001f38:	e7fe      	b.n	8001f38 <DMA1_Channel7_IRQHandler+0x10>
 8001f3a:	bf00      	nop
 8001f3c:	2000000c 	.word	0x2000000c
 8001f40:	0800a0d0 	.word	0x0800a0d0

08001f44 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8001f48:	4b03      	ldr	r3, [pc, #12]	; (8001f58 <ADC1_2_IRQHandler+0x14>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4903      	ldr	r1, [pc, #12]	; (8001f5c <ADC1_2_IRQHandler+0x18>)
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff fa2c 	bl	80013ac <dump_printf>
	while(1);
 8001f54:	e7fe      	b.n	8001f54 <ADC1_2_IRQHandler+0x10>
 8001f56:	bf00      	nop
 8001f58:	2000000c 	.word	0x2000000c
 8001f5c:	0800a0e0 	.word	0x0800a0e0

08001f60 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8001f64:	4b03      	ldr	r3, [pc, #12]	; (8001f74 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4903      	ldr	r1, [pc, #12]	; (8001f78 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff fa1e 	bl	80013ac <dump_printf>
	while(1);
 8001f70:	e7fe      	b.n	8001f70 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8001f72:	bf00      	nop
 8001f74:	2000000c 	.word	0x2000000c
 8001f78:	0800a0e8 	.word	0x0800a0e8

08001f7c <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8001f80:	4b03      	ldr	r3, [pc, #12]	; (8001f90 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4903      	ldr	r1, [pc, #12]	; (8001f94 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff fa10 	bl	80013ac <dump_printf>
	while(1);
 8001f8c:	e7fe      	b.n	8001f8c <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8001f8e:	bf00      	nop
 8001f90:	2000000c 	.word	0x2000000c
 8001f94:	0800a0f8 	.word	0x0800a0f8

08001f98 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <CAN1_RX1_IRQHandler+0x14>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4903      	ldr	r1, [pc, #12]	; (8001fb0 <CAN1_RX1_IRQHandler+0x18>)
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff fa02 	bl	80013ac <dump_printf>
	while(1);
 8001fa8:	e7fe      	b.n	8001fa8 <CAN1_RX1_IRQHandler+0x10>
 8001faa:	bf00      	nop
 8001fac:	2000000c 	.word	0x2000000c
 8001fb0:	0800a108 	.word	0x0800a108

08001fb4 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8001fb8:	4b03      	ldr	r3, [pc, #12]	; (8001fc8 <CAN1_SCE_IRQHandler+0x14>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4903      	ldr	r1, [pc, #12]	; (8001fcc <CAN1_SCE_IRQHandler+0x18>)
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff f9f4 	bl	80013ac <dump_printf>
	while(1);
 8001fc4:	e7fe      	b.n	8001fc4 <CAN1_SCE_IRQHandler+0x10>
 8001fc6:	bf00      	nop
 8001fc8:	2000000c 	.word	0x2000000c
 8001fcc:	0800a114 	.word	0x0800a114

08001fd0 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8001fd4:	4b03      	ldr	r3, [pc, #12]	; (8001fe4 <TIM1_BRK_IRQHandler+0x14>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4903      	ldr	r1, [pc, #12]	; (8001fe8 <TIM1_BRK_IRQHandler+0x18>)
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff f9e6 	bl	80013ac <dump_printf>
	while(1);
 8001fe0:	e7fe      	b.n	8001fe0 <TIM1_BRK_IRQHandler+0x10>
 8001fe2:	bf00      	nop
 8001fe4:	2000000c 	.word	0x2000000c
 8001fe8:	0800a128 	.word	0x0800a128

08001fec <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8001ff0:	4b03      	ldr	r3, [pc, #12]	; (8002000 <TIM1_TRG_COM_IRQHandler+0x14>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4903      	ldr	r1, [pc, #12]	; (8002004 <TIM1_TRG_COM_IRQHandler+0x18>)
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff f9d8 	bl	80013ac <dump_printf>
	while(1);
 8001ffc:	e7fe      	b.n	8001ffc <TIM1_TRG_COM_IRQHandler+0x10>
 8001ffe:	bf00      	nop
 8002000:	2000000c 	.word	0x2000000c
 8002004:	0800a13c 	.word	0x0800a13c

08002008 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 800200c:	4b03      	ldr	r3, [pc, #12]	; (800201c <TIM1_CC_IRQHandler+0x14>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4903      	ldr	r1, [pc, #12]	; (8002020 <TIM1_CC_IRQHandler+0x18>)
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff f9ca 	bl	80013ac <dump_printf>
	while(1);
 8002018:	e7fe      	b.n	8002018 <TIM1_CC_IRQHandler+0x10>
 800201a:	bf00      	nop
 800201c:	2000000c 	.word	0x2000000c
 8002020:	0800a14c 	.word	0x0800a14c

08002024 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002028:	4b03      	ldr	r3, [pc, #12]	; (8002038 <I2C1_EV_IRQHandler+0x14>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4903      	ldr	r1, [pc, #12]	; (800203c <I2C1_EV_IRQHandler+0x18>)
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff f9bc 	bl	80013ac <dump_printf>
	while(1);
 8002034:	e7fe      	b.n	8002034 <I2C1_EV_IRQHandler+0x10>
 8002036:	bf00      	nop
 8002038:	2000000c 	.word	0x2000000c
 800203c:	0800a16c 	.word	0x0800a16c

08002040 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002044:	4b03      	ldr	r3, [pc, #12]	; (8002054 <I2C1_ER_IRQHandler+0x14>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4903      	ldr	r1, [pc, #12]	; (8002058 <I2C1_ER_IRQHandler+0x18>)
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff f9ae 	bl	80013ac <dump_printf>
	while(1);
 8002050:	e7fe      	b.n	8002050 <I2C1_ER_IRQHandler+0x10>
 8002052:	bf00      	nop
 8002054:	2000000c 	.word	0x2000000c
 8002058:	0800a174 	.word	0x0800a174

0800205c <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002060:	4b03      	ldr	r3, [pc, #12]	; (8002070 <I2C2_EV_IRQHandler+0x14>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4903      	ldr	r1, [pc, #12]	; (8002074 <I2C2_EV_IRQHandler+0x18>)
 8002066:	4618      	mov	r0, r3
 8002068:	f7ff f9a0 	bl	80013ac <dump_printf>
	while(1);
 800206c:	e7fe      	b.n	800206c <I2C2_EV_IRQHandler+0x10>
 800206e:	bf00      	nop
 8002070:	2000000c 	.word	0x2000000c
 8002074:	0800a17c 	.word	0x0800a17c

08002078 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 800207c:	4b03      	ldr	r3, [pc, #12]	; (800208c <I2C2_ER_IRQHandler+0x14>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4903      	ldr	r1, [pc, #12]	; (8002090 <I2C2_ER_IRQHandler+0x18>)
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff f992 	bl	80013ac <dump_printf>
	while(1);
 8002088:	e7fe      	b.n	8002088 <I2C2_ER_IRQHandler+0x10>
 800208a:	bf00      	nop
 800208c:	2000000c 	.word	0x2000000c
 8002090:	0800a184 	.word	0x0800a184

08002094 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002098:	4b03      	ldr	r3, [pc, #12]	; (80020a8 <SPI1_IRQHandler+0x14>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4903      	ldr	r1, [pc, #12]	; (80020ac <SPI1_IRQHandler+0x18>)
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff f984 	bl	80013ac <dump_printf>
	while(1);
 80020a4:	e7fe      	b.n	80020a4 <SPI1_IRQHandler+0x10>
 80020a6:	bf00      	nop
 80020a8:	2000000c 	.word	0x2000000c
 80020ac:	0800a18c 	.word	0x0800a18c

080020b0 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80020b4:	4b03      	ldr	r3, [pc, #12]	; (80020c4 <SPI2_IRQHandler+0x14>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4903      	ldr	r1, [pc, #12]	; (80020c8 <SPI2_IRQHandler+0x18>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff f976 	bl	80013ac <dump_printf>
	while(1);
 80020c0:	e7fe      	b.n	80020c0 <SPI2_IRQHandler+0x10>
 80020c2:	bf00      	nop
 80020c4:	2000000c 	.word	0x2000000c
 80020c8:	0800a194 	.word	0x0800a194

080020cc <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 80020d0:	4b03      	ldr	r3, [pc, #12]	; (80020e0 <RTC_Alarm_IRQHandler+0x14>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4903      	ldr	r1, [pc, #12]	; (80020e4 <RTC_Alarm_IRQHandler+0x18>)
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff f968 	bl	80013ac <dump_printf>
	while(1);
 80020dc:	e7fe      	b.n	80020dc <RTC_Alarm_IRQHandler+0x10>
 80020de:	bf00      	nop
 80020e0:	2000000c 	.word	0x2000000c
 80020e4:	0800a1c0 	.word	0x0800a1c0

080020e8 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80020ec:	4b03      	ldr	r3, [pc, #12]	; (80020fc <USBWakeUp_IRQHandler+0x14>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4903      	ldr	r1, [pc, #12]	; (8002100 <USBWakeUp_IRQHandler+0x18>)
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff f95a 	bl	80013ac <dump_printf>
}
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	2000000c 	.word	0x2000000c
 8002100:	0800a1cc 	.word	0x0800a1cc

08002104 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002108:	4b15      	ldr	r3, [pc, #84]	; (8002160 <SystemInit+0x5c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a14      	ldr	r2, [pc, #80]	; (8002160 <SystemInit+0x5c>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002114:	4b12      	ldr	r3, [pc, #72]	; (8002160 <SystemInit+0x5c>)
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	4911      	ldr	r1, [pc, #68]	; (8002160 <SystemInit+0x5c>)
 800211a:	4b12      	ldr	r3, [pc, #72]	; (8002164 <SystemInit+0x60>)
 800211c:	4013      	ands	r3, r2
 800211e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002120:	4b0f      	ldr	r3, [pc, #60]	; (8002160 <SystemInit+0x5c>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a0e      	ldr	r2, [pc, #56]	; (8002160 <SystemInit+0x5c>)
 8002126:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800212a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800212e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002130:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <SystemInit+0x5c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0a      	ldr	r2, [pc, #40]	; (8002160 <SystemInit+0x5c>)
 8002136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800213a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800213c:	4b08      	ldr	r3, [pc, #32]	; (8002160 <SystemInit+0x5c>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	4a07      	ldr	r2, [pc, #28]	; (8002160 <SystemInit+0x5c>)
 8002142:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002146:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002148:	4b05      	ldr	r3, [pc, #20]	; (8002160 <SystemInit+0x5c>)
 800214a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800214e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002150:	4b05      	ldr	r3, [pc, #20]	; (8002168 <SystemInit+0x64>)
 8002152:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002156:	609a      	str	r2, [r3, #8]
#endif 
}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	bc80      	pop	{r7}
 800215e:	4770      	bx	lr
 8002160:	40021000 	.word	0x40021000
 8002164:	f8ff0000 	.word	0xf8ff0000
 8002168:	e000ed00 	.word	0xe000ed00

0800216c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	2300      	movs	r3, #0
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	2300      	movs	r3, #0
 800217c:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800217e:	4b2f      	ldr	r3, [pc, #188]	; (800223c <SystemCoreClockUpdate+0xd0>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f003 030c 	and.w	r3, r3, #12
 8002186:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2b08      	cmp	r3, #8
 800218c:	d011      	beq.n	80021b2 <SystemCoreClockUpdate+0x46>
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2b08      	cmp	r3, #8
 8002192:	d83a      	bhi.n	800220a <SystemCoreClockUpdate+0x9e>
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d003      	beq.n	80021a2 <SystemCoreClockUpdate+0x36>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2b04      	cmp	r3, #4
 800219e:	d004      	beq.n	80021aa <SystemCoreClockUpdate+0x3e>
 80021a0:	e033      	b.n	800220a <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80021a2:	4b27      	ldr	r3, [pc, #156]	; (8002240 <SystemCoreClockUpdate+0xd4>)
 80021a4:	4a27      	ldr	r2, [pc, #156]	; (8002244 <SystemCoreClockUpdate+0xd8>)
 80021a6:	601a      	str	r2, [r3, #0]
      break;
 80021a8:	e033      	b.n	8002212 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80021aa:	4b25      	ldr	r3, [pc, #148]	; (8002240 <SystemCoreClockUpdate+0xd4>)
 80021ac:	4a25      	ldr	r2, [pc, #148]	; (8002244 <SystemCoreClockUpdate+0xd8>)
 80021ae:	601a      	str	r2, [r3, #0]
      break;
 80021b0:	e02f      	b.n	8002212 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80021b2:	4b22      	ldr	r3, [pc, #136]	; (800223c <SystemCoreClockUpdate+0xd0>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80021ba:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80021bc:	4b1f      	ldr	r3, [pc, #124]	; (800223c <SystemCoreClockUpdate+0xd0>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021c4:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	0c9b      	lsrs	r3, r3, #18
 80021ca:	3302      	adds	r3, #2
 80021cc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d106      	bne.n	80021e2 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	4a1c      	ldr	r2, [pc, #112]	; (8002248 <SystemCoreClockUpdate+0xdc>)
 80021d8:	fb02 f303 	mul.w	r3, r2, r3
 80021dc:	4a18      	ldr	r2, [pc, #96]	; (8002240 <SystemCoreClockUpdate+0xd4>)
 80021de:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80021e0:	e017      	b.n	8002212 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80021e2:	4b16      	ldr	r3, [pc, #88]	; (800223c <SystemCoreClockUpdate+0xd0>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d006      	beq.n	80021fc <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	4a15      	ldr	r2, [pc, #84]	; (8002248 <SystemCoreClockUpdate+0xdc>)
 80021f2:	fb02 f303 	mul.w	r3, r2, r3
 80021f6:	4a12      	ldr	r2, [pc, #72]	; (8002240 <SystemCoreClockUpdate+0xd4>)
 80021f8:	6013      	str	r3, [r2, #0]
      break;
 80021fa:	e00a      	b.n	8002212 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	4a11      	ldr	r2, [pc, #68]	; (8002244 <SystemCoreClockUpdate+0xd8>)
 8002200:	fb02 f303 	mul.w	r3, r2, r3
 8002204:	4a0e      	ldr	r2, [pc, #56]	; (8002240 <SystemCoreClockUpdate+0xd4>)
 8002206:	6013      	str	r3, [r2, #0]
      break;
 8002208:	e003      	b.n	8002212 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800220a:	4b0d      	ldr	r3, [pc, #52]	; (8002240 <SystemCoreClockUpdate+0xd4>)
 800220c:	4a0d      	ldr	r2, [pc, #52]	; (8002244 <SystemCoreClockUpdate+0xd8>)
 800220e:	601a      	str	r2, [r3, #0]
      break;
 8002210:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002212:	4b0a      	ldr	r3, [pc, #40]	; (800223c <SystemCoreClockUpdate+0xd0>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	091b      	lsrs	r3, r3, #4
 8002218:	f003 030f 	and.w	r3, r3, #15
 800221c:	4a0b      	ldr	r2, [pc, #44]	; (800224c <SystemCoreClockUpdate+0xe0>)
 800221e:	5cd3      	ldrb	r3, [r2, r3]
 8002220:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <SystemCoreClockUpdate+0xd4>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	fa22 f303 	lsr.w	r3, r2, r3
 800222c:	4a04      	ldr	r2, [pc, #16]	; (8002240 <SystemCoreClockUpdate+0xd4>)
 800222e:	6013      	str	r3, [r2, #0]
}
 8002230:	bf00      	nop
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	bc80      	pop	{r7}
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40021000 	.word	0x40021000
 8002240:	20000010 	.word	0x20000010
 8002244:	007a1200 	.word	0x007a1200
 8002248:	003d0900 	.word	0x003d0900
 800224c:	0800a1ec 	.word	0x0800a1ec

08002250 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002256:	2300      	movs	r3, #0
 8002258:	71fb      	strb	r3, [r7, #7]
 800225a:	e007      	b.n	800226c <Systick_init+0x1c>
		callback_functions[i] = NULL;
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	4a0b      	ldr	r2, [pc, #44]	; (800228c <Systick_init+0x3c>)
 8002260:	2100      	movs	r1, #0
 8002262:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	3301      	adds	r3, #1
 800226a:	71fb      	strb	r3, [r7, #7]
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	2b0f      	cmp	r3, #15
 8002270:	d9f4      	bls.n	800225c <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002272:	2200      	movs	r2, #0
 8002274:	2100      	movs	r1, #0
 8002276:	f04f 30ff 	mov.w	r0, #4294967295
 800227a:	f000 f998 	bl	80025ae <HAL_NVIC_SetPriority>
	initialized = TRUE;
 800227e:	4b04      	ldr	r3, [pc, #16]	; (8002290 <Systick_init+0x40>)
 8002280:	2201      	movs	r2, #1
 8002282:	601a      	str	r2, [r3, #0]
}
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000dac 	.word	0x20000dac
 8002290:	20000dec 	.word	0x20000dec

08002294 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800229a:	f000 f895 	bl	80023c8 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 800229e:	f000 f9bc 	bl	800261a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 80022a2:	4b0f      	ldr	r3, [pc, #60]	; (80022e0 <SysTick_Handler+0x4c>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d101      	bne.n	80022ae <SysTick_Handler+0x1a>
		Systick_init();
 80022aa:	f7ff ffd1 	bl	8002250 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80022ae:	2300      	movs	r3, #0
 80022b0:	71fb      	strb	r3, [r7, #7]
 80022b2:	e00d      	b.n	80022d0 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	4a0b      	ldr	r2, [pc, #44]	; (80022e4 <SysTick_Handler+0x50>)
 80022b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d004      	beq.n	80022ca <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	4a08      	ldr	r2, [pc, #32]	; (80022e4 <SysTick_Handler+0x50>)
 80022c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022c8:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	3301      	adds	r3, #1
 80022ce:	71fb      	strb	r3, [r7, #7]
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	2b0f      	cmp	r3, #15
 80022d4:	d9ee      	bls.n	80022b4 <SysTick_Handler+0x20>
	}
}
 80022d6:	bf00      	nop
 80022d8:	bf00      	nop
 80022da:	3708      	adds	r7, #8
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	20000dec 	.word	0x20000dec
 80022e4:	20000dac 	.word	0x20000dac

080022e8 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 80022f0:	4b10      	ldr	r3, [pc, #64]	; (8002334 <Systick_add_callback_function+0x4c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <Systick_add_callback_function+0x14>
		Systick_init();
 80022f8:	f7ff ffaa 	bl	8002250 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80022fc:	2300      	movs	r3, #0
 80022fe:	73fb      	strb	r3, [r7, #15]
 8002300:	e00f      	b.n	8002322 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouvé une place libre ?
 8002302:	7bfb      	ldrb	r3, [r7, #15]
 8002304:	4a0c      	ldr	r2, [pc, #48]	; (8002338 <Systick_add_callback_function+0x50>)
 8002306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d106      	bne.n	800231c <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 800230e:	7bfb      	ldrb	r3, [r7, #15]
 8002310:	4909      	ldr	r1, [pc, #36]	; (8002338 <Systick_add_callback_function+0x50>)
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002318:	2301      	movs	r3, #1
 800231a:	e006      	b.n	800232a <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	3301      	adds	r3, #1
 8002320:	73fb      	strb	r3, [r7, #15]
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	2b0f      	cmp	r3, #15
 8002326:	d9ec      	bls.n	8002302 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002328:	2300      	movs	r3, #0

}
 800232a:	4618      	mov	r0, r3
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000dec 	.word	0x20000dec
 8002338:	20000dac 	.word	0x20000dac

0800233c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002340:	4b08      	ldr	r3, [pc, #32]	; (8002364 <HAL_Init+0x28>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a07      	ldr	r2, [pc, #28]	; (8002364 <HAL_Init+0x28>)
 8002346:	f043 0310 	orr.w	r3, r3, #16
 800234a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800234c:	2003      	movs	r0, #3
 800234e:	f000 f923 	bl	8002598 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002352:	200f      	movs	r0, #15
 8002354:	f000 f808 	bl	8002368 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002358:	f7fe fe66 	bl	8001028 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40022000 	.word	0x40022000

08002368 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002370:	4b12      	ldr	r3, [pc, #72]	; (80023bc <HAL_InitTick+0x54>)
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_InitTick+0x58>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	4619      	mov	r1, r3
 800237a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800237e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002382:	fbb2 f3f3 	udiv	r3, r2, r3
 8002386:	4618      	mov	r0, r3
 8002388:	f000 f93b 	bl	8002602 <HAL_SYSTICK_Config>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e00e      	b.n	80023b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b0f      	cmp	r3, #15
 800239a:	d80a      	bhi.n	80023b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800239c:	2200      	movs	r2, #0
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	f04f 30ff 	mov.w	r0, #4294967295
 80023a4:	f000 f903 	bl	80025ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023a8:	4a06      	ldr	r2, [pc, #24]	; (80023c4 <HAL_InitTick+0x5c>)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	e000      	b.n	80023b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3708      	adds	r7, #8
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	20000010 	.word	0x20000010
 80023c0:	20000018 	.word	0x20000018
 80023c4:	20000014 	.word	0x20000014

080023c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <HAL_IncTick+0x1c>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <HAL_IncTick+0x20>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4413      	add	r3, r2
 80023d8:	4a03      	ldr	r2, [pc, #12]	; (80023e8 <HAL_IncTick+0x20>)
 80023da:	6013      	str	r3, [r2, #0]
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	20000018 	.word	0x20000018
 80023e8:	20000ec4 	.word	0x20000ec4

080023ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  return uwTick;
 80023f0:	4b02      	ldr	r3, [pc, #8]	; (80023fc <HAL_GetTick+0x10>)
 80023f2:	681b      	ldr	r3, [r3, #0]
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr
 80023fc:	20000ec4 	.word	0x20000ec4

08002400 <__NVIC_SetPriorityGrouping>:
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002410:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <__NVIC_SetPriorityGrouping+0x44>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002416:	68ba      	ldr	r2, [r7, #8]
 8002418:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800241c:	4013      	ands	r3, r2
 800241e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002428:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800242c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002432:	4a04      	ldr	r2, [pc, #16]	; (8002444 <__NVIC_SetPriorityGrouping+0x44>)
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	60d3      	str	r3, [r2, #12]
}
 8002438:	bf00      	nop
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	bc80      	pop	{r7}
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	e000ed00 	.word	0xe000ed00

08002448 <__NVIC_GetPriorityGrouping>:
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800244c:	4b04      	ldr	r3, [pc, #16]	; (8002460 <__NVIC_GetPriorityGrouping+0x18>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	0a1b      	lsrs	r3, r3, #8
 8002452:	f003 0307 	and.w	r3, r3, #7
}
 8002456:	4618      	mov	r0, r3
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	e000ed00 	.word	0xe000ed00

08002464 <__NVIC_EnableIRQ>:
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	4603      	mov	r3, r0
 800246c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	2b00      	cmp	r3, #0
 8002474:	db0b      	blt.n	800248e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	f003 021f 	and.w	r2, r3, #31
 800247c:	4906      	ldr	r1, [pc, #24]	; (8002498 <__NVIC_EnableIRQ+0x34>)
 800247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002482:	095b      	lsrs	r3, r3, #5
 8002484:	2001      	movs	r0, #1
 8002486:	fa00 f202 	lsl.w	r2, r0, r2
 800248a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr
 8002498:	e000e100 	.word	0xe000e100

0800249c <__NVIC_SetPriority>:
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	6039      	str	r1, [r7, #0]
 80024a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	db0a      	blt.n	80024c6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	490c      	ldr	r1, [pc, #48]	; (80024e8 <__NVIC_SetPriority+0x4c>)
 80024b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ba:	0112      	lsls	r2, r2, #4
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	440b      	add	r3, r1
 80024c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024c4:	e00a      	b.n	80024dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	4908      	ldr	r1, [pc, #32]	; (80024ec <__NVIC_SetPriority+0x50>)
 80024cc:	79fb      	ldrb	r3, [r7, #7]
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	3b04      	subs	r3, #4
 80024d4:	0112      	lsls	r2, r2, #4
 80024d6:	b2d2      	uxtb	r2, r2
 80024d8:	440b      	add	r3, r1
 80024da:	761a      	strb	r2, [r3, #24]
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	e000e100 	.word	0xe000e100
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <NVIC_EncodePriority>:
{
 80024f0:	b480      	push	{r7}
 80024f2:	b089      	sub	sp, #36	; 0x24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f1c3 0307 	rsb	r3, r3, #7
 800250a:	2b04      	cmp	r3, #4
 800250c:	bf28      	it	cs
 800250e:	2304      	movcs	r3, #4
 8002510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	3304      	adds	r3, #4
 8002516:	2b06      	cmp	r3, #6
 8002518:	d902      	bls.n	8002520 <NVIC_EncodePriority+0x30>
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	3b03      	subs	r3, #3
 800251e:	e000      	b.n	8002522 <NVIC_EncodePriority+0x32>
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002524:	f04f 32ff 	mov.w	r2, #4294967295
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43da      	mvns	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	401a      	ands	r2, r3
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002538:	f04f 31ff 	mov.w	r1, #4294967295
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	fa01 f303 	lsl.w	r3, r1, r3
 8002542:	43d9      	mvns	r1, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002548:	4313      	orrs	r3, r2
}
 800254a:	4618      	mov	r0, r3
 800254c:	3724      	adds	r7, #36	; 0x24
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr

08002554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3b01      	subs	r3, #1
 8002560:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002564:	d301      	bcc.n	800256a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002566:	2301      	movs	r3, #1
 8002568:	e00f      	b.n	800258a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800256a:	4a0a      	ldr	r2, [pc, #40]	; (8002594 <SysTick_Config+0x40>)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3b01      	subs	r3, #1
 8002570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002572:	210f      	movs	r1, #15
 8002574:	f04f 30ff 	mov.w	r0, #4294967295
 8002578:	f7ff ff90 	bl	800249c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800257c:	4b05      	ldr	r3, [pc, #20]	; (8002594 <SysTick_Config+0x40>)
 800257e:	2200      	movs	r2, #0
 8002580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002582:	4b04      	ldr	r3, [pc, #16]	; (8002594 <SysTick_Config+0x40>)
 8002584:	2207      	movs	r2, #7
 8002586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	e000e010 	.word	0xe000e010

08002598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff ff2d 	bl	8002400 <__NVIC_SetPriorityGrouping>
}
 80025a6:	bf00      	nop
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b086      	sub	sp, #24
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
 80025ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025c0:	f7ff ff42 	bl	8002448 <__NVIC_GetPriorityGrouping>
 80025c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	68b9      	ldr	r1, [r7, #8]
 80025ca:	6978      	ldr	r0, [r7, #20]
 80025cc:	f7ff ff90 	bl	80024f0 <NVIC_EncodePriority>
 80025d0:	4602      	mov	r2, r0
 80025d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025d6:	4611      	mov	r1, r2
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff5f 	bl	800249c <__NVIC_SetPriority>
}
 80025de:	bf00      	nop
 80025e0:	3718      	adds	r7, #24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	4603      	mov	r3, r0
 80025ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff35 	bl	8002464 <__NVIC_EnableIRQ>
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ffa2 	bl	8002554 <SysTick_Config>
 8002610:	4603      	mov	r3, r0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800261e:	f000 f802 	bl	8002626 <HAL_SYSTICK_Callback>
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002626:	b480      	push	{r7}
 8002628:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800262a:	bf00      	nop
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr
	...

08002634 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800263c:	2300      	movs	r3, #0
 800263e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002646:	2b02      	cmp	r3, #2
 8002648:	d005      	beq.n	8002656 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2204      	movs	r2, #4
 800264e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	73fb      	strb	r3, [r7, #15]
 8002654:	e051      	b.n	80026fa <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 020e 	bic.w	r2, r2, #14
 8002664:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0201 	bic.w	r2, r2, #1
 8002674:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a22      	ldr	r2, [pc, #136]	; (8002704 <HAL_DMA_Abort_IT+0xd0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d029      	beq.n	80026d4 <HAL_DMA_Abort_IT+0xa0>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a20      	ldr	r2, [pc, #128]	; (8002708 <HAL_DMA_Abort_IT+0xd4>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d022      	beq.n	80026d0 <HAL_DMA_Abort_IT+0x9c>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a1f      	ldr	r2, [pc, #124]	; (800270c <HAL_DMA_Abort_IT+0xd8>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d01a      	beq.n	80026ca <HAL_DMA_Abort_IT+0x96>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a1d      	ldr	r2, [pc, #116]	; (8002710 <HAL_DMA_Abort_IT+0xdc>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d012      	beq.n	80026c4 <HAL_DMA_Abort_IT+0x90>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a1c      	ldr	r2, [pc, #112]	; (8002714 <HAL_DMA_Abort_IT+0xe0>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d00a      	beq.n	80026be <HAL_DMA_Abort_IT+0x8a>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a1a      	ldr	r2, [pc, #104]	; (8002718 <HAL_DMA_Abort_IT+0xe4>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d102      	bne.n	80026b8 <HAL_DMA_Abort_IT+0x84>
 80026b2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80026b6:	e00e      	b.n	80026d6 <HAL_DMA_Abort_IT+0xa2>
 80026b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026bc:	e00b      	b.n	80026d6 <HAL_DMA_Abort_IT+0xa2>
 80026be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026c2:	e008      	b.n	80026d6 <HAL_DMA_Abort_IT+0xa2>
 80026c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026c8:	e005      	b.n	80026d6 <HAL_DMA_Abort_IT+0xa2>
 80026ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026ce:	e002      	b.n	80026d6 <HAL_DMA_Abort_IT+0xa2>
 80026d0:	2310      	movs	r3, #16
 80026d2:	e000      	b.n	80026d6 <HAL_DMA_Abort_IT+0xa2>
 80026d4:	2301      	movs	r3, #1
 80026d6:	4a11      	ldr	r2, [pc, #68]	; (800271c <HAL_DMA_Abort_IT+0xe8>)
 80026d8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d003      	beq.n	80026fa <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	4798      	blx	r3
    } 
  }
  return status;
 80026fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3710      	adds	r7, #16
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40020008 	.word	0x40020008
 8002708:	4002001c 	.word	0x4002001c
 800270c:	40020030 	.word	0x40020030
 8002710:	40020044 	.word	0x40020044
 8002714:	40020058 	.word	0x40020058
 8002718:	4002006c 	.word	0x4002006c
 800271c:	40020000 	.word	0x40020000

08002720 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002720:	b480      	push	{r7}
 8002722:	b08b      	sub	sp, #44	; 0x2c
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800272a:	2300      	movs	r3, #0
 800272c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800272e:	2300      	movs	r3, #0
 8002730:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002732:	e169      	b.n	8002a08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002734:	2201      	movs	r2, #1
 8002736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	69fa      	ldr	r2, [r7, #28]
 8002744:	4013      	ands	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002748:	69ba      	ldr	r2, [r7, #24]
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	429a      	cmp	r2, r3
 800274e:	f040 8158 	bne.w	8002a02 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	4a9a      	ldr	r2, [pc, #616]	; (80029c0 <HAL_GPIO_Init+0x2a0>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d05e      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 800275c:	4a98      	ldr	r2, [pc, #608]	; (80029c0 <HAL_GPIO_Init+0x2a0>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d875      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 8002762:	4a98      	ldr	r2, [pc, #608]	; (80029c4 <HAL_GPIO_Init+0x2a4>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d058      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 8002768:	4a96      	ldr	r2, [pc, #600]	; (80029c4 <HAL_GPIO_Init+0x2a4>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d86f      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 800276e:	4a96      	ldr	r2, [pc, #600]	; (80029c8 <HAL_GPIO_Init+0x2a8>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d052      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 8002774:	4a94      	ldr	r2, [pc, #592]	; (80029c8 <HAL_GPIO_Init+0x2a8>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d869      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 800277a:	4a94      	ldr	r2, [pc, #592]	; (80029cc <HAL_GPIO_Init+0x2ac>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d04c      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 8002780:	4a92      	ldr	r2, [pc, #584]	; (80029cc <HAL_GPIO_Init+0x2ac>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d863      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 8002786:	4a92      	ldr	r2, [pc, #584]	; (80029d0 <HAL_GPIO_Init+0x2b0>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d046      	beq.n	800281a <HAL_GPIO_Init+0xfa>
 800278c:	4a90      	ldr	r2, [pc, #576]	; (80029d0 <HAL_GPIO_Init+0x2b0>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d85d      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 8002792:	2b12      	cmp	r3, #18
 8002794:	d82a      	bhi.n	80027ec <HAL_GPIO_Init+0xcc>
 8002796:	2b12      	cmp	r3, #18
 8002798:	d859      	bhi.n	800284e <HAL_GPIO_Init+0x12e>
 800279a:	a201      	add	r2, pc, #4	; (adr r2, 80027a0 <HAL_GPIO_Init+0x80>)
 800279c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a0:	0800281b 	.word	0x0800281b
 80027a4:	080027f5 	.word	0x080027f5
 80027a8:	08002807 	.word	0x08002807
 80027ac:	08002849 	.word	0x08002849
 80027b0:	0800284f 	.word	0x0800284f
 80027b4:	0800284f 	.word	0x0800284f
 80027b8:	0800284f 	.word	0x0800284f
 80027bc:	0800284f 	.word	0x0800284f
 80027c0:	0800284f 	.word	0x0800284f
 80027c4:	0800284f 	.word	0x0800284f
 80027c8:	0800284f 	.word	0x0800284f
 80027cc:	0800284f 	.word	0x0800284f
 80027d0:	0800284f 	.word	0x0800284f
 80027d4:	0800284f 	.word	0x0800284f
 80027d8:	0800284f 	.word	0x0800284f
 80027dc:	0800284f 	.word	0x0800284f
 80027e0:	0800284f 	.word	0x0800284f
 80027e4:	080027fd 	.word	0x080027fd
 80027e8:	08002811 	.word	0x08002811
 80027ec:	4a79      	ldr	r2, [pc, #484]	; (80029d4 <HAL_GPIO_Init+0x2b4>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d013      	beq.n	800281a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027f2:	e02c      	b.n	800284e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	623b      	str	r3, [r7, #32]
          break;
 80027fa:	e029      	b.n	8002850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	3304      	adds	r3, #4
 8002802:	623b      	str	r3, [r7, #32]
          break;
 8002804:	e024      	b.n	8002850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	3308      	adds	r3, #8
 800280c:	623b      	str	r3, [r7, #32]
          break;
 800280e:	e01f      	b.n	8002850 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	330c      	adds	r3, #12
 8002816:	623b      	str	r3, [r7, #32]
          break;
 8002818:	e01a      	b.n	8002850 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d102      	bne.n	8002828 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002822:	2304      	movs	r3, #4
 8002824:	623b      	str	r3, [r7, #32]
          break;
 8002826:	e013      	b.n	8002850 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d105      	bne.n	800283c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002830:	2308      	movs	r3, #8
 8002832:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	69fa      	ldr	r2, [r7, #28]
 8002838:	611a      	str	r2, [r3, #16]
          break;
 800283a:	e009      	b.n	8002850 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800283c:	2308      	movs	r3, #8
 800283e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69fa      	ldr	r2, [r7, #28]
 8002844:	615a      	str	r2, [r3, #20]
          break;
 8002846:	e003      	b.n	8002850 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002848:	2300      	movs	r3, #0
 800284a:	623b      	str	r3, [r7, #32]
          break;
 800284c:	e000      	b.n	8002850 <HAL_GPIO_Init+0x130>
          break;
 800284e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	2bff      	cmp	r3, #255	; 0xff
 8002854:	d801      	bhi.n	800285a <HAL_GPIO_Init+0x13a>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	e001      	b.n	800285e <HAL_GPIO_Init+0x13e>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	3304      	adds	r3, #4
 800285e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	2bff      	cmp	r3, #255	; 0xff
 8002864:	d802      	bhi.n	800286c <HAL_GPIO_Init+0x14c>
 8002866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	e002      	b.n	8002872 <HAL_GPIO_Init+0x152>
 800286c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286e:	3b08      	subs	r3, #8
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	210f      	movs	r1, #15
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	fa01 f303 	lsl.w	r3, r1, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	401a      	ands	r2, r3
 8002884:	6a39      	ldr	r1, [r7, #32]
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	fa01 f303 	lsl.w	r3, r1, r3
 800288c:	431a      	orrs	r2, r3
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	f000 80b1 	beq.w	8002a02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028a0:	4b4d      	ldr	r3, [pc, #308]	; (80029d8 <HAL_GPIO_Init+0x2b8>)
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	4a4c      	ldr	r2, [pc, #304]	; (80029d8 <HAL_GPIO_Init+0x2b8>)
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	6193      	str	r3, [r2, #24]
 80028ac:	4b4a      	ldr	r3, [pc, #296]	; (80029d8 <HAL_GPIO_Init+0x2b8>)
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f003 0301 	and.w	r3, r3, #1
 80028b4:	60bb      	str	r3, [r7, #8]
 80028b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028b8:	4a48      	ldr	r2, [pc, #288]	; (80029dc <HAL_GPIO_Init+0x2bc>)
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	089b      	lsrs	r3, r3, #2
 80028be:	3302      	adds	r3, #2
 80028c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c8:	f003 0303 	and.w	r3, r3, #3
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	220f      	movs	r2, #15
 80028d0:	fa02 f303 	lsl.w	r3, r2, r3
 80028d4:	43db      	mvns	r3, r3
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	4013      	ands	r3, r2
 80028da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a40      	ldr	r2, [pc, #256]	; (80029e0 <HAL_GPIO_Init+0x2c0>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d013      	beq.n	800290c <HAL_GPIO_Init+0x1ec>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a3f      	ldr	r2, [pc, #252]	; (80029e4 <HAL_GPIO_Init+0x2c4>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d00d      	beq.n	8002908 <HAL_GPIO_Init+0x1e8>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a3e      	ldr	r2, [pc, #248]	; (80029e8 <HAL_GPIO_Init+0x2c8>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d007      	beq.n	8002904 <HAL_GPIO_Init+0x1e4>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a3d      	ldr	r2, [pc, #244]	; (80029ec <HAL_GPIO_Init+0x2cc>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d101      	bne.n	8002900 <HAL_GPIO_Init+0x1e0>
 80028fc:	2303      	movs	r3, #3
 80028fe:	e006      	b.n	800290e <HAL_GPIO_Init+0x1ee>
 8002900:	2304      	movs	r3, #4
 8002902:	e004      	b.n	800290e <HAL_GPIO_Init+0x1ee>
 8002904:	2302      	movs	r3, #2
 8002906:	e002      	b.n	800290e <HAL_GPIO_Init+0x1ee>
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <HAL_GPIO_Init+0x1ee>
 800290c:	2300      	movs	r3, #0
 800290e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002910:	f002 0203 	and.w	r2, r2, #3
 8002914:	0092      	lsls	r2, r2, #2
 8002916:	4093      	lsls	r3, r2
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	4313      	orrs	r3, r2
 800291c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800291e:	492f      	ldr	r1, [pc, #188]	; (80029dc <HAL_GPIO_Init+0x2bc>)
 8002920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002922:	089b      	lsrs	r3, r3, #2
 8002924:	3302      	adds	r3, #2
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d006      	beq.n	8002946 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002938:	4b2d      	ldr	r3, [pc, #180]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	492c      	ldr	r1, [pc, #176]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	4313      	orrs	r3, r2
 8002942:	600b      	str	r3, [r1, #0]
 8002944:	e006      	b.n	8002954 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002946:	4b2a      	ldr	r3, [pc, #168]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	43db      	mvns	r3, r3
 800294e:	4928      	ldr	r1, [pc, #160]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 8002950:	4013      	ands	r3, r2
 8002952:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d006      	beq.n	800296e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002960:	4b23      	ldr	r3, [pc, #140]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	4922      	ldr	r1, [pc, #136]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	4313      	orrs	r3, r2
 800296a:	604b      	str	r3, [r1, #4]
 800296c:	e006      	b.n	800297c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800296e:	4b20      	ldr	r3, [pc, #128]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 8002970:	685a      	ldr	r2, [r3, #4]
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	43db      	mvns	r3, r3
 8002976:	491e      	ldr	r1, [pc, #120]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 8002978:	4013      	ands	r3, r2
 800297a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d006      	beq.n	8002996 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002988:	4b19      	ldr	r3, [pc, #100]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	4918      	ldr	r1, [pc, #96]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	4313      	orrs	r3, r2
 8002992:	608b      	str	r3, [r1, #8]
 8002994:	e006      	b.n	80029a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002996:	4b16      	ldr	r3, [pc, #88]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 8002998:	689a      	ldr	r2, [r3, #8]
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	43db      	mvns	r3, r3
 800299e:	4914      	ldr	r1, [pc, #80]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 80029a0:	4013      	ands	r3, r2
 80029a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d021      	beq.n	80029f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029b0:	4b0f      	ldr	r3, [pc, #60]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 80029b2:	68da      	ldr	r2, [r3, #12]
 80029b4:	490e      	ldr	r1, [pc, #56]	; (80029f0 <HAL_GPIO_Init+0x2d0>)
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	60cb      	str	r3, [r1, #12]
 80029bc:	e021      	b.n	8002a02 <HAL_GPIO_Init+0x2e2>
 80029be:	bf00      	nop
 80029c0:	10320000 	.word	0x10320000
 80029c4:	10310000 	.word	0x10310000
 80029c8:	10220000 	.word	0x10220000
 80029cc:	10210000 	.word	0x10210000
 80029d0:	10120000 	.word	0x10120000
 80029d4:	10110000 	.word	0x10110000
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40010000 	.word	0x40010000
 80029e0:	40010800 	.word	0x40010800
 80029e4:	40010c00 	.word	0x40010c00
 80029e8:	40011000 	.word	0x40011000
 80029ec:	40011400 	.word	0x40011400
 80029f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029f4:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <HAL_GPIO_Init+0x304>)
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	43db      	mvns	r3, r3
 80029fc:	4909      	ldr	r1, [pc, #36]	; (8002a24 <HAL_GPIO_Init+0x304>)
 80029fe:	4013      	ands	r3, r2
 8002a00:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a04:	3301      	adds	r3, #1
 8002a06:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	f47f ae8e 	bne.w	8002734 <HAL_GPIO_Init+0x14>
  }
}
 8002a18:	bf00      	nop
 8002a1a:	bf00      	nop
 8002a1c:	372c      	adds	r7, #44	; 0x2c
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr
 8002a24:	40010400 	.word	0x40010400

08002a28 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	460b      	mov	r3, r1
 8002a32:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	68da      	ldr	r2, [r3, #12]
 8002a38:	887b      	ldrh	r3, [r7, #2]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d003      	beq.n	8002a48 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a40:	887a      	ldrh	r2, [r7, #2]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8002a46:	e002      	b.n	8002a4e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a48:	887a      	ldrh	r2, [r7, #2]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	611a      	str	r2, [r3, #16]
}
 8002a4e:	bf00      	nop
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bc80      	pop	{r7}
 8002a56:	4770      	bx	lr

08002a58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e26c      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f000 8087 	beq.w	8002b86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a78:	4b92      	ldr	r3, [pc, #584]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 030c 	and.w	r3, r3, #12
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	d00c      	beq.n	8002a9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a84:	4b8f      	ldr	r3, [pc, #572]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 030c 	and.w	r3, r3, #12
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d112      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x5e>
 8002a90:	4b8c      	ldr	r3, [pc, #560]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a9c:	d10b      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a9e:	4b89      	ldr	r3, [pc, #548]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d06c      	beq.n	8002b84 <HAL_RCC_OscConfig+0x12c>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d168      	bne.n	8002b84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e246      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002abe:	d106      	bne.n	8002ace <HAL_RCC_OscConfig+0x76>
 8002ac0:	4b80      	ldr	r3, [pc, #512]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a7f      	ldr	r2, [pc, #508]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002ac6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	e02e      	b.n	8002b2c <HAL_RCC_OscConfig+0xd4>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10c      	bne.n	8002af0 <HAL_RCC_OscConfig+0x98>
 8002ad6:	4b7b      	ldr	r3, [pc, #492]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a7a      	ldr	r2, [pc, #488]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002adc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ae0:	6013      	str	r3, [r2, #0]
 8002ae2:	4b78      	ldr	r3, [pc, #480]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a77      	ldr	r2, [pc, #476]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002ae8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aec:	6013      	str	r3, [r2, #0]
 8002aee:	e01d      	b.n	8002b2c <HAL_RCC_OscConfig+0xd4>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002af8:	d10c      	bne.n	8002b14 <HAL_RCC_OscConfig+0xbc>
 8002afa:	4b72      	ldr	r3, [pc, #456]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a71      	ldr	r2, [pc, #452]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b04:	6013      	str	r3, [r2, #0]
 8002b06:	4b6f      	ldr	r3, [pc, #444]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a6e      	ldr	r2, [pc, #440]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	e00b      	b.n	8002b2c <HAL_RCC_OscConfig+0xd4>
 8002b14:	4b6b      	ldr	r3, [pc, #428]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a6a      	ldr	r2, [pc, #424]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b1e:	6013      	str	r3, [r2, #0]
 8002b20:	4b68      	ldr	r3, [pc, #416]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a67      	ldr	r2, [pc, #412]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d013      	beq.n	8002b5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b34:	f7ff fc5a 	bl	80023ec <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b3a:	e008      	b.n	8002b4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b3c:	f7ff fc56 	bl	80023ec <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b64      	cmp	r3, #100	; 0x64
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e1fa      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b4e:	4b5d      	ldr	r3, [pc, #372]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0f0      	beq.n	8002b3c <HAL_RCC_OscConfig+0xe4>
 8002b5a:	e014      	b.n	8002b86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b5c:	f7ff fc46 	bl	80023ec <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b64:	f7ff fc42 	bl	80023ec <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b64      	cmp	r3, #100	; 0x64
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e1e6      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b76:	4b53      	ldr	r3, [pc, #332]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d1f0      	bne.n	8002b64 <HAL_RCC_OscConfig+0x10c>
 8002b82:	e000      	b.n	8002b86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0302 	and.w	r3, r3, #2
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d063      	beq.n	8002c5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b92:	4b4c      	ldr	r3, [pc, #304]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d00b      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b9e:	4b49      	ldr	r3, [pc, #292]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f003 030c 	and.w	r3, r3, #12
 8002ba6:	2b08      	cmp	r3, #8
 8002ba8:	d11c      	bne.n	8002be4 <HAL_RCC_OscConfig+0x18c>
 8002baa:	4b46      	ldr	r3, [pc, #280]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d116      	bne.n	8002be4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bb6:	4b43      	ldr	r3, [pc, #268]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d005      	beq.n	8002bce <HAL_RCC_OscConfig+0x176>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	2b01      	cmp	r3, #1
 8002bc8:	d001      	beq.n	8002bce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e1ba      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bce:	4b3d      	ldr	r3, [pc, #244]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	4939      	ldr	r1, [pc, #228]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002be2:	e03a      	b.n	8002c5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	691b      	ldr	r3, [r3, #16]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d020      	beq.n	8002c2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bec:	4b36      	ldr	r3, [pc, #216]	; (8002cc8 <HAL_RCC_OscConfig+0x270>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf2:	f7ff fbfb 	bl	80023ec <HAL_GetTick>
 8002bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bf8:	e008      	b.n	8002c0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bfa:	f7ff fbf7 	bl	80023ec <HAL_GetTick>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	2b02      	cmp	r3, #2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e19b      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0c:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d0f0      	beq.n	8002bfa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c18:	4b2a      	ldr	r3, [pc, #168]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	4927      	ldr	r1, [pc, #156]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	600b      	str	r3, [r1, #0]
 8002c2c:	e015      	b.n	8002c5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c2e:	4b26      	ldr	r3, [pc, #152]	; (8002cc8 <HAL_RCC_OscConfig+0x270>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c34:	f7ff fbda 	bl	80023ec <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c3c:	f7ff fbd6 	bl	80023ec <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e17a      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c4e:	4b1d      	ldr	r3, [pc, #116]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1f0      	bne.n	8002c3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f003 0308 	and.w	r3, r3, #8
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d03a      	beq.n	8002cdc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d019      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c6e:	4b17      	ldr	r3, [pc, #92]	; (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002c70:	2201      	movs	r2, #1
 8002c72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c74:	f7ff fbba 	bl	80023ec <HAL_GetTick>
 8002c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c7c:	f7ff fbb6 	bl	80023ec <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e15a      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c8e:	4b0d      	ldr	r3, [pc, #52]	; (8002cc4 <HAL_RCC_OscConfig+0x26c>)
 8002c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d0f0      	beq.n	8002c7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c9a:	2001      	movs	r0, #1
 8002c9c:	f000 fad8 	bl	8003250 <RCC_Delay>
 8002ca0:	e01c      	b.n	8002cdc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ca2:	4b0a      	ldr	r3, [pc, #40]	; (8002ccc <HAL_RCC_OscConfig+0x274>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca8:	f7ff fba0 	bl	80023ec <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cae:	e00f      	b.n	8002cd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb0:	f7ff fb9c 	bl	80023ec <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d908      	bls.n	8002cd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	e140      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
 8002cc2:	bf00      	nop
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	42420000 	.word	0x42420000
 8002ccc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cd0:	4b9e      	ldr	r3, [pc, #632]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d1e9      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 80a6 	beq.w	8002e36 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cea:	2300      	movs	r3, #0
 8002cec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cee:	4b97      	ldr	r3, [pc, #604]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002cf0:	69db      	ldr	r3, [r3, #28]
 8002cf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10d      	bne.n	8002d16 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cfa:	4b94      	ldr	r3, [pc, #592]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	4a93      	ldr	r2, [pc, #588]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d04:	61d3      	str	r3, [r2, #28]
 8002d06:	4b91      	ldr	r3, [pc, #580]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d0e:	60bb      	str	r3, [r7, #8]
 8002d10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d12:	2301      	movs	r3, #1
 8002d14:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d16:	4b8e      	ldr	r3, [pc, #568]	; (8002f50 <HAL_RCC_OscConfig+0x4f8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d118      	bne.n	8002d54 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d22:	4b8b      	ldr	r3, [pc, #556]	; (8002f50 <HAL_RCC_OscConfig+0x4f8>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a8a      	ldr	r2, [pc, #552]	; (8002f50 <HAL_RCC_OscConfig+0x4f8>)
 8002d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d2e:	f7ff fb5d 	bl	80023ec <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d34:	e008      	b.n	8002d48 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d36:	f7ff fb59 	bl	80023ec <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b64      	cmp	r3, #100	; 0x64
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e0fd      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d48:	4b81      	ldr	r3, [pc, #516]	; (8002f50 <HAL_RCC_OscConfig+0x4f8>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d0f0      	beq.n	8002d36 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d106      	bne.n	8002d6a <HAL_RCC_OscConfig+0x312>
 8002d5c:	4b7b      	ldr	r3, [pc, #492]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	4a7a      	ldr	r2, [pc, #488]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d62:	f043 0301 	orr.w	r3, r3, #1
 8002d66:	6213      	str	r3, [r2, #32]
 8002d68:	e02d      	b.n	8002dc6 <HAL_RCC_OscConfig+0x36e>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d10c      	bne.n	8002d8c <HAL_RCC_OscConfig+0x334>
 8002d72:	4b76      	ldr	r3, [pc, #472]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d74:	6a1b      	ldr	r3, [r3, #32]
 8002d76:	4a75      	ldr	r2, [pc, #468]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d78:	f023 0301 	bic.w	r3, r3, #1
 8002d7c:	6213      	str	r3, [r2, #32]
 8002d7e:	4b73      	ldr	r3, [pc, #460]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d80:	6a1b      	ldr	r3, [r3, #32]
 8002d82:	4a72      	ldr	r2, [pc, #456]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d84:	f023 0304 	bic.w	r3, r3, #4
 8002d88:	6213      	str	r3, [r2, #32]
 8002d8a:	e01c      	b.n	8002dc6 <HAL_RCC_OscConfig+0x36e>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	2b05      	cmp	r3, #5
 8002d92:	d10c      	bne.n	8002dae <HAL_RCC_OscConfig+0x356>
 8002d94:	4b6d      	ldr	r3, [pc, #436]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	4a6c      	ldr	r2, [pc, #432]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002d9a:	f043 0304 	orr.w	r3, r3, #4
 8002d9e:	6213      	str	r3, [r2, #32]
 8002da0:	4b6a      	ldr	r3, [pc, #424]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002da2:	6a1b      	ldr	r3, [r3, #32]
 8002da4:	4a69      	ldr	r2, [pc, #420]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002da6:	f043 0301 	orr.w	r3, r3, #1
 8002daa:	6213      	str	r3, [r2, #32]
 8002dac:	e00b      	b.n	8002dc6 <HAL_RCC_OscConfig+0x36e>
 8002dae:	4b67      	ldr	r3, [pc, #412]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002db0:	6a1b      	ldr	r3, [r3, #32]
 8002db2:	4a66      	ldr	r2, [pc, #408]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002db4:	f023 0301 	bic.w	r3, r3, #1
 8002db8:	6213      	str	r3, [r2, #32]
 8002dba:	4b64      	ldr	r3, [pc, #400]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	4a63      	ldr	r2, [pc, #396]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002dc0:	f023 0304 	bic.w	r3, r3, #4
 8002dc4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d015      	beq.n	8002dfa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dce:	f7ff fb0d 	bl	80023ec <HAL_GetTick>
 8002dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd4:	e00a      	b.n	8002dec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd6:	f7ff fb09 	bl	80023ec <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	1ad3      	subs	r3, r2, r3
 8002de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d901      	bls.n	8002dec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e0ab      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dec:	4b57      	ldr	r3, [pc, #348]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002dee:	6a1b      	ldr	r3, [r3, #32]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d0ee      	beq.n	8002dd6 <HAL_RCC_OscConfig+0x37e>
 8002df8:	e014      	b.n	8002e24 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dfa:	f7ff faf7 	bl	80023ec <HAL_GetTick>
 8002dfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e00:	e00a      	b.n	8002e18 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e02:	f7ff faf3 	bl	80023ec <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d901      	bls.n	8002e18 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e095      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e18:	4b4c      	ldr	r3, [pc, #304]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1ee      	bne.n	8002e02 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e24:	7dfb      	ldrb	r3, [r7, #23]
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d105      	bne.n	8002e36 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e2a:	4b48      	ldr	r3, [pc, #288]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002e2c:	69db      	ldr	r3, [r3, #28]
 8002e2e:	4a47      	ldr	r2, [pc, #284]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e34:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f000 8081 	beq.w	8002f42 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e40:	4b42      	ldr	r3, [pc, #264]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f003 030c 	and.w	r3, r3, #12
 8002e48:	2b08      	cmp	r3, #8
 8002e4a:	d061      	beq.n	8002f10 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69db      	ldr	r3, [r3, #28]
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d146      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e54:	4b3f      	ldr	r3, [pc, #252]	; (8002f54 <HAL_RCC_OscConfig+0x4fc>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e5a:	f7ff fac7 	bl	80023ec <HAL_GetTick>
 8002e5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e60:	e008      	b.n	8002e74 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e62:	f7ff fac3 	bl	80023ec <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e067      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e74:	4b35      	ldr	r3, [pc, #212]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1f0      	bne.n	8002e62 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e88:	d108      	bne.n	8002e9c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e8a:	4b30      	ldr	r3, [pc, #192]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	492d      	ldr	r1, [pc, #180]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e9c:	4b2b      	ldr	r3, [pc, #172]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a19      	ldr	r1, [r3, #32]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	430b      	orrs	r3, r1
 8002eae:	4927      	ldr	r1, [pc, #156]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eb4:	4b27      	ldr	r3, [pc, #156]	; (8002f54 <HAL_RCC_OscConfig+0x4fc>)
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eba:	f7ff fa97 	bl	80023ec <HAL_GetTick>
 8002ebe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ec0:	e008      	b.n	8002ed4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec2:	f7ff fa93 	bl	80023ec <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d901      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e037      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ed4:	4b1d      	ldr	r3, [pc, #116]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d0f0      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x46a>
 8002ee0:	e02f      	b.n	8002f42 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee2:	4b1c      	ldr	r3, [pc, #112]	; (8002f54 <HAL_RCC_OscConfig+0x4fc>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee8:	f7ff fa80 	bl	80023ec <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eee:	e008      	b.n	8002f02 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef0:	f7ff fa7c 	bl	80023ec <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e020      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f02:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f0      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x498>
 8002f0e:	e018      	b.n	8002f42 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e013      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <HAL_RCC_OscConfig+0x4f4>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d106      	bne.n	8002f3e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d001      	beq.n	8002f42 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e000      	b.n	8002f44 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	40007000 	.word	0x40007000
 8002f54:	42420060 	.word	0x42420060

08002f58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e0d0      	b.n	800310e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f6c:	4b6a      	ldr	r3, [pc, #424]	; (8003118 <HAL_RCC_ClockConfig+0x1c0>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0307 	and.w	r3, r3, #7
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d910      	bls.n	8002f9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f7a:	4b67      	ldr	r3, [pc, #412]	; (8003118 <HAL_RCC_ClockConfig+0x1c0>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f023 0207 	bic.w	r2, r3, #7
 8002f82:	4965      	ldr	r1, [pc, #404]	; (8003118 <HAL_RCC_ClockConfig+0x1c0>)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f8a:	4b63      	ldr	r3, [pc, #396]	; (8003118 <HAL_RCC_ClockConfig+0x1c0>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d001      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0b8      	b.n	800310e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 0302 	and.w	r3, r3, #2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d020      	beq.n	8002fea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0304 	and.w	r3, r3, #4
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d005      	beq.n	8002fc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fb4:	4b59      	ldr	r3, [pc, #356]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	4a58      	ldr	r2, [pc, #352]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002fba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002fbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0308 	and.w	r3, r3, #8
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fcc:	4b53      	ldr	r3, [pc, #332]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	4a52      	ldr	r2, [pc, #328]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002fd2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002fd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fd8:	4b50      	ldr	r3, [pc, #320]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	494d      	ldr	r1, [pc, #308]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d040      	beq.n	8003078 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d107      	bne.n	800300e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ffe:	4b47      	ldr	r3, [pc, #284]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d115      	bne.n	8003036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e07f      	b.n	800310e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	2b02      	cmp	r3, #2
 8003014:	d107      	bne.n	8003026 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003016:	4b41      	ldr	r3, [pc, #260]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d109      	bne.n	8003036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e073      	b.n	800310e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003026:	4b3d      	ldr	r3, [pc, #244]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e06b      	b.n	800310e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003036:	4b39      	ldr	r3, [pc, #228]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f023 0203 	bic.w	r2, r3, #3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	4936      	ldr	r1, [pc, #216]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8003044:	4313      	orrs	r3, r2
 8003046:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003048:	f7ff f9d0 	bl	80023ec <HAL_GetTick>
 800304c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800304e:	e00a      	b.n	8003066 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003050:	f7ff f9cc 	bl	80023ec <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	f241 3288 	movw	r2, #5000	; 0x1388
 800305e:	4293      	cmp	r3, r2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e053      	b.n	800310e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003066:	4b2d      	ldr	r3, [pc, #180]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f003 020c 	and.w	r2, r3, #12
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	429a      	cmp	r2, r3
 8003076:	d1eb      	bne.n	8003050 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003078:	4b27      	ldr	r3, [pc, #156]	; (8003118 <HAL_RCC_ClockConfig+0x1c0>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f003 0307 	and.w	r3, r3, #7
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	429a      	cmp	r2, r3
 8003084:	d210      	bcs.n	80030a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003086:	4b24      	ldr	r3, [pc, #144]	; (8003118 <HAL_RCC_ClockConfig+0x1c0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f023 0207 	bic.w	r2, r3, #7
 800308e:	4922      	ldr	r1, [pc, #136]	; (8003118 <HAL_RCC_ClockConfig+0x1c0>)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	4313      	orrs	r3, r2
 8003094:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003096:	4b20      	ldr	r3, [pc, #128]	; (8003118 <HAL_RCC_ClockConfig+0x1c0>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d001      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e032      	b.n	800310e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d008      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030b4:	4b19      	ldr	r3, [pc, #100]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	4916      	ldr	r1, [pc, #88]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d009      	beq.n	80030e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80030d2:	4b12      	ldr	r3, [pc, #72]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	490e      	ldr	r1, [pc, #56]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80030e6:	f000 f821 	bl	800312c <HAL_RCC_GetSysClockFreq>
 80030ea:	4602      	mov	r2, r0
 80030ec:	4b0b      	ldr	r3, [pc, #44]	; (800311c <HAL_RCC_ClockConfig+0x1c4>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	091b      	lsrs	r3, r3, #4
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	490a      	ldr	r1, [pc, #40]	; (8003120 <HAL_RCC_ClockConfig+0x1c8>)
 80030f8:	5ccb      	ldrb	r3, [r1, r3]
 80030fa:	fa22 f303 	lsr.w	r3, r2, r3
 80030fe:	4a09      	ldr	r2, [pc, #36]	; (8003124 <HAL_RCC_ClockConfig+0x1cc>)
 8003100:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003102:	4b09      	ldr	r3, [pc, #36]	; (8003128 <HAL_RCC_ClockConfig+0x1d0>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4618      	mov	r0, r3
 8003108:	f7ff f92e 	bl	8002368 <HAL_InitTick>

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3710      	adds	r7, #16
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	40022000 	.word	0x40022000
 800311c:	40021000 	.word	0x40021000
 8003120:	0800a1ec 	.word	0x0800a1ec
 8003124:	20000010 	.word	0x20000010
 8003128:	20000014 	.word	0x20000014

0800312c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800312c:	b490      	push	{r4, r7}
 800312e:	b08a      	sub	sp, #40	; 0x28
 8003130:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003132:	4b2a      	ldr	r3, [pc, #168]	; (80031dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003134:	1d3c      	adds	r4, r7, #4
 8003136:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003138:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800313c:	f240 2301 	movw	r3, #513	; 0x201
 8003140:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
 8003146:	2300      	movs	r3, #0
 8003148:	61bb      	str	r3, [r7, #24]
 800314a:	2300      	movs	r3, #0
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003152:	2300      	movs	r3, #0
 8003154:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003156:	4b22      	ldr	r3, [pc, #136]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	f003 030c 	and.w	r3, r3, #12
 8003162:	2b04      	cmp	r3, #4
 8003164:	d002      	beq.n	800316c <HAL_RCC_GetSysClockFreq+0x40>
 8003166:	2b08      	cmp	r3, #8
 8003168:	d003      	beq.n	8003172 <HAL_RCC_GetSysClockFreq+0x46>
 800316a:	e02d      	b.n	80031c8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800316c:	4b1d      	ldr	r3, [pc, #116]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800316e:	623b      	str	r3, [r7, #32]
      break;
 8003170:	e02d      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	0c9b      	lsrs	r3, r3, #18
 8003176:	f003 030f 	and.w	r3, r3, #15
 800317a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800317e:	4413      	add	r3, r2
 8003180:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003184:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d013      	beq.n	80031b8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003190:	4b13      	ldr	r3, [pc, #76]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	0c5b      	lsrs	r3, r3, #17
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800319e:	4413      	add	r3, r2
 80031a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80031a4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	4a0e      	ldr	r2, [pc, #56]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031aa:	fb02 f203 	mul.w	r2, r2, r3
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031b4:	627b      	str	r3, [r7, #36]	; 0x24
 80031b6:	e004      	b.n	80031c2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	4a0b      	ldr	r2, [pc, #44]	; (80031e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031bc:	fb02 f303 	mul.w	r3, r2, r3
 80031c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80031c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c4:	623b      	str	r3, [r7, #32]
      break;
 80031c6:	e002      	b.n	80031ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80031c8:	4b06      	ldr	r3, [pc, #24]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031ca:	623b      	str	r3, [r7, #32]
      break;
 80031cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ce:	6a3b      	ldr	r3, [r7, #32]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3728      	adds	r7, #40	; 0x28
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bc90      	pop	{r4, r7}
 80031d8:	4770      	bx	lr
 80031da:	bf00      	nop
 80031dc:	0800a1d8 	.word	0x0800a1d8
 80031e0:	40021000 	.word	0x40021000
 80031e4:	007a1200 	.word	0x007a1200
 80031e8:	003d0900 	.word	0x003d0900

080031ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031f0:	4b02      	ldr	r3, [pc, #8]	; (80031fc <HAL_RCC_GetHCLKFreq+0x10>)
 80031f2:	681b      	ldr	r3, [r3, #0]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bc80      	pop	{r7}
 80031fa:	4770      	bx	lr
 80031fc:	20000010 	.word	0x20000010

08003200 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003204:	f7ff fff2 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8003208:	4602      	mov	r2, r0
 800320a:	4b05      	ldr	r3, [pc, #20]	; (8003220 <HAL_RCC_GetPCLK1Freq+0x20>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	0a1b      	lsrs	r3, r3, #8
 8003210:	f003 0307 	and.w	r3, r3, #7
 8003214:	4903      	ldr	r1, [pc, #12]	; (8003224 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003216:	5ccb      	ldrb	r3, [r1, r3]
 8003218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800321c:	4618      	mov	r0, r3
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40021000 	.word	0x40021000
 8003224:	0800a1fc 	.word	0x0800a1fc

08003228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800322c:	f7ff ffde 	bl	80031ec <HAL_RCC_GetHCLKFreq>
 8003230:	4602      	mov	r2, r0
 8003232:	4b05      	ldr	r3, [pc, #20]	; (8003248 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	0adb      	lsrs	r3, r3, #11
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	4903      	ldr	r1, [pc, #12]	; (800324c <HAL_RCC_GetPCLK2Freq+0x24>)
 800323e:	5ccb      	ldrb	r3, [r1, r3]
 8003240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003244:	4618      	mov	r0, r3
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40021000 	.word	0x40021000
 800324c:	0800a1fc 	.word	0x0800a1fc

08003250 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003258:	4b0a      	ldr	r3, [pc, #40]	; (8003284 <RCC_Delay+0x34>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a0a      	ldr	r2, [pc, #40]	; (8003288 <RCC_Delay+0x38>)
 800325e:	fba2 2303 	umull	r2, r3, r2, r3
 8003262:	0a5b      	lsrs	r3, r3, #9
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	fb02 f303 	mul.w	r3, r2, r3
 800326a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800326c:	bf00      	nop
  }
  while (Delay --);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	1e5a      	subs	r2, r3, #1
 8003272:	60fa      	str	r2, [r7, #12]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1f9      	bne.n	800326c <RCC_Delay+0x1c>
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr
 8003284:	20000010 	.word	0x20000010
 8003288:	10624dd3 	.word	0x10624dd3

0800328c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e03f      	b.n	800331e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d106      	bne.n	80032b8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7fe fca4 	bl	8001c00 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2224      	movs	r2, #36	; 0x24
 80032bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80032ce:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 fae3 	bl	800389c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695a      	ldr	r2, [r3, #20]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032f4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68da      	ldr	r2, [r3, #12]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003304:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2220      	movs	r2, #32
 8003310:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2220      	movs	r2, #32
 8003318:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}

08003326 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003326:	b480      	push	{r7}
 8003328:	b085      	sub	sp, #20
 800332a:	af00      	add	r7, sp, #0
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	4613      	mov	r3, r2
 8003332:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b20      	cmp	r3, #32
 800333e:	d130      	bne.n	80033a2 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d002      	beq.n	800334c <HAL_UART_Transmit_IT+0x26>
 8003346:	88fb      	ldrh	r3, [r7, #6]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e029      	b.n	80033a4 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003356:	2b01      	cmp	r3, #1
 8003358:	d101      	bne.n	800335e <HAL_UART_Transmit_IT+0x38>
 800335a:	2302      	movs	r3, #2
 800335c:	e022      	b.n	80033a4 <HAL_UART_Transmit_IT+0x7e>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	88fa      	ldrh	r2, [r7, #6]
 8003370:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	88fa      	ldrh	r2, [r7, #6]
 8003376:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2221      	movs	r2, #33	; 0x21
 8003382:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68da      	ldr	r2, [r3, #12]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800339c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800339e:	2300      	movs	r3, #0
 80033a0:	e000      	b.n	80033a4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
  }
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3714      	adds	r7, #20
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr

080033ae <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b085      	sub	sp, #20
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	60f8      	str	r0, [r7, #12]
 80033b6:	60b9      	str	r1, [r7, #8]
 80033b8:	4613      	mov	r3, r2
 80033ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d140      	bne.n	800344a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d002      	beq.n	80033d4 <HAL_UART_Receive_IT+0x26>
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e039      	b.n	800344c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d101      	bne.n	80033e6 <HAL_UART_Receive_IT+0x38>
 80033e2:	2302      	movs	r3, #2
 80033e4:	e032      	b.n	800344c <HAL_UART_Receive_IT+0x9e>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	68ba      	ldr	r2, [r7, #8]
 80033f2:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	88fa      	ldrh	r2, [r7, #6]
 80033f8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	88fa      	ldrh	r2, [r7, #6]
 80033fe:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2222      	movs	r2, #34	; 0x22
 800340a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68da      	ldr	r2, [r3, #12]
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003424:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	695a      	ldr	r2, [r3, #20]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f042 0201 	orr.w	r2, r2, #1
 8003434:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68da      	ldr	r2, [r3, #12]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0220 	orr.w	r2, r2, #32
 8003444:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003446:	2300      	movs	r3, #0
 8003448:	e000      	b.n	800344c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800344a:	2302      	movs	r3, #2
  }
}
 800344c:	4618      	mov	r0, r3
 800344e:	3714      	adds	r7, #20
 8003450:	46bd      	mov	sp, r7
 8003452:	bc80      	pop	{r7}
 8003454:	4770      	bx	lr
	...

08003458 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b088      	sub	sp, #32
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003478:	2300      	movs	r3, #0
 800347a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800347c:	2300      	movs	r3, #0
 800347e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	f003 030f 	and.w	r3, r3, #15
 8003486:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d10d      	bne.n	80034aa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	f003 0320 	and.w	r3, r3, #32
 8003494:	2b00      	cmp	r3, #0
 8003496:	d008      	beq.n	80034aa <HAL_UART_IRQHandler+0x52>
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f000 f979 	bl	800379a <UART_Receive_IT>
      return;
 80034a8:	e0cb      	b.n	8003642 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80ab 	beq.w	8003608 <HAL_UART_IRQHandler+0x1b0>
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d105      	bne.n	80034c8 <HAL_UART_IRQHandler+0x70>
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f000 80a0 	beq.w	8003608 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <HAL_UART_IRQHandler+0x90>
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d005      	beq.n	80034e8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034e0:	f043 0201 	orr.w	r2, r3, #1
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00a      	beq.n	8003508 <HAL_UART_IRQHandler+0xb0>
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f003 0301 	and.w	r3, r3, #1
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d005      	beq.n	8003508 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003500:	f043 0202 	orr.w	r2, r3, #2
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	f003 0302 	and.w	r3, r3, #2
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00a      	beq.n	8003528 <HAL_UART_IRQHandler+0xd0>
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b00      	cmp	r3, #0
 800351a:	d005      	beq.n	8003528 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003520:	f043 0204 	orr.w	r2, r3, #4
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00a      	beq.n	8003548 <HAL_UART_IRQHandler+0xf0>
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b00      	cmp	r3, #0
 800353a:	d005      	beq.n	8003548 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003540:	f043 0208 	orr.w	r2, r3, #8
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354c:	2b00      	cmp	r3, #0
 800354e:	d077      	beq.n	8003640 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	f003 0320 	and.w	r3, r3, #32
 8003556:	2b00      	cmp	r3, #0
 8003558:	d007      	beq.n	800356a <HAL_UART_IRQHandler+0x112>
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	f003 0320 	and.w	r3, r3, #32
 8003560:	2b00      	cmp	r3, #0
 8003562:	d002      	beq.n	800356a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f000 f918 	bl	800379a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003574:	2b00      	cmp	r3, #0
 8003576:	bf14      	ite	ne
 8003578:	2301      	movne	r3, #1
 800357a:	2300      	moveq	r3, #0
 800357c:	b2db      	uxtb	r3, r3
 800357e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003584:	f003 0308 	and.w	r3, r3, #8
 8003588:	2b00      	cmp	r3, #0
 800358a:	d102      	bne.n	8003592 <HAL_UART_IRQHandler+0x13a>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d031      	beq.n	80035f6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f863 	bl	800365e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d023      	beq.n	80035ee <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	695a      	ldr	r2, [r3, #20]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035b4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d013      	beq.n	80035e6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035c2:	4a21      	ldr	r2, [pc, #132]	; (8003648 <HAL_UART_IRQHandler+0x1f0>)
 80035c4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff f832 	bl	8002634 <HAL_DMA_Abort_IT>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d016      	beq.n	8003604 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035e0:	4610      	mov	r0, r2
 80035e2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035e4:	e00e      	b.n	8003604 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7fe fbe2 	bl	8001db0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035ec:	e00a      	b.n	8003604 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f7fe fbde 	bl	8001db0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035f4:	e006      	b.n	8003604 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7fe fbda 	bl	8001db0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003602:	e01d      	b.n	8003640 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003604:	bf00      	nop
    return;
 8003606:	e01b      	b.n	8003640 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360e:	2b00      	cmp	r3, #0
 8003610:	d008      	beq.n	8003624 <HAL_UART_IRQHandler+0x1cc>
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003618:	2b00      	cmp	r3, #0
 800361a:	d003      	beq.n	8003624 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	f000 f84f 	bl	80036c0 <UART_Transmit_IT>
    return;
 8003622:	e00e      	b.n	8003642 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362a:	2b00      	cmp	r3, #0
 800362c:	d009      	beq.n	8003642 <HAL_UART_IRQHandler+0x1ea>
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003634:	2b00      	cmp	r3, #0
 8003636:	d004      	beq.n	8003642 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	f000 f896 	bl	800376a <UART_EndTransmit_IT>
    return;
 800363e:	e000      	b.n	8003642 <HAL_UART_IRQHandler+0x1ea>
    return;
 8003640:	bf00      	nop
  }
}
 8003642:	3720      	adds	r7, #32
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	08003699 	.word	0x08003699

0800364c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	bc80      	pop	{r7}
 800365c:	4770      	bx	lr

0800365e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003674:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695a      	ldr	r2, [r3, #20]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f022 0201 	bic.w	r2, r2, #1
 8003684:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2220      	movs	r2, #32
 800368a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	bc80      	pop	{r7}
 8003696:	4770      	bx	lr

08003698 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2200      	movs	r2, #0
 80036b0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80036b2:	68f8      	ldr	r0, [r7, #12]
 80036b4:	f7fe fb7c 	bl	8001db0 <HAL_UART_ErrorCallback>
}
 80036b8:	bf00      	nop
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b085      	sub	sp, #20
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b21      	cmp	r3, #33	; 0x21
 80036d2:	d144      	bne.n	800375e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036dc:	d11a      	bne.n	8003714 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	881b      	ldrh	r3, [r3, #0]
 80036e8:	461a      	mov	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036f2:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d105      	bne.n	8003708 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	1c9a      	adds	r2, r3, #2
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	621a      	str	r2, [r3, #32]
 8003706:	e00e      	b.n	8003726 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	1c5a      	adds	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	621a      	str	r2, [r3, #32]
 8003712:	e008      	b.n	8003726 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	1c59      	adds	r1, r3, #1
 800371a:	687a      	ldr	r2, [r7, #4]
 800371c:	6211      	str	r1, [r2, #32]
 800371e:	781a      	ldrb	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	b29b      	uxth	r3, r3
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	4619      	mov	r1, r3
 8003734:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10f      	bne.n	800375a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68da      	ldr	r2, [r3, #12]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003748:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003758:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800375a:	2300      	movs	r3, #0
 800375c:	e000      	b.n	8003760 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800375e:	2302      	movs	r3, #2
  }
}
 8003760:	4618      	mov	r0, r3
 8003762:	3714      	adds	r7, #20
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr

0800376a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800376a:	b580      	push	{r7, lr}
 800376c:	b082      	sub	sp, #8
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68da      	ldr	r2, [r3, #12]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003780:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2220      	movs	r2, #32
 8003786:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff ff5e 	bl	800364c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b084      	sub	sp, #16
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b22      	cmp	r3, #34	; 0x22
 80037ac:	d171      	bne.n	8003892 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037b6:	d123      	bne.n	8003800 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037bc:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10e      	bne.n	80037e4 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037d2:	b29a      	uxth	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037dc:	1c9a      	adds	r2, r3, #2
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	629a      	str	r2, [r3, #40]	; 0x28
 80037e2:	e029      	b.n	8003838 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f8:	1c5a      	adds	r2, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	629a      	str	r2, [r3, #40]	; 0x28
 80037fe:	e01b      	b.n	8003838 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d10a      	bne.n	800381e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6858      	ldr	r0, [r3, #4]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003812:	1c59      	adds	r1, r3, #1
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6291      	str	r1, [r2, #40]	; 0x28
 8003818:	b2c2      	uxtb	r2, r0
 800381a:	701a      	strb	r2, [r3, #0]
 800381c:	e00c      	b.n	8003838 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	b2da      	uxtb	r2, r3
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382a:	1c58      	adds	r0, r3, #1
 800382c:	6879      	ldr	r1, [r7, #4]
 800382e:	6288      	str	r0, [r1, #40]	; 0x28
 8003830:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003834:	b2d2      	uxtb	r2, r2
 8003836:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800383c:	b29b      	uxth	r3, r3
 800383e:	3b01      	subs	r3, #1
 8003840:	b29b      	uxth	r3, r3
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	4619      	mov	r1, r3
 8003846:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003848:	2b00      	cmp	r3, #0
 800384a:	d120      	bne.n	800388e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0220 	bic.w	r2, r2, #32
 800385a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	68da      	ldr	r2, [r3, #12]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800386a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	695a      	ldr	r2, [r3, #20]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0201 	bic.w	r2, r2, #1
 800387a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2220      	movs	r2, #32
 8003880:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f7fe f95b 	bl	8001b40 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	e002      	b.n	8003894 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800388e:	2300      	movs	r3, #0
 8003890:	e000      	b.n	8003894 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003892:	2302      	movs	r3, #2
  }
}
 8003894:	4618      	mov	r0, r3
 8003896:	3710      	adds	r7, #16
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}

0800389c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800389c:	b5b0      	push	{r4, r5, r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80038a4:	2300      	movs	r3, #0
 80038a6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	689a      	ldr	r2, [r3, #8]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	691b      	ldr	r3, [r3, #16]
 80038c6:	431a      	orrs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	695b      	ldr	r3, [r3, #20]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80038de:	f023 030c 	bic.w	r3, r3, #12
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	68f9      	ldr	r1, [r7, #12]
 80038e8:	430b      	orrs	r3, r1
 80038ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	699a      	ldr	r2, [r3, #24]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a6f      	ldr	r2, [pc, #444]	; (8003ac4 <UART_SetConfig+0x228>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d16b      	bne.n	80039e4 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800390c:	f7ff fc8c 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 8003910:	4602      	mov	r2, r0
 8003912:	4613      	mov	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	4413      	add	r3, r2
 8003918:	009a      	lsls	r2, r3, #2
 800391a:	441a      	add	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	fbb2 f3f3 	udiv	r3, r2, r3
 8003926:	4a68      	ldr	r2, [pc, #416]	; (8003ac8 <UART_SetConfig+0x22c>)
 8003928:	fba2 2303 	umull	r2, r3, r2, r3
 800392c:	095b      	lsrs	r3, r3, #5
 800392e:	011c      	lsls	r4, r3, #4
 8003930:	f7ff fc7a 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 8003934:	4602      	mov	r2, r0
 8003936:	4613      	mov	r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	009a      	lsls	r2, r3, #2
 800393e:	441a      	add	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	fbb2 f5f3 	udiv	r5, r2, r3
 800394a:	f7ff fc6d 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 800394e:	4602      	mov	r2, r0
 8003950:	4613      	mov	r3, r2
 8003952:	009b      	lsls	r3, r3, #2
 8003954:	4413      	add	r3, r2
 8003956:	009a      	lsls	r2, r3, #2
 8003958:	441a      	add	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	fbb2 f3f3 	udiv	r3, r2, r3
 8003964:	4a58      	ldr	r2, [pc, #352]	; (8003ac8 <UART_SetConfig+0x22c>)
 8003966:	fba2 2303 	umull	r2, r3, r2, r3
 800396a:	095b      	lsrs	r3, r3, #5
 800396c:	2264      	movs	r2, #100	; 0x64
 800396e:	fb02 f303 	mul.w	r3, r2, r3
 8003972:	1aeb      	subs	r3, r5, r3
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	3332      	adds	r3, #50	; 0x32
 8003978:	4a53      	ldr	r2, [pc, #332]	; (8003ac8 <UART_SetConfig+0x22c>)
 800397a:	fba2 2303 	umull	r2, r3, r2, r3
 800397e:	095b      	lsrs	r3, r3, #5
 8003980:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003984:	441c      	add	r4, r3
 8003986:	f7ff fc4f 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 800398a:	4602      	mov	r2, r0
 800398c:	4613      	mov	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	009a      	lsls	r2, r3, #2
 8003994:	441a      	add	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	fbb2 f5f3 	udiv	r5, r2, r3
 80039a0:	f7ff fc42 	bl	8003228 <HAL_RCC_GetPCLK2Freq>
 80039a4:	4602      	mov	r2, r0
 80039a6:	4613      	mov	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4413      	add	r3, r2
 80039ac:	009a      	lsls	r2, r3, #2
 80039ae:	441a      	add	r2, r3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ba:	4a43      	ldr	r2, [pc, #268]	; (8003ac8 <UART_SetConfig+0x22c>)
 80039bc:	fba2 2303 	umull	r2, r3, r2, r3
 80039c0:	095b      	lsrs	r3, r3, #5
 80039c2:	2264      	movs	r2, #100	; 0x64
 80039c4:	fb02 f303 	mul.w	r3, r2, r3
 80039c8:	1aeb      	subs	r3, r5, r3
 80039ca:	011b      	lsls	r3, r3, #4
 80039cc:	3332      	adds	r3, #50	; 0x32
 80039ce:	4a3e      	ldr	r2, [pc, #248]	; (8003ac8 <UART_SetConfig+0x22c>)
 80039d0:	fba2 2303 	umull	r2, r3, r2, r3
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	f003 020f 	and.w	r2, r3, #15
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4422      	add	r2, r4
 80039e0:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80039e2:	e06a      	b.n	8003aba <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80039e4:	f7ff fc0c 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 80039e8:	4602      	mov	r2, r0
 80039ea:	4613      	mov	r3, r2
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	4413      	add	r3, r2
 80039f0:	009a      	lsls	r2, r3, #2
 80039f2:	441a      	add	r2, r3
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fe:	4a32      	ldr	r2, [pc, #200]	; (8003ac8 <UART_SetConfig+0x22c>)
 8003a00:	fba2 2303 	umull	r2, r3, r2, r3
 8003a04:	095b      	lsrs	r3, r3, #5
 8003a06:	011c      	lsls	r4, r3, #4
 8003a08:	f7ff fbfa 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	4613      	mov	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4413      	add	r3, r2
 8003a14:	009a      	lsls	r2, r3, #2
 8003a16:	441a      	add	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a22:	f7ff fbed 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 8003a26:	4602      	mov	r2, r0
 8003a28:	4613      	mov	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	009a      	lsls	r2, r3, #2
 8003a30:	441a      	add	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a3c:	4a22      	ldr	r2, [pc, #136]	; (8003ac8 <UART_SetConfig+0x22c>)
 8003a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a42:	095b      	lsrs	r3, r3, #5
 8003a44:	2264      	movs	r2, #100	; 0x64
 8003a46:	fb02 f303 	mul.w	r3, r2, r3
 8003a4a:	1aeb      	subs	r3, r5, r3
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	3332      	adds	r3, #50	; 0x32
 8003a50:	4a1d      	ldr	r2, [pc, #116]	; (8003ac8 <UART_SetConfig+0x22c>)
 8003a52:	fba2 2303 	umull	r2, r3, r2, r3
 8003a56:	095b      	lsrs	r3, r3, #5
 8003a58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a5c:	441c      	add	r4, r3
 8003a5e:	f7ff fbcf 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 8003a62:	4602      	mov	r2, r0
 8003a64:	4613      	mov	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	009a      	lsls	r2, r3, #2
 8003a6c:	441a      	add	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a78:	f7ff fbc2 	bl	8003200 <HAL_RCC_GetPCLK1Freq>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	4613      	mov	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4413      	add	r3, r2
 8003a84:	009a      	lsls	r2, r3, #2
 8003a86:	441a      	add	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a92:	4a0d      	ldr	r2, [pc, #52]	; (8003ac8 <UART_SetConfig+0x22c>)
 8003a94:	fba2 2303 	umull	r2, r3, r2, r3
 8003a98:	095b      	lsrs	r3, r3, #5
 8003a9a:	2264      	movs	r2, #100	; 0x64
 8003a9c:	fb02 f303 	mul.w	r3, r2, r3
 8003aa0:	1aeb      	subs	r3, r5, r3
 8003aa2:	011b      	lsls	r3, r3, #4
 8003aa4:	3332      	adds	r3, #50	; 0x32
 8003aa6:	4a08      	ldr	r2, [pc, #32]	; (8003ac8 <UART_SetConfig+0x22c>)
 8003aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8003aac:	095b      	lsrs	r3, r3, #5
 8003aae:	f003 020f 	and.w	r2, r3, #15
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4422      	add	r2, r4
 8003ab8:	609a      	str	r2, [r3, #8]
}
 8003aba:	bf00      	nop
 8003abc:	3710      	adds	r7, #16
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bdb0      	pop	{r4, r5, r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	40013800 	.word	0x40013800
 8003ac8:	51eb851f 	.word	0x51eb851f

08003acc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003acc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003ace:	e003      	b.n	8003ad8 <LoopCopyDataInit>

08003ad0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003ad0:	4b12      	ldr	r3, [pc, #72]	; (8003b1c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8003ad2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003ad4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003ad6:	3104      	adds	r1, #4

08003ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003ad8:	4811      	ldr	r0, [pc, #68]	; (8003b20 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8003ada:	4b12      	ldr	r3, [pc, #72]	; (8003b24 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8003adc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003ade:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003ae0:	d3f6      	bcc.n	8003ad0 <CopyDataInit>
  ldr r2, =_sbss
 8003ae2:	4a11      	ldr	r2, [pc, #68]	; (8003b28 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8003ae4:	e002      	b.n	8003aec <LoopFillZerobss>

08003ae6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003ae6:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003ae8:	f842 3b04 	str.w	r3, [r2], #4

08003aec <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003aec:	4b0f      	ldr	r3, [pc, #60]	; (8003b2c <LoopPaintStack+0x30>)
  cmp r2, r3
 8003aee:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003af0:	d3f9      	bcc.n	8003ae6 <FillZerobss>

  ldr r3, =0x55555555
 8003af2:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8003af6:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8003afa:	4a0c      	ldr	r2, [pc, #48]	; (8003b2c <LoopPaintStack+0x30>)

08003afc <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8003afc:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8003b00:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8003b02:	d1fb      	bne.n	8003afc <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b04:	f7fe fafe 	bl	8002104 <SystemInit>
    bl  SystemCoreClockUpdate
 8003b08:	f7fe fb30 	bl	800216c <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8003b0c:	f7fd fae6 	bl	80010dc <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8003b10:	f000 f816 	bl	8003b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b14:	f7fd f946 	bl	8000da4 <main>
  b Infinite_Loop
 8003b18:	f000 b80a 	b.w	8003b30 <Default_Handler>
  ldr r3, =_sidata
 8003b1c:	0800a5d8 	.word	0x0800a5d8
  ldr r0, =_sdata
 8003b20:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003b24:	200009c8 	.word	0x200009c8
  ldr r2, =_sbss
 8003b28:	200009c8 	.word	0x200009c8
  ldr r3, = _ebss
 8003b2c:	20000ed8 	.word	0x20000ed8

08003b30 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b30:	e7fe      	b.n	8003b30 <Default_Handler>
	...

08003b34 <__errno>:
 8003b34:	4b01      	ldr	r3, [pc, #4]	; (8003b3c <__errno+0x8>)
 8003b36:	6818      	ldr	r0, [r3, #0]
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	2000001c 	.word	0x2000001c

08003b40 <__libc_init_array>:
 8003b40:	b570      	push	{r4, r5, r6, lr}
 8003b42:	2600      	movs	r6, #0
 8003b44:	4d0c      	ldr	r5, [pc, #48]	; (8003b78 <__libc_init_array+0x38>)
 8003b46:	4c0d      	ldr	r4, [pc, #52]	; (8003b7c <__libc_init_array+0x3c>)
 8003b48:	1b64      	subs	r4, r4, r5
 8003b4a:	10a4      	asrs	r4, r4, #2
 8003b4c:	42a6      	cmp	r6, r4
 8003b4e:	d109      	bne.n	8003b64 <__libc_init_array+0x24>
 8003b50:	f006 f8fa 	bl	8009d48 <_init>
 8003b54:	2600      	movs	r6, #0
 8003b56:	4d0a      	ldr	r5, [pc, #40]	; (8003b80 <__libc_init_array+0x40>)
 8003b58:	4c0a      	ldr	r4, [pc, #40]	; (8003b84 <__libc_init_array+0x44>)
 8003b5a:	1b64      	subs	r4, r4, r5
 8003b5c:	10a4      	asrs	r4, r4, #2
 8003b5e:	42a6      	cmp	r6, r4
 8003b60:	d105      	bne.n	8003b6e <__libc_init_array+0x2e>
 8003b62:	bd70      	pop	{r4, r5, r6, pc}
 8003b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b68:	4798      	blx	r3
 8003b6a:	3601      	adds	r6, #1
 8003b6c:	e7ee      	b.n	8003b4c <__libc_init_array+0xc>
 8003b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b72:	4798      	blx	r3
 8003b74:	3601      	adds	r6, #1
 8003b76:	e7f2      	b.n	8003b5e <__libc_init_array+0x1e>
 8003b78:	0800a5cc 	.word	0x0800a5cc
 8003b7c:	0800a5cc 	.word	0x0800a5cc
 8003b80:	0800a5cc 	.word	0x0800a5cc
 8003b84:	0800a5d4 	.word	0x0800a5d4

08003b88 <malloc>:
 8003b88:	4b02      	ldr	r3, [pc, #8]	; (8003b94 <malloc+0xc>)
 8003b8a:	4601      	mov	r1, r0
 8003b8c:	6818      	ldr	r0, [r3, #0]
 8003b8e:	f000 b803 	b.w	8003b98 <_malloc_r>
 8003b92:	bf00      	nop
 8003b94:	2000001c 	.word	0x2000001c

08003b98 <_malloc_r>:
 8003b98:	f101 030b 	add.w	r3, r1, #11
 8003b9c:	2b16      	cmp	r3, #22
 8003b9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ba2:	4605      	mov	r5, r0
 8003ba4:	d906      	bls.n	8003bb4 <_malloc_r+0x1c>
 8003ba6:	f033 0707 	bics.w	r7, r3, #7
 8003baa:	d504      	bpl.n	8003bb6 <_malloc_r+0x1e>
 8003bac:	230c      	movs	r3, #12
 8003bae:	602b      	str	r3, [r5, #0]
 8003bb0:	2400      	movs	r4, #0
 8003bb2:	e1ae      	b.n	8003f12 <_malloc_r+0x37a>
 8003bb4:	2710      	movs	r7, #16
 8003bb6:	42b9      	cmp	r1, r7
 8003bb8:	d8f8      	bhi.n	8003bac <_malloc_r+0x14>
 8003bba:	4628      	mov	r0, r5
 8003bbc:	f000 fa36 	bl	800402c <__malloc_lock>
 8003bc0:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8003bc4:	4ec3      	ldr	r6, [pc, #780]	; (8003ed4 <_malloc_r+0x33c>)
 8003bc6:	d238      	bcs.n	8003c3a <_malloc_r+0xa2>
 8003bc8:	f107 0208 	add.w	r2, r7, #8
 8003bcc:	4432      	add	r2, r6
 8003bce:	6854      	ldr	r4, [r2, #4]
 8003bd0:	f1a2 0108 	sub.w	r1, r2, #8
 8003bd4:	428c      	cmp	r4, r1
 8003bd6:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8003bda:	d102      	bne.n	8003be2 <_malloc_r+0x4a>
 8003bdc:	68d4      	ldr	r4, [r2, #12]
 8003bde:	42a2      	cmp	r2, r4
 8003be0:	d010      	beq.n	8003c04 <_malloc_r+0x6c>
 8003be2:	6863      	ldr	r3, [r4, #4]
 8003be4:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8003be8:	f023 0303 	bic.w	r3, r3, #3
 8003bec:	60ca      	str	r2, [r1, #12]
 8003bee:	4423      	add	r3, r4
 8003bf0:	6091      	str	r1, [r2, #8]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	f042 0201 	orr.w	r2, r2, #1
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	4628      	mov	r0, r5
 8003bfc:	f000 fa1c 	bl	8004038 <__malloc_unlock>
 8003c00:	3408      	adds	r4, #8
 8003c02:	e186      	b.n	8003f12 <_malloc_r+0x37a>
 8003c04:	3302      	adds	r3, #2
 8003c06:	4ab4      	ldr	r2, [pc, #720]	; (8003ed8 <_malloc_r+0x340>)
 8003c08:	6934      	ldr	r4, [r6, #16]
 8003c0a:	4611      	mov	r1, r2
 8003c0c:	4294      	cmp	r4, r2
 8003c0e:	d077      	beq.n	8003d00 <_malloc_r+0x168>
 8003c10:	6860      	ldr	r0, [r4, #4]
 8003c12:	f020 0c03 	bic.w	ip, r0, #3
 8003c16:	ebac 0007 	sub.w	r0, ip, r7
 8003c1a:	280f      	cmp	r0, #15
 8003c1c:	dd48      	ble.n	8003cb0 <_malloc_r+0x118>
 8003c1e:	19e1      	adds	r1, r4, r7
 8003c20:	f040 0301 	orr.w	r3, r0, #1
 8003c24:	f047 0701 	orr.w	r7, r7, #1
 8003c28:	6067      	str	r7, [r4, #4]
 8003c2a:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8003c2e:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8003c32:	604b      	str	r3, [r1, #4]
 8003c34:	f844 000c 	str.w	r0, [r4, ip]
 8003c38:	e7df      	b.n	8003bfa <_malloc_r+0x62>
 8003c3a:	0a7b      	lsrs	r3, r7, #9
 8003c3c:	d02a      	beq.n	8003c94 <_malloc_r+0xfc>
 8003c3e:	2b04      	cmp	r3, #4
 8003c40:	d812      	bhi.n	8003c68 <_malloc_r+0xd0>
 8003c42:	09bb      	lsrs	r3, r7, #6
 8003c44:	3338      	adds	r3, #56	; 0x38
 8003c46:	1c5a      	adds	r2, r3, #1
 8003c48:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8003c4c:	6854      	ldr	r4, [r2, #4]
 8003c4e:	f1a2 0c08 	sub.w	ip, r2, #8
 8003c52:	4564      	cmp	r4, ip
 8003c54:	d006      	beq.n	8003c64 <_malloc_r+0xcc>
 8003c56:	6862      	ldr	r2, [r4, #4]
 8003c58:	f022 0203 	bic.w	r2, r2, #3
 8003c5c:	1bd0      	subs	r0, r2, r7
 8003c5e:	280f      	cmp	r0, #15
 8003c60:	dd1c      	ble.n	8003c9c <_malloc_r+0x104>
 8003c62:	3b01      	subs	r3, #1
 8003c64:	3301      	adds	r3, #1
 8003c66:	e7ce      	b.n	8003c06 <_malloc_r+0x6e>
 8003c68:	2b14      	cmp	r3, #20
 8003c6a:	d801      	bhi.n	8003c70 <_malloc_r+0xd8>
 8003c6c:	335b      	adds	r3, #91	; 0x5b
 8003c6e:	e7ea      	b.n	8003c46 <_malloc_r+0xae>
 8003c70:	2b54      	cmp	r3, #84	; 0x54
 8003c72:	d802      	bhi.n	8003c7a <_malloc_r+0xe2>
 8003c74:	0b3b      	lsrs	r3, r7, #12
 8003c76:	336e      	adds	r3, #110	; 0x6e
 8003c78:	e7e5      	b.n	8003c46 <_malloc_r+0xae>
 8003c7a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8003c7e:	d802      	bhi.n	8003c86 <_malloc_r+0xee>
 8003c80:	0bfb      	lsrs	r3, r7, #15
 8003c82:	3377      	adds	r3, #119	; 0x77
 8003c84:	e7df      	b.n	8003c46 <_malloc_r+0xae>
 8003c86:	f240 5254 	movw	r2, #1364	; 0x554
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d804      	bhi.n	8003c98 <_malloc_r+0x100>
 8003c8e:	0cbb      	lsrs	r3, r7, #18
 8003c90:	337c      	adds	r3, #124	; 0x7c
 8003c92:	e7d8      	b.n	8003c46 <_malloc_r+0xae>
 8003c94:	233f      	movs	r3, #63	; 0x3f
 8003c96:	e7d6      	b.n	8003c46 <_malloc_r+0xae>
 8003c98:	237e      	movs	r3, #126	; 0x7e
 8003c9a:	e7d4      	b.n	8003c46 <_malloc_r+0xae>
 8003c9c:	2800      	cmp	r0, #0
 8003c9e:	68e1      	ldr	r1, [r4, #12]
 8003ca0:	db04      	blt.n	8003cac <_malloc_r+0x114>
 8003ca2:	68a3      	ldr	r3, [r4, #8]
 8003ca4:	60d9      	str	r1, [r3, #12]
 8003ca6:	608b      	str	r3, [r1, #8]
 8003ca8:	18a3      	adds	r3, r4, r2
 8003caa:	e7a2      	b.n	8003bf2 <_malloc_r+0x5a>
 8003cac:	460c      	mov	r4, r1
 8003cae:	e7d0      	b.n	8003c52 <_malloc_r+0xba>
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8003cb6:	db07      	blt.n	8003cc8 <_malloc_r+0x130>
 8003cb8:	44a4      	add	ip, r4
 8003cba:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	f8cc 3004 	str.w	r3, [ip, #4]
 8003cc6:	e798      	b.n	8003bfa <_malloc_r+0x62>
 8003cc8:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8003ccc:	6870      	ldr	r0, [r6, #4]
 8003cce:	f080 809e 	bcs.w	8003e0e <_malloc_r+0x276>
 8003cd2:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8003cd6:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8003cda:	f04f 0c01 	mov.w	ip, #1
 8003cde:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003ce2:	ea4c 0000 	orr.w	r0, ip, r0
 8003ce6:	3201      	adds	r2, #1
 8003ce8:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8003cec:	6070      	str	r0, [r6, #4]
 8003cee:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8003cf2:	3808      	subs	r0, #8
 8003cf4:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8003cf8:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8003cfc:	f8cc 400c 	str.w	r4, [ip, #12]
 8003d00:	2001      	movs	r0, #1
 8003d02:	109a      	asrs	r2, r3, #2
 8003d04:	fa00 f202 	lsl.w	r2, r0, r2
 8003d08:	6870      	ldr	r0, [r6, #4]
 8003d0a:	4290      	cmp	r0, r2
 8003d0c:	d326      	bcc.n	8003d5c <_malloc_r+0x1c4>
 8003d0e:	4210      	tst	r0, r2
 8003d10:	d106      	bne.n	8003d20 <_malloc_r+0x188>
 8003d12:	f023 0303 	bic.w	r3, r3, #3
 8003d16:	0052      	lsls	r2, r2, #1
 8003d18:	4210      	tst	r0, r2
 8003d1a:	f103 0304 	add.w	r3, r3, #4
 8003d1e:	d0fa      	beq.n	8003d16 <_malloc_r+0x17e>
 8003d20:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8003d24:	46c1      	mov	r9, r8
 8003d26:	469e      	mov	lr, r3
 8003d28:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8003d2c:	454c      	cmp	r4, r9
 8003d2e:	f040 80b3 	bne.w	8003e98 <_malloc_r+0x300>
 8003d32:	f10e 0e01 	add.w	lr, lr, #1
 8003d36:	f01e 0f03 	tst.w	lr, #3
 8003d3a:	f109 0908 	add.w	r9, r9, #8
 8003d3e:	d1f3      	bne.n	8003d28 <_malloc_r+0x190>
 8003d40:	0798      	lsls	r0, r3, #30
 8003d42:	f040 80ec 	bne.w	8003f1e <_malloc_r+0x386>
 8003d46:	6873      	ldr	r3, [r6, #4]
 8003d48:	ea23 0302 	bic.w	r3, r3, r2
 8003d4c:	6073      	str	r3, [r6, #4]
 8003d4e:	6870      	ldr	r0, [r6, #4]
 8003d50:	0052      	lsls	r2, r2, #1
 8003d52:	4290      	cmp	r0, r2
 8003d54:	d302      	bcc.n	8003d5c <_malloc_r+0x1c4>
 8003d56:	2a00      	cmp	r2, #0
 8003d58:	f040 80ed 	bne.w	8003f36 <_malloc_r+0x39e>
 8003d5c:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8003d60:	f8db 1004 	ldr.w	r1, [fp, #4]
 8003d64:	f021 0903 	bic.w	r9, r1, #3
 8003d68:	45b9      	cmp	r9, r7
 8003d6a:	d304      	bcc.n	8003d76 <_malloc_r+0x1de>
 8003d6c:	eba9 0207 	sub.w	r2, r9, r7
 8003d70:	2a0f      	cmp	r2, #15
 8003d72:	f300 8148 	bgt.w	8004006 <_malloc_r+0x46e>
 8003d76:	4a59      	ldr	r2, [pc, #356]	; (8003edc <_malloc_r+0x344>)
 8003d78:	eb0b 0309 	add.w	r3, fp, r9
 8003d7c:	6811      	ldr	r1, [r2, #0]
 8003d7e:	2008      	movs	r0, #8
 8003d80:	3110      	adds	r1, #16
 8003d82:	4439      	add	r1, r7
 8003d84:	9301      	str	r3, [sp, #4]
 8003d86:	9100      	str	r1, [sp, #0]
 8003d88:	f001 fbfc 	bl	8005584 <sysconf>
 8003d8c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8003d90:	4680      	mov	r8, r0
 8003d92:	4a53      	ldr	r2, [pc, #332]	; (8003ee0 <_malloc_r+0x348>)
 8003d94:	6810      	ldr	r0, [r2, #0]
 8003d96:	3001      	adds	r0, #1
 8003d98:	bf1f      	itttt	ne
 8003d9a:	f101 31ff 	addne.w	r1, r1, #4294967295
 8003d9e:	4441      	addne	r1, r8
 8003da0:	f1c8 0000 	rsbne	r0, r8, #0
 8003da4:	4001      	andne	r1, r0
 8003da6:	4628      	mov	r0, r5
 8003da8:	e9cd 1300 	strd	r1, r3, [sp]
 8003dac:	f7fd fa32 	bl	8001214 <_sbrk_r>
 8003db0:	1c42      	adds	r2, r0, #1
 8003db2:	4604      	mov	r4, r0
 8003db4:	f000 80fb 	beq.w	8003fae <_malloc_r+0x416>
 8003db8:	9b01      	ldr	r3, [sp, #4]
 8003dba:	9900      	ldr	r1, [sp, #0]
 8003dbc:	4283      	cmp	r3, r0
 8003dbe:	4a48      	ldr	r2, [pc, #288]	; (8003ee0 <_malloc_r+0x348>)
 8003dc0:	d902      	bls.n	8003dc8 <_malloc_r+0x230>
 8003dc2:	45b3      	cmp	fp, r6
 8003dc4:	f040 80f3 	bne.w	8003fae <_malloc_r+0x416>
 8003dc8:	f8df a120 	ldr.w	sl, [pc, #288]	; 8003eec <_malloc_r+0x354>
 8003dcc:	42a3      	cmp	r3, r4
 8003dce:	f8da 0000 	ldr.w	r0, [sl]
 8003dd2:	f108 3cff 	add.w	ip, r8, #4294967295
 8003dd6:	eb00 0e01 	add.w	lr, r0, r1
 8003dda:	f8ca e000 	str.w	lr, [sl]
 8003dde:	f040 80ac 	bne.w	8003f3a <_malloc_r+0x3a2>
 8003de2:	ea13 0f0c 	tst.w	r3, ip
 8003de6:	f040 80a8 	bne.w	8003f3a <_malloc_r+0x3a2>
 8003dea:	68b3      	ldr	r3, [r6, #8]
 8003dec:	4449      	add	r1, r9
 8003dee:	f041 0101 	orr.w	r1, r1, #1
 8003df2:	6059      	str	r1, [r3, #4]
 8003df4:	4a3b      	ldr	r2, [pc, #236]	; (8003ee4 <_malloc_r+0x34c>)
 8003df6:	f8da 3000 	ldr.w	r3, [sl]
 8003dfa:	6811      	ldr	r1, [r2, #0]
 8003dfc:	428b      	cmp	r3, r1
 8003dfe:	bf88      	it	hi
 8003e00:	6013      	strhi	r3, [r2, #0]
 8003e02:	4a39      	ldr	r2, [pc, #228]	; (8003ee8 <_malloc_r+0x350>)
 8003e04:	6811      	ldr	r1, [r2, #0]
 8003e06:	428b      	cmp	r3, r1
 8003e08:	bf88      	it	hi
 8003e0a:	6013      	strhi	r3, [r2, #0]
 8003e0c:	e0cf      	b.n	8003fae <_malloc_r+0x416>
 8003e0e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8003e12:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8003e16:	d218      	bcs.n	8003e4a <_malloc_r+0x2b2>
 8003e18:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8003e1c:	3238      	adds	r2, #56	; 0x38
 8003e1e:	f102 0e01 	add.w	lr, r2, #1
 8003e22:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8003e26:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8003e2a:	45f0      	cmp	r8, lr
 8003e2c:	d12b      	bne.n	8003e86 <_malloc_r+0x2ee>
 8003e2e:	f04f 0c01 	mov.w	ip, #1
 8003e32:	1092      	asrs	r2, r2, #2
 8003e34:	fa0c f202 	lsl.w	r2, ip, r2
 8003e38:	4310      	orrs	r0, r2
 8003e3a:	6070      	str	r0, [r6, #4]
 8003e3c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8003e40:	f8c8 4008 	str.w	r4, [r8, #8]
 8003e44:	f8ce 400c 	str.w	r4, [lr, #12]
 8003e48:	e75a      	b.n	8003d00 <_malloc_r+0x168>
 8003e4a:	2a14      	cmp	r2, #20
 8003e4c:	d801      	bhi.n	8003e52 <_malloc_r+0x2ba>
 8003e4e:	325b      	adds	r2, #91	; 0x5b
 8003e50:	e7e5      	b.n	8003e1e <_malloc_r+0x286>
 8003e52:	2a54      	cmp	r2, #84	; 0x54
 8003e54:	d803      	bhi.n	8003e5e <_malloc_r+0x2c6>
 8003e56:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8003e5a:	326e      	adds	r2, #110	; 0x6e
 8003e5c:	e7df      	b.n	8003e1e <_malloc_r+0x286>
 8003e5e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8003e62:	d803      	bhi.n	8003e6c <_malloc_r+0x2d4>
 8003e64:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8003e68:	3277      	adds	r2, #119	; 0x77
 8003e6a:	e7d8      	b.n	8003e1e <_malloc_r+0x286>
 8003e6c:	f240 5e54 	movw	lr, #1364	; 0x554
 8003e70:	4572      	cmp	r2, lr
 8003e72:	bf96      	itet	ls
 8003e74:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8003e78:	227e      	movhi	r2, #126	; 0x7e
 8003e7a:	327c      	addls	r2, #124	; 0x7c
 8003e7c:	e7cf      	b.n	8003e1e <_malloc_r+0x286>
 8003e7e:	f8de e008 	ldr.w	lr, [lr, #8]
 8003e82:	45f0      	cmp	r8, lr
 8003e84:	d005      	beq.n	8003e92 <_malloc_r+0x2fa>
 8003e86:	f8de 2004 	ldr.w	r2, [lr, #4]
 8003e8a:	f022 0203 	bic.w	r2, r2, #3
 8003e8e:	4562      	cmp	r2, ip
 8003e90:	d8f5      	bhi.n	8003e7e <_malloc_r+0x2e6>
 8003e92:	f8de 800c 	ldr.w	r8, [lr, #12]
 8003e96:	e7d1      	b.n	8003e3c <_malloc_r+0x2a4>
 8003e98:	6860      	ldr	r0, [r4, #4]
 8003e9a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8003e9e:	f020 0003 	bic.w	r0, r0, #3
 8003ea2:	eba0 0a07 	sub.w	sl, r0, r7
 8003ea6:	f1ba 0f0f 	cmp.w	sl, #15
 8003eaa:	dd21      	ble.n	8003ef0 <_malloc_r+0x358>
 8003eac:	68a3      	ldr	r3, [r4, #8]
 8003eae:	19e2      	adds	r2, r4, r7
 8003eb0:	f047 0701 	orr.w	r7, r7, #1
 8003eb4:	6067      	str	r7, [r4, #4]
 8003eb6:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003eba:	f8cc 3008 	str.w	r3, [ip, #8]
 8003ebe:	f04a 0301 	orr.w	r3, sl, #1
 8003ec2:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8003ec6:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8003eca:	6053      	str	r3, [r2, #4]
 8003ecc:	f844 a000 	str.w	sl, [r4, r0]
 8003ed0:	e693      	b.n	8003bfa <_malloc_r+0x62>
 8003ed2:	bf00      	nop
 8003ed4:	20000448 	.word	0x20000448
 8003ed8:	20000450 	.word	0x20000450
 8003edc:	20000e20 	.word	0x20000e20
 8003ee0:	20000850 	.word	0x20000850
 8003ee4:	20000e18 	.word	0x20000e18
 8003ee8:	20000e1c 	.word	0x20000e1c
 8003eec:	20000df0 	.word	0x20000df0
 8003ef0:	f1ba 0f00 	cmp.w	sl, #0
 8003ef4:	db11      	blt.n	8003f1a <_malloc_r+0x382>
 8003ef6:	4420      	add	r0, r4
 8003ef8:	6843      	ldr	r3, [r0, #4]
 8003efa:	f043 0301 	orr.w	r3, r3, #1
 8003efe:	6043      	str	r3, [r0, #4]
 8003f00:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8003f04:	4628      	mov	r0, r5
 8003f06:	f8c3 c00c 	str.w	ip, [r3, #12]
 8003f0a:	f8cc 3008 	str.w	r3, [ip, #8]
 8003f0e:	f000 f893 	bl	8004038 <__malloc_unlock>
 8003f12:	4620      	mov	r0, r4
 8003f14:	b003      	add	sp, #12
 8003f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f1a:	4664      	mov	r4, ip
 8003f1c:	e706      	b.n	8003d2c <_malloc_r+0x194>
 8003f1e:	f858 0908 	ldr.w	r0, [r8], #-8
 8003f22:	3b01      	subs	r3, #1
 8003f24:	4540      	cmp	r0, r8
 8003f26:	f43f af0b 	beq.w	8003d40 <_malloc_r+0x1a8>
 8003f2a:	e710      	b.n	8003d4e <_malloc_r+0x1b6>
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	0052      	lsls	r2, r2, #1
 8003f30:	4210      	tst	r0, r2
 8003f32:	d0fb      	beq.n	8003f2c <_malloc_r+0x394>
 8003f34:	e6f4      	b.n	8003d20 <_malloc_r+0x188>
 8003f36:	4673      	mov	r3, lr
 8003f38:	e7fa      	b.n	8003f30 <_malloc_r+0x398>
 8003f3a:	6810      	ldr	r0, [r2, #0]
 8003f3c:	3001      	adds	r0, #1
 8003f3e:	bf1b      	ittet	ne
 8003f40:	1ae3      	subne	r3, r4, r3
 8003f42:	4473      	addne	r3, lr
 8003f44:	6014      	streq	r4, [r2, #0]
 8003f46:	f8ca 3000 	strne.w	r3, [sl]
 8003f4a:	f014 0307 	ands.w	r3, r4, #7
 8003f4e:	bf0e      	itee	eq
 8003f50:	4618      	moveq	r0, r3
 8003f52:	f1c3 0008 	rsbne	r0, r3, #8
 8003f56:	1824      	addne	r4, r4, r0
 8003f58:	1862      	adds	r2, r4, r1
 8003f5a:	ea02 010c 	and.w	r1, r2, ip
 8003f5e:	4480      	add	r8, r0
 8003f60:	eba8 0801 	sub.w	r8, r8, r1
 8003f64:	ea08 080c 	and.w	r8, r8, ip
 8003f68:	4641      	mov	r1, r8
 8003f6a:	4628      	mov	r0, r5
 8003f6c:	9301      	str	r3, [sp, #4]
 8003f6e:	9200      	str	r2, [sp, #0]
 8003f70:	f7fd f950 	bl	8001214 <_sbrk_r>
 8003f74:	1c43      	adds	r3, r0, #1
 8003f76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003f7a:	d105      	bne.n	8003f88 <_malloc_r+0x3f0>
 8003f7c:	b32b      	cbz	r3, 8003fca <_malloc_r+0x432>
 8003f7e:	f04f 0800 	mov.w	r8, #0
 8003f82:	f1a3 0008 	sub.w	r0, r3, #8
 8003f86:	4410      	add	r0, r2
 8003f88:	f8da 2000 	ldr.w	r2, [sl]
 8003f8c:	1b00      	subs	r0, r0, r4
 8003f8e:	4440      	add	r0, r8
 8003f90:	4442      	add	r2, r8
 8003f92:	f040 0001 	orr.w	r0, r0, #1
 8003f96:	45b3      	cmp	fp, r6
 8003f98:	60b4      	str	r4, [r6, #8]
 8003f9a:	f8ca 2000 	str.w	r2, [sl]
 8003f9e:	6060      	str	r0, [r4, #4]
 8003fa0:	f43f af28 	beq.w	8003df4 <_malloc_r+0x25c>
 8003fa4:	f1b9 0f0f 	cmp.w	r9, #15
 8003fa8:	d812      	bhi.n	8003fd0 <_malloc_r+0x438>
 8003faa:	2301      	movs	r3, #1
 8003fac:	6063      	str	r3, [r4, #4]
 8003fae:	68b3      	ldr	r3, [r6, #8]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f023 0303 	bic.w	r3, r3, #3
 8003fb6:	42bb      	cmp	r3, r7
 8003fb8:	eba3 0207 	sub.w	r2, r3, r7
 8003fbc:	d301      	bcc.n	8003fc2 <_malloc_r+0x42a>
 8003fbe:	2a0f      	cmp	r2, #15
 8003fc0:	dc21      	bgt.n	8004006 <_malloc_r+0x46e>
 8003fc2:	4628      	mov	r0, r5
 8003fc4:	f000 f838 	bl	8004038 <__malloc_unlock>
 8003fc8:	e5f2      	b.n	8003bb0 <_malloc_r+0x18>
 8003fca:	4610      	mov	r0, r2
 8003fcc:	4698      	mov	r8, r3
 8003fce:	e7db      	b.n	8003f88 <_malloc_r+0x3f0>
 8003fd0:	2205      	movs	r2, #5
 8003fd2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8003fd6:	f1a9 090c 	sub.w	r9, r9, #12
 8003fda:	f029 0907 	bic.w	r9, r9, #7
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	ea43 0309 	orr.w	r3, r3, r9
 8003fe6:	f8cb 3004 	str.w	r3, [fp, #4]
 8003fea:	f1b9 0f0f 	cmp.w	r9, #15
 8003fee:	eb0b 0309 	add.w	r3, fp, r9
 8003ff2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8003ff6:	f67f aefd 	bls.w	8003df4 <_malloc_r+0x25c>
 8003ffa:	4628      	mov	r0, r5
 8003ffc:	f10b 0108 	add.w	r1, fp, #8
 8004000:	f003 fda6 	bl	8007b50 <_free_r>
 8004004:	e6f6      	b.n	8003df4 <_malloc_r+0x25c>
 8004006:	68b4      	ldr	r4, [r6, #8]
 8004008:	f047 0301 	orr.w	r3, r7, #1
 800400c:	f042 0201 	orr.w	r2, r2, #1
 8004010:	4427      	add	r7, r4
 8004012:	6063      	str	r3, [r4, #4]
 8004014:	60b7      	str	r7, [r6, #8]
 8004016:	607a      	str	r2, [r7, #4]
 8004018:	e5ef      	b.n	8003bfa <_malloc_r+0x62>
 800401a:	bf00      	nop

0800401c <memset>:
 800401c:	4603      	mov	r3, r0
 800401e:	4402      	add	r2, r0
 8004020:	4293      	cmp	r3, r2
 8004022:	d100      	bne.n	8004026 <memset+0xa>
 8004024:	4770      	bx	lr
 8004026:	f803 1b01 	strb.w	r1, [r3], #1
 800402a:	e7f9      	b.n	8004020 <memset+0x4>

0800402c <__malloc_lock>:
 800402c:	4801      	ldr	r0, [pc, #4]	; (8004034 <__malloc_lock+0x8>)
 800402e:	f003 bfbf 	b.w	8007fb0 <__retarget_lock_acquire_recursive>
 8004032:	bf00      	nop
 8004034:	20000ecc 	.word	0x20000ecc

08004038 <__malloc_unlock>:
 8004038:	4801      	ldr	r0, [pc, #4]	; (8004040 <__malloc_unlock+0x8>)
 800403a:	f003 bfba 	b.w	8007fb2 <__retarget_lock_release_recursive>
 800403e:	bf00      	nop
 8004040:	20000ecc 	.word	0x20000ecc

08004044 <printf>:
 8004044:	b40f      	push	{r0, r1, r2, r3}
 8004046:	b507      	push	{r0, r1, r2, lr}
 8004048:	4906      	ldr	r1, [pc, #24]	; (8004064 <printf+0x20>)
 800404a:	ab04      	add	r3, sp, #16
 800404c:	6808      	ldr	r0, [r1, #0]
 800404e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004052:	6881      	ldr	r1, [r0, #8]
 8004054:	9301      	str	r3, [sp, #4]
 8004056:	f001 faa3 	bl	80055a0 <_vfprintf_r>
 800405a:	b003      	add	sp, #12
 800405c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004060:	b004      	add	sp, #16
 8004062:	4770      	bx	lr
 8004064:	2000001c 	.word	0x2000001c

08004068 <setvbuf>:
 8004068:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800406c:	461d      	mov	r5, r3
 800406e:	4b59      	ldr	r3, [pc, #356]	; (80041d4 <setvbuf+0x16c>)
 8004070:	4604      	mov	r4, r0
 8004072:	681f      	ldr	r7, [r3, #0]
 8004074:	460e      	mov	r6, r1
 8004076:	4690      	mov	r8, r2
 8004078:	b127      	cbz	r7, 8004084 <setvbuf+0x1c>
 800407a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800407c:	b913      	cbnz	r3, 8004084 <setvbuf+0x1c>
 800407e:	4638      	mov	r0, r7
 8004080:	f003 fcd6 	bl	8007a30 <__sinit>
 8004084:	f1b8 0f02 	cmp.w	r8, #2
 8004088:	d006      	beq.n	8004098 <setvbuf+0x30>
 800408a:	f1b8 0f01 	cmp.w	r8, #1
 800408e:	f200 809b 	bhi.w	80041c8 <setvbuf+0x160>
 8004092:	2d00      	cmp	r5, #0
 8004094:	f2c0 8098 	blt.w	80041c8 <setvbuf+0x160>
 8004098:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800409a:	07db      	lsls	r3, r3, #31
 800409c:	d405      	bmi.n	80040aa <setvbuf+0x42>
 800409e:	89a3      	ldrh	r3, [r4, #12]
 80040a0:	0598      	lsls	r0, r3, #22
 80040a2:	d402      	bmi.n	80040aa <setvbuf+0x42>
 80040a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80040a6:	f003 ff83 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 80040aa:	4621      	mov	r1, r4
 80040ac:	4638      	mov	r0, r7
 80040ae:	f003 fc53 	bl	8007958 <_fflush_r>
 80040b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80040b4:	b141      	cbz	r1, 80040c8 <setvbuf+0x60>
 80040b6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80040ba:	4299      	cmp	r1, r3
 80040bc:	d002      	beq.n	80040c4 <setvbuf+0x5c>
 80040be:	4638      	mov	r0, r7
 80040c0:	f003 fd46 	bl	8007b50 <_free_r>
 80040c4:	2300      	movs	r3, #0
 80040c6:	6323      	str	r3, [r4, #48]	; 0x30
 80040c8:	2300      	movs	r3, #0
 80040ca:	61a3      	str	r3, [r4, #24]
 80040cc:	6063      	str	r3, [r4, #4]
 80040ce:	89a3      	ldrh	r3, [r4, #12]
 80040d0:	0619      	lsls	r1, r3, #24
 80040d2:	d503      	bpl.n	80040dc <setvbuf+0x74>
 80040d4:	4638      	mov	r0, r7
 80040d6:	6921      	ldr	r1, [r4, #16]
 80040d8:	f003 fd3a 	bl	8007b50 <_free_r>
 80040dc:	89a3      	ldrh	r3, [r4, #12]
 80040de:	f1b8 0f02 	cmp.w	r8, #2
 80040e2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80040e6:	f023 0303 	bic.w	r3, r3, #3
 80040ea:	81a3      	strh	r3, [r4, #12]
 80040ec:	d068      	beq.n	80041c0 <setvbuf+0x158>
 80040ee:	ab01      	add	r3, sp, #4
 80040f0:	466a      	mov	r2, sp
 80040f2:	4621      	mov	r1, r4
 80040f4:	4638      	mov	r0, r7
 80040f6:	f003 ff5d 	bl	8007fb4 <__swhatbuf_r>
 80040fa:	89a3      	ldrh	r3, [r4, #12]
 80040fc:	4318      	orrs	r0, r3
 80040fe:	81a0      	strh	r0, [r4, #12]
 8004100:	bb35      	cbnz	r5, 8004150 <setvbuf+0xe8>
 8004102:	9d00      	ldr	r5, [sp, #0]
 8004104:	4628      	mov	r0, r5
 8004106:	f7ff fd3f 	bl	8003b88 <malloc>
 800410a:	4606      	mov	r6, r0
 800410c:	2800      	cmp	r0, #0
 800410e:	d152      	bne.n	80041b6 <setvbuf+0x14e>
 8004110:	f8dd 9000 	ldr.w	r9, [sp]
 8004114:	45a9      	cmp	r9, r5
 8004116:	d147      	bne.n	80041a8 <setvbuf+0x140>
 8004118:	f04f 35ff 	mov.w	r5, #4294967295
 800411c:	2200      	movs	r2, #0
 800411e:	60a2      	str	r2, [r4, #8]
 8004120:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004124:	6022      	str	r2, [r4, #0]
 8004126:	6122      	str	r2, [r4, #16]
 8004128:	2201      	movs	r2, #1
 800412a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800412e:	6162      	str	r2, [r4, #20]
 8004130:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004132:	f043 0302 	orr.w	r3, r3, #2
 8004136:	07d2      	lsls	r2, r2, #31
 8004138:	81a3      	strh	r3, [r4, #12]
 800413a:	d405      	bmi.n	8004148 <setvbuf+0xe0>
 800413c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004140:	d102      	bne.n	8004148 <setvbuf+0xe0>
 8004142:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004144:	f003 ff35 	bl	8007fb2 <__retarget_lock_release_recursive>
 8004148:	4628      	mov	r0, r5
 800414a:	b003      	add	sp, #12
 800414c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004150:	2e00      	cmp	r6, #0
 8004152:	d0d7      	beq.n	8004104 <setvbuf+0x9c>
 8004154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004156:	b913      	cbnz	r3, 800415e <setvbuf+0xf6>
 8004158:	4638      	mov	r0, r7
 800415a:	f003 fc69 	bl	8007a30 <__sinit>
 800415e:	9b00      	ldr	r3, [sp, #0]
 8004160:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004164:	42ab      	cmp	r3, r5
 8004166:	bf18      	it	ne
 8004168:	89a3      	ldrhne	r3, [r4, #12]
 800416a:	6026      	str	r6, [r4, #0]
 800416c:	bf1c      	itt	ne
 800416e:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8004172:	81a3      	strhne	r3, [r4, #12]
 8004174:	f1b8 0f01 	cmp.w	r8, #1
 8004178:	bf02      	ittt	eq
 800417a:	89a3      	ldrheq	r3, [r4, #12]
 800417c:	f043 0301 	orreq.w	r3, r3, #1
 8004180:	81a3      	strheq	r3, [r4, #12]
 8004182:	89a2      	ldrh	r2, [r4, #12]
 8004184:	f012 0308 	ands.w	r3, r2, #8
 8004188:	d01c      	beq.n	80041c4 <setvbuf+0x15c>
 800418a:	07d3      	lsls	r3, r2, #31
 800418c:	bf41      	itttt	mi
 800418e:	2300      	movmi	r3, #0
 8004190:	426d      	negmi	r5, r5
 8004192:	60a3      	strmi	r3, [r4, #8]
 8004194:	61a5      	strmi	r5, [r4, #24]
 8004196:	bf58      	it	pl
 8004198:	60a5      	strpl	r5, [r4, #8]
 800419a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800419c:	f015 0501 	ands.w	r5, r5, #1
 80041a0:	d115      	bne.n	80041ce <setvbuf+0x166>
 80041a2:	f412 7f00 	tst.w	r2, #512	; 0x200
 80041a6:	e7cb      	b.n	8004140 <setvbuf+0xd8>
 80041a8:	4648      	mov	r0, r9
 80041aa:	f7ff fced 	bl	8003b88 <malloc>
 80041ae:	4606      	mov	r6, r0
 80041b0:	2800      	cmp	r0, #0
 80041b2:	d0b1      	beq.n	8004118 <setvbuf+0xb0>
 80041b4:	464d      	mov	r5, r9
 80041b6:	89a3      	ldrh	r3, [r4, #12]
 80041b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041bc:	81a3      	strh	r3, [r4, #12]
 80041be:	e7c9      	b.n	8004154 <setvbuf+0xec>
 80041c0:	2500      	movs	r5, #0
 80041c2:	e7ab      	b.n	800411c <setvbuf+0xb4>
 80041c4:	60a3      	str	r3, [r4, #8]
 80041c6:	e7e8      	b.n	800419a <setvbuf+0x132>
 80041c8:	f04f 35ff 	mov.w	r5, #4294967295
 80041cc:	e7bc      	b.n	8004148 <setvbuf+0xe0>
 80041ce:	2500      	movs	r5, #0
 80041d0:	e7ba      	b.n	8004148 <setvbuf+0xe0>
 80041d2:	bf00      	nop
 80041d4:	2000001c 	.word	0x2000001c

080041d8 <_svfprintf_r>:
 80041d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041dc:	b0d3      	sub	sp, #332	; 0x14c
 80041de:	468b      	mov	fp, r1
 80041e0:	9207      	str	r2, [sp, #28]
 80041e2:	461e      	mov	r6, r3
 80041e4:	4681      	mov	r9, r0
 80041e6:	f003 fedd 	bl	8007fa4 <_localeconv_r>
 80041ea:	6803      	ldr	r3, [r0, #0]
 80041ec:	4618      	mov	r0, r3
 80041ee:	9318      	str	r3, [sp, #96]	; 0x60
 80041f0:	f7fb ffae 	bl	8000150 <strlen>
 80041f4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80041f8:	9012      	str	r0, [sp, #72]	; 0x48
 80041fa:	061a      	lsls	r2, r3, #24
 80041fc:	d518      	bpl.n	8004230 <_svfprintf_r+0x58>
 80041fe:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004202:	b9ab      	cbnz	r3, 8004230 <_svfprintf_r+0x58>
 8004204:	2140      	movs	r1, #64	; 0x40
 8004206:	4648      	mov	r0, r9
 8004208:	f7ff fcc6 	bl	8003b98 <_malloc_r>
 800420c:	f8cb 0000 	str.w	r0, [fp]
 8004210:	f8cb 0010 	str.w	r0, [fp, #16]
 8004214:	b948      	cbnz	r0, 800422a <_svfprintf_r+0x52>
 8004216:	230c      	movs	r3, #12
 8004218:	f8c9 3000 	str.w	r3, [r9]
 800421c:	f04f 33ff 	mov.w	r3, #4294967295
 8004220:	9313      	str	r3, [sp, #76]	; 0x4c
 8004222:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004224:	b053      	add	sp, #332	; 0x14c
 8004226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800422a:	2340      	movs	r3, #64	; 0x40
 800422c:	f8cb 3014 	str.w	r3, [fp, #20]
 8004230:	2500      	movs	r5, #0
 8004232:	2200      	movs	r2, #0
 8004234:	2300      	movs	r3, #0
 8004236:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800423a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800423e:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8004242:	ac29      	add	r4, sp, #164	; 0xa4
 8004244:	9426      	str	r4, [sp, #152]	; 0x98
 8004246:	9508      	str	r5, [sp, #32]
 8004248:	950e      	str	r5, [sp, #56]	; 0x38
 800424a:	9516      	str	r5, [sp, #88]	; 0x58
 800424c:	9519      	str	r5, [sp, #100]	; 0x64
 800424e:	9513      	str	r5, [sp, #76]	; 0x4c
 8004250:	9b07      	ldr	r3, [sp, #28]
 8004252:	461d      	mov	r5, r3
 8004254:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004258:	b10a      	cbz	r2, 800425e <_svfprintf_r+0x86>
 800425a:	2a25      	cmp	r2, #37	; 0x25
 800425c:	d1f9      	bne.n	8004252 <_svfprintf_r+0x7a>
 800425e:	9b07      	ldr	r3, [sp, #28]
 8004260:	1aef      	subs	r7, r5, r3
 8004262:	d00d      	beq.n	8004280 <_svfprintf_r+0xa8>
 8004264:	e9c4 3700 	strd	r3, r7, [r4]
 8004268:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800426a:	443b      	add	r3, r7
 800426c:	9328      	str	r3, [sp, #160]	; 0xa0
 800426e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004270:	3301      	adds	r3, #1
 8004272:	2b07      	cmp	r3, #7
 8004274:	9327      	str	r3, [sp, #156]	; 0x9c
 8004276:	dc78      	bgt.n	800436a <_svfprintf_r+0x192>
 8004278:	3408      	adds	r4, #8
 800427a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800427c:	443b      	add	r3, r7
 800427e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004280:	782b      	ldrb	r3, [r5, #0]
 8004282:	2b00      	cmp	r3, #0
 8004284:	f001 8142 	beq.w	800550c <_svfprintf_r+0x1334>
 8004288:	2300      	movs	r3, #0
 800428a:	f04f 38ff 	mov.w	r8, #4294967295
 800428e:	469a      	mov	sl, r3
 8004290:	270a      	movs	r7, #10
 8004292:	212b      	movs	r1, #43	; 0x2b
 8004294:	3501      	adds	r5, #1
 8004296:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800429a:	9314      	str	r3, [sp, #80]	; 0x50
 800429c:	462a      	mov	r2, r5
 800429e:	f812 3b01 	ldrb.w	r3, [r2], #1
 80042a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80042a4:	920f      	str	r2, [sp, #60]	; 0x3c
 80042a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80042a8:	3b20      	subs	r3, #32
 80042aa:	2b5a      	cmp	r3, #90	; 0x5a
 80042ac:	f200 85a0 	bhi.w	8004df0 <_svfprintf_r+0xc18>
 80042b0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80042b4:	059e007e 	.word	0x059e007e
 80042b8:	0086059e 	.word	0x0086059e
 80042bc:	059e059e 	.word	0x059e059e
 80042c0:	0065059e 	.word	0x0065059e
 80042c4:	059e059e 	.word	0x059e059e
 80042c8:	00930089 	.word	0x00930089
 80042cc:	0090059e 	.word	0x0090059e
 80042d0:	059e0096 	.word	0x059e0096
 80042d4:	00b300b0 	.word	0x00b300b0
 80042d8:	00b300b3 	.word	0x00b300b3
 80042dc:	00b300b3 	.word	0x00b300b3
 80042e0:	00b300b3 	.word	0x00b300b3
 80042e4:	00b300b3 	.word	0x00b300b3
 80042e8:	059e059e 	.word	0x059e059e
 80042ec:	059e059e 	.word	0x059e059e
 80042f0:	059e059e 	.word	0x059e059e
 80042f4:	011d059e 	.word	0x011d059e
 80042f8:	00e0059e 	.word	0x00e0059e
 80042fc:	011d00f3 	.word	0x011d00f3
 8004300:	011d011d 	.word	0x011d011d
 8004304:	059e059e 	.word	0x059e059e
 8004308:	059e059e 	.word	0x059e059e
 800430c:	059e00c3 	.word	0x059e00c3
 8004310:	0471059e 	.word	0x0471059e
 8004314:	059e059e 	.word	0x059e059e
 8004318:	04b8059e 	.word	0x04b8059e
 800431c:	04da059e 	.word	0x04da059e
 8004320:	059e059e 	.word	0x059e059e
 8004324:	059e04f9 	.word	0x059e04f9
 8004328:	059e059e 	.word	0x059e059e
 800432c:	059e059e 	.word	0x059e059e
 8004330:	059e059e 	.word	0x059e059e
 8004334:	011d059e 	.word	0x011d059e
 8004338:	00e0059e 	.word	0x00e0059e
 800433c:	011d00f5 	.word	0x011d00f5
 8004340:	011d011d 	.word	0x011d011d
 8004344:	00f500c6 	.word	0x00f500c6
 8004348:	059e00da 	.word	0x059e00da
 800434c:	059e00d3 	.word	0x059e00d3
 8004350:	0473044e 	.word	0x0473044e
 8004354:	00da04a7 	.word	0x00da04a7
 8004358:	04b8059e 	.word	0x04b8059e
 800435c:	04dc007c 	.word	0x04dc007c
 8004360:	059e059e 	.word	0x059e059e
 8004364:	059e0516 	.word	0x059e0516
 8004368:	007c      	.short	0x007c
 800436a:	4659      	mov	r1, fp
 800436c:	4648      	mov	r0, r9
 800436e:	aa26      	add	r2, sp, #152	; 0x98
 8004370:	f004 fc2a 	bl	8008bc8 <__ssprint_r>
 8004374:	2800      	cmp	r0, #0
 8004376:	f040 8128 	bne.w	80045ca <_svfprintf_r+0x3f2>
 800437a:	ac29      	add	r4, sp, #164	; 0xa4
 800437c:	e77d      	b.n	800427a <_svfprintf_r+0xa2>
 800437e:	4648      	mov	r0, r9
 8004380:	f003 fe10 	bl	8007fa4 <_localeconv_r>
 8004384:	6843      	ldr	r3, [r0, #4]
 8004386:	4618      	mov	r0, r3
 8004388:	9319      	str	r3, [sp, #100]	; 0x64
 800438a:	f7fb fee1 	bl	8000150 <strlen>
 800438e:	9016      	str	r0, [sp, #88]	; 0x58
 8004390:	4648      	mov	r0, r9
 8004392:	f003 fe07 	bl	8007fa4 <_localeconv_r>
 8004396:	6883      	ldr	r3, [r0, #8]
 8004398:	212b      	movs	r1, #43	; 0x2b
 800439a:	930e      	str	r3, [sp, #56]	; 0x38
 800439c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800439e:	b12b      	cbz	r3, 80043ac <_svfprintf_r+0x1d4>
 80043a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043a2:	b11b      	cbz	r3, 80043ac <_svfprintf_r+0x1d4>
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	b10b      	cbz	r3, 80043ac <_svfprintf_r+0x1d4>
 80043a8:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80043ac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80043ae:	e775      	b.n	800429c <_svfprintf_r+0xc4>
 80043b0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1f9      	bne.n	80043ac <_svfprintf_r+0x1d4>
 80043b8:	2320      	movs	r3, #32
 80043ba:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80043be:	e7f5      	b.n	80043ac <_svfprintf_r+0x1d4>
 80043c0:	f04a 0a01 	orr.w	sl, sl, #1
 80043c4:	e7f2      	b.n	80043ac <_svfprintf_r+0x1d4>
 80043c6:	f856 3b04 	ldr.w	r3, [r6], #4
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	9314      	str	r3, [sp, #80]	; 0x50
 80043ce:	daed      	bge.n	80043ac <_svfprintf_r+0x1d4>
 80043d0:	425b      	negs	r3, r3
 80043d2:	9314      	str	r3, [sp, #80]	; 0x50
 80043d4:	f04a 0a04 	orr.w	sl, sl, #4
 80043d8:	e7e8      	b.n	80043ac <_svfprintf_r+0x1d4>
 80043da:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80043de:	e7e5      	b.n	80043ac <_svfprintf_r+0x1d4>
 80043e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80043e2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80043e6:	2b2a      	cmp	r3, #42	; 0x2a
 80043e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80043ea:	d110      	bne.n	800440e <_svfprintf_r+0x236>
 80043ec:	f856 0b04 	ldr.w	r0, [r6], #4
 80043f0:	920f      	str	r2, [sp, #60]	; 0x3c
 80043f2:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80043f6:	e7d9      	b.n	80043ac <_svfprintf_r+0x1d4>
 80043f8:	fb07 3808 	mla	r8, r7, r8, r3
 80043fc:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004400:	930b      	str	r3, [sp, #44]	; 0x2c
 8004402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004404:	3b30      	subs	r3, #48	; 0x30
 8004406:	2b09      	cmp	r3, #9
 8004408:	d9f6      	bls.n	80043f8 <_svfprintf_r+0x220>
 800440a:	920f      	str	r2, [sp, #60]	; 0x3c
 800440c:	e74b      	b.n	80042a6 <_svfprintf_r+0xce>
 800440e:	f04f 0800 	mov.w	r8, #0
 8004412:	e7f6      	b.n	8004402 <_svfprintf_r+0x22a>
 8004414:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8004418:	e7c8      	b.n	80043ac <_svfprintf_r+0x1d4>
 800441a:	2300      	movs	r3, #0
 800441c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800441e:	9314      	str	r3, [sp, #80]	; 0x50
 8004420:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004422:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004424:	3b30      	subs	r3, #48	; 0x30
 8004426:	fb07 3300 	mla	r3, r7, r0, r3
 800442a:	9314      	str	r3, [sp, #80]	; 0x50
 800442c:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004430:	930b      	str	r3, [sp, #44]	; 0x2c
 8004432:	3b30      	subs	r3, #48	; 0x30
 8004434:	2b09      	cmp	r3, #9
 8004436:	d9f3      	bls.n	8004420 <_svfprintf_r+0x248>
 8004438:	e7e7      	b.n	800440a <_svfprintf_r+0x232>
 800443a:	f04a 0a08 	orr.w	sl, sl, #8
 800443e:	e7b5      	b.n	80043ac <_svfprintf_r+0x1d4>
 8004440:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004442:	781b      	ldrb	r3, [r3, #0]
 8004444:	2b68      	cmp	r3, #104	; 0x68
 8004446:	bf01      	itttt	eq
 8004448:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800444a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800444e:	3301      	addeq	r3, #1
 8004450:	930f      	streq	r3, [sp, #60]	; 0x3c
 8004452:	bf18      	it	ne
 8004454:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8004458:	e7a8      	b.n	80043ac <_svfprintf_r+0x1d4>
 800445a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	2b6c      	cmp	r3, #108	; 0x6c
 8004460:	d105      	bne.n	800446e <_svfprintf_r+0x296>
 8004462:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004464:	3301      	adds	r3, #1
 8004466:	930f      	str	r3, [sp, #60]	; 0x3c
 8004468:	f04a 0a20 	orr.w	sl, sl, #32
 800446c:	e79e      	b.n	80043ac <_svfprintf_r+0x1d4>
 800446e:	f04a 0a10 	orr.w	sl, sl, #16
 8004472:	e79b      	b.n	80043ac <_svfprintf_r+0x1d4>
 8004474:	4632      	mov	r2, r6
 8004476:	2000      	movs	r0, #0
 8004478:	f852 3b04 	ldr.w	r3, [r2], #4
 800447c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8004480:	920a      	str	r2, [sp, #40]	; 0x28
 8004482:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004486:	ab39      	add	r3, sp, #228	; 0xe4
 8004488:	4607      	mov	r7, r0
 800448a:	f04f 0801 	mov.w	r8, #1
 800448e:	4606      	mov	r6, r0
 8004490:	4605      	mov	r5, r0
 8004492:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8004496:	9307      	str	r3, [sp, #28]
 8004498:	e1a9      	b.n	80047ee <_svfprintf_r+0x616>
 800449a:	f04a 0a10 	orr.w	sl, sl, #16
 800449e:	f01a 0f20 	tst.w	sl, #32
 80044a2:	d011      	beq.n	80044c8 <_svfprintf_r+0x2f0>
 80044a4:	3607      	adds	r6, #7
 80044a6:	f026 0307 	bic.w	r3, r6, #7
 80044aa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80044ae:	930a      	str	r3, [sp, #40]	; 0x28
 80044b0:	2e00      	cmp	r6, #0
 80044b2:	f177 0300 	sbcs.w	r3, r7, #0
 80044b6:	da05      	bge.n	80044c4 <_svfprintf_r+0x2ec>
 80044b8:	232d      	movs	r3, #45	; 0x2d
 80044ba:	4276      	negs	r6, r6
 80044bc:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80044c0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80044c4:	2301      	movs	r3, #1
 80044c6:	e377      	b.n	8004bb8 <_svfprintf_r+0x9e0>
 80044c8:	1d33      	adds	r3, r6, #4
 80044ca:	f01a 0f10 	tst.w	sl, #16
 80044ce:	930a      	str	r3, [sp, #40]	; 0x28
 80044d0:	d002      	beq.n	80044d8 <_svfprintf_r+0x300>
 80044d2:	6836      	ldr	r6, [r6, #0]
 80044d4:	17f7      	asrs	r7, r6, #31
 80044d6:	e7eb      	b.n	80044b0 <_svfprintf_r+0x2d8>
 80044d8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80044dc:	6836      	ldr	r6, [r6, #0]
 80044de:	d001      	beq.n	80044e4 <_svfprintf_r+0x30c>
 80044e0:	b236      	sxth	r6, r6
 80044e2:	e7f7      	b.n	80044d4 <_svfprintf_r+0x2fc>
 80044e4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80044e8:	bf18      	it	ne
 80044ea:	b276      	sxtbne	r6, r6
 80044ec:	e7f2      	b.n	80044d4 <_svfprintf_r+0x2fc>
 80044ee:	3607      	adds	r6, #7
 80044f0:	f026 0307 	bic.w	r3, r6, #7
 80044f4:	4619      	mov	r1, r3
 80044f6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80044fa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80044fe:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8004502:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004506:	910a      	str	r1, [sp, #40]	; 0x28
 8004508:	f04f 32ff 	mov.w	r2, #4294967295
 800450c:	4630      	mov	r0, r6
 800450e:	4629      	mov	r1, r5
 8004510:	4b32      	ldr	r3, [pc, #200]	; (80045dc <_svfprintf_r+0x404>)
 8004512:	f7fc fa7b 	bl	8000a0c <__aeabi_dcmpun>
 8004516:	bb08      	cbnz	r0, 800455c <_svfprintf_r+0x384>
 8004518:	f04f 32ff 	mov.w	r2, #4294967295
 800451c:	4630      	mov	r0, r6
 800451e:	4629      	mov	r1, r5
 8004520:	4b2e      	ldr	r3, [pc, #184]	; (80045dc <_svfprintf_r+0x404>)
 8004522:	f7fc fa55 	bl	80009d0 <__aeabi_dcmple>
 8004526:	b9c8      	cbnz	r0, 800455c <_svfprintf_r+0x384>
 8004528:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800452c:	2200      	movs	r2, #0
 800452e:	2300      	movs	r3, #0
 8004530:	f7fc fa44 	bl	80009bc <__aeabi_dcmplt>
 8004534:	b110      	cbz	r0, 800453c <_svfprintf_r+0x364>
 8004536:	232d      	movs	r3, #45	; 0x2d
 8004538:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800453c:	4a28      	ldr	r2, [pc, #160]	; (80045e0 <_svfprintf_r+0x408>)
 800453e:	4829      	ldr	r0, [pc, #164]	; (80045e4 <_svfprintf_r+0x40c>)
 8004540:	4613      	mov	r3, r2
 8004542:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004544:	2700      	movs	r7, #0
 8004546:	2947      	cmp	r1, #71	; 0x47
 8004548:	bfc8      	it	gt
 800454a:	4603      	movgt	r3, r0
 800454c:	f04f 0803 	mov.w	r8, #3
 8004550:	9307      	str	r3, [sp, #28]
 8004552:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8004556:	463e      	mov	r6, r7
 8004558:	f000 bc24 	b.w	8004da4 <_svfprintf_r+0xbcc>
 800455c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004560:	4610      	mov	r0, r2
 8004562:	4619      	mov	r1, r3
 8004564:	f7fc fa52 	bl	8000a0c <__aeabi_dcmpun>
 8004568:	4607      	mov	r7, r0
 800456a:	b148      	cbz	r0, 8004580 <_svfprintf_r+0x3a8>
 800456c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800456e:	4a1e      	ldr	r2, [pc, #120]	; (80045e8 <_svfprintf_r+0x410>)
 8004570:	2b00      	cmp	r3, #0
 8004572:	bfb8      	it	lt
 8004574:	232d      	movlt	r3, #45	; 0x2d
 8004576:	481d      	ldr	r0, [pc, #116]	; (80045ec <_svfprintf_r+0x414>)
 8004578:	bfb8      	it	lt
 800457a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800457e:	e7df      	b.n	8004540 <_svfprintf_r+0x368>
 8004580:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004582:	f023 0320 	bic.w	r3, r3, #32
 8004586:	2b41      	cmp	r3, #65	; 0x41
 8004588:	930c      	str	r3, [sp, #48]	; 0x30
 800458a:	d131      	bne.n	80045f0 <_svfprintf_r+0x418>
 800458c:	2330      	movs	r3, #48	; 0x30
 800458e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8004592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004594:	f04a 0a02 	orr.w	sl, sl, #2
 8004598:	2b61      	cmp	r3, #97	; 0x61
 800459a:	bf0c      	ite	eq
 800459c:	2378      	moveq	r3, #120	; 0x78
 800459e:	2358      	movne	r3, #88	; 0x58
 80045a0:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 80045a4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80045a8:	f340 81fa 	ble.w	80049a0 <_svfprintf_r+0x7c8>
 80045ac:	4648      	mov	r0, r9
 80045ae:	f108 0101 	add.w	r1, r8, #1
 80045b2:	f7ff faf1 	bl	8003b98 <_malloc_r>
 80045b6:	9007      	str	r0, [sp, #28]
 80045b8:	2800      	cmp	r0, #0
 80045ba:	f040 81f4 	bne.w	80049a6 <_svfprintf_r+0x7ce>
 80045be:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80045c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045c6:	f8ab 300c 	strh.w	r3, [fp, #12]
 80045ca:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80045ce:	f013 0f40 	tst.w	r3, #64	; 0x40
 80045d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80045d4:	bf18      	it	ne
 80045d6:	f04f 33ff 	movne.w	r3, #4294967295
 80045da:	e621      	b.n	8004220 <_svfprintf_r+0x48>
 80045dc:	7fefffff 	.word	0x7fefffff
 80045e0:	0800a208 	.word	0x0800a208
 80045e4:	0800a20c 	.word	0x0800a20c
 80045e8:	0800a210 	.word	0x0800a210
 80045ec:	0800a214 	.word	0x0800a214
 80045f0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80045f4:	f000 81d9 	beq.w	80049aa <_svfprintf_r+0x7d2>
 80045f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80045fa:	2b47      	cmp	r3, #71	; 0x47
 80045fc:	d105      	bne.n	800460a <_svfprintf_r+0x432>
 80045fe:	f1b8 0f00 	cmp.w	r8, #0
 8004602:	d102      	bne.n	800460a <_svfprintf_r+0x432>
 8004604:	4647      	mov	r7, r8
 8004606:	f04f 0801 	mov.w	r8, #1
 800460a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800460e:	9315      	str	r3, [sp, #84]	; 0x54
 8004610:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004612:	1e1d      	subs	r5, r3, #0
 8004614:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004616:	9308      	str	r3, [sp, #32]
 8004618:	bfb7      	itett	lt
 800461a:	462b      	movlt	r3, r5
 800461c:	2300      	movge	r3, #0
 800461e:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8004622:	232d      	movlt	r3, #45	; 0x2d
 8004624:	931c      	str	r3, [sp, #112]	; 0x70
 8004626:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004628:	2b41      	cmp	r3, #65	; 0x41
 800462a:	f040 81d7 	bne.w	80049dc <_svfprintf_r+0x804>
 800462e:	aa20      	add	r2, sp, #128	; 0x80
 8004630:	4629      	mov	r1, r5
 8004632:	9808      	ldr	r0, [sp, #32]
 8004634:	f004 fa3e 	bl	8008ab4 <frexp>
 8004638:	2200      	movs	r2, #0
 800463a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800463e:	f7fb ff4b 	bl	80004d8 <__aeabi_dmul>
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800464a:	2200      	movs	r2, #0
 800464c:	2300      	movs	r3, #0
 800464e:	f7fc f9ab 	bl	80009a8 <__aeabi_dcmpeq>
 8004652:	b108      	cbz	r0, 8004658 <_svfprintf_r+0x480>
 8004654:	2301      	movs	r3, #1
 8004656:	9320      	str	r3, [sp, #128]	; 0x80
 8004658:	4eb4      	ldr	r6, [pc, #720]	; (800492c <_svfprintf_r+0x754>)
 800465a:	4bb5      	ldr	r3, [pc, #724]	; (8004930 <_svfprintf_r+0x758>)
 800465c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800465e:	9d07      	ldr	r5, [sp, #28]
 8004660:	2a61      	cmp	r2, #97	; 0x61
 8004662:	bf18      	it	ne
 8004664:	461e      	movne	r6, r3
 8004666:	9617      	str	r6, [sp, #92]	; 0x5c
 8004668:	f108 36ff 	add.w	r6, r8, #4294967295
 800466c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004670:	2200      	movs	r2, #0
 8004672:	4bb0      	ldr	r3, [pc, #704]	; (8004934 <_svfprintf_r+0x75c>)
 8004674:	f7fb ff30 	bl	80004d8 <__aeabi_dmul>
 8004678:	4602      	mov	r2, r0
 800467a:	460b      	mov	r3, r1
 800467c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004680:	f7fc f9da 	bl	8000a38 <__aeabi_d2iz>
 8004684:	901d      	str	r0, [sp, #116]	; 0x74
 8004686:	f7fb febd 	bl	8000404 <__aeabi_i2d>
 800468a:	4602      	mov	r2, r0
 800468c:	460b      	mov	r3, r1
 800468e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004692:	f7fb fd69 	bl	8000168 <__aeabi_dsub>
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800469e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80046a0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80046a2:	960d      	str	r6, [sp, #52]	; 0x34
 80046a4:	5c9b      	ldrb	r3, [r3, r2]
 80046a6:	f805 3b01 	strb.w	r3, [r5], #1
 80046aa:	1c73      	adds	r3, r6, #1
 80046ac:	d006      	beq.n	80046bc <_svfprintf_r+0x4e4>
 80046ae:	2200      	movs	r2, #0
 80046b0:	2300      	movs	r3, #0
 80046b2:	3e01      	subs	r6, #1
 80046b4:	f7fc f978 	bl	80009a8 <__aeabi_dcmpeq>
 80046b8:	2800      	cmp	r0, #0
 80046ba:	d0d7      	beq.n	800466c <_svfprintf_r+0x494>
 80046bc:	2200      	movs	r2, #0
 80046be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80046c2:	4b9d      	ldr	r3, [pc, #628]	; (8004938 <_svfprintf_r+0x760>)
 80046c4:	f7fc f998 	bl	80009f8 <__aeabi_dcmpgt>
 80046c8:	b960      	cbnz	r0, 80046e4 <_svfprintf_r+0x50c>
 80046ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80046ce:	2200      	movs	r2, #0
 80046d0:	4b99      	ldr	r3, [pc, #612]	; (8004938 <_svfprintf_r+0x760>)
 80046d2:	f7fc f969 	bl	80009a8 <__aeabi_dcmpeq>
 80046d6:	2800      	cmp	r0, #0
 80046d8:	f000 817b 	beq.w	80049d2 <_svfprintf_r+0x7fa>
 80046dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80046de:	07d8      	lsls	r0, r3, #31
 80046e0:	f140 8177 	bpl.w	80049d2 <_svfprintf_r+0x7fa>
 80046e4:	2030      	movs	r0, #48	; 0x30
 80046e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80046e8:	9524      	str	r5, [sp, #144]	; 0x90
 80046ea:	7bd9      	ldrb	r1, [r3, #15]
 80046ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80046ee:	1e53      	subs	r3, r2, #1
 80046f0:	9324      	str	r3, [sp, #144]	; 0x90
 80046f2:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80046f6:	428b      	cmp	r3, r1
 80046f8:	f000 815a 	beq.w	80049b0 <_svfprintf_r+0x7d8>
 80046fc:	2b39      	cmp	r3, #57	; 0x39
 80046fe:	bf0b      	itete	eq
 8004700:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8004702:	3301      	addne	r3, #1
 8004704:	7a9b      	ldrbeq	r3, [r3, #10]
 8004706:	b2db      	uxtbne	r3, r3
 8004708:	f802 3c01 	strb.w	r3, [r2, #-1]
 800470c:	9b07      	ldr	r3, [sp, #28]
 800470e:	1aeb      	subs	r3, r5, r3
 8004710:	9308      	str	r3, [sp, #32]
 8004712:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004714:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004716:	2b47      	cmp	r3, #71	; 0x47
 8004718:	f040 81ad 	bne.w	8004a76 <_svfprintf_r+0x89e>
 800471c:	1ce9      	adds	r1, r5, #3
 800471e:	db02      	blt.n	8004726 <_svfprintf_r+0x54e>
 8004720:	45a8      	cmp	r8, r5
 8004722:	f280 81cf 	bge.w	8004ac4 <_svfprintf_r+0x8ec>
 8004726:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004728:	3b02      	subs	r3, #2
 800472a:	930b      	str	r3, [sp, #44]	; 0x2c
 800472c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800472e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8004732:	f021 0120 	bic.w	r1, r1, #32
 8004736:	2941      	cmp	r1, #65	; 0x41
 8004738:	bf08      	it	eq
 800473a:	320f      	addeq	r2, #15
 800473c:	f105 33ff 	add.w	r3, r5, #4294967295
 8004740:	bf06      	itte	eq
 8004742:	b2d2      	uxtbeq	r2, r2
 8004744:	2101      	moveq	r1, #1
 8004746:	2100      	movne	r1, #0
 8004748:	2b00      	cmp	r3, #0
 800474a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800474e:	bfb4      	ite	lt
 8004750:	222d      	movlt	r2, #45	; 0x2d
 8004752:	222b      	movge	r2, #43	; 0x2b
 8004754:	9320      	str	r3, [sp, #128]	; 0x80
 8004756:	bfb8      	it	lt
 8004758:	f1c5 0301 	rsblt	r3, r5, #1
 800475c:	2b09      	cmp	r3, #9
 800475e:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8004762:	f340 819e 	ble.w	8004aa2 <_svfprintf_r+0x8ca>
 8004766:	260a      	movs	r6, #10
 8004768:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800476c:	fb93 f5f6 	sdiv	r5, r3, r6
 8004770:	4611      	mov	r1, r2
 8004772:	fb06 3015 	mls	r0, r6, r5, r3
 8004776:	3030      	adds	r0, #48	; 0x30
 8004778:	f801 0c01 	strb.w	r0, [r1, #-1]
 800477c:	4618      	mov	r0, r3
 800477e:	2863      	cmp	r0, #99	; 0x63
 8004780:	462b      	mov	r3, r5
 8004782:	f102 32ff 	add.w	r2, r2, #4294967295
 8004786:	dcf1      	bgt.n	800476c <_svfprintf_r+0x594>
 8004788:	3330      	adds	r3, #48	; 0x30
 800478a:	1e88      	subs	r0, r1, #2
 800478c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004790:	4603      	mov	r3, r0
 8004792:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8004796:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800479a:	42ab      	cmp	r3, r5
 800479c:	f0c0 817c 	bcc.w	8004a98 <_svfprintf_r+0x8c0>
 80047a0:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80047a4:	1a52      	subs	r2, r2, r1
 80047a6:	42a8      	cmp	r0, r5
 80047a8:	bf88      	it	hi
 80047aa:	2200      	movhi	r2, #0
 80047ac:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80047b0:	441a      	add	r2, r3
 80047b2:	ab22      	add	r3, sp, #136	; 0x88
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	9a08      	ldr	r2, [sp, #32]
 80047b8:	931a      	str	r3, [sp, #104]	; 0x68
 80047ba:	2a01      	cmp	r2, #1
 80047bc:	eb03 0802 	add.w	r8, r3, r2
 80047c0:	dc02      	bgt.n	80047c8 <_svfprintf_r+0x5f0>
 80047c2:	f01a 0f01 	tst.w	sl, #1
 80047c6:	d001      	beq.n	80047cc <_svfprintf_r+0x5f4>
 80047c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80047ca:	4498      	add	r8, r3
 80047cc:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80047d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047d4:	9315      	str	r3, [sp, #84]	; 0x54
 80047d6:	2300      	movs	r3, #0
 80047d8:	461d      	mov	r5, r3
 80047da:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80047de:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80047e0:	b113      	cbz	r3, 80047e8 <_svfprintf_r+0x610>
 80047e2:	232d      	movs	r3, #45	; 0x2d
 80047e4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80047e8:	2600      	movs	r6, #0
 80047ea:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80047ee:	4546      	cmp	r6, r8
 80047f0:	4633      	mov	r3, r6
 80047f2:	bfb8      	it	lt
 80047f4:	4643      	movlt	r3, r8
 80047f6:	9315      	str	r3, [sp, #84]	; 0x54
 80047f8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80047fc:	b113      	cbz	r3, 8004804 <_svfprintf_r+0x62c>
 80047fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004800:	3301      	adds	r3, #1
 8004802:	9315      	str	r3, [sp, #84]	; 0x54
 8004804:	f01a 0302 	ands.w	r3, sl, #2
 8004808:	931c      	str	r3, [sp, #112]	; 0x70
 800480a:	bf1e      	ittt	ne
 800480c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800480e:	3302      	addne	r3, #2
 8004810:	9315      	strne	r3, [sp, #84]	; 0x54
 8004812:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8004816:	931d      	str	r3, [sp, #116]	; 0x74
 8004818:	d121      	bne.n	800485e <_svfprintf_r+0x686>
 800481a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800481e:	1a9b      	subs	r3, r3, r2
 8004820:	2b00      	cmp	r3, #0
 8004822:	9317      	str	r3, [sp, #92]	; 0x5c
 8004824:	dd1b      	ble.n	800485e <_svfprintf_r+0x686>
 8004826:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800482a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800482c:	3301      	adds	r3, #1
 800482e:	2810      	cmp	r0, #16
 8004830:	4842      	ldr	r0, [pc, #264]	; (800493c <_svfprintf_r+0x764>)
 8004832:	f104 0108 	add.w	r1, r4, #8
 8004836:	6020      	str	r0, [r4, #0]
 8004838:	f300 82e6 	bgt.w	8004e08 <_svfprintf_r+0xc30>
 800483c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800483e:	2b07      	cmp	r3, #7
 8004840:	4402      	add	r2, r0
 8004842:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004846:	6060      	str	r0, [r4, #4]
 8004848:	f340 82f3 	ble.w	8004e32 <_svfprintf_r+0xc5a>
 800484c:	4659      	mov	r1, fp
 800484e:	4648      	mov	r0, r9
 8004850:	aa26      	add	r2, sp, #152	; 0x98
 8004852:	f004 f9b9 	bl	8008bc8 <__ssprint_r>
 8004856:	2800      	cmp	r0, #0
 8004858:	f040 8636 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 800485c:	ac29      	add	r4, sp, #164	; 0xa4
 800485e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8004862:	b173      	cbz	r3, 8004882 <_svfprintf_r+0x6aa>
 8004864:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8004868:	6023      	str	r3, [r4, #0]
 800486a:	2301      	movs	r3, #1
 800486c:	6063      	str	r3, [r4, #4]
 800486e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004870:	3301      	adds	r3, #1
 8004872:	9328      	str	r3, [sp, #160]	; 0xa0
 8004874:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004876:	3301      	adds	r3, #1
 8004878:	2b07      	cmp	r3, #7
 800487a:	9327      	str	r3, [sp, #156]	; 0x9c
 800487c:	f300 82db 	bgt.w	8004e36 <_svfprintf_r+0xc5e>
 8004880:	3408      	adds	r4, #8
 8004882:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004884:	b16b      	cbz	r3, 80048a2 <_svfprintf_r+0x6ca>
 8004886:	ab1f      	add	r3, sp, #124	; 0x7c
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	2302      	movs	r3, #2
 800488c:	6063      	str	r3, [r4, #4]
 800488e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004890:	3302      	adds	r3, #2
 8004892:	9328      	str	r3, [sp, #160]	; 0xa0
 8004894:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004896:	3301      	adds	r3, #1
 8004898:	2b07      	cmp	r3, #7
 800489a:	9327      	str	r3, [sp, #156]	; 0x9c
 800489c:	f300 82d5 	bgt.w	8004e4a <_svfprintf_r+0xc72>
 80048a0:	3408      	adds	r4, #8
 80048a2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80048a4:	2b80      	cmp	r3, #128	; 0x80
 80048a6:	d121      	bne.n	80048ec <_svfprintf_r+0x714>
 80048a8:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80048ac:	1a9b      	subs	r3, r3, r2
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80048b2:	dd1b      	ble.n	80048ec <_svfprintf_r+0x714>
 80048b4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80048b8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80048ba:	3301      	adds	r3, #1
 80048bc:	2810      	cmp	r0, #16
 80048be:	4820      	ldr	r0, [pc, #128]	; (8004940 <_svfprintf_r+0x768>)
 80048c0:	f104 0108 	add.w	r1, r4, #8
 80048c4:	6020      	str	r0, [r4, #0]
 80048c6:	f300 82ca 	bgt.w	8004e5e <_svfprintf_r+0xc86>
 80048ca:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80048cc:	2b07      	cmp	r3, #7
 80048ce:	4402      	add	r2, r0
 80048d0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80048d4:	6060      	str	r0, [r4, #4]
 80048d6:	f340 82d7 	ble.w	8004e88 <_svfprintf_r+0xcb0>
 80048da:	4659      	mov	r1, fp
 80048dc:	4648      	mov	r0, r9
 80048de:	aa26      	add	r2, sp, #152	; 0x98
 80048e0:	f004 f972 	bl	8008bc8 <__ssprint_r>
 80048e4:	2800      	cmp	r0, #0
 80048e6:	f040 85ef 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 80048ea:	ac29      	add	r4, sp, #164	; 0xa4
 80048ec:	eba6 0608 	sub.w	r6, r6, r8
 80048f0:	2e00      	cmp	r6, #0
 80048f2:	dd27      	ble.n	8004944 <_svfprintf_r+0x76c>
 80048f4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80048f8:	4811      	ldr	r0, [pc, #68]	; (8004940 <_svfprintf_r+0x768>)
 80048fa:	2e10      	cmp	r6, #16
 80048fc:	f103 0301 	add.w	r3, r3, #1
 8004900:	f104 0108 	add.w	r1, r4, #8
 8004904:	6020      	str	r0, [r4, #0]
 8004906:	f300 82c1 	bgt.w	8004e8c <_svfprintf_r+0xcb4>
 800490a:	6066      	str	r6, [r4, #4]
 800490c:	2b07      	cmp	r3, #7
 800490e:	4416      	add	r6, r2
 8004910:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8004914:	f340 82cd 	ble.w	8004eb2 <_svfprintf_r+0xcda>
 8004918:	4659      	mov	r1, fp
 800491a:	4648      	mov	r0, r9
 800491c:	aa26      	add	r2, sp, #152	; 0x98
 800491e:	f004 f953 	bl	8008bc8 <__ssprint_r>
 8004922:	2800      	cmp	r0, #0
 8004924:	f040 85d0 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004928:	ac29      	add	r4, sp, #164	; 0xa4
 800492a:	e00b      	b.n	8004944 <_svfprintf_r+0x76c>
 800492c:	0800a218 	.word	0x0800a218
 8004930:	0800a229 	.word	0x0800a229
 8004934:	40300000 	.word	0x40300000
 8004938:	3fe00000 	.word	0x3fe00000
 800493c:	0800a23c 	.word	0x0800a23c
 8004940:	0800a24c 	.word	0x0800a24c
 8004944:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004948:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800494a:	f040 82b9 	bne.w	8004ec0 <_svfprintf_r+0xce8>
 800494e:	9b07      	ldr	r3, [sp, #28]
 8004950:	4446      	add	r6, r8
 8004952:	e9c4 3800 	strd	r3, r8, [r4]
 8004956:	9628      	str	r6, [sp, #160]	; 0xa0
 8004958:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800495a:	3301      	adds	r3, #1
 800495c:	2b07      	cmp	r3, #7
 800495e:	9327      	str	r3, [sp, #156]	; 0x9c
 8004960:	f300 82f4 	bgt.w	8004f4c <_svfprintf_r+0xd74>
 8004964:	3408      	adds	r4, #8
 8004966:	f01a 0f04 	tst.w	sl, #4
 800496a:	f040 858e 	bne.w	800548a <_svfprintf_r+0x12b2>
 800496e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8004972:	9915      	ldr	r1, [sp, #84]	; 0x54
 8004974:	428a      	cmp	r2, r1
 8004976:	bfac      	ite	ge
 8004978:	189b      	addge	r3, r3, r2
 800497a:	185b      	addlt	r3, r3, r1
 800497c:	9313      	str	r3, [sp, #76]	; 0x4c
 800497e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004980:	b13b      	cbz	r3, 8004992 <_svfprintf_r+0x7ba>
 8004982:	4659      	mov	r1, fp
 8004984:	4648      	mov	r0, r9
 8004986:	aa26      	add	r2, sp, #152	; 0x98
 8004988:	f004 f91e 	bl	8008bc8 <__ssprint_r>
 800498c:	2800      	cmp	r0, #0
 800498e:	f040 859b 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004992:	2300      	movs	r3, #0
 8004994:	9327      	str	r3, [sp, #156]	; 0x9c
 8004996:	2f00      	cmp	r7, #0
 8004998:	f040 85b2 	bne.w	8005500 <_svfprintf_r+0x1328>
 800499c:	ac29      	add	r4, sp, #164	; 0xa4
 800499e:	e0e3      	b.n	8004b68 <_svfprintf_r+0x990>
 80049a0:	ab39      	add	r3, sp, #228	; 0xe4
 80049a2:	9307      	str	r3, [sp, #28]
 80049a4:	e631      	b.n	800460a <_svfprintf_r+0x432>
 80049a6:	9f07      	ldr	r7, [sp, #28]
 80049a8:	e62f      	b.n	800460a <_svfprintf_r+0x432>
 80049aa:	f04f 0806 	mov.w	r8, #6
 80049ae:	e62c      	b.n	800460a <_svfprintf_r+0x432>
 80049b0:	f802 0c01 	strb.w	r0, [r2, #-1]
 80049b4:	e69a      	b.n	80046ec <_svfprintf_r+0x514>
 80049b6:	f803 0b01 	strb.w	r0, [r3], #1
 80049ba:	1aca      	subs	r2, r1, r3
 80049bc:	2a00      	cmp	r2, #0
 80049be:	dafa      	bge.n	80049b6 <_svfprintf_r+0x7de>
 80049c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049c4:	3201      	adds	r2, #1
 80049c6:	f103 0301 	add.w	r3, r3, #1
 80049ca:	bfb8      	it	lt
 80049cc:	2300      	movlt	r3, #0
 80049ce:	441d      	add	r5, r3
 80049d0:	e69c      	b.n	800470c <_svfprintf_r+0x534>
 80049d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049d4:	462b      	mov	r3, r5
 80049d6:	2030      	movs	r0, #48	; 0x30
 80049d8:	18a9      	adds	r1, r5, r2
 80049da:	e7ee      	b.n	80049ba <_svfprintf_r+0x7e2>
 80049dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049de:	2b46      	cmp	r3, #70	; 0x46
 80049e0:	d005      	beq.n	80049ee <_svfprintf_r+0x816>
 80049e2:	2b45      	cmp	r3, #69	; 0x45
 80049e4:	d11b      	bne.n	8004a1e <_svfprintf_r+0x846>
 80049e6:	f108 0601 	add.w	r6, r8, #1
 80049ea:	2302      	movs	r3, #2
 80049ec:	e001      	b.n	80049f2 <_svfprintf_r+0x81a>
 80049ee:	4646      	mov	r6, r8
 80049f0:	2303      	movs	r3, #3
 80049f2:	aa24      	add	r2, sp, #144	; 0x90
 80049f4:	9204      	str	r2, [sp, #16]
 80049f6:	aa21      	add	r2, sp, #132	; 0x84
 80049f8:	9203      	str	r2, [sp, #12]
 80049fa:	aa20      	add	r2, sp, #128	; 0x80
 80049fc:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	4648      	mov	r0, r9
 8004a04:	462b      	mov	r3, r5
 8004a06:	9a08      	ldr	r2, [sp, #32]
 8004a08:	f002 f95a 	bl	8006cc0 <_dtoa_r>
 8004a0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a0e:	9007      	str	r0, [sp, #28]
 8004a10:	2b47      	cmp	r3, #71	; 0x47
 8004a12:	d106      	bne.n	8004a22 <_svfprintf_r+0x84a>
 8004a14:	f01a 0f01 	tst.w	sl, #1
 8004a18:	d103      	bne.n	8004a22 <_svfprintf_r+0x84a>
 8004a1a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8004a1c:	e676      	b.n	800470c <_svfprintf_r+0x534>
 8004a1e:	4646      	mov	r6, r8
 8004a20:	e7e3      	b.n	80049ea <_svfprintf_r+0x812>
 8004a22:	9b07      	ldr	r3, [sp, #28]
 8004a24:	4433      	add	r3, r6
 8004a26:	930d      	str	r3, [sp, #52]	; 0x34
 8004a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a2a:	2b46      	cmp	r3, #70	; 0x46
 8004a2c:	d111      	bne.n	8004a52 <_svfprintf_r+0x87a>
 8004a2e:	9b07      	ldr	r3, [sp, #28]
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	2b30      	cmp	r3, #48	; 0x30
 8004a34:	d109      	bne.n	8004a4a <_svfprintf_r+0x872>
 8004a36:	2200      	movs	r2, #0
 8004a38:	2300      	movs	r3, #0
 8004a3a:	4629      	mov	r1, r5
 8004a3c:	9808      	ldr	r0, [sp, #32]
 8004a3e:	f7fb ffb3 	bl	80009a8 <__aeabi_dcmpeq>
 8004a42:	b910      	cbnz	r0, 8004a4a <_svfprintf_r+0x872>
 8004a44:	f1c6 0601 	rsb	r6, r6, #1
 8004a48:	9620      	str	r6, [sp, #128]	; 0x80
 8004a4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004a4c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004a4e:	441a      	add	r2, r3
 8004a50:	920d      	str	r2, [sp, #52]	; 0x34
 8004a52:	2200      	movs	r2, #0
 8004a54:	2300      	movs	r3, #0
 8004a56:	4629      	mov	r1, r5
 8004a58:	9808      	ldr	r0, [sp, #32]
 8004a5a:	f7fb ffa5 	bl	80009a8 <__aeabi_dcmpeq>
 8004a5e:	b108      	cbz	r0, 8004a64 <_svfprintf_r+0x88c>
 8004a60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004a62:	9324      	str	r3, [sp, #144]	; 0x90
 8004a64:	2230      	movs	r2, #48	; 0x30
 8004a66:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004a68:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a6a:	4299      	cmp	r1, r3
 8004a6c:	d9d5      	bls.n	8004a1a <_svfprintf_r+0x842>
 8004a6e:	1c59      	adds	r1, r3, #1
 8004a70:	9124      	str	r1, [sp, #144]	; 0x90
 8004a72:	701a      	strb	r2, [r3, #0]
 8004a74:	e7f7      	b.n	8004a66 <_svfprintf_r+0x88e>
 8004a76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a78:	2b46      	cmp	r3, #70	; 0x46
 8004a7a:	f47f ae57 	bne.w	800472c <_svfprintf_r+0x554>
 8004a7e:	f00a 0301 	and.w	r3, sl, #1
 8004a82:	2d00      	cmp	r5, #0
 8004a84:	ea43 0308 	orr.w	r3, r3, r8
 8004a88:	dd18      	ble.n	8004abc <_svfprintf_r+0x8e4>
 8004a8a:	b383      	cbz	r3, 8004aee <_svfprintf_r+0x916>
 8004a8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004a8e:	18eb      	adds	r3, r5, r3
 8004a90:	4498      	add	r8, r3
 8004a92:	2366      	movs	r3, #102	; 0x66
 8004a94:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a96:	e030      	b.n	8004afa <_svfprintf_r+0x922>
 8004a98:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a9c:	f802 6b01 	strb.w	r6, [r2], #1
 8004aa0:	e67b      	b.n	800479a <_svfprintf_r+0x5c2>
 8004aa2:	b941      	cbnz	r1, 8004ab6 <_svfprintf_r+0x8de>
 8004aa4:	2230      	movs	r2, #48	; 0x30
 8004aa6:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8004aaa:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8004aae:	3330      	adds	r3, #48	; 0x30
 8004ab0:	f802 3b01 	strb.w	r3, [r2], #1
 8004ab4:	e67d      	b.n	80047b2 <_svfprintf_r+0x5da>
 8004ab6:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8004aba:	e7f8      	b.n	8004aae <_svfprintf_r+0x8d6>
 8004abc:	b1cb      	cbz	r3, 8004af2 <_svfprintf_r+0x91a>
 8004abe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ac0:	3301      	adds	r3, #1
 8004ac2:	e7e5      	b.n	8004a90 <_svfprintf_r+0x8b8>
 8004ac4:	9b08      	ldr	r3, [sp, #32]
 8004ac6:	429d      	cmp	r5, r3
 8004ac8:	db07      	blt.n	8004ada <_svfprintf_r+0x902>
 8004aca:	f01a 0f01 	tst.w	sl, #1
 8004ace:	d029      	beq.n	8004b24 <_svfprintf_r+0x94c>
 8004ad0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ad2:	eb05 0803 	add.w	r8, r5, r3
 8004ad6:	2367      	movs	r3, #103	; 0x67
 8004ad8:	e7dc      	b.n	8004a94 <_svfprintf_r+0x8bc>
 8004ada:	9b08      	ldr	r3, [sp, #32]
 8004adc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004ade:	2d00      	cmp	r5, #0
 8004ae0:	eb03 0802 	add.w	r8, r3, r2
 8004ae4:	dcf7      	bgt.n	8004ad6 <_svfprintf_r+0x8fe>
 8004ae6:	f1c5 0301 	rsb	r3, r5, #1
 8004aea:	4498      	add	r8, r3
 8004aec:	e7f3      	b.n	8004ad6 <_svfprintf_r+0x8fe>
 8004aee:	46a8      	mov	r8, r5
 8004af0:	e7cf      	b.n	8004a92 <_svfprintf_r+0x8ba>
 8004af2:	2366      	movs	r3, #102	; 0x66
 8004af4:	f04f 0801 	mov.w	r8, #1
 8004af8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004afa:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8004afe:	930d      	str	r3, [sp, #52]	; 0x34
 8004b00:	d023      	beq.n	8004b4a <_svfprintf_r+0x972>
 8004b02:	2300      	movs	r3, #0
 8004b04:	2d00      	cmp	r5, #0
 8004b06:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8004b0a:	f77f ae68 	ble.w	80047de <_svfprintf_r+0x606>
 8004b0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	2bff      	cmp	r3, #255	; 0xff
 8004b14:	d108      	bne.n	8004b28 <_svfprintf_r+0x950>
 8004b16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004b1a:	4413      	add	r3, r2
 8004b1c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004b1e:	fb02 8803 	mla	r8, r2, r3, r8
 8004b22:	e65c      	b.n	80047de <_svfprintf_r+0x606>
 8004b24:	46a8      	mov	r8, r5
 8004b26:	e7d6      	b.n	8004ad6 <_svfprintf_r+0x8fe>
 8004b28:	42ab      	cmp	r3, r5
 8004b2a:	daf4      	bge.n	8004b16 <_svfprintf_r+0x93e>
 8004b2c:	1aed      	subs	r5, r5, r3
 8004b2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b30:	785b      	ldrb	r3, [r3, #1]
 8004b32:	b133      	cbz	r3, 8004b42 <_svfprintf_r+0x96a>
 8004b34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b36:	3301      	adds	r3, #1
 8004b38:	930d      	str	r3, [sp, #52]	; 0x34
 8004b3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	930e      	str	r3, [sp, #56]	; 0x38
 8004b40:	e7e5      	b.n	8004b0e <_svfprintf_r+0x936>
 8004b42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b44:	3301      	adds	r3, #1
 8004b46:	930c      	str	r3, [sp, #48]	; 0x30
 8004b48:	e7e1      	b.n	8004b0e <_svfprintf_r+0x936>
 8004b4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b4c:	930c      	str	r3, [sp, #48]	; 0x30
 8004b4e:	e646      	b.n	80047de <_svfprintf_r+0x606>
 8004b50:	4632      	mov	r2, r6
 8004b52:	f852 3b04 	ldr.w	r3, [r2], #4
 8004b56:	f01a 0f20 	tst.w	sl, #32
 8004b5a:	920a      	str	r2, [sp, #40]	; 0x28
 8004b5c:	d009      	beq.n	8004b72 <_svfprintf_r+0x99a>
 8004b5e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b60:	4610      	mov	r0, r2
 8004b62:	17d1      	asrs	r1, r2, #31
 8004b64:	e9c3 0100 	strd	r0, r1, [r3]
 8004b68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004b6a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004b6c:	9307      	str	r3, [sp, #28]
 8004b6e:	f7ff bb6f 	b.w	8004250 <_svfprintf_r+0x78>
 8004b72:	f01a 0f10 	tst.w	sl, #16
 8004b76:	d002      	beq.n	8004b7e <_svfprintf_r+0x9a6>
 8004b78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b7a:	601a      	str	r2, [r3, #0]
 8004b7c:	e7f4      	b.n	8004b68 <_svfprintf_r+0x990>
 8004b7e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004b82:	d002      	beq.n	8004b8a <_svfprintf_r+0x9b2>
 8004b84:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b86:	801a      	strh	r2, [r3, #0]
 8004b88:	e7ee      	b.n	8004b68 <_svfprintf_r+0x990>
 8004b8a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004b8e:	d0f3      	beq.n	8004b78 <_svfprintf_r+0x9a0>
 8004b90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004b92:	701a      	strb	r2, [r3, #0]
 8004b94:	e7e8      	b.n	8004b68 <_svfprintf_r+0x990>
 8004b96:	f04a 0a10 	orr.w	sl, sl, #16
 8004b9a:	f01a 0f20 	tst.w	sl, #32
 8004b9e:	d01e      	beq.n	8004bde <_svfprintf_r+0xa06>
 8004ba0:	3607      	adds	r6, #7
 8004ba2:	f026 0307 	bic.w	r3, r6, #7
 8004ba6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004baa:	930a      	str	r3, [sp, #40]	; 0x28
 8004bac:	2300      	movs	r3, #0
 8004bae:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8004bb8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004bbc:	f000 84b1 	beq.w	8005522 <_svfprintf_r+0x134a>
 8004bc0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8004bc4:	920c      	str	r2, [sp, #48]	; 0x30
 8004bc6:	ea56 0207 	orrs.w	r2, r6, r7
 8004bca:	f040 84b0 	bne.w	800552e <_svfprintf_r+0x1356>
 8004bce:	f1b8 0f00 	cmp.w	r8, #0
 8004bd2:	f000 8103 	beq.w	8004ddc <_svfprintf_r+0xc04>
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	f040 84ac 	bne.w	8005534 <_svfprintf_r+0x135c>
 8004bdc:	e098      	b.n	8004d10 <_svfprintf_r+0xb38>
 8004bde:	1d33      	adds	r3, r6, #4
 8004be0:	f01a 0f10 	tst.w	sl, #16
 8004be4:	930a      	str	r3, [sp, #40]	; 0x28
 8004be6:	d001      	beq.n	8004bec <_svfprintf_r+0xa14>
 8004be8:	6836      	ldr	r6, [r6, #0]
 8004bea:	e003      	b.n	8004bf4 <_svfprintf_r+0xa1c>
 8004bec:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004bf0:	d002      	beq.n	8004bf8 <_svfprintf_r+0xa20>
 8004bf2:	8836      	ldrh	r6, [r6, #0]
 8004bf4:	2700      	movs	r7, #0
 8004bf6:	e7d9      	b.n	8004bac <_svfprintf_r+0x9d4>
 8004bf8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004bfc:	d0f4      	beq.n	8004be8 <_svfprintf_r+0xa10>
 8004bfe:	7836      	ldrb	r6, [r6, #0]
 8004c00:	e7f8      	b.n	8004bf4 <_svfprintf_r+0xa1c>
 8004c02:	4633      	mov	r3, r6
 8004c04:	f853 6b04 	ldr.w	r6, [r3], #4
 8004c08:	2278      	movs	r2, #120	; 0x78
 8004c0a:	930a      	str	r3, [sp, #40]	; 0x28
 8004c0c:	f647 0330 	movw	r3, #30768	; 0x7830
 8004c10:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8004c14:	4ba8      	ldr	r3, [pc, #672]	; (8004eb8 <_svfprintf_r+0xce0>)
 8004c16:	2700      	movs	r7, #0
 8004c18:	931b      	str	r3, [sp, #108]	; 0x6c
 8004c1a:	f04a 0a02 	orr.w	sl, sl, #2
 8004c1e:	2302      	movs	r3, #2
 8004c20:	920b      	str	r2, [sp, #44]	; 0x2c
 8004c22:	e7c6      	b.n	8004bb2 <_svfprintf_r+0x9da>
 8004c24:	4632      	mov	r2, r6
 8004c26:	2500      	movs	r5, #0
 8004c28:	f852 3b04 	ldr.w	r3, [r2], #4
 8004c2c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004c30:	9307      	str	r3, [sp, #28]
 8004c32:	920a      	str	r2, [sp, #40]	; 0x28
 8004c34:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8004c38:	d010      	beq.n	8004c5c <_svfprintf_r+0xa84>
 8004c3a:	4642      	mov	r2, r8
 8004c3c:	4629      	mov	r1, r5
 8004c3e:	9807      	ldr	r0, [sp, #28]
 8004c40:	f003 fa24 	bl	800808c <memchr>
 8004c44:	4607      	mov	r7, r0
 8004c46:	2800      	cmp	r0, #0
 8004c48:	f43f ac85 	beq.w	8004556 <_svfprintf_r+0x37e>
 8004c4c:	9b07      	ldr	r3, [sp, #28]
 8004c4e:	462f      	mov	r7, r5
 8004c50:	462e      	mov	r6, r5
 8004c52:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8004c56:	eba0 0803 	sub.w	r8, r0, r3
 8004c5a:	e5c8      	b.n	80047ee <_svfprintf_r+0x616>
 8004c5c:	9807      	ldr	r0, [sp, #28]
 8004c5e:	f7fb fa77 	bl	8000150 <strlen>
 8004c62:	462f      	mov	r7, r5
 8004c64:	4680      	mov	r8, r0
 8004c66:	e476      	b.n	8004556 <_svfprintf_r+0x37e>
 8004c68:	f04a 0a10 	orr.w	sl, sl, #16
 8004c6c:	f01a 0f20 	tst.w	sl, #32
 8004c70:	d007      	beq.n	8004c82 <_svfprintf_r+0xaaa>
 8004c72:	3607      	adds	r6, #7
 8004c74:	f026 0307 	bic.w	r3, r6, #7
 8004c78:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004c7c:	930a      	str	r3, [sp, #40]	; 0x28
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e797      	b.n	8004bb2 <_svfprintf_r+0x9da>
 8004c82:	1d33      	adds	r3, r6, #4
 8004c84:	f01a 0f10 	tst.w	sl, #16
 8004c88:	930a      	str	r3, [sp, #40]	; 0x28
 8004c8a:	d001      	beq.n	8004c90 <_svfprintf_r+0xab8>
 8004c8c:	6836      	ldr	r6, [r6, #0]
 8004c8e:	e003      	b.n	8004c98 <_svfprintf_r+0xac0>
 8004c90:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004c94:	d002      	beq.n	8004c9c <_svfprintf_r+0xac4>
 8004c96:	8836      	ldrh	r6, [r6, #0]
 8004c98:	2700      	movs	r7, #0
 8004c9a:	e7f0      	b.n	8004c7e <_svfprintf_r+0xaa6>
 8004c9c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004ca0:	d0f4      	beq.n	8004c8c <_svfprintf_r+0xab4>
 8004ca2:	7836      	ldrb	r6, [r6, #0]
 8004ca4:	e7f8      	b.n	8004c98 <_svfprintf_r+0xac0>
 8004ca6:	4b85      	ldr	r3, [pc, #532]	; (8004ebc <_svfprintf_r+0xce4>)
 8004ca8:	f01a 0f20 	tst.w	sl, #32
 8004cac:	931b      	str	r3, [sp, #108]	; 0x6c
 8004cae:	d019      	beq.n	8004ce4 <_svfprintf_r+0xb0c>
 8004cb0:	3607      	adds	r6, #7
 8004cb2:	f026 0307 	bic.w	r3, r6, #7
 8004cb6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004cba:	930a      	str	r3, [sp, #40]	; 0x28
 8004cbc:	f01a 0f01 	tst.w	sl, #1
 8004cc0:	d00a      	beq.n	8004cd8 <_svfprintf_r+0xb00>
 8004cc2:	ea56 0307 	orrs.w	r3, r6, r7
 8004cc6:	d007      	beq.n	8004cd8 <_svfprintf_r+0xb00>
 8004cc8:	2330      	movs	r3, #48	; 0x30
 8004cca:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8004cce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cd0:	f04a 0a02 	orr.w	sl, sl, #2
 8004cd4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8004cd8:	2302      	movs	r3, #2
 8004cda:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8004cde:	e768      	b.n	8004bb2 <_svfprintf_r+0x9da>
 8004ce0:	4b75      	ldr	r3, [pc, #468]	; (8004eb8 <_svfprintf_r+0xce0>)
 8004ce2:	e7e1      	b.n	8004ca8 <_svfprintf_r+0xad0>
 8004ce4:	1d33      	adds	r3, r6, #4
 8004ce6:	f01a 0f10 	tst.w	sl, #16
 8004cea:	930a      	str	r3, [sp, #40]	; 0x28
 8004cec:	d001      	beq.n	8004cf2 <_svfprintf_r+0xb1a>
 8004cee:	6836      	ldr	r6, [r6, #0]
 8004cf0:	e003      	b.n	8004cfa <_svfprintf_r+0xb22>
 8004cf2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8004cf6:	d002      	beq.n	8004cfe <_svfprintf_r+0xb26>
 8004cf8:	8836      	ldrh	r6, [r6, #0]
 8004cfa:	2700      	movs	r7, #0
 8004cfc:	e7de      	b.n	8004cbc <_svfprintf_r+0xae4>
 8004cfe:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8004d02:	d0f4      	beq.n	8004cee <_svfprintf_r+0xb16>
 8004d04:	7836      	ldrb	r6, [r6, #0]
 8004d06:	e7f8      	b.n	8004cfa <_svfprintf_r+0xb22>
 8004d08:	2f00      	cmp	r7, #0
 8004d0a:	bf08      	it	eq
 8004d0c:	2e0a      	cmpeq	r6, #10
 8004d0e:	d206      	bcs.n	8004d1e <_svfprintf_r+0xb46>
 8004d10:	3630      	adds	r6, #48	; 0x30
 8004d12:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8004d16:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8004d1a:	f000 bc2d 	b.w	8005578 <_svfprintf_r+0x13a0>
 8004d1e:	2300      	movs	r3, #0
 8004d20:	9308      	str	r3, [sp, #32]
 8004d22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d24:	ad52      	add	r5, sp, #328	; 0x148
 8004d26:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8004d2a:	1e6b      	subs	r3, r5, #1
 8004d2c:	9307      	str	r3, [sp, #28]
 8004d2e:	220a      	movs	r2, #10
 8004d30:	2300      	movs	r3, #0
 8004d32:	4630      	mov	r0, r6
 8004d34:	4639      	mov	r1, r7
 8004d36:	f7fb fea7 	bl	8000a88 <__aeabi_uldivmod>
 8004d3a:	9b08      	ldr	r3, [sp, #32]
 8004d3c:	3230      	adds	r2, #48	; 0x30
 8004d3e:	3301      	adds	r3, #1
 8004d40:	f805 2c01 	strb.w	r2, [r5, #-1]
 8004d44:	9308      	str	r3, [sp, #32]
 8004d46:	f1ba 0f00 	cmp.w	sl, #0
 8004d4a:	d019      	beq.n	8004d80 <_svfprintf_r+0xba8>
 8004d4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d4e:	9a08      	ldr	r2, [sp, #32]
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d114      	bne.n	8004d80 <_svfprintf_r+0xba8>
 8004d56:	2aff      	cmp	r2, #255	; 0xff
 8004d58:	d012      	beq.n	8004d80 <_svfprintf_r+0xba8>
 8004d5a:	2f00      	cmp	r7, #0
 8004d5c:	bf08      	it	eq
 8004d5e:	2e0a      	cmpeq	r6, #10
 8004d60:	d30e      	bcc.n	8004d80 <_svfprintf_r+0xba8>
 8004d62:	9b07      	ldr	r3, [sp, #28]
 8004d64:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004d66:	9919      	ldr	r1, [sp, #100]	; 0x64
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	9307      	str	r3, [sp, #28]
 8004d6e:	f003 ff18 	bl	8008ba2 <strncpy>
 8004d72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004d74:	785d      	ldrb	r5, [r3, #1]
 8004d76:	b1ed      	cbz	r5, 8004db4 <_svfprintf_r+0xbdc>
 8004d78:	3301      	adds	r3, #1
 8004d7a:	930e      	str	r3, [sp, #56]	; 0x38
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	9308      	str	r3, [sp, #32]
 8004d80:	220a      	movs	r2, #10
 8004d82:	2300      	movs	r3, #0
 8004d84:	4630      	mov	r0, r6
 8004d86:	4639      	mov	r1, r7
 8004d88:	f7fb fe7e 	bl	8000a88 <__aeabi_uldivmod>
 8004d8c:	2f00      	cmp	r7, #0
 8004d8e:	bf08      	it	eq
 8004d90:	2e0a      	cmpeq	r6, #10
 8004d92:	d20b      	bcs.n	8004dac <_svfprintf_r+0xbd4>
 8004d94:	2700      	movs	r7, #0
 8004d96:	9b07      	ldr	r3, [sp, #28]
 8004d98:	aa52      	add	r2, sp, #328	; 0x148
 8004d9a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004d9e:	4646      	mov	r6, r8
 8004da0:	eba2 0803 	sub.w	r8, r2, r3
 8004da4:	463d      	mov	r5, r7
 8004da6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8004daa:	e520      	b.n	80047ee <_svfprintf_r+0x616>
 8004dac:	4606      	mov	r6, r0
 8004dae:	460f      	mov	r7, r1
 8004db0:	9d07      	ldr	r5, [sp, #28]
 8004db2:	e7ba      	b.n	8004d2a <_svfprintf_r+0xb52>
 8004db4:	9508      	str	r5, [sp, #32]
 8004db6:	e7e3      	b.n	8004d80 <_svfprintf_r+0xba8>
 8004db8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004dba:	f006 030f 	and.w	r3, r6, #15
 8004dbe:	5cd3      	ldrb	r3, [r2, r3]
 8004dc0:	9a07      	ldr	r2, [sp, #28]
 8004dc2:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8004dc6:	0933      	lsrs	r3, r6, #4
 8004dc8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004dcc:	9207      	str	r2, [sp, #28]
 8004dce:	093a      	lsrs	r2, r7, #4
 8004dd0:	461e      	mov	r6, r3
 8004dd2:	4617      	mov	r7, r2
 8004dd4:	ea56 0307 	orrs.w	r3, r6, r7
 8004dd8:	d1ee      	bne.n	8004db8 <_svfprintf_r+0xbe0>
 8004dda:	e7db      	b.n	8004d94 <_svfprintf_r+0xbbc>
 8004ddc:	b933      	cbnz	r3, 8004dec <_svfprintf_r+0xc14>
 8004dde:	f01a 0f01 	tst.w	sl, #1
 8004de2:	d003      	beq.n	8004dec <_svfprintf_r+0xc14>
 8004de4:	2330      	movs	r3, #48	; 0x30
 8004de6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8004dea:	e794      	b.n	8004d16 <_svfprintf_r+0xb3e>
 8004dec:	ab52      	add	r3, sp, #328	; 0x148
 8004dee:	e3c3      	b.n	8005578 <_svfprintf_r+0x13a0>
 8004df0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 838a 	beq.w	800550c <_svfprintf_r+0x1334>
 8004df8:	2000      	movs	r0, #0
 8004dfa:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004dfe:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8004e02:	960a      	str	r6, [sp, #40]	; 0x28
 8004e04:	f7ff bb3f 	b.w	8004486 <_svfprintf_r+0x2ae>
 8004e08:	2010      	movs	r0, #16
 8004e0a:	2b07      	cmp	r3, #7
 8004e0c:	4402      	add	r2, r0
 8004e0e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004e12:	6060      	str	r0, [r4, #4]
 8004e14:	dd08      	ble.n	8004e28 <_svfprintf_r+0xc50>
 8004e16:	4659      	mov	r1, fp
 8004e18:	4648      	mov	r0, r9
 8004e1a:	aa26      	add	r2, sp, #152	; 0x98
 8004e1c:	f003 fed4 	bl	8008bc8 <__ssprint_r>
 8004e20:	2800      	cmp	r0, #0
 8004e22:	f040 8351 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004e26:	a929      	add	r1, sp, #164	; 0xa4
 8004e28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e2a:	460c      	mov	r4, r1
 8004e2c:	3b10      	subs	r3, #16
 8004e2e:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e30:	e4f9      	b.n	8004826 <_svfprintf_r+0x64e>
 8004e32:	460c      	mov	r4, r1
 8004e34:	e513      	b.n	800485e <_svfprintf_r+0x686>
 8004e36:	4659      	mov	r1, fp
 8004e38:	4648      	mov	r0, r9
 8004e3a:	aa26      	add	r2, sp, #152	; 0x98
 8004e3c:	f003 fec4 	bl	8008bc8 <__ssprint_r>
 8004e40:	2800      	cmp	r0, #0
 8004e42:	f040 8341 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004e46:	ac29      	add	r4, sp, #164	; 0xa4
 8004e48:	e51b      	b.n	8004882 <_svfprintf_r+0x6aa>
 8004e4a:	4659      	mov	r1, fp
 8004e4c:	4648      	mov	r0, r9
 8004e4e:	aa26      	add	r2, sp, #152	; 0x98
 8004e50:	f003 feba 	bl	8008bc8 <__ssprint_r>
 8004e54:	2800      	cmp	r0, #0
 8004e56:	f040 8337 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004e5a:	ac29      	add	r4, sp, #164	; 0xa4
 8004e5c:	e521      	b.n	80048a2 <_svfprintf_r+0x6ca>
 8004e5e:	2010      	movs	r0, #16
 8004e60:	2b07      	cmp	r3, #7
 8004e62:	4402      	add	r2, r0
 8004e64:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004e68:	6060      	str	r0, [r4, #4]
 8004e6a:	dd08      	ble.n	8004e7e <_svfprintf_r+0xca6>
 8004e6c:	4659      	mov	r1, fp
 8004e6e:	4648      	mov	r0, r9
 8004e70:	aa26      	add	r2, sp, #152	; 0x98
 8004e72:	f003 fea9 	bl	8008bc8 <__ssprint_r>
 8004e76:	2800      	cmp	r0, #0
 8004e78:	f040 8326 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004e7c:	a929      	add	r1, sp, #164	; 0xa4
 8004e7e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e80:	460c      	mov	r4, r1
 8004e82:	3b10      	subs	r3, #16
 8004e84:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e86:	e515      	b.n	80048b4 <_svfprintf_r+0x6dc>
 8004e88:	460c      	mov	r4, r1
 8004e8a:	e52f      	b.n	80048ec <_svfprintf_r+0x714>
 8004e8c:	2010      	movs	r0, #16
 8004e8e:	2b07      	cmp	r3, #7
 8004e90:	4402      	add	r2, r0
 8004e92:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004e96:	6060      	str	r0, [r4, #4]
 8004e98:	dd08      	ble.n	8004eac <_svfprintf_r+0xcd4>
 8004e9a:	4659      	mov	r1, fp
 8004e9c:	4648      	mov	r0, r9
 8004e9e:	aa26      	add	r2, sp, #152	; 0x98
 8004ea0:	f003 fe92 	bl	8008bc8 <__ssprint_r>
 8004ea4:	2800      	cmp	r0, #0
 8004ea6:	f040 830f 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004eaa:	a929      	add	r1, sp, #164	; 0xa4
 8004eac:	460c      	mov	r4, r1
 8004eae:	3e10      	subs	r6, #16
 8004eb0:	e520      	b.n	80048f4 <_svfprintf_r+0x71c>
 8004eb2:	460c      	mov	r4, r1
 8004eb4:	e546      	b.n	8004944 <_svfprintf_r+0x76c>
 8004eb6:	bf00      	nop
 8004eb8:	0800a218 	.word	0x0800a218
 8004ebc:	0800a229 	.word	0x0800a229
 8004ec0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ec2:	2b65      	cmp	r3, #101	; 0x65
 8004ec4:	f340 824a 	ble.w	800535c <_svfprintf_r+0x1184>
 8004ec8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ecc:	2200      	movs	r2, #0
 8004ece:	2300      	movs	r3, #0
 8004ed0:	f7fb fd6a 	bl	80009a8 <__aeabi_dcmpeq>
 8004ed4:	2800      	cmp	r0, #0
 8004ed6:	d06a      	beq.n	8004fae <_svfprintf_r+0xdd6>
 8004ed8:	4b6f      	ldr	r3, [pc, #444]	; (8005098 <_svfprintf_r+0xec0>)
 8004eda:	6023      	str	r3, [r4, #0]
 8004edc:	2301      	movs	r3, #1
 8004ede:	441e      	add	r6, r3
 8004ee0:	6063      	str	r3, [r4, #4]
 8004ee2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004ee4:	9628      	str	r6, [sp, #160]	; 0xa0
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	2b07      	cmp	r3, #7
 8004eea:	9327      	str	r3, [sp, #156]	; 0x9c
 8004eec:	dc38      	bgt.n	8004f60 <_svfprintf_r+0xd88>
 8004eee:	3408      	adds	r4, #8
 8004ef0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004ef2:	9a08      	ldr	r2, [sp, #32]
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	db03      	blt.n	8004f00 <_svfprintf_r+0xd28>
 8004ef8:	f01a 0f01 	tst.w	sl, #1
 8004efc:	f43f ad33 	beq.w	8004966 <_svfprintf_r+0x78e>
 8004f00:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004f02:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004f04:	6023      	str	r3, [r4, #0]
 8004f06:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004f08:	6063      	str	r3, [r4, #4]
 8004f0a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004f0c:	4413      	add	r3, r2
 8004f0e:	9328      	str	r3, [sp, #160]	; 0xa0
 8004f10:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004f12:	3301      	adds	r3, #1
 8004f14:	2b07      	cmp	r3, #7
 8004f16:	9327      	str	r3, [sp, #156]	; 0x9c
 8004f18:	dc2c      	bgt.n	8004f74 <_svfprintf_r+0xd9c>
 8004f1a:	3408      	adds	r4, #8
 8004f1c:	9b08      	ldr	r3, [sp, #32]
 8004f1e:	1e5d      	subs	r5, r3, #1
 8004f20:	2d00      	cmp	r5, #0
 8004f22:	f77f ad20 	ble.w	8004966 <_svfprintf_r+0x78e>
 8004f26:	f04f 0810 	mov.w	r8, #16
 8004f2a:	4e5c      	ldr	r6, [pc, #368]	; (800509c <_svfprintf_r+0xec4>)
 8004f2c:	2d10      	cmp	r5, #16
 8004f2e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8004f32:	f104 0108 	add.w	r1, r4, #8
 8004f36:	f103 0301 	add.w	r3, r3, #1
 8004f3a:	6026      	str	r6, [r4, #0]
 8004f3c:	dc24      	bgt.n	8004f88 <_svfprintf_r+0xdb0>
 8004f3e:	6065      	str	r5, [r4, #4]
 8004f40:	2b07      	cmp	r3, #7
 8004f42:	4415      	add	r5, r2
 8004f44:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8004f48:	f340 829c 	ble.w	8005484 <_svfprintf_r+0x12ac>
 8004f4c:	4659      	mov	r1, fp
 8004f4e:	4648      	mov	r0, r9
 8004f50:	aa26      	add	r2, sp, #152	; 0x98
 8004f52:	f003 fe39 	bl	8008bc8 <__ssprint_r>
 8004f56:	2800      	cmp	r0, #0
 8004f58:	f040 82b6 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004f5c:	ac29      	add	r4, sp, #164	; 0xa4
 8004f5e:	e502      	b.n	8004966 <_svfprintf_r+0x78e>
 8004f60:	4659      	mov	r1, fp
 8004f62:	4648      	mov	r0, r9
 8004f64:	aa26      	add	r2, sp, #152	; 0x98
 8004f66:	f003 fe2f 	bl	8008bc8 <__ssprint_r>
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	f040 82ac 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004f70:	ac29      	add	r4, sp, #164	; 0xa4
 8004f72:	e7bd      	b.n	8004ef0 <_svfprintf_r+0xd18>
 8004f74:	4659      	mov	r1, fp
 8004f76:	4648      	mov	r0, r9
 8004f78:	aa26      	add	r2, sp, #152	; 0x98
 8004f7a:	f003 fe25 	bl	8008bc8 <__ssprint_r>
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	f040 82a2 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004f84:	ac29      	add	r4, sp, #164	; 0xa4
 8004f86:	e7c9      	b.n	8004f1c <_svfprintf_r+0xd44>
 8004f88:	3210      	adds	r2, #16
 8004f8a:	2b07      	cmp	r3, #7
 8004f8c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8004f90:	f8c4 8004 	str.w	r8, [r4, #4]
 8004f94:	dd08      	ble.n	8004fa8 <_svfprintf_r+0xdd0>
 8004f96:	4659      	mov	r1, fp
 8004f98:	4648      	mov	r0, r9
 8004f9a:	aa26      	add	r2, sp, #152	; 0x98
 8004f9c:	f003 fe14 	bl	8008bc8 <__ssprint_r>
 8004fa0:	2800      	cmp	r0, #0
 8004fa2:	f040 8291 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8004fa6:	a929      	add	r1, sp, #164	; 0xa4
 8004fa8:	460c      	mov	r4, r1
 8004faa:	3d10      	subs	r5, #16
 8004fac:	e7be      	b.n	8004f2c <_svfprintf_r+0xd54>
 8004fae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	dc75      	bgt.n	80050a0 <_svfprintf_r+0xec8>
 8004fb4:	4b38      	ldr	r3, [pc, #224]	; (8005098 <_svfprintf_r+0xec0>)
 8004fb6:	6023      	str	r3, [r4, #0]
 8004fb8:	2301      	movs	r3, #1
 8004fba:	441e      	add	r6, r3
 8004fbc:	6063      	str	r3, [r4, #4]
 8004fbe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004fc0:	9628      	str	r6, [sp, #160]	; 0xa0
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	2b07      	cmp	r3, #7
 8004fc6:	9327      	str	r3, [sp, #156]	; 0x9c
 8004fc8:	dc3e      	bgt.n	8005048 <_svfprintf_r+0xe70>
 8004fca:	3408      	adds	r4, #8
 8004fcc:	9908      	ldr	r1, [sp, #32]
 8004fce:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004fd0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	f00a 0101 	and.w	r1, sl, #1
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	f43f acc4 	beq.w	8004966 <_svfprintf_r+0x78e>
 8004fde:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004fe0:	6022      	str	r2, [r4, #0]
 8004fe2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fe4:	4413      	add	r3, r2
 8004fe6:	9328      	str	r3, [sp, #160]	; 0xa0
 8004fe8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004fea:	6062      	str	r2, [r4, #4]
 8004fec:	3301      	adds	r3, #1
 8004fee:	2b07      	cmp	r3, #7
 8004ff0:	9327      	str	r3, [sp, #156]	; 0x9c
 8004ff2:	dc33      	bgt.n	800505c <_svfprintf_r+0xe84>
 8004ff4:	3408      	adds	r4, #8
 8004ff6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004ff8:	2d00      	cmp	r5, #0
 8004ffa:	da1c      	bge.n	8005036 <_svfprintf_r+0xe5e>
 8004ffc:	4623      	mov	r3, r4
 8004ffe:	f04f 0810 	mov.w	r8, #16
 8005002:	4e26      	ldr	r6, [pc, #152]	; (800509c <_svfprintf_r+0xec4>)
 8005004:	426d      	negs	r5, r5
 8005006:	2d10      	cmp	r5, #16
 8005008:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800500c:	f104 0408 	add.w	r4, r4, #8
 8005010:	f102 0201 	add.w	r2, r2, #1
 8005014:	601e      	str	r6, [r3, #0]
 8005016:	dc2b      	bgt.n	8005070 <_svfprintf_r+0xe98>
 8005018:	605d      	str	r5, [r3, #4]
 800501a:	2a07      	cmp	r2, #7
 800501c:	440d      	add	r5, r1
 800501e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8005022:	dd08      	ble.n	8005036 <_svfprintf_r+0xe5e>
 8005024:	4659      	mov	r1, fp
 8005026:	4648      	mov	r0, r9
 8005028:	aa26      	add	r2, sp, #152	; 0x98
 800502a:	f003 fdcd 	bl	8008bc8 <__ssprint_r>
 800502e:	2800      	cmp	r0, #0
 8005030:	f040 824a 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8005034:	ac29      	add	r4, sp, #164	; 0xa4
 8005036:	9b07      	ldr	r3, [sp, #28]
 8005038:	9a08      	ldr	r2, [sp, #32]
 800503a:	6023      	str	r3, [r4, #0]
 800503c:	9b08      	ldr	r3, [sp, #32]
 800503e:	6063      	str	r3, [r4, #4]
 8005040:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005042:	4413      	add	r3, r2
 8005044:	9328      	str	r3, [sp, #160]	; 0xa0
 8005046:	e487      	b.n	8004958 <_svfprintf_r+0x780>
 8005048:	4659      	mov	r1, fp
 800504a:	4648      	mov	r0, r9
 800504c:	aa26      	add	r2, sp, #152	; 0x98
 800504e:	f003 fdbb 	bl	8008bc8 <__ssprint_r>
 8005052:	2800      	cmp	r0, #0
 8005054:	f040 8238 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8005058:	ac29      	add	r4, sp, #164	; 0xa4
 800505a:	e7b7      	b.n	8004fcc <_svfprintf_r+0xdf4>
 800505c:	4659      	mov	r1, fp
 800505e:	4648      	mov	r0, r9
 8005060:	aa26      	add	r2, sp, #152	; 0x98
 8005062:	f003 fdb1 	bl	8008bc8 <__ssprint_r>
 8005066:	2800      	cmp	r0, #0
 8005068:	f040 822e 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 800506c:	ac29      	add	r4, sp, #164	; 0xa4
 800506e:	e7c2      	b.n	8004ff6 <_svfprintf_r+0xe1e>
 8005070:	3110      	adds	r1, #16
 8005072:	2a07      	cmp	r2, #7
 8005074:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8005078:	f8c3 8004 	str.w	r8, [r3, #4]
 800507c:	dd08      	ble.n	8005090 <_svfprintf_r+0xeb8>
 800507e:	4659      	mov	r1, fp
 8005080:	4648      	mov	r0, r9
 8005082:	aa26      	add	r2, sp, #152	; 0x98
 8005084:	f003 fda0 	bl	8008bc8 <__ssprint_r>
 8005088:	2800      	cmp	r0, #0
 800508a:	f040 821d 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 800508e:	ac29      	add	r4, sp, #164	; 0xa4
 8005090:	4623      	mov	r3, r4
 8005092:	3d10      	subs	r5, #16
 8005094:	e7b7      	b.n	8005006 <_svfprintf_r+0xe2e>
 8005096:	bf00      	nop
 8005098:	0800a23a 	.word	0x0800a23a
 800509c:	0800a24c 	.word	0x0800a24c
 80050a0:	9b08      	ldr	r3, [sp, #32]
 80050a2:	42ab      	cmp	r3, r5
 80050a4:	bfa8      	it	ge
 80050a6:	462b      	movge	r3, r5
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	4698      	mov	r8, r3
 80050ac:	dd0b      	ble.n	80050c6 <_svfprintf_r+0xeee>
 80050ae:	9b07      	ldr	r3, [sp, #28]
 80050b0:	4446      	add	r6, r8
 80050b2:	e9c4 3800 	strd	r3, r8, [r4]
 80050b6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80050b8:	9628      	str	r6, [sp, #160]	; 0xa0
 80050ba:	3301      	adds	r3, #1
 80050bc:	2b07      	cmp	r3, #7
 80050be:	9327      	str	r3, [sp, #156]	; 0x9c
 80050c0:	f300 808f 	bgt.w	80051e2 <_svfprintf_r+0x100a>
 80050c4:	3408      	adds	r4, #8
 80050c6:	f1b8 0f00 	cmp.w	r8, #0
 80050ca:	bfb4      	ite	lt
 80050cc:	462e      	movlt	r6, r5
 80050ce:	eba5 0608 	subge.w	r6, r5, r8
 80050d2:	2e00      	cmp	r6, #0
 80050d4:	dd1c      	ble.n	8005110 <_svfprintf_r+0xf38>
 80050d6:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8005358 <_svfprintf_r+0x1180>
 80050da:	2e10      	cmp	r6, #16
 80050dc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80050e0:	f104 0108 	add.w	r1, r4, #8
 80050e4:	f103 0301 	add.w	r3, r3, #1
 80050e8:	f8c4 8000 	str.w	r8, [r4]
 80050ec:	f300 8083 	bgt.w	80051f6 <_svfprintf_r+0x101e>
 80050f0:	6066      	str	r6, [r4, #4]
 80050f2:	2b07      	cmp	r3, #7
 80050f4:	4416      	add	r6, r2
 80050f6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80050fa:	f340 808f 	ble.w	800521c <_svfprintf_r+0x1044>
 80050fe:	4659      	mov	r1, fp
 8005100:	4648      	mov	r0, r9
 8005102:	aa26      	add	r2, sp, #152	; 0x98
 8005104:	f003 fd60 	bl	8008bc8 <__ssprint_r>
 8005108:	2800      	cmp	r0, #0
 800510a:	f040 81dd 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 800510e:	ac29      	add	r4, sp, #164	; 0xa4
 8005110:	9b07      	ldr	r3, [sp, #28]
 8005112:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8005116:	441d      	add	r5, r3
 8005118:	d00c      	beq.n	8005134 <_svfprintf_r+0xf5c>
 800511a:	4e8f      	ldr	r6, [pc, #572]	; (8005358 <_svfprintf_r+0x1180>)
 800511c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800511e:	2b00      	cmp	r3, #0
 8005120:	d17e      	bne.n	8005220 <_svfprintf_r+0x1048>
 8005122:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005124:	2b00      	cmp	r3, #0
 8005126:	d17e      	bne.n	8005226 <_svfprintf_r+0x104e>
 8005128:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800512c:	4413      	add	r3, r2
 800512e:	429d      	cmp	r5, r3
 8005130:	bf28      	it	cs
 8005132:	461d      	movcs	r5, r3
 8005134:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005136:	9a08      	ldr	r2, [sp, #32]
 8005138:	4293      	cmp	r3, r2
 800513a:	db02      	blt.n	8005142 <_svfprintf_r+0xf6a>
 800513c:	f01a 0f01 	tst.w	sl, #1
 8005140:	d00e      	beq.n	8005160 <_svfprintf_r+0xf88>
 8005142:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005144:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005146:	6023      	str	r3, [r4, #0]
 8005148:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800514a:	6063      	str	r3, [r4, #4]
 800514c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800514e:	4413      	add	r3, r2
 8005150:	9328      	str	r3, [sp, #160]	; 0xa0
 8005152:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005154:	3301      	adds	r3, #1
 8005156:	2b07      	cmp	r3, #7
 8005158:	9327      	str	r3, [sp, #156]	; 0x9c
 800515a:	f300 80e8 	bgt.w	800532e <_svfprintf_r+0x1156>
 800515e:	3408      	adds	r4, #8
 8005160:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8005162:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8005166:	440b      	add	r3, r1
 8005168:	1b8e      	subs	r6, r1, r6
 800516a:	1b5a      	subs	r2, r3, r5
 800516c:	4296      	cmp	r6, r2
 800516e:	bfa8      	it	ge
 8005170:	4616      	movge	r6, r2
 8005172:	2e00      	cmp	r6, #0
 8005174:	dd0b      	ble.n	800518e <_svfprintf_r+0xfb6>
 8005176:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005178:	e9c4 5600 	strd	r5, r6, [r4]
 800517c:	4433      	add	r3, r6
 800517e:	9328      	str	r3, [sp, #160]	; 0xa0
 8005180:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005182:	3301      	adds	r3, #1
 8005184:	2b07      	cmp	r3, #7
 8005186:	9327      	str	r3, [sp, #156]	; 0x9c
 8005188:	f300 80db 	bgt.w	8005342 <_svfprintf_r+0x116a>
 800518c:	3408      	adds	r4, #8
 800518e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005190:	9b08      	ldr	r3, [sp, #32]
 8005192:	2e00      	cmp	r6, #0
 8005194:	eba3 0505 	sub.w	r5, r3, r5
 8005198:	bfa8      	it	ge
 800519a:	1bad      	subge	r5, r5, r6
 800519c:	2d00      	cmp	r5, #0
 800519e:	f77f abe2 	ble.w	8004966 <_svfprintf_r+0x78e>
 80051a2:	f04f 0810 	mov.w	r8, #16
 80051a6:	4e6c      	ldr	r6, [pc, #432]	; (8005358 <_svfprintf_r+0x1180>)
 80051a8:	2d10      	cmp	r5, #16
 80051aa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80051ae:	f104 0108 	add.w	r1, r4, #8
 80051b2:	f103 0301 	add.w	r3, r3, #1
 80051b6:	6026      	str	r6, [r4, #0]
 80051b8:	f77f aec1 	ble.w	8004f3e <_svfprintf_r+0xd66>
 80051bc:	3210      	adds	r2, #16
 80051be:	2b07      	cmp	r3, #7
 80051c0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80051c4:	f8c4 8004 	str.w	r8, [r4, #4]
 80051c8:	dd08      	ble.n	80051dc <_svfprintf_r+0x1004>
 80051ca:	4659      	mov	r1, fp
 80051cc:	4648      	mov	r0, r9
 80051ce:	aa26      	add	r2, sp, #152	; 0x98
 80051d0:	f003 fcfa 	bl	8008bc8 <__ssprint_r>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	f040 8177 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 80051da:	a929      	add	r1, sp, #164	; 0xa4
 80051dc:	460c      	mov	r4, r1
 80051de:	3d10      	subs	r5, #16
 80051e0:	e7e2      	b.n	80051a8 <_svfprintf_r+0xfd0>
 80051e2:	4659      	mov	r1, fp
 80051e4:	4648      	mov	r0, r9
 80051e6:	aa26      	add	r2, sp, #152	; 0x98
 80051e8:	f003 fcee 	bl	8008bc8 <__ssprint_r>
 80051ec:	2800      	cmp	r0, #0
 80051ee:	f040 816b 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 80051f2:	ac29      	add	r4, sp, #164	; 0xa4
 80051f4:	e767      	b.n	80050c6 <_svfprintf_r+0xeee>
 80051f6:	2010      	movs	r0, #16
 80051f8:	2b07      	cmp	r3, #7
 80051fa:	4402      	add	r2, r0
 80051fc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005200:	6060      	str	r0, [r4, #4]
 8005202:	dd08      	ble.n	8005216 <_svfprintf_r+0x103e>
 8005204:	4659      	mov	r1, fp
 8005206:	4648      	mov	r0, r9
 8005208:	aa26      	add	r2, sp, #152	; 0x98
 800520a:	f003 fcdd 	bl	8008bc8 <__ssprint_r>
 800520e:	2800      	cmp	r0, #0
 8005210:	f040 815a 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8005214:	a929      	add	r1, sp, #164	; 0xa4
 8005216:	460c      	mov	r4, r1
 8005218:	3e10      	subs	r6, #16
 800521a:	e75e      	b.n	80050da <_svfprintf_r+0xf02>
 800521c:	460c      	mov	r4, r1
 800521e:	e777      	b.n	8005110 <_svfprintf_r+0xf38>
 8005220:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005222:	2b00      	cmp	r3, #0
 8005224:	d052      	beq.n	80052cc <_svfprintf_r+0x10f4>
 8005226:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005228:	3b01      	subs	r3, #1
 800522a:	930c      	str	r3, [sp, #48]	; 0x30
 800522c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800522e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005230:	6023      	str	r3, [r4, #0]
 8005232:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005234:	6063      	str	r3, [r4, #4]
 8005236:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005238:	4413      	add	r3, r2
 800523a:	9328      	str	r3, [sp, #160]	; 0xa0
 800523c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800523e:	3301      	adds	r3, #1
 8005240:	2b07      	cmp	r3, #7
 8005242:	9327      	str	r3, [sp, #156]	; 0x9c
 8005244:	dc49      	bgt.n	80052da <_svfprintf_r+0x1102>
 8005246:	3408      	adds	r4, #8
 8005248:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800524c:	eb03 0802 	add.w	r8, r3, r2
 8005250:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005252:	eba8 0805 	sub.w	r8, r8, r5
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	4598      	cmp	r8, r3
 800525a:	bfa8      	it	ge
 800525c:	4698      	movge	r8, r3
 800525e:	f1b8 0f00 	cmp.w	r8, #0
 8005262:	dd0a      	ble.n	800527a <_svfprintf_r+0x10a2>
 8005264:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005266:	e9c4 5800 	strd	r5, r8, [r4]
 800526a:	4443      	add	r3, r8
 800526c:	9328      	str	r3, [sp, #160]	; 0xa0
 800526e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005270:	3301      	adds	r3, #1
 8005272:	2b07      	cmp	r3, #7
 8005274:	9327      	str	r3, [sp, #156]	; 0x9c
 8005276:	dc3a      	bgt.n	80052ee <_svfprintf_r+0x1116>
 8005278:	3408      	adds	r4, #8
 800527a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800527c:	f1b8 0f00 	cmp.w	r8, #0
 8005280:	781b      	ldrb	r3, [r3, #0]
 8005282:	bfb4      	ite	lt
 8005284:	4698      	movlt	r8, r3
 8005286:	eba3 0808 	subge.w	r8, r3, r8
 800528a:	f1b8 0f00 	cmp.w	r8, #0
 800528e:	dd19      	ble.n	80052c4 <_svfprintf_r+0x10ec>
 8005290:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8005294:	f1b8 0f10 	cmp.w	r8, #16
 8005298:	f102 0201 	add.w	r2, r2, #1
 800529c:	f104 0108 	add.w	r1, r4, #8
 80052a0:	6026      	str	r6, [r4, #0]
 80052a2:	dc2e      	bgt.n	8005302 <_svfprintf_r+0x112a>
 80052a4:	4443      	add	r3, r8
 80052a6:	2a07      	cmp	r2, #7
 80052a8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80052ac:	f8c4 8004 	str.w	r8, [r4, #4]
 80052b0:	dd3b      	ble.n	800532a <_svfprintf_r+0x1152>
 80052b2:	4659      	mov	r1, fp
 80052b4:	4648      	mov	r0, r9
 80052b6:	aa26      	add	r2, sp, #152	; 0x98
 80052b8:	f003 fc86 	bl	8008bc8 <__ssprint_r>
 80052bc:	2800      	cmp	r0, #0
 80052be:	f040 8103 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 80052c2:	ac29      	add	r4, sp, #164	; 0xa4
 80052c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052c6:	781b      	ldrb	r3, [r3, #0]
 80052c8:	441d      	add	r5, r3
 80052ca:	e727      	b.n	800511c <_svfprintf_r+0xf44>
 80052cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052ce:	3b01      	subs	r3, #1
 80052d0:	930e      	str	r3, [sp, #56]	; 0x38
 80052d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052d4:	3b01      	subs	r3, #1
 80052d6:	930d      	str	r3, [sp, #52]	; 0x34
 80052d8:	e7a8      	b.n	800522c <_svfprintf_r+0x1054>
 80052da:	4659      	mov	r1, fp
 80052dc:	4648      	mov	r0, r9
 80052de:	aa26      	add	r2, sp, #152	; 0x98
 80052e0:	f003 fc72 	bl	8008bc8 <__ssprint_r>
 80052e4:	2800      	cmp	r0, #0
 80052e6:	f040 80ef 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 80052ea:	ac29      	add	r4, sp, #164	; 0xa4
 80052ec:	e7ac      	b.n	8005248 <_svfprintf_r+0x1070>
 80052ee:	4659      	mov	r1, fp
 80052f0:	4648      	mov	r0, r9
 80052f2:	aa26      	add	r2, sp, #152	; 0x98
 80052f4:	f003 fc68 	bl	8008bc8 <__ssprint_r>
 80052f8:	2800      	cmp	r0, #0
 80052fa:	f040 80e5 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 80052fe:	ac29      	add	r4, sp, #164	; 0xa4
 8005300:	e7bb      	b.n	800527a <_svfprintf_r+0x10a2>
 8005302:	2010      	movs	r0, #16
 8005304:	2a07      	cmp	r2, #7
 8005306:	4403      	add	r3, r0
 8005308:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800530c:	6060      	str	r0, [r4, #4]
 800530e:	dd08      	ble.n	8005322 <_svfprintf_r+0x114a>
 8005310:	4659      	mov	r1, fp
 8005312:	4648      	mov	r0, r9
 8005314:	aa26      	add	r2, sp, #152	; 0x98
 8005316:	f003 fc57 	bl	8008bc8 <__ssprint_r>
 800531a:	2800      	cmp	r0, #0
 800531c:	f040 80d4 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8005320:	a929      	add	r1, sp, #164	; 0xa4
 8005322:	460c      	mov	r4, r1
 8005324:	f1a8 0810 	sub.w	r8, r8, #16
 8005328:	e7b2      	b.n	8005290 <_svfprintf_r+0x10b8>
 800532a:	460c      	mov	r4, r1
 800532c:	e7ca      	b.n	80052c4 <_svfprintf_r+0x10ec>
 800532e:	4659      	mov	r1, fp
 8005330:	4648      	mov	r0, r9
 8005332:	aa26      	add	r2, sp, #152	; 0x98
 8005334:	f003 fc48 	bl	8008bc8 <__ssprint_r>
 8005338:	2800      	cmp	r0, #0
 800533a:	f040 80c5 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 800533e:	ac29      	add	r4, sp, #164	; 0xa4
 8005340:	e70e      	b.n	8005160 <_svfprintf_r+0xf88>
 8005342:	4659      	mov	r1, fp
 8005344:	4648      	mov	r0, r9
 8005346:	aa26      	add	r2, sp, #152	; 0x98
 8005348:	f003 fc3e 	bl	8008bc8 <__ssprint_r>
 800534c:	2800      	cmp	r0, #0
 800534e:	f040 80bb 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8005352:	ac29      	add	r4, sp, #164	; 0xa4
 8005354:	e71b      	b.n	800518e <_svfprintf_r+0xfb6>
 8005356:	bf00      	nop
 8005358:	0800a24c 	.word	0x0800a24c
 800535c:	9a08      	ldr	r2, [sp, #32]
 800535e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005360:	2a01      	cmp	r2, #1
 8005362:	9a07      	ldr	r2, [sp, #28]
 8005364:	f106 0601 	add.w	r6, r6, #1
 8005368:	6022      	str	r2, [r4, #0]
 800536a:	f04f 0201 	mov.w	r2, #1
 800536e:	f103 0301 	add.w	r3, r3, #1
 8005372:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005376:	f104 0508 	add.w	r5, r4, #8
 800537a:	6062      	str	r2, [r4, #4]
 800537c:	dc02      	bgt.n	8005384 <_svfprintf_r+0x11ac>
 800537e:	f01a 0f01 	tst.w	sl, #1
 8005382:	d07a      	beq.n	800547a <_svfprintf_r+0x12a2>
 8005384:	2b07      	cmp	r3, #7
 8005386:	dd08      	ble.n	800539a <_svfprintf_r+0x11c2>
 8005388:	4659      	mov	r1, fp
 800538a:	4648      	mov	r0, r9
 800538c:	aa26      	add	r2, sp, #152	; 0x98
 800538e:	f003 fc1b 	bl	8008bc8 <__ssprint_r>
 8005392:	2800      	cmp	r0, #0
 8005394:	f040 8098 	bne.w	80054c8 <_svfprintf_r+0x12f0>
 8005398:	ad29      	add	r5, sp, #164	; 0xa4
 800539a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800539c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800539e:	602b      	str	r3, [r5, #0]
 80053a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80053a2:	606b      	str	r3, [r5, #4]
 80053a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80053a6:	4413      	add	r3, r2
 80053a8:	9328      	str	r3, [sp, #160]	; 0xa0
 80053aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80053ac:	3301      	adds	r3, #1
 80053ae:	2b07      	cmp	r3, #7
 80053b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80053b2:	dc32      	bgt.n	800541a <_svfprintf_r+0x1242>
 80053b4:	3508      	adds	r5, #8
 80053b6:	9b08      	ldr	r3, [sp, #32]
 80053b8:	2200      	movs	r2, #0
 80053ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80053be:	1e5c      	subs	r4, r3, #1
 80053c0:	2300      	movs	r3, #0
 80053c2:	f7fb faf1 	bl	80009a8 <__aeabi_dcmpeq>
 80053c6:	2800      	cmp	r0, #0
 80053c8:	d130      	bne.n	800542c <_svfprintf_r+0x1254>
 80053ca:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80053cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80053ce:	9807      	ldr	r0, [sp, #28]
 80053d0:	9a08      	ldr	r2, [sp, #32]
 80053d2:	3101      	adds	r1, #1
 80053d4:	3b01      	subs	r3, #1
 80053d6:	3001      	adds	r0, #1
 80053d8:	4413      	add	r3, r2
 80053da:	2907      	cmp	r1, #7
 80053dc:	e9c5 0400 	strd	r0, r4, [r5]
 80053e0:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80053e4:	dd4c      	ble.n	8005480 <_svfprintf_r+0x12a8>
 80053e6:	4659      	mov	r1, fp
 80053e8:	4648      	mov	r0, r9
 80053ea:	aa26      	add	r2, sp, #152	; 0x98
 80053ec:	f003 fbec 	bl	8008bc8 <__ssprint_r>
 80053f0:	2800      	cmp	r0, #0
 80053f2:	d169      	bne.n	80054c8 <_svfprintf_r+0x12f0>
 80053f4:	ad29      	add	r5, sp, #164	; 0xa4
 80053f6:	ab22      	add	r3, sp, #136	; 0x88
 80053f8:	602b      	str	r3, [r5, #0]
 80053fa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80053fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80053fe:	606b      	str	r3, [r5, #4]
 8005400:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005402:	4413      	add	r3, r2
 8005404:	9328      	str	r3, [sp, #160]	; 0xa0
 8005406:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005408:	3301      	adds	r3, #1
 800540a:	2b07      	cmp	r3, #7
 800540c:	9327      	str	r3, [sp, #156]	; 0x9c
 800540e:	f73f ad9d 	bgt.w	8004f4c <_svfprintf_r+0xd74>
 8005412:	f105 0408 	add.w	r4, r5, #8
 8005416:	f7ff baa6 	b.w	8004966 <_svfprintf_r+0x78e>
 800541a:	4659      	mov	r1, fp
 800541c:	4648      	mov	r0, r9
 800541e:	aa26      	add	r2, sp, #152	; 0x98
 8005420:	f003 fbd2 	bl	8008bc8 <__ssprint_r>
 8005424:	2800      	cmp	r0, #0
 8005426:	d14f      	bne.n	80054c8 <_svfprintf_r+0x12f0>
 8005428:	ad29      	add	r5, sp, #164	; 0xa4
 800542a:	e7c4      	b.n	80053b6 <_svfprintf_r+0x11de>
 800542c:	2c00      	cmp	r4, #0
 800542e:	dde2      	ble.n	80053f6 <_svfprintf_r+0x121e>
 8005430:	f04f 0810 	mov.w	r8, #16
 8005434:	4e51      	ldr	r6, [pc, #324]	; (800557c <_svfprintf_r+0x13a4>)
 8005436:	2c10      	cmp	r4, #16
 8005438:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800543c:	f105 0108 	add.w	r1, r5, #8
 8005440:	f103 0301 	add.w	r3, r3, #1
 8005444:	602e      	str	r6, [r5, #0]
 8005446:	dc07      	bgt.n	8005458 <_svfprintf_r+0x1280>
 8005448:	606c      	str	r4, [r5, #4]
 800544a:	2b07      	cmp	r3, #7
 800544c:	4414      	add	r4, r2
 800544e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8005452:	dcc8      	bgt.n	80053e6 <_svfprintf_r+0x120e>
 8005454:	460d      	mov	r5, r1
 8005456:	e7ce      	b.n	80053f6 <_svfprintf_r+0x121e>
 8005458:	3210      	adds	r2, #16
 800545a:	2b07      	cmp	r3, #7
 800545c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005460:	f8c5 8004 	str.w	r8, [r5, #4]
 8005464:	dd06      	ble.n	8005474 <_svfprintf_r+0x129c>
 8005466:	4659      	mov	r1, fp
 8005468:	4648      	mov	r0, r9
 800546a:	aa26      	add	r2, sp, #152	; 0x98
 800546c:	f003 fbac 	bl	8008bc8 <__ssprint_r>
 8005470:	bb50      	cbnz	r0, 80054c8 <_svfprintf_r+0x12f0>
 8005472:	a929      	add	r1, sp, #164	; 0xa4
 8005474:	460d      	mov	r5, r1
 8005476:	3c10      	subs	r4, #16
 8005478:	e7dd      	b.n	8005436 <_svfprintf_r+0x125e>
 800547a:	2b07      	cmp	r3, #7
 800547c:	ddbb      	ble.n	80053f6 <_svfprintf_r+0x121e>
 800547e:	e7b2      	b.n	80053e6 <_svfprintf_r+0x120e>
 8005480:	3508      	adds	r5, #8
 8005482:	e7b8      	b.n	80053f6 <_svfprintf_r+0x121e>
 8005484:	460c      	mov	r4, r1
 8005486:	f7ff ba6e 	b.w	8004966 <_svfprintf_r+0x78e>
 800548a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800548e:	1a9d      	subs	r5, r3, r2
 8005490:	2d00      	cmp	r5, #0
 8005492:	f77f aa6c 	ble.w	800496e <_svfprintf_r+0x796>
 8005496:	f04f 0810 	mov.w	r8, #16
 800549a:	4e39      	ldr	r6, [pc, #228]	; (8005580 <_svfprintf_r+0x13a8>)
 800549c:	2d10      	cmp	r5, #16
 800549e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80054a2:	6026      	str	r6, [r4, #0]
 80054a4:	f103 0301 	add.w	r3, r3, #1
 80054a8:	dc17      	bgt.n	80054da <_svfprintf_r+0x1302>
 80054aa:	6065      	str	r5, [r4, #4]
 80054ac:	2b07      	cmp	r3, #7
 80054ae:	4415      	add	r5, r2
 80054b0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80054b4:	f77f aa5b 	ble.w	800496e <_svfprintf_r+0x796>
 80054b8:	4659      	mov	r1, fp
 80054ba:	4648      	mov	r0, r9
 80054bc:	aa26      	add	r2, sp, #152	; 0x98
 80054be:	f003 fb83 	bl	8008bc8 <__ssprint_r>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	f43f aa53 	beq.w	800496e <_svfprintf_r+0x796>
 80054c8:	2f00      	cmp	r7, #0
 80054ca:	f43f a87e 	beq.w	80045ca <_svfprintf_r+0x3f2>
 80054ce:	4639      	mov	r1, r7
 80054d0:	4648      	mov	r0, r9
 80054d2:	f002 fb3d 	bl	8007b50 <_free_r>
 80054d6:	f7ff b878 	b.w	80045ca <_svfprintf_r+0x3f2>
 80054da:	3210      	adds	r2, #16
 80054dc:	2b07      	cmp	r3, #7
 80054de:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80054e2:	f8c4 8004 	str.w	r8, [r4, #4]
 80054e6:	dc02      	bgt.n	80054ee <_svfprintf_r+0x1316>
 80054e8:	3408      	adds	r4, #8
 80054ea:	3d10      	subs	r5, #16
 80054ec:	e7d6      	b.n	800549c <_svfprintf_r+0x12c4>
 80054ee:	4659      	mov	r1, fp
 80054f0:	4648      	mov	r0, r9
 80054f2:	aa26      	add	r2, sp, #152	; 0x98
 80054f4:	f003 fb68 	bl	8008bc8 <__ssprint_r>
 80054f8:	2800      	cmp	r0, #0
 80054fa:	d1e5      	bne.n	80054c8 <_svfprintf_r+0x12f0>
 80054fc:	ac29      	add	r4, sp, #164	; 0xa4
 80054fe:	e7f4      	b.n	80054ea <_svfprintf_r+0x1312>
 8005500:	4639      	mov	r1, r7
 8005502:	4648      	mov	r0, r9
 8005504:	f002 fb24 	bl	8007b50 <_free_r>
 8005508:	f7ff ba48 	b.w	800499c <_svfprintf_r+0x7c4>
 800550c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800550e:	2b00      	cmp	r3, #0
 8005510:	f43f a85b 	beq.w	80045ca <_svfprintf_r+0x3f2>
 8005514:	4659      	mov	r1, fp
 8005516:	4648      	mov	r0, r9
 8005518:	aa26      	add	r2, sp, #152	; 0x98
 800551a:	f003 fb55 	bl	8008bc8 <__ssprint_r>
 800551e:	f7ff b854 	b.w	80045ca <_svfprintf_r+0x3f2>
 8005522:	ea56 0207 	orrs.w	r2, r6, r7
 8005526:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800552a:	f43f ab54 	beq.w	8004bd6 <_svfprintf_r+0x9fe>
 800552e:	2b01      	cmp	r3, #1
 8005530:	f43f abea 	beq.w	8004d08 <_svfprintf_r+0xb30>
 8005534:	2b02      	cmp	r3, #2
 8005536:	ab52      	add	r3, sp, #328	; 0x148
 8005538:	9307      	str	r3, [sp, #28]
 800553a:	f43f ac3d 	beq.w	8004db8 <_svfprintf_r+0xbe0>
 800553e:	9907      	ldr	r1, [sp, #28]
 8005540:	f006 0307 	and.w	r3, r6, #7
 8005544:	460a      	mov	r2, r1
 8005546:	3330      	adds	r3, #48	; 0x30
 8005548:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800554c:	9207      	str	r2, [sp, #28]
 800554e:	08f2      	lsrs	r2, r6, #3
 8005550:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8005554:	08f8      	lsrs	r0, r7, #3
 8005556:	4616      	mov	r6, r2
 8005558:	4607      	mov	r7, r0
 800555a:	ea56 0207 	orrs.w	r2, r6, r7
 800555e:	d1ee      	bne.n	800553e <_svfprintf_r+0x1366>
 8005560:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005562:	07d2      	lsls	r2, r2, #31
 8005564:	f57f ac16 	bpl.w	8004d94 <_svfprintf_r+0xbbc>
 8005568:	2b30      	cmp	r3, #48	; 0x30
 800556a:	f43f ac13 	beq.w	8004d94 <_svfprintf_r+0xbbc>
 800556e:	2330      	movs	r3, #48	; 0x30
 8005570:	9a07      	ldr	r2, [sp, #28]
 8005572:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005576:	1e8b      	subs	r3, r1, #2
 8005578:	9307      	str	r3, [sp, #28]
 800557a:	e40b      	b.n	8004d94 <_svfprintf_r+0xbbc>
 800557c:	0800a24c 	.word	0x0800a24c
 8005580:	0800a23c 	.word	0x0800a23c

08005584 <sysconf>:
 8005584:	2808      	cmp	r0, #8
 8005586:	b508      	push	{r3, lr}
 8005588:	d006      	beq.n	8005598 <sysconf+0x14>
 800558a:	f7fe fad3 	bl	8003b34 <__errno>
 800558e:	2316      	movs	r3, #22
 8005590:	6003      	str	r3, [r0, #0]
 8005592:	f04f 30ff 	mov.w	r0, #4294967295
 8005596:	bd08      	pop	{r3, pc}
 8005598:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800559c:	e7fb      	b.n	8005596 <sysconf+0x12>
	...

080055a0 <_vfprintf_r>:
 80055a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055a4:	b0d3      	sub	sp, #332	; 0x14c
 80055a6:	468a      	mov	sl, r1
 80055a8:	4691      	mov	r9, r2
 80055aa:	461c      	mov	r4, r3
 80055ac:	461e      	mov	r6, r3
 80055ae:	4683      	mov	fp, r0
 80055b0:	f002 fcf8 	bl	8007fa4 <_localeconv_r>
 80055b4:	6803      	ldr	r3, [r0, #0]
 80055b6:	4618      	mov	r0, r3
 80055b8:	9318      	str	r3, [sp, #96]	; 0x60
 80055ba:	f7fa fdc9 	bl	8000150 <strlen>
 80055be:	9012      	str	r0, [sp, #72]	; 0x48
 80055c0:	f1bb 0f00 	cmp.w	fp, #0
 80055c4:	d005      	beq.n	80055d2 <_vfprintf_r+0x32>
 80055c6:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 80055ca:	b913      	cbnz	r3, 80055d2 <_vfprintf_r+0x32>
 80055cc:	4658      	mov	r0, fp
 80055ce:	f002 fa2f 	bl	8007a30 <__sinit>
 80055d2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80055d6:	07da      	lsls	r2, r3, #31
 80055d8:	d407      	bmi.n	80055ea <_vfprintf_r+0x4a>
 80055da:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80055de:	059b      	lsls	r3, r3, #22
 80055e0:	d403      	bmi.n	80055ea <_vfprintf_r+0x4a>
 80055e2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80055e6:	f002 fce3 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 80055ea:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 80055ee:	049f      	lsls	r7, r3, #18
 80055f0:	d409      	bmi.n	8005606 <_vfprintf_r+0x66>
 80055f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80055f6:	f8aa 300c 	strh.w	r3, [sl, #12]
 80055fa:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80055fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005602:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8005606:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800560a:	071d      	lsls	r5, r3, #28
 800560c:	d502      	bpl.n	8005614 <_vfprintf_r+0x74>
 800560e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8005612:	b9c3      	cbnz	r3, 8005646 <_vfprintf_r+0xa6>
 8005614:	4651      	mov	r1, sl
 8005616:	4658      	mov	r0, fp
 8005618:	f001 fa5c 	bl	8006ad4 <__swsetup_r>
 800561c:	b198      	cbz	r0, 8005646 <_vfprintf_r+0xa6>
 800561e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005622:	07dc      	lsls	r4, r3, #31
 8005624:	d506      	bpl.n	8005634 <_vfprintf_r+0x94>
 8005626:	f04f 33ff 	mov.w	r3, #4294967295
 800562a:	9313      	str	r3, [sp, #76]	; 0x4c
 800562c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800562e:	b053      	add	sp, #332	; 0x14c
 8005630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005634:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005638:	0598      	lsls	r0, r3, #22
 800563a:	d4f4      	bmi.n	8005626 <_vfprintf_r+0x86>
 800563c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005640:	f002 fcb7 	bl	8007fb2 <__retarget_lock_release_recursive>
 8005644:	e7ef      	b.n	8005626 <_vfprintf_r+0x86>
 8005646:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800564a:	f003 021a 	and.w	r2, r3, #26
 800564e:	2a0a      	cmp	r2, #10
 8005650:	d115      	bne.n	800567e <_vfprintf_r+0xde>
 8005652:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8005656:	2a00      	cmp	r2, #0
 8005658:	db11      	blt.n	800567e <_vfprintf_r+0xde>
 800565a:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800565e:	07d1      	lsls	r1, r2, #31
 8005660:	d405      	bmi.n	800566e <_vfprintf_r+0xce>
 8005662:	059a      	lsls	r2, r3, #22
 8005664:	d403      	bmi.n	800566e <_vfprintf_r+0xce>
 8005666:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800566a:	f002 fca2 	bl	8007fb2 <__retarget_lock_release_recursive>
 800566e:	4623      	mov	r3, r4
 8005670:	464a      	mov	r2, r9
 8005672:	4651      	mov	r1, sl
 8005674:	4658      	mov	r0, fp
 8005676:	f001 f9b3 	bl	80069e0 <__sbprintf>
 800567a:	9013      	str	r0, [sp, #76]	; 0x4c
 800567c:	e7d6      	b.n	800562c <_vfprintf_r+0x8c>
 800567e:	2500      	movs	r5, #0
 8005680:	2200      	movs	r2, #0
 8005682:	2300      	movs	r3, #0
 8005684:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8005688:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800568c:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8005690:	ac29      	add	r4, sp, #164	; 0xa4
 8005692:	9426      	str	r4, [sp, #152]	; 0x98
 8005694:	9508      	str	r5, [sp, #32]
 8005696:	950e      	str	r5, [sp, #56]	; 0x38
 8005698:	9516      	str	r5, [sp, #88]	; 0x58
 800569a:	9519      	str	r5, [sp, #100]	; 0x64
 800569c:	9513      	str	r5, [sp, #76]	; 0x4c
 800569e:	464b      	mov	r3, r9
 80056a0:	461d      	mov	r5, r3
 80056a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056a6:	b10a      	cbz	r2, 80056ac <_vfprintf_r+0x10c>
 80056a8:	2a25      	cmp	r2, #37	; 0x25
 80056aa:	d1f9      	bne.n	80056a0 <_vfprintf_r+0x100>
 80056ac:	ebb5 0709 	subs.w	r7, r5, r9
 80056b0:	d00d      	beq.n	80056ce <_vfprintf_r+0x12e>
 80056b2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80056b4:	e9c4 9700 	strd	r9, r7, [r4]
 80056b8:	443b      	add	r3, r7
 80056ba:	9328      	str	r3, [sp, #160]	; 0xa0
 80056bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80056be:	3301      	adds	r3, #1
 80056c0:	2b07      	cmp	r3, #7
 80056c2:	9327      	str	r3, [sp, #156]	; 0x9c
 80056c4:	dc7a      	bgt.n	80057bc <_vfprintf_r+0x21c>
 80056c6:	3408      	adds	r4, #8
 80056c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80056ca:	443b      	add	r3, r7
 80056cc:	9313      	str	r3, [sp, #76]	; 0x4c
 80056ce:	782b      	ldrb	r3, [r5, #0]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	f001 813d 	beq.w	8006950 <_vfprintf_r+0x13b0>
 80056d6:	2300      	movs	r3, #0
 80056d8:	f04f 32ff 	mov.w	r2, #4294967295
 80056dc:	4698      	mov	r8, r3
 80056de:	270a      	movs	r7, #10
 80056e0:	212b      	movs	r1, #43	; 0x2b
 80056e2:	3501      	adds	r5, #1
 80056e4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80056e8:	9207      	str	r2, [sp, #28]
 80056ea:	9314      	str	r3, [sp, #80]	; 0x50
 80056ec:	462a      	mov	r2, r5
 80056ee:	f812 3b01 	ldrb.w	r3, [r2], #1
 80056f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80056f4:	4613      	mov	r3, r2
 80056f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80056f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056fa:	3b20      	subs	r3, #32
 80056fc:	2b5a      	cmp	r3, #90	; 0x5a
 80056fe:	f200 85a6 	bhi.w	800624e <_vfprintf_r+0xcae>
 8005702:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005706:	007e      	.short	0x007e
 8005708:	05a405a4 	.word	0x05a405a4
 800570c:	05a40086 	.word	0x05a40086
 8005710:	05a405a4 	.word	0x05a405a4
 8005714:	05a40065 	.word	0x05a40065
 8005718:	008905a4 	.word	0x008905a4
 800571c:	05a40093 	.word	0x05a40093
 8005720:	00960090 	.word	0x00960090
 8005724:	00b205a4 	.word	0x00b205a4
 8005728:	00b500b5 	.word	0x00b500b5
 800572c:	00b500b5 	.word	0x00b500b5
 8005730:	00b500b5 	.word	0x00b500b5
 8005734:	00b500b5 	.word	0x00b500b5
 8005738:	05a400b5 	.word	0x05a400b5
 800573c:	05a405a4 	.word	0x05a405a4
 8005740:	05a405a4 	.word	0x05a405a4
 8005744:	05a405a4 	.word	0x05a405a4
 8005748:	05a4011f 	.word	0x05a4011f
 800574c:	00f500e2 	.word	0x00f500e2
 8005750:	011f011f 	.word	0x011f011f
 8005754:	05a4011f 	.word	0x05a4011f
 8005758:	05a405a4 	.word	0x05a405a4
 800575c:	00c505a4 	.word	0x00c505a4
 8005760:	05a405a4 	.word	0x05a405a4
 8005764:	05a40484 	.word	0x05a40484
 8005768:	05a405a4 	.word	0x05a405a4
 800576c:	05a404cb 	.word	0x05a404cb
 8005770:	05a404ec 	.word	0x05a404ec
 8005774:	050b05a4 	.word	0x050b05a4
 8005778:	05a405a4 	.word	0x05a405a4
 800577c:	05a405a4 	.word	0x05a405a4
 8005780:	05a405a4 	.word	0x05a405a4
 8005784:	05a405a4 	.word	0x05a405a4
 8005788:	05a4011f 	.word	0x05a4011f
 800578c:	00f700e2 	.word	0x00f700e2
 8005790:	011f011f 	.word	0x011f011f
 8005794:	00c8011f 	.word	0x00c8011f
 8005798:	00dc00f7 	.word	0x00dc00f7
 800579c:	00d505a4 	.word	0x00d505a4
 80057a0:	046105a4 	.word	0x046105a4
 80057a4:	04ba0486 	.word	0x04ba0486
 80057a8:	05a400dc 	.word	0x05a400dc
 80057ac:	007c04cb 	.word	0x007c04cb
 80057b0:	05a404ee 	.word	0x05a404ee
 80057b4:	052805a4 	.word	0x052805a4
 80057b8:	007c05a4 	.word	0x007c05a4
 80057bc:	4651      	mov	r1, sl
 80057be:	4658      	mov	r0, fp
 80057c0:	aa26      	add	r2, sp, #152	; 0x98
 80057c2:	f003 fa7c 	bl	8008cbe <__sprint_r>
 80057c6:	2800      	cmp	r0, #0
 80057c8:	f040 8127 	bne.w	8005a1a <_vfprintf_r+0x47a>
 80057cc:	ac29      	add	r4, sp, #164	; 0xa4
 80057ce:	e77b      	b.n	80056c8 <_vfprintf_r+0x128>
 80057d0:	4658      	mov	r0, fp
 80057d2:	f002 fbe7 	bl	8007fa4 <_localeconv_r>
 80057d6:	6843      	ldr	r3, [r0, #4]
 80057d8:	4618      	mov	r0, r3
 80057da:	9319      	str	r3, [sp, #100]	; 0x64
 80057dc:	f7fa fcb8 	bl	8000150 <strlen>
 80057e0:	9016      	str	r0, [sp, #88]	; 0x58
 80057e2:	4658      	mov	r0, fp
 80057e4:	f002 fbde 	bl	8007fa4 <_localeconv_r>
 80057e8:	6883      	ldr	r3, [r0, #8]
 80057ea:	212b      	movs	r1, #43	; 0x2b
 80057ec:	930e      	str	r3, [sp, #56]	; 0x38
 80057ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80057f0:	b12b      	cbz	r3, 80057fe <_vfprintf_r+0x25e>
 80057f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057f4:	b11b      	cbz	r3, 80057fe <_vfprintf_r+0x25e>
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	b10b      	cbz	r3, 80057fe <_vfprintf_r+0x25e>
 80057fa:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80057fe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005800:	e774      	b.n	80056ec <_vfprintf_r+0x14c>
 8005802:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005806:	2b00      	cmp	r3, #0
 8005808:	d1f9      	bne.n	80057fe <_vfprintf_r+0x25e>
 800580a:	2320      	movs	r3, #32
 800580c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005810:	e7f5      	b.n	80057fe <_vfprintf_r+0x25e>
 8005812:	f048 0801 	orr.w	r8, r8, #1
 8005816:	e7f2      	b.n	80057fe <_vfprintf_r+0x25e>
 8005818:	f856 3b04 	ldr.w	r3, [r6], #4
 800581c:	2b00      	cmp	r3, #0
 800581e:	9314      	str	r3, [sp, #80]	; 0x50
 8005820:	daed      	bge.n	80057fe <_vfprintf_r+0x25e>
 8005822:	425b      	negs	r3, r3
 8005824:	9314      	str	r3, [sp, #80]	; 0x50
 8005826:	f048 0804 	orr.w	r8, r8, #4
 800582a:	e7e8      	b.n	80057fe <_vfprintf_r+0x25e>
 800582c:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8005830:	e7e5      	b.n	80057fe <_vfprintf_r+0x25e>
 8005832:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005834:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005838:	2a2a      	cmp	r2, #42	; 0x2a
 800583a:	920b      	str	r2, [sp, #44]	; 0x2c
 800583c:	d112      	bne.n	8005864 <_vfprintf_r+0x2c4>
 800583e:	f856 0b04 	ldr.w	r0, [r6], #4
 8005842:	930f      	str	r3, [sp, #60]	; 0x3c
 8005844:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8005848:	9207      	str	r2, [sp, #28]
 800584a:	e7d8      	b.n	80057fe <_vfprintf_r+0x25e>
 800584c:	9807      	ldr	r0, [sp, #28]
 800584e:	fb07 2200 	mla	r2, r7, r0, r2
 8005852:	9207      	str	r2, [sp, #28]
 8005854:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005858:	920b      	str	r2, [sp, #44]	; 0x2c
 800585a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800585c:	3a30      	subs	r2, #48	; 0x30
 800585e:	2a09      	cmp	r2, #9
 8005860:	d9f4      	bls.n	800584c <_vfprintf_r+0x2ac>
 8005862:	e748      	b.n	80056f6 <_vfprintf_r+0x156>
 8005864:	2200      	movs	r2, #0
 8005866:	9207      	str	r2, [sp, #28]
 8005868:	e7f7      	b.n	800585a <_vfprintf_r+0x2ba>
 800586a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800586e:	e7c6      	b.n	80057fe <_vfprintf_r+0x25e>
 8005870:	2200      	movs	r2, #0
 8005872:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005874:	9214      	str	r2, [sp, #80]	; 0x50
 8005876:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005878:	9814      	ldr	r0, [sp, #80]	; 0x50
 800587a:	3a30      	subs	r2, #48	; 0x30
 800587c:	fb07 2200 	mla	r2, r7, r0, r2
 8005880:	9214      	str	r2, [sp, #80]	; 0x50
 8005882:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005886:	920b      	str	r2, [sp, #44]	; 0x2c
 8005888:	3a30      	subs	r2, #48	; 0x30
 800588a:	2a09      	cmp	r2, #9
 800588c:	d9f3      	bls.n	8005876 <_vfprintf_r+0x2d6>
 800588e:	e732      	b.n	80056f6 <_vfprintf_r+0x156>
 8005890:	f048 0808 	orr.w	r8, r8, #8
 8005894:	e7b3      	b.n	80057fe <_vfprintf_r+0x25e>
 8005896:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005898:	781b      	ldrb	r3, [r3, #0]
 800589a:	2b68      	cmp	r3, #104	; 0x68
 800589c:	bf01      	itttt	eq
 800589e:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80058a0:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80058a4:	3301      	addeq	r3, #1
 80058a6:	930f      	streq	r3, [sp, #60]	; 0x3c
 80058a8:	bf18      	it	ne
 80058aa:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80058ae:	e7a6      	b.n	80057fe <_vfprintf_r+0x25e>
 80058b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058b2:	781b      	ldrb	r3, [r3, #0]
 80058b4:	2b6c      	cmp	r3, #108	; 0x6c
 80058b6:	d105      	bne.n	80058c4 <_vfprintf_r+0x324>
 80058b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80058ba:	3301      	adds	r3, #1
 80058bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80058be:	f048 0820 	orr.w	r8, r8, #32
 80058c2:	e79c      	b.n	80057fe <_vfprintf_r+0x25e>
 80058c4:	f048 0810 	orr.w	r8, r8, #16
 80058c8:	e799      	b.n	80057fe <_vfprintf_r+0x25e>
 80058ca:	4632      	mov	r2, r6
 80058cc:	2000      	movs	r0, #0
 80058ce:	f852 3b04 	ldr.w	r3, [r2], #4
 80058d2:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80058d6:	920a      	str	r2, [sp, #40]	; 0x28
 80058d8:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80058dc:	2301      	movs	r3, #1
 80058de:	4607      	mov	r7, r0
 80058e0:	4606      	mov	r6, r0
 80058e2:	4605      	mov	r5, r0
 80058e4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80058e8:	9307      	str	r3, [sp, #28]
 80058ea:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80058ee:	e1b4      	b.n	8005c5a <_vfprintf_r+0x6ba>
 80058f0:	f048 0810 	orr.w	r8, r8, #16
 80058f4:	f018 0f20 	tst.w	r8, #32
 80058f8:	d011      	beq.n	800591e <_vfprintf_r+0x37e>
 80058fa:	3607      	adds	r6, #7
 80058fc:	f026 0307 	bic.w	r3, r6, #7
 8005900:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005904:	930a      	str	r3, [sp, #40]	; 0x28
 8005906:	2e00      	cmp	r6, #0
 8005908:	f177 0300 	sbcs.w	r3, r7, #0
 800590c:	da05      	bge.n	800591a <_vfprintf_r+0x37a>
 800590e:	232d      	movs	r3, #45	; 0x2d
 8005910:	4276      	negs	r6, r6
 8005912:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005916:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800591a:	2301      	movs	r3, #1
 800591c:	e388      	b.n	8006030 <_vfprintf_r+0xa90>
 800591e:	1d33      	adds	r3, r6, #4
 8005920:	f018 0f10 	tst.w	r8, #16
 8005924:	930a      	str	r3, [sp, #40]	; 0x28
 8005926:	d002      	beq.n	800592e <_vfprintf_r+0x38e>
 8005928:	6836      	ldr	r6, [r6, #0]
 800592a:	17f7      	asrs	r7, r6, #31
 800592c:	e7eb      	b.n	8005906 <_vfprintf_r+0x366>
 800592e:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005932:	6836      	ldr	r6, [r6, #0]
 8005934:	d001      	beq.n	800593a <_vfprintf_r+0x39a>
 8005936:	b236      	sxth	r6, r6
 8005938:	e7f7      	b.n	800592a <_vfprintf_r+0x38a>
 800593a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800593e:	bf18      	it	ne
 8005940:	b276      	sxtbne	r6, r6
 8005942:	e7f2      	b.n	800592a <_vfprintf_r+0x38a>
 8005944:	3607      	adds	r6, #7
 8005946:	f026 0307 	bic.w	r3, r6, #7
 800594a:	4619      	mov	r1, r3
 800594c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005950:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005954:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8005958:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800595c:	910a      	str	r1, [sp, #40]	; 0x28
 800595e:	f04f 32ff 	mov.w	r2, #4294967295
 8005962:	4630      	mov	r0, r6
 8005964:	4629      	mov	r1, r5
 8005966:	4b3c      	ldr	r3, [pc, #240]	; (8005a58 <_vfprintf_r+0x4b8>)
 8005968:	f7fb f850 	bl	8000a0c <__aeabi_dcmpun>
 800596c:	bb00      	cbnz	r0, 80059b0 <_vfprintf_r+0x410>
 800596e:	f04f 32ff 	mov.w	r2, #4294967295
 8005972:	4630      	mov	r0, r6
 8005974:	4629      	mov	r1, r5
 8005976:	4b38      	ldr	r3, [pc, #224]	; (8005a58 <_vfprintf_r+0x4b8>)
 8005978:	f7fb f82a 	bl	80009d0 <__aeabi_dcmple>
 800597c:	b9c0      	cbnz	r0, 80059b0 <_vfprintf_r+0x410>
 800597e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005982:	2200      	movs	r2, #0
 8005984:	2300      	movs	r3, #0
 8005986:	f7fb f819 	bl	80009bc <__aeabi_dcmplt>
 800598a:	b110      	cbz	r0, 8005992 <_vfprintf_r+0x3f2>
 800598c:	232d      	movs	r3, #45	; 0x2d
 800598e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005992:	4a32      	ldr	r2, [pc, #200]	; (8005a5c <_vfprintf_r+0x4bc>)
 8005994:	4832      	ldr	r0, [pc, #200]	; (8005a60 <_vfprintf_r+0x4c0>)
 8005996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005998:	2700      	movs	r7, #0
 800599a:	2b47      	cmp	r3, #71	; 0x47
 800599c:	bfd4      	ite	le
 800599e:	4691      	movle	r9, r2
 80059a0:	4681      	movgt	r9, r0
 80059a2:	2303      	movs	r3, #3
 80059a4:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 80059a8:	9307      	str	r3, [sp, #28]
 80059aa:	463e      	mov	r6, r7
 80059ac:	f001 b80e 	b.w	80069cc <_vfprintf_r+0x142c>
 80059b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80059b4:	4610      	mov	r0, r2
 80059b6:	4619      	mov	r1, r3
 80059b8:	f7fb f828 	bl	8000a0c <__aeabi_dcmpun>
 80059bc:	4607      	mov	r7, r0
 80059be:	b148      	cbz	r0, 80059d4 <_vfprintf_r+0x434>
 80059c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80059c2:	4a28      	ldr	r2, [pc, #160]	; (8005a64 <_vfprintf_r+0x4c4>)
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	bfb8      	it	lt
 80059c8:	232d      	movlt	r3, #45	; 0x2d
 80059ca:	4827      	ldr	r0, [pc, #156]	; (8005a68 <_vfprintf_r+0x4c8>)
 80059cc:	bfb8      	it	lt
 80059ce:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80059d2:	e7e0      	b.n	8005996 <_vfprintf_r+0x3f6>
 80059d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059d6:	f023 0320 	bic.w	r3, r3, #32
 80059da:	2b41      	cmp	r3, #65	; 0x41
 80059dc:	930c      	str	r3, [sp, #48]	; 0x30
 80059de:	d12e      	bne.n	8005a3e <_vfprintf_r+0x49e>
 80059e0:	2330      	movs	r3, #48	; 0x30
 80059e2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80059e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059e8:	f048 0802 	orr.w	r8, r8, #2
 80059ec:	2b61      	cmp	r3, #97	; 0x61
 80059ee:	bf0c      	ite	eq
 80059f0:	2378      	moveq	r3, #120	; 0x78
 80059f2:	2358      	movne	r3, #88	; 0x58
 80059f4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80059f8:	9b07      	ldr	r3, [sp, #28]
 80059fa:	2b63      	cmp	r3, #99	; 0x63
 80059fc:	dd36      	ble.n	8005a6c <_vfprintf_r+0x4cc>
 80059fe:	4658      	mov	r0, fp
 8005a00:	1c59      	adds	r1, r3, #1
 8005a02:	f7fe f8c9 	bl	8003b98 <_malloc_r>
 8005a06:	4681      	mov	r9, r0
 8005a08:	2800      	cmp	r0, #0
 8005a0a:	f040 8201 	bne.w	8005e10 <_vfprintf_r+0x870>
 8005a0e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005a12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a16:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005a1a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005a1e:	07d9      	lsls	r1, r3, #31
 8005a20:	d407      	bmi.n	8005a32 <_vfprintf_r+0x492>
 8005a22:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005a26:	059a      	lsls	r2, r3, #22
 8005a28:	d403      	bmi.n	8005a32 <_vfprintf_r+0x492>
 8005a2a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005a2e:	f002 fac0 	bl	8007fb2 <__retarget_lock_release_recursive>
 8005a32:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8005a36:	065b      	lsls	r3, r3, #25
 8005a38:	f57f adf8 	bpl.w	800562c <_vfprintf_r+0x8c>
 8005a3c:	e5f3      	b.n	8005626 <_vfprintf_r+0x86>
 8005a3e:	9b07      	ldr	r3, [sp, #28]
 8005a40:	3301      	adds	r3, #1
 8005a42:	f000 81e7 	beq.w	8005e14 <_vfprintf_r+0x874>
 8005a46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a48:	2b47      	cmp	r3, #71	; 0x47
 8005a4a:	d111      	bne.n	8005a70 <_vfprintf_r+0x4d0>
 8005a4c:	9b07      	ldr	r3, [sp, #28]
 8005a4e:	b97b      	cbnz	r3, 8005a70 <_vfprintf_r+0x4d0>
 8005a50:	461f      	mov	r7, r3
 8005a52:	2301      	movs	r3, #1
 8005a54:	9307      	str	r3, [sp, #28]
 8005a56:	e00b      	b.n	8005a70 <_vfprintf_r+0x4d0>
 8005a58:	7fefffff 	.word	0x7fefffff
 8005a5c:	0800a208 	.word	0x0800a208
 8005a60:	0800a20c 	.word	0x0800a20c
 8005a64:	0800a210 	.word	0x0800a210
 8005a68:	0800a214 	.word	0x0800a214
 8005a6c:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8005a70:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8005a74:	9315      	str	r3, [sp, #84]	; 0x54
 8005a76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a78:	1e1d      	subs	r5, r3, #0
 8005a7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a7c:	9308      	str	r3, [sp, #32]
 8005a7e:	bfb7      	itett	lt
 8005a80:	462b      	movlt	r3, r5
 8005a82:	2300      	movge	r3, #0
 8005a84:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8005a88:	232d      	movlt	r3, #45	; 0x2d
 8005a8a:	931c      	str	r3, [sp, #112]	; 0x70
 8005a8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005a8e:	2b41      	cmp	r3, #65	; 0x41
 8005a90:	f040 81d8 	bne.w	8005e44 <_vfprintf_r+0x8a4>
 8005a94:	aa20      	add	r2, sp, #128	; 0x80
 8005a96:	4629      	mov	r1, r5
 8005a98:	9808      	ldr	r0, [sp, #32]
 8005a9a:	f003 f80b 	bl	8008ab4 <frexp>
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005aa4:	f7fa fd18 	bl	80004d8 <__aeabi_dmul>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	f7fa ff78 	bl	80009a8 <__aeabi_dcmpeq>
 8005ab8:	b108      	cbz	r0, 8005abe <_vfprintf_r+0x51e>
 8005aba:	2301      	movs	r3, #1
 8005abc:	9320      	str	r3, [sp, #128]	; 0x80
 8005abe:	4bb2      	ldr	r3, [pc, #712]	; (8005d88 <_vfprintf_r+0x7e8>)
 8005ac0:	4eb2      	ldr	r6, [pc, #712]	; (8005d8c <_vfprintf_r+0x7ec>)
 8005ac2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ac4:	464d      	mov	r5, r9
 8005ac6:	2a61      	cmp	r2, #97	; 0x61
 8005ac8:	bf18      	it	ne
 8005aca:	461e      	movne	r6, r3
 8005acc:	9b07      	ldr	r3, [sp, #28]
 8005ace:	9617      	str	r6, [sp, #92]	; 0x5c
 8005ad0:	1e5e      	subs	r6, r3, #1
 8005ad2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	4bad      	ldr	r3, [pc, #692]	; (8005d90 <_vfprintf_r+0x7f0>)
 8005ada:	f7fa fcfd 	bl	80004d8 <__aeabi_dmul>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005ae6:	f7fa ffa7 	bl	8000a38 <__aeabi_d2iz>
 8005aea:	901d      	str	r0, [sp, #116]	; 0x74
 8005aec:	f7fa fc8a 	bl	8000404 <__aeabi_i2d>
 8005af0:	4602      	mov	r2, r0
 8005af2:	460b      	mov	r3, r1
 8005af4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005af8:	f7fa fb36 	bl	8000168 <__aeabi_dsub>
 8005afc:	4602      	mov	r2, r0
 8005afe:	460b      	mov	r3, r1
 8005b00:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005b04:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b06:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005b08:	960d      	str	r6, [sp, #52]	; 0x34
 8005b0a:	5c9b      	ldrb	r3, [r3, r2]
 8005b0c:	f805 3b01 	strb.w	r3, [r5], #1
 8005b10:	1c73      	adds	r3, r6, #1
 8005b12:	d006      	beq.n	8005b22 <_vfprintf_r+0x582>
 8005b14:	2200      	movs	r2, #0
 8005b16:	2300      	movs	r3, #0
 8005b18:	3e01      	subs	r6, #1
 8005b1a:	f7fa ff45 	bl	80009a8 <__aeabi_dcmpeq>
 8005b1e:	2800      	cmp	r0, #0
 8005b20:	d0d7      	beq.n	8005ad2 <_vfprintf_r+0x532>
 8005b22:	2200      	movs	r2, #0
 8005b24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b28:	4b9a      	ldr	r3, [pc, #616]	; (8005d94 <_vfprintf_r+0x7f4>)
 8005b2a:	f7fa ff65 	bl	80009f8 <__aeabi_dcmpgt>
 8005b2e:	b960      	cbnz	r0, 8005b4a <_vfprintf_r+0x5aa>
 8005b30:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005b34:	2200      	movs	r2, #0
 8005b36:	4b97      	ldr	r3, [pc, #604]	; (8005d94 <_vfprintf_r+0x7f4>)
 8005b38:	f7fa ff36 	bl	80009a8 <__aeabi_dcmpeq>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	f000 817c 	beq.w	8005e3a <_vfprintf_r+0x89a>
 8005b42:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005b44:	07da      	lsls	r2, r3, #31
 8005b46:	f140 8178 	bpl.w	8005e3a <_vfprintf_r+0x89a>
 8005b4a:	2030      	movs	r0, #48	; 0x30
 8005b4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b4e:	9524      	str	r5, [sp, #144]	; 0x90
 8005b50:	7bd9      	ldrb	r1, [r3, #15]
 8005b52:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005b54:	1e53      	subs	r3, r2, #1
 8005b56:	9324      	str	r3, [sp, #144]	; 0x90
 8005b58:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005b5c:	428b      	cmp	r3, r1
 8005b5e:	f000 815b 	beq.w	8005e18 <_vfprintf_r+0x878>
 8005b62:	2b39      	cmp	r3, #57	; 0x39
 8005b64:	bf0b      	itete	eq
 8005b66:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8005b68:	3301      	addne	r3, #1
 8005b6a:	7a9b      	ldrbeq	r3, [r3, #10]
 8005b6c:	b2db      	uxtbne	r3, r3
 8005b6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005b72:	eba5 0309 	sub.w	r3, r5, r9
 8005b76:	9308      	str	r3, [sp, #32]
 8005b78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b7a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005b7c:	2b47      	cmp	r3, #71	; 0x47
 8005b7e:	f040 81ae 	bne.w	8005ede <_vfprintf_r+0x93e>
 8005b82:	1ceb      	adds	r3, r5, #3
 8005b84:	db03      	blt.n	8005b8e <_vfprintf_r+0x5ee>
 8005b86:	9b07      	ldr	r3, [sp, #28]
 8005b88:	429d      	cmp	r5, r3
 8005b8a:	f340 81d3 	ble.w	8005f34 <_vfprintf_r+0x994>
 8005b8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b90:	3b02      	subs	r3, #2
 8005b92:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b96:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8005b9a:	f021 0120 	bic.w	r1, r1, #32
 8005b9e:	2941      	cmp	r1, #65	; 0x41
 8005ba0:	bf08      	it	eq
 8005ba2:	320f      	addeq	r2, #15
 8005ba4:	f105 33ff 	add.w	r3, r5, #4294967295
 8005ba8:	bf06      	itte	eq
 8005baa:	b2d2      	uxtbeq	r2, r2
 8005bac:	2101      	moveq	r1, #1
 8005bae:	2100      	movne	r1, #0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8005bb6:	bfb4      	ite	lt
 8005bb8:	222d      	movlt	r2, #45	; 0x2d
 8005bba:	222b      	movge	r2, #43	; 0x2b
 8005bbc:	9320      	str	r3, [sp, #128]	; 0x80
 8005bbe:	bfb8      	it	lt
 8005bc0:	f1c5 0301 	rsblt	r3, r5, #1
 8005bc4:	2b09      	cmp	r3, #9
 8005bc6:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8005bca:	f340 81a1 	ble.w	8005f10 <_vfprintf_r+0x970>
 8005bce:	260a      	movs	r6, #10
 8005bd0:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005bd4:	fb93 f5f6 	sdiv	r5, r3, r6
 8005bd8:	4611      	mov	r1, r2
 8005bda:	fb06 3015 	mls	r0, r6, r5, r3
 8005bde:	3030      	adds	r0, #48	; 0x30
 8005be0:	f801 0c01 	strb.w	r0, [r1, #-1]
 8005be4:	4618      	mov	r0, r3
 8005be6:	2863      	cmp	r0, #99	; 0x63
 8005be8:	462b      	mov	r3, r5
 8005bea:	f102 32ff 	add.w	r2, r2, #4294967295
 8005bee:	dcf1      	bgt.n	8005bd4 <_vfprintf_r+0x634>
 8005bf0:	3330      	adds	r3, #48	; 0x30
 8005bf2:	1e88      	subs	r0, r1, #2
 8005bf4:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005bfe:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8005c02:	42ab      	cmp	r3, r5
 8005c04:	f0c0 817f 	bcc.w	8005f06 <_vfprintf_r+0x966>
 8005c08:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005c0c:	1a52      	subs	r2, r2, r1
 8005c0e:	42a8      	cmp	r0, r5
 8005c10:	bf88      	it	hi
 8005c12:	2200      	movhi	r2, #0
 8005c14:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8005c18:	441a      	add	r2, r3
 8005c1a:	ab22      	add	r3, sp, #136	; 0x88
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	9a08      	ldr	r2, [sp, #32]
 8005c20:	931a      	str	r3, [sp, #104]	; 0x68
 8005c22:	2a01      	cmp	r2, #1
 8005c24:	4413      	add	r3, r2
 8005c26:	9307      	str	r3, [sp, #28]
 8005c28:	dc02      	bgt.n	8005c30 <_vfprintf_r+0x690>
 8005c2a:	f018 0f01 	tst.w	r8, #1
 8005c2e:	d003      	beq.n	8005c38 <_vfprintf_r+0x698>
 8005c30:	9b07      	ldr	r3, [sp, #28]
 8005c32:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c34:	4413      	add	r3, r2
 8005c36:	9307      	str	r3, [sp, #28]
 8005c38:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8005c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c40:	9315      	str	r3, [sp, #84]	; 0x54
 8005c42:	2300      	movs	r3, #0
 8005c44:	461d      	mov	r5, r3
 8005c46:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005c4a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005c4c:	b113      	cbz	r3, 8005c54 <_vfprintf_r+0x6b4>
 8005c4e:	232d      	movs	r3, #45	; 0x2d
 8005c50:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005c54:	2600      	movs	r6, #0
 8005c56:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8005c5a:	9b07      	ldr	r3, [sp, #28]
 8005c5c:	42b3      	cmp	r3, r6
 8005c5e:	bfb8      	it	lt
 8005c60:	4633      	movlt	r3, r6
 8005c62:	9315      	str	r3, [sp, #84]	; 0x54
 8005c64:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005c68:	b113      	cbz	r3, 8005c70 <_vfprintf_r+0x6d0>
 8005c6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	9315      	str	r3, [sp, #84]	; 0x54
 8005c70:	f018 0302 	ands.w	r3, r8, #2
 8005c74:	931c      	str	r3, [sp, #112]	; 0x70
 8005c76:	bf1e      	ittt	ne
 8005c78:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8005c7a:	3302      	addne	r3, #2
 8005c7c:	9315      	strne	r3, [sp, #84]	; 0x54
 8005c7e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8005c82:	931d      	str	r3, [sp, #116]	; 0x74
 8005c84:	d121      	bne.n	8005cca <_vfprintf_r+0x72a>
 8005c86:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005c8a:	1a9b      	subs	r3, r3, r2
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005c90:	dd1b      	ble.n	8005cca <_vfprintf_r+0x72a>
 8005c92:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005c96:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005c98:	3301      	adds	r3, #1
 8005c9a:	2810      	cmp	r0, #16
 8005c9c:	483e      	ldr	r0, [pc, #248]	; (8005d98 <_vfprintf_r+0x7f8>)
 8005c9e:	f104 0108 	add.w	r1, r4, #8
 8005ca2:	6020      	str	r0, [r4, #0]
 8005ca4:	f300 82df 	bgt.w	8006266 <_vfprintf_r+0xcc6>
 8005ca8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005caa:	2b07      	cmp	r3, #7
 8005cac:	4402      	add	r2, r0
 8005cae:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005cb2:	6060      	str	r0, [r4, #4]
 8005cb4:	f340 82ec 	ble.w	8006290 <_vfprintf_r+0xcf0>
 8005cb8:	4651      	mov	r1, sl
 8005cba:	4658      	mov	r0, fp
 8005cbc:	aa26      	add	r2, sp, #152	; 0x98
 8005cbe:	f002 fffe 	bl	8008cbe <__sprint_r>
 8005cc2:	2800      	cmp	r0, #0
 8005cc4:	f040 8622 	bne.w	800690c <_vfprintf_r+0x136c>
 8005cc8:	ac29      	add	r4, sp, #164	; 0xa4
 8005cca:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005cce:	b173      	cbz	r3, 8005cee <_vfprintf_r+0x74e>
 8005cd0:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	6063      	str	r3, [r4, #4]
 8005cda:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005cdc:	3301      	adds	r3, #1
 8005cde:	9328      	str	r3, [sp, #160]	; 0xa0
 8005ce0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	2b07      	cmp	r3, #7
 8005ce6:	9327      	str	r3, [sp, #156]	; 0x9c
 8005ce8:	f300 82d4 	bgt.w	8006294 <_vfprintf_r+0xcf4>
 8005cec:	3408      	adds	r4, #8
 8005cee:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005cf0:	b16b      	cbz	r3, 8005d0e <_vfprintf_r+0x76e>
 8005cf2:	ab1f      	add	r3, sp, #124	; 0x7c
 8005cf4:	6023      	str	r3, [r4, #0]
 8005cf6:	2302      	movs	r3, #2
 8005cf8:	6063      	str	r3, [r4, #4]
 8005cfa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005cfc:	3302      	adds	r3, #2
 8005cfe:	9328      	str	r3, [sp, #160]	; 0xa0
 8005d00:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005d02:	3301      	adds	r3, #1
 8005d04:	2b07      	cmp	r3, #7
 8005d06:	9327      	str	r3, [sp, #156]	; 0x9c
 8005d08:	f300 82ce 	bgt.w	80062a8 <_vfprintf_r+0xd08>
 8005d0c:	3408      	adds	r4, #8
 8005d0e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005d10:	2b80      	cmp	r3, #128	; 0x80
 8005d12:	d121      	bne.n	8005d58 <_vfprintf_r+0x7b8>
 8005d14:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005d18:	1a9b      	subs	r3, r3, r2
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	9317      	str	r3, [sp, #92]	; 0x5c
 8005d1e:	dd1b      	ble.n	8005d58 <_vfprintf_r+0x7b8>
 8005d20:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005d24:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005d26:	3301      	adds	r3, #1
 8005d28:	2810      	cmp	r0, #16
 8005d2a:	481c      	ldr	r0, [pc, #112]	; (8005d9c <_vfprintf_r+0x7fc>)
 8005d2c:	f104 0108 	add.w	r1, r4, #8
 8005d30:	6020      	str	r0, [r4, #0]
 8005d32:	f300 82c3 	bgt.w	80062bc <_vfprintf_r+0xd1c>
 8005d36:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005d38:	2b07      	cmp	r3, #7
 8005d3a:	4402      	add	r2, r0
 8005d3c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005d40:	6060      	str	r0, [r4, #4]
 8005d42:	f340 82d0 	ble.w	80062e6 <_vfprintf_r+0xd46>
 8005d46:	4651      	mov	r1, sl
 8005d48:	4658      	mov	r0, fp
 8005d4a:	aa26      	add	r2, sp, #152	; 0x98
 8005d4c:	f002 ffb7 	bl	8008cbe <__sprint_r>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	f040 85db 	bne.w	800690c <_vfprintf_r+0x136c>
 8005d56:	ac29      	add	r4, sp, #164	; 0xa4
 8005d58:	9b07      	ldr	r3, [sp, #28]
 8005d5a:	1af6      	subs	r6, r6, r3
 8005d5c:	2e00      	cmp	r6, #0
 8005d5e:	dd28      	ble.n	8005db2 <_vfprintf_r+0x812>
 8005d60:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005d64:	480d      	ldr	r0, [pc, #52]	; (8005d9c <_vfprintf_r+0x7fc>)
 8005d66:	2e10      	cmp	r6, #16
 8005d68:	f103 0301 	add.w	r3, r3, #1
 8005d6c:	f104 0108 	add.w	r1, r4, #8
 8005d70:	6020      	str	r0, [r4, #0]
 8005d72:	f300 82ba 	bgt.w	80062ea <_vfprintf_r+0xd4a>
 8005d76:	6066      	str	r6, [r4, #4]
 8005d78:	2b07      	cmp	r3, #7
 8005d7a:	4416      	add	r6, r2
 8005d7c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005d80:	f340 82c6 	ble.w	8006310 <_vfprintf_r+0xd70>
 8005d84:	e00c      	b.n	8005da0 <_vfprintf_r+0x800>
 8005d86:	bf00      	nop
 8005d88:	0800a229 	.word	0x0800a229
 8005d8c:	0800a218 	.word	0x0800a218
 8005d90:	40300000 	.word	0x40300000
 8005d94:	3fe00000 	.word	0x3fe00000
 8005d98:	0800a25c 	.word	0x0800a25c
 8005d9c:	0800a26c 	.word	0x0800a26c
 8005da0:	4651      	mov	r1, sl
 8005da2:	4658      	mov	r0, fp
 8005da4:	aa26      	add	r2, sp, #152	; 0x98
 8005da6:	f002 ff8a 	bl	8008cbe <__sprint_r>
 8005daa:	2800      	cmp	r0, #0
 8005dac:	f040 85ae 	bne.w	800690c <_vfprintf_r+0x136c>
 8005db0:	ac29      	add	r4, sp, #164	; 0xa4
 8005db2:	f418 7f80 	tst.w	r8, #256	; 0x100
 8005db6:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005db8:	f040 82b0 	bne.w	800631c <_vfprintf_r+0xd7c>
 8005dbc:	9b07      	ldr	r3, [sp, #28]
 8005dbe:	f8c4 9000 	str.w	r9, [r4]
 8005dc2:	441e      	add	r6, r3
 8005dc4:	6063      	str	r3, [r4, #4]
 8005dc6:	9628      	str	r6, [sp, #160]	; 0xa0
 8005dc8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005dca:	3301      	adds	r3, #1
 8005dcc:	2b07      	cmp	r3, #7
 8005dce:	9327      	str	r3, [sp, #156]	; 0x9c
 8005dd0:	f300 82ea 	bgt.w	80063a8 <_vfprintf_r+0xe08>
 8005dd4:	3408      	adds	r4, #8
 8005dd6:	f018 0f04 	tst.w	r8, #4
 8005dda:	f040 8578 	bne.w	80068ce <_vfprintf_r+0x132e>
 8005dde:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005de2:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005de4:	428a      	cmp	r2, r1
 8005de6:	bfac      	ite	ge
 8005de8:	189b      	addge	r3, r3, r2
 8005dea:	185b      	addlt	r3, r3, r1
 8005dec:	9313      	str	r3, [sp, #76]	; 0x4c
 8005dee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005df0:	b13b      	cbz	r3, 8005e02 <_vfprintf_r+0x862>
 8005df2:	4651      	mov	r1, sl
 8005df4:	4658      	mov	r0, fp
 8005df6:	aa26      	add	r2, sp, #152	; 0x98
 8005df8:	f002 ff61 	bl	8008cbe <__sprint_r>
 8005dfc:	2800      	cmp	r0, #0
 8005dfe:	f040 8585 	bne.w	800690c <_vfprintf_r+0x136c>
 8005e02:	2300      	movs	r3, #0
 8005e04:	9327      	str	r3, [sp, #156]	; 0x9c
 8005e06:	2f00      	cmp	r7, #0
 8005e08:	f040 859c 	bne.w	8006944 <_vfprintf_r+0x13a4>
 8005e0c:	ac29      	add	r4, sp, #164	; 0xa4
 8005e0e:	e0e7      	b.n	8005fe0 <_vfprintf_r+0xa40>
 8005e10:	4607      	mov	r7, r0
 8005e12:	e62d      	b.n	8005a70 <_vfprintf_r+0x4d0>
 8005e14:	2306      	movs	r3, #6
 8005e16:	e61d      	b.n	8005a54 <_vfprintf_r+0x4b4>
 8005e18:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005e1c:	e699      	b.n	8005b52 <_vfprintf_r+0x5b2>
 8005e1e:	f803 0b01 	strb.w	r0, [r3], #1
 8005e22:	1aca      	subs	r2, r1, r3
 8005e24:	2a00      	cmp	r2, #0
 8005e26:	dafa      	bge.n	8005e1e <_vfprintf_r+0x87e>
 8005e28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e2c:	3201      	adds	r2, #1
 8005e2e:	f103 0301 	add.w	r3, r3, #1
 8005e32:	bfb8      	it	lt
 8005e34:	2300      	movlt	r3, #0
 8005e36:	441d      	add	r5, r3
 8005e38:	e69b      	b.n	8005b72 <_vfprintf_r+0x5d2>
 8005e3a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e3c:	462b      	mov	r3, r5
 8005e3e:	2030      	movs	r0, #48	; 0x30
 8005e40:	18a9      	adds	r1, r5, r2
 8005e42:	e7ee      	b.n	8005e22 <_vfprintf_r+0x882>
 8005e44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e46:	2b46      	cmp	r3, #70	; 0x46
 8005e48:	d005      	beq.n	8005e56 <_vfprintf_r+0x8b6>
 8005e4a:	2b45      	cmp	r3, #69	; 0x45
 8005e4c:	d11b      	bne.n	8005e86 <_vfprintf_r+0x8e6>
 8005e4e:	9b07      	ldr	r3, [sp, #28]
 8005e50:	1c5e      	adds	r6, r3, #1
 8005e52:	2302      	movs	r3, #2
 8005e54:	e001      	b.n	8005e5a <_vfprintf_r+0x8ba>
 8005e56:	2303      	movs	r3, #3
 8005e58:	9e07      	ldr	r6, [sp, #28]
 8005e5a:	aa24      	add	r2, sp, #144	; 0x90
 8005e5c:	9204      	str	r2, [sp, #16]
 8005e5e:	aa21      	add	r2, sp, #132	; 0x84
 8005e60:	9203      	str	r2, [sp, #12]
 8005e62:	aa20      	add	r2, sp, #128	; 0x80
 8005e64:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	4658      	mov	r0, fp
 8005e6c:	462b      	mov	r3, r5
 8005e6e:	9a08      	ldr	r2, [sp, #32]
 8005e70:	f000 ff26 	bl	8006cc0 <_dtoa_r>
 8005e74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e76:	4681      	mov	r9, r0
 8005e78:	2b47      	cmp	r3, #71	; 0x47
 8005e7a:	d106      	bne.n	8005e8a <_vfprintf_r+0x8ea>
 8005e7c:	f018 0f01 	tst.w	r8, #1
 8005e80:	d103      	bne.n	8005e8a <_vfprintf_r+0x8ea>
 8005e82:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8005e84:	e675      	b.n	8005b72 <_vfprintf_r+0x5d2>
 8005e86:	9e07      	ldr	r6, [sp, #28]
 8005e88:	e7e3      	b.n	8005e52 <_vfprintf_r+0x8b2>
 8005e8a:	eb09 0306 	add.w	r3, r9, r6
 8005e8e:	930d      	str	r3, [sp, #52]	; 0x34
 8005e90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e92:	2b46      	cmp	r3, #70	; 0x46
 8005e94:	d111      	bne.n	8005eba <_vfprintf_r+0x91a>
 8005e96:	f899 3000 	ldrb.w	r3, [r9]
 8005e9a:	2b30      	cmp	r3, #48	; 0x30
 8005e9c:	d109      	bne.n	8005eb2 <_vfprintf_r+0x912>
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	4629      	mov	r1, r5
 8005ea4:	9808      	ldr	r0, [sp, #32]
 8005ea6:	f7fa fd7f 	bl	80009a8 <__aeabi_dcmpeq>
 8005eaa:	b910      	cbnz	r0, 8005eb2 <_vfprintf_r+0x912>
 8005eac:	f1c6 0601 	rsb	r6, r6, #1
 8005eb0:	9620      	str	r6, [sp, #128]	; 0x80
 8005eb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005eb4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005eb6:	441a      	add	r2, r3
 8005eb8:	920d      	str	r2, [sp, #52]	; 0x34
 8005eba:	2200      	movs	r2, #0
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	4629      	mov	r1, r5
 8005ec0:	9808      	ldr	r0, [sp, #32]
 8005ec2:	f7fa fd71 	bl	80009a8 <__aeabi_dcmpeq>
 8005ec6:	b108      	cbz	r0, 8005ecc <_vfprintf_r+0x92c>
 8005ec8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005eca:	9324      	str	r3, [sp, #144]	; 0x90
 8005ecc:	2230      	movs	r2, #48	; 0x30
 8005ece:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005ed0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005ed2:	4299      	cmp	r1, r3
 8005ed4:	d9d5      	bls.n	8005e82 <_vfprintf_r+0x8e2>
 8005ed6:	1c59      	adds	r1, r3, #1
 8005ed8:	9124      	str	r1, [sp, #144]	; 0x90
 8005eda:	701a      	strb	r2, [r3, #0]
 8005edc:	e7f7      	b.n	8005ece <_vfprintf_r+0x92e>
 8005ede:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ee0:	2b46      	cmp	r3, #70	; 0x46
 8005ee2:	f47f ae57 	bne.w	8005b94 <_vfprintf_r+0x5f4>
 8005ee6:	9a07      	ldr	r2, [sp, #28]
 8005ee8:	f008 0301 	and.w	r3, r8, #1
 8005eec:	2d00      	cmp	r5, #0
 8005eee:	ea43 0302 	orr.w	r3, r3, r2
 8005ef2:	dd1a      	ble.n	8005f2a <_vfprintf_r+0x98a>
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d034      	beq.n	8005f62 <_vfprintf_r+0x9c2>
 8005ef8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005efa:	18eb      	adds	r3, r5, r3
 8005efc:	441a      	add	r2, r3
 8005efe:	9207      	str	r2, [sp, #28]
 8005f00:	2366      	movs	r3, #102	; 0x66
 8005f02:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f04:	e033      	b.n	8005f6e <_vfprintf_r+0x9ce>
 8005f06:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005f0a:	f802 6b01 	strb.w	r6, [r2], #1
 8005f0e:	e678      	b.n	8005c02 <_vfprintf_r+0x662>
 8005f10:	b941      	cbnz	r1, 8005f24 <_vfprintf_r+0x984>
 8005f12:	2230      	movs	r2, #48	; 0x30
 8005f14:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8005f18:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005f1c:	3330      	adds	r3, #48	; 0x30
 8005f1e:	f802 3b01 	strb.w	r3, [r2], #1
 8005f22:	e67a      	b.n	8005c1a <_vfprintf_r+0x67a>
 8005f24:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005f28:	e7f8      	b.n	8005f1c <_vfprintf_r+0x97c>
 8005f2a:	b1e3      	cbz	r3, 8005f66 <_vfprintf_r+0x9c6>
 8005f2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f2e:	9a07      	ldr	r2, [sp, #28]
 8005f30:	3301      	adds	r3, #1
 8005f32:	e7e3      	b.n	8005efc <_vfprintf_r+0x95c>
 8005f34:	9b08      	ldr	r3, [sp, #32]
 8005f36:	429d      	cmp	r5, r3
 8005f38:	db07      	blt.n	8005f4a <_vfprintf_r+0x9aa>
 8005f3a:	f018 0f01 	tst.w	r8, #1
 8005f3e:	d02d      	beq.n	8005f9c <_vfprintf_r+0x9fc>
 8005f40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f42:	18eb      	adds	r3, r5, r3
 8005f44:	9307      	str	r3, [sp, #28]
 8005f46:	2367      	movs	r3, #103	; 0x67
 8005f48:	e7db      	b.n	8005f02 <_vfprintf_r+0x962>
 8005f4a:	9b08      	ldr	r3, [sp, #32]
 8005f4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f4e:	2d00      	cmp	r5, #0
 8005f50:	4413      	add	r3, r2
 8005f52:	9307      	str	r3, [sp, #28]
 8005f54:	dcf7      	bgt.n	8005f46 <_vfprintf_r+0x9a6>
 8005f56:	9a07      	ldr	r2, [sp, #28]
 8005f58:	f1c5 0301 	rsb	r3, r5, #1
 8005f5c:	441a      	add	r2, r3
 8005f5e:	4613      	mov	r3, r2
 8005f60:	e7f0      	b.n	8005f44 <_vfprintf_r+0x9a4>
 8005f62:	9507      	str	r5, [sp, #28]
 8005f64:	e7cc      	b.n	8005f00 <_vfprintf_r+0x960>
 8005f66:	2366      	movs	r3, #102	; 0x66
 8005f68:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	9307      	str	r3, [sp, #28]
 8005f6e:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8005f72:	930d      	str	r3, [sp, #52]	; 0x34
 8005f74:	d025      	beq.n	8005fc2 <_vfprintf_r+0xa22>
 8005f76:	2300      	movs	r3, #0
 8005f78:	2d00      	cmp	r5, #0
 8005f7a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005f7e:	f77f ae64 	ble.w	8005c4a <_vfprintf_r+0x6aa>
 8005f82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f84:	781b      	ldrb	r3, [r3, #0]
 8005f86:	2bff      	cmp	r3, #255	; 0xff
 8005f88:	d10a      	bne.n	8005fa0 <_vfprintf_r+0xa00>
 8005f8a:	9907      	ldr	r1, [sp, #28]
 8005f8c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005f90:	4413      	add	r3, r2
 8005f92:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005f94:	fb02 1303 	mla	r3, r2, r3, r1
 8005f98:	9307      	str	r3, [sp, #28]
 8005f9a:	e656      	b.n	8005c4a <_vfprintf_r+0x6aa>
 8005f9c:	9507      	str	r5, [sp, #28]
 8005f9e:	e7d2      	b.n	8005f46 <_vfprintf_r+0x9a6>
 8005fa0:	42ab      	cmp	r3, r5
 8005fa2:	daf2      	bge.n	8005f8a <_vfprintf_r+0x9ea>
 8005fa4:	1aed      	subs	r5, r5, r3
 8005fa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fa8:	785b      	ldrb	r3, [r3, #1]
 8005faa:	b133      	cbz	r3, 8005fba <_vfprintf_r+0xa1a>
 8005fac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fae:	3301      	adds	r3, #1
 8005fb0:	930d      	str	r3, [sp, #52]	; 0x34
 8005fb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	930e      	str	r3, [sp, #56]	; 0x38
 8005fb8:	e7e3      	b.n	8005f82 <_vfprintf_r+0x9e2>
 8005fba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fbc:	3301      	adds	r3, #1
 8005fbe:	930c      	str	r3, [sp, #48]	; 0x30
 8005fc0:	e7df      	b.n	8005f82 <_vfprintf_r+0x9e2>
 8005fc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fc4:	930c      	str	r3, [sp, #48]	; 0x30
 8005fc6:	e640      	b.n	8005c4a <_vfprintf_r+0x6aa>
 8005fc8:	4632      	mov	r2, r6
 8005fca:	f852 3b04 	ldr.w	r3, [r2], #4
 8005fce:	f018 0f20 	tst.w	r8, #32
 8005fd2:	920a      	str	r2, [sp, #40]	; 0x28
 8005fd4:	d009      	beq.n	8005fea <_vfprintf_r+0xa4a>
 8005fd6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005fd8:	4610      	mov	r0, r2
 8005fda:	17d1      	asrs	r1, r2, #31
 8005fdc:	e9c3 0100 	strd	r0, r1, [r3]
 8005fe0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005fe2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8005fe6:	f7ff bb5a 	b.w	800569e <_vfprintf_r+0xfe>
 8005fea:	f018 0f10 	tst.w	r8, #16
 8005fee:	d002      	beq.n	8005ff6 <_vfprintf_r+0xa56>
 8005ff0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ff2:	601a      	str	r2, [r3, #0]
 8005ff4:	e7f4      	b.n	8005fe0 <_vfprintf_r+0xa40>
 8005ff6:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005ffa:	d002      	beq.n	8006002 <_vfprintf_r+0xa62>
 8005ffc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ffe:	801a      	strh	r2, [r3, #0]
 8006000:	e7ee      	b.n	8005fe0 <_vfprintf_r+0xa40>
 8006002:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006006:	d0f3      	beq.n	8005ff0 <_vfprintf_r+0xa50>
 8006008:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800600a:	701a      	strb	r2, [r3, #0]
 800600c:	e7e8      	b.n	8005fe0 <_vfprintf_r+0xa40>
 800600e:	f048 0810 	orr.w	r8, r8, #16
 8006012:	f018 0f20 	tst.w	r8, #32
 8006016:	d01e      	beq.n	8006056 <_vfprintf_r+0xab6>
 8006018:	3607      	adds	r6, #7
 800601a:	f026 0307 	bic.w	r3, r6, #7
 800601e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006022:	930a      	str	r3, [sp, #40]	; 0x28
 8006024:	2300      	movs	r3, #0
 8006026:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800602a:	2200      	movs	r2, #0
 800602c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8006030:	9a07      	ldr	r2, [sp, #28]
 8006032:	3201      	adds	r2, #1
 8006034:	f000 849b 	beq.w	800696e <_vfprintf_r+0x13ce>
 8006038:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800603c:	920c      	str	r2, [sp, #48]	; 0x30
 800603e:	ea56 0207 	orrs.w	r2, r6, r7
 8006042:	f040 849a 	bne.w	800697a <_vfprintf_r+0x13da>
 8006046:	9a07      	ldr	r2, [sp, #28]
 8006048:	2a00      	cmp	r2, #0
 800604a:	f000 80f5 	beq.w	8006238 <_vfprintf_r+0xc98>
 800604e:	2b01      	cmp	r3, #1
 8006050:	f040 8496 	bne.w	8006980 <_vfprintf_r+0x13e0>
 8006054:	e097      	b.n	8006186 <_vfprintf_r+0xbe6>
 8006056:	1d33      	adds	r3, r6, #4
 8006058:	f018 0f10 	tst.w	r8, #16
 800605c:	930a      	str	r3, [sp, #40]	; 0x28
 800605e:	d001      	beq.n	8006064 <_vfprintf_r+0xac4>
 8006060:	6836      	ldr	r6, [r6, #0]
 8006062:	e003      	b.n	800606c <_vfprintf_r+0xacc>
 8006064:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006068:	d002      	beq.n	8006070 <_vfprintf_r+0xad0>
 800606a:	8836      	ldrh	r6, [r6, #0]
 800606c:	2700      	movs	r7, #0
 800606e:	e7d9      	b.n	8006024 <_vfprintf_r+0xa84>
 8006070:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006074:	d0f4      	beq.n	8006060 <_vfprintf_r+0xac0>
 8006076:	7836      	ldrb	r6, [r6, #0]
 8006078:	e7f8      	b.n	800606c <_vfprintf_r+0xacc>
 800607a:	4633      	mov	r3, r6
 800607c:	f853 6b04 	ldr.w	r6, [r3], #4
 8006080:	2278      	movs	r2, #120	; 0x78
 8006082:	930a      	str	r3, [sp, #40]	; 0x28
 8006084:	f647 0330 	movw	r3, #30768	; 0x7830
 8006088:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800608c:	4ba1      	ldr	r3, [pc, #644]	; (8006314 <_vfprintf_r+0xd74>)
 800608e:	2700      	movs	r7, #0
 8006090:	931b      	str	r3, [sp, #108]	; 0x6c
 8006092:	f048 0802 	orr.w	r8, r8, #2
 8006096:	2302      	movs	r3, #2
 8006098:	920b      	str	r2, [sp, #44]	; 0x2c
 800609a:	e7c6      	b.n	800602a <_vfprintf_r+0xa8a>
 800609c:	4633      	mov	r3, r6
 800609e:	2500      	movs	r5, #0
 80060a0:	f853 9b04 	ldr.w	r9, [r3], #4
 80060a4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80060a8:	930a      	str	r3, [sp, #40]	; 0x28
 80060aa:	9b07      	ldr	r3, [sp, #28]
 80060ac:	1c5e      	adds	r6, r3, #1
 80060ae:	d010      	beq.n	80060d2 <_vfprintf_r+0xb32>
 80060b0:	461a      	mov	r2, r3
 80060b2:	4629      	mov	r1, r5
 80060b4:	4648      	mov	r0, r9
 80060b6:	f001 ffe9 	bl	800808c <memchr>
 80060ba:	4607      	mov	r7, r0
 80060bc:	2800      	cmp	r0, #0
 80060be:	f43f ac74 	beq.w	80059aa <_vfprintf_r+0x40a>
 80060c2:	eba0 0309 	sub.w	r3, r0, r9
 80060c6:	462f      	mov	r7, r5
 80060c8:	462e      	mov	r6, r5
 80060ca:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80060ce:	9307      	str	r3, [sp, #28]
 80060d0:	e5c3      	b.n	8005c5a <_vfprintf_r+0x6ba>
 80060d2:	4648      	mov	r0, r9
 80060d4:	f7fa f83c 	bl	8000150 <strlen>
 80060d8:	462f      	mov	r7, r5
 80060da:	9007      	str	r0, [sp, #28]
 80060dc:	e465      	b.n	80059aa <_vfprintf_r+0x40a>
 80060de:	f048 0810 	orr.w	r8, r8, #16
 80060e2:	f018 0f20 	tst.w	r8, #32
 80060e6:	d007      	beq.n	80060f8 <_vfprintf_r+0xb58>
 80060e8:	3607      	adds	r6, #7
 80060ea:	f026 0307 	bic.w	r3, r6, #7
 80060ee:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80060f2:	930a      	str	r3, [sp, #40]	; 0x28
 80060f4:	2301      	movs	r3, #1
 80060f6:	e798      	b.n	800602a <_vfprintf_r+0xa8a>
 80060f8:	1d33      	adds	r3, r6, #4
 80060fa:	f018 0f10 	tst.w	r8, #16
 80060fe:	930a      	str	r3, [sp, #40]	; 0x28
 8006100:	d001      	beq.n	8006106 <_vfprintf_r+0xb66>
 8006102:	6836      	ldr	r6, [r6, #0]
 8006104:	e003      	b.n	800610e <_vfprintf_r+0xb6e>
 8006106:	f018 0f40 	tst.w	r8, #64	; 0x40
 800610a:	d002      	beq.n	8006112 <_vfprintf_r+0xb72>
 800610c:	8836      	ldrh	r6, [r6, #0]
 800610e:	2700      	movs	r7, #0
 8006110:	e7f0      	b.n	80060f4 <_vfprintf_r+0xb54>
 8006112:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006116:	d0f4      	beq.n	8006102 <_vfprintf_r+0xb62>
 8006118:	7836      	ldrb	r6, [r6, #0]
 800611a:	e7f8      	b.n	800610e <_vfprintf_r+0xb6e>
 800611c:	4b7e      	ldr	r3, [pc, #504]	; (8006318 <_vfprintf_r+0xd78>)
 800611e:	f018 0f20 	tst.w	r8, #32
 8006122:	931b      	str	r3, [sp, #108]	; 0x6c
 8006124:	d019      	beq.n	800615a <_vfprintf_r+0xbba>
 8006126:	3607      	adds	r6, #7
 8006128:	f026 0307 	bic.w	r3, r6, #7
 800612c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006130:	930a      	str	r3, [sp, #40]	; 0x28
 8006132:	f018 0f01 	tst.w	r8, #1
 8006136:	d00a      	beq.n	800614e <_vfprintf_r+0xbae>
 8006138:	ea56 0307 	orrs.w	r3, r6, r7
 800613c:	d007      	beq.n	800614e <_vfprintf_r+0xbae>
 800613e:	2330      	movs	r3, #48	; 0x30
 8006140:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006144:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006146:	f048 0802 	orr.w	r8, r8, #2
 800614a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800614e:	2302      	movs	r3, #2
 8006150:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8006154:	e769      	b.n	800602a <_vfprintf_r+0xa8a>
 8006156:	4b6f      	ldr	r3, [pc, #444]	; (8006314 <_vfprintf_r+0xd74>)
 8006158:	e7e1      	b.n	800611e <_vfprintf_r+0xb7e>
 800615a:	1d33      	adds	r3, r6, #4
 800615c:	f018 0f10 	tst.w	r8, #16
 8006160:	930a      	str	r3, [sp, #40]	; 0x28
 8006162:	d001      	beq.n	8006168 <_vfprintf_r+0xbc8>
 8006164:	6836      	ldr	r6, [r6, #0]
 8006166:	e003      	b.n	8006170 <_vfprintf_r+0xbd0>
 8006168:	f018 0f40 	tst.w	r8, #64	; 0x40
 800616c:	d002      	beq.n	8006174 <_vfprintf_r+0xbd4>
 800616e:	8836      	ldrh	r6, [r6, #0]
 8006170:	2700      	movs	r7, #0
 8006172:	e7de      	b.n	8006132 <_vfprintf_r+0xb92>
 8006174:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006178:	d0f4      	beq.n	8006164 <_vfprintf_r+0xbc4>
 800617a:	7836      	ldrb	r6, [r6, #0]
 800617c:	e7f8      	b.n	8006170 <_vfprintf_r+0xbd0>
 800617e:	2f00      	cmp	r7, #0
 8006180:	bf08      	it	eq
 8006182:	2e0a      	cmpeq	r6, #10
 8006184:	d206      	bcs.n	8006194 <_vfprintf_r+0xbf4>
 8006186:	3630      	adds	r6, #48	; 0x30
 8006188:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800618c:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8006190:	f000 bc14 	b.w	80069bc <_vfprintf_r+0x141c>
 8006194:	2300      	movs	r3, #0
 8006196:	9308      	str	r3, [sp, #32]
 8006198:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800619a:	ad52      	add	r5, sp, #328	; 0x148
 800619c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 80061a0:	220a      	movs	r2, #10
 80061a2:	2300      	movs	r3, #0
 80061a4:	4630      	mov	r0, r6
 80061a6:	4639      	mov	r1, r7
 80061a8:	f7fa fc6e 	bl	8000a88 <__aeabi_uldivmod>
 80061ac:	9b08      	ldr	r3, [sp, #32]
 80061ae:	3230      	adds	r2, #48	; 0x30
 80061b0:	3301      	adds	r3, #1
 80061b2:	f105 39ff 	add.w	r9, r5, #4294967295
 80061b6:	f805 2c01 	strb.w	r2, [r5, #-1]
 80061ba:	9308      	str	r3, [sp, #32]
 80061bc:	f1b8 0f00 	cmp.w	r8, #0
 80061c0:	d019      	beq.n	80061f6 <_vfprintf_r+0xc56>
 80061c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061c4:	9a08      	ldr	r2, [sp, #32]
 80061c6:	781b      	ldrb	r3, [r3, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d114      	bne.n	80061f6 <_vfprintf_r+0xc56>
 80061cc:	2aff      	cmp	r2, #255	; 0xff
 80061ce:	d012      	beq.n	80061f6 <_vfprintf_r+0xc56>
 80061d0:	2f00      	cmp	r7, #0
 80061d2:	bf08      	it	eq
 80061d4:	2e0a      	cmpeq	r6, #10
 80061d6:	d30e      	bcc.n	80061f6 <_vfprintf_r+0xc56>
 80061d8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80061da:	9919      	ldr	r1, [sp, #100]	; 0x64
 80061dc:	eba9 0903 	sub.w	r9, r9, r3
 80061e0:	461a      	mov	r2, r3
 80061e2:	4648      	mov	r0, r9
 80061e4:	f002 fcdd 	bl	8008ba2 <strncpy>
 80061e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061ea:	785d      	ldrb	r5, [r3, #1]
 80061ec:	b195      	cbz	r5, 8006214 <_vfprintf_r+0xc74>
 80061ee:	3301      	adds	r3, #1
 80061f0:	930e      	str	r3, [sp, #56]	; 0x38
 80061f2:	2300      	movs	r3, #0
 80061f4:	9308      	str	r3, [sp, #32]
 80061f6:	220a      	movs	r2, #10
 80061f8:	2300      	movs	r3, #0
 80061fa:	4630      	mov	r0, r6
 80061fc:	4639      	mov	r1, r7
 80061fe:	f7fa fc43 	bl	8000a88 <__aeabi_uldivmod>
 8006202:	2f00      	cmp	r7, #0
 8006204:	bf08      	it	eq
 8006206:	2e0a      	cmpeq	r6, #10
 8006208:	f0c0 83d8 	bcc.w	80069bc <_vfprintf_r+0x141c>
 800620c:	4606      	mov	r6, r0
 800620e:	460f      	mov	r7, r1
 8006210:	464d      	mov	r5, r9
 8006212:	e7c5      	b.n	80061a0 <_vfprintf_r+0xc00>
 8006214:	9508      	str	r5, [sp, #32]
 8006216:	e7ee      	b.n	80061f6 <_vfprintf_r+0xc56>
 8006218:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800621a:	f006 030f 	and.w	r3, r6, #15
 800621e:	5cd3      	ldrb	r3, [r2, r3]
 8006220:	093a      	lsrs	r2, r7, #4
 8006222:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006226:	0933      	lsrs	r3, r6, #4
 8006228:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800622c:	461e      	mov	r6, r3
 800622e:	4617      	mov	r7, r2
 8006230:	ea56 0307 	orrs.w	r3, r6, r7
 8006234:	d1f0      	bne.n	8006218 <_vfprintf_r+0xc78>
 8006236:	e3c1      	b.n	80069bc <_vfprintf_r+0x141c>
 8006238:	b933      	cbnz	r3, 8006248 <_vfprintf_r+0xca8>
 800623a:	f018 0f01 	tst.w	r8, #1
 800623e:	d003      	beq.n	8006248 <_vfprintf_r+0xca8>
 8006240:	2330      	movs	r3, #48	; 0x30
 8006242:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006246:	e7a1      	b.n	800618c <_vfprintf_r+0xbec>
 8006248:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800624c:	e3b6      	b.n	80069bc <_vfprintf_r+0x141c>
 800624e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006250:	2b00      	cmp	r3, #0
 8006252:	f000 837d 	beq.w	8006950 <_vfprintf_r+0x13b0>
 8006256:	2000      	movs	r0, #0
 8006258:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800625c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006260:	960a      	str	r6, [sp, #40]	; 0x28
 8006262:	f7ff bb3b 	b.w	80058dc <_vfprintf_r+0x33c>
 8006266:	2010      	movs	r0, #16
 8006268:	2b07      	cmp	r3, #7
 800626a:	4402      	add	r2, r0
 800626c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006270:	6060      	str	r0, [r4, #4]
 8006272:	dd08      	ble.n	8006286 <_vfprintf_r+0xce6>
 8006274:	4651      	mov	r1, sl
 8006276:	4658      	mov	r0, fp
 8006278:	aa26      	add	r2, sp, #152	; 0x98
 800627a:	f002 fd20 	bl	8008cbe <__sprint_r>
 800627e:	2800      	cmp	r0, #0
 8006280:	f040 8344 	bne.w	800690c <_vfprintf_r+0x136c>
 8006284:	a929      	add	r1, sp, #164	; 0xa4
 8006286:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006288:	460c      	mov	r4, r1
 800628a:	3b10      	subs	r3, #16
 800628c:	9317      	str	r3, [sp, #92]	; 0x5c
 800628e:	e500      	b.n	8005c92 <_vfprintf_r+0x6f2>
 8006290:	460c      	mov	r4, r1
 8006292:	e51a      	b.n	8005cca <_vfprintf_r+0x72a>
 8006294:	4651      	mov	r1, sl
 8006296:	4658      	mov	r0, fp
 8006298:	aa26      	add	r2, sp, #152	; 0x98
 800629a:	f002 fd10 	bl	8008cbe <__sprint_r>
 800629e:	2800      	cmp	r0, #0
 80062a0:	f040 8334 	bne.w	800690c <_vfprintf_r+0x136c>
 80062a4:	ac29      	add	r4, sp, #164	; 0xa4
 80062a6:	e522      	b.n	8005cee <_vfprintf_r+0x74e>
 80062a8:	4651      	mov	r1, sl
 80062aa:	4658      	mov	r0, fp
 80062ac:	aa26      	add	r2, sp, #152	; 0x98
 80062ae:	f002 fd06 	bl	8008cbe <__sprint_r>
 80062b2:	2800      	cmp	r0, #0
 80062b4:	f040 832a 	bne.w	800690c <_vfprintf_r+0x136c>
 80062b8:	ac29      	add	r4, sp, #164	; 0xa4
 80062ba:	e528      	b.n	8005d0e <_vfprintf_r+0x76e>
 80062bc:	2010      	movs	r0, #16
 80062be:	2b07      	cmp	r3, #7
 80062c0:	4402      	add	r2, r0
 80062c2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80062c6:	6060      	str	r0, [r4, #4]
 80062c8:	dd08      	ble.n	80062dc <_vfprintf_r+0xd3c>
 80062ca:	4651      	mov	r1, sl
 80062cc:	4658      	mov	r0, fp
 80062ce:	aa26      	add	r2, sp, #152	; 0x98
 80062d0:	f002 fcf5 	bl	8008cbe <__sprint_r>
 80062d4:	2800      	cmp	r0, #0
 80062d6:	f040 8319 	bne.w	800690c <_vfprintf_r+0x136c>
 80062da:	a929      	add	r1, sp, #164	; 0xa4
 80062dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062de:	460c      	mov	r4, r1
 80062e0:	3b10      	subs	r3, #16
 80062e2:	9317      	str	r3, [sp, #92]	; 0x5c
 80062e4:	e51c      	b.n	8005d20 <_vfprintf_r+0x780>
 80062e6:	460c      	mov	r4, r1
 80062e8:	e536      	b.n	8005d58 <_vfprintf_r+0x7b8>
 80062ea:	2010      	movs	r0, #16
 80062ec:	2b07      	cmp	r3, #7
 80062ee:	4402      	add	r2, r0
 80062f0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80062f4:	6060      	str	r0, [r4, #4]
 80062f6:	dd08      	ble.n	800630a <_vfprintf_r+0xd6a>
 80062f8:	4651      	mov	r1, sl
 80062fa:	4658      	mov	r0, fp
 80062fc:	aa26      	add	r2, sp, #152	; 0x98
 80062fe:	f002 fcde 	bl	8008cbe <__sprint_r>
 8006302:	2800      	cmp	r0, #0
 8006304:	f040 8302 	bne.w	800690c <_vfprintf_r+0x136c>
 8006308:	a929      	add	r1, sp, #164	; 0xa4
 800630a:	460c      	mov	r4, r1
 800630c:	3e10      	subs	r6, #16
 800630e:	e527      	b.n	8005d60 <_vfprintf_r+0x7c0>
 8006310:	460c      	mov	r4, r1
 8006312:	e54e      	b.n	8005db2 <_vfprintf_r+0x812>
 8006314:	0800a218 	.word	0x0800a218
 8006318:	0800a229 	.word	0x0800a229
 800631c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800631e:	2b65      	cmp	r3, #101	; 0x65
 8006320:	f340 8238 	ble.w	8006794 <_vfprintf_r+0x11f4>
 8006324:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006328:	2200      	movs	r2, #0
 800632a:	2300      	movs	r3, #0
 800632c:	f7fa fb3c 	bl	80009a8 <__aeabi_dcmpeq>
 8006330:	2800      	cmp	r0, #0
 8006332:	d06a      	beq.n	800640a <_vfprintf_r+0xe6a>
 8006334:	4b6e      	ldr	r3, [pc, #440]	; (80064f0 <_vfprintf_r+0xf50>)
 8006336:	6023      	str	r3, [r4, #0]
 8006338:	2301      	movs	r3, #1
 800633a:	441e      	add	r6, r3
 800633c:	6063      	str	r3, [r4, #4]
 800633e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006340:	9628      	str	r6, [sp, #160]	; 0xa0
 8006342:	3301      	adds	r3, #1
 8006344:	2b07      	cmp	r3, #7
 8006346:	9327      	str	r3, [sp, #156]	; 0x9c
 8006348:	dc38      	bgt.n	80063bc <_vfprintf_r+0xe1c>
 800634a:	3408      	adds	r4, #8
 800634c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800634e:	9a08      	ldr	r2, [sp, #32]
 8006350:	4293      	cmp	r3, r2
 8006352:	db03      	blt.n	800635c <_vfprintf_r+0xdbc>
 8006354:	f018 0f01 	tst.w	r8, #1
 8006358:	f43f ad3d 	beq.w	8005dd6 <_vfprintf_r+0x836>
 800635c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800635e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006360:	6023      	str	r3, [r4, #0]
 8006362:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006364:	6063      	str	r3, [r4, #4]
 8006366:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006368:	4413      	add	r3, r2
 800636a:	9328      	str	r3, [sp, #160]	; 0xa0
 800636c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800636e:	3301      	adds	r3, #1
 8006370:	2b07      	cmp	r3, #7
 8006372:	9327      	str	r3, [sp, #156]	; 0x9c
 8006374:	dc2c      	bgt.n	80063d0 <_vfprintf_r+0xe30>
 8006376:	3408      	adds	r4, #8
 8006378:	9b08      	ldr	r3, [sp, #32]
 800637a:	1e5d      	subs	r5, r3, #1
 800637c:	2d00      	cmp	r5, #0
 800637e:	f77f ad2a 	ble.w	8005dd6 <_vfprintf_r+0x836>
 8006382:	f04f 0910 	mov.w	r9, #16
 8006386:	4e5b      	ldr	r6, [pc, #364]	; (80064f4 <_vfprintf_r+0xf54>)
 8006388:	2d10      	cmp	r5, #16
 800638a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800638e:	f104 0108 	add.w	r1, r4, #8
 8006392:	f103 0301 	add.w	r3, r3, #1
 8006396:	6026      	str	r6, [r4, #0]
 8006398:	dc24      	bgt.n	80063e4 <_vfprintf_r+0xe44>
 800639a:	6065      	str	r5, [r4, #4]
 800639c:	2b07      	cmp	r3, #7
 800639e:	4415      	add	r5, r2
 80063a0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80063a4:	f340 8290 	ble.w	80068c8 <_vfprintf_r+0x1328>
 80063a8:	4651      	mov	r1, sl
 80063aa:	4658      	mov	r0, fp
 80063ac:	aa26      	add	r2, sp, #152	; 0x98
 80063ae:	f002 fc86 	bl	8008cbe <__sprint_r>
 80063b2:	2800      	cmp	r0, #0
 80063b4:	f040 82aa 	bne.w	800690c <_vfprintf_r+0x136c>
 80063b8:	ac29      	add	r4, sp, #164	; 0xa4
 80063ba:	e50c      	b.n	8005dd6 <_vfprintf_r+0x836>
 80063bc:	4651      	mov	r1, sl
 80063be:	4658      	mov	r0, fp
 80063c0:	aa26      	add	r2, sp, #152	; 0x98
 80063c2:	f002 fc7c 	bl	8008cbe <__sprint_r>
 80063c6:	2800      	cmp	r0, #0
 80063c8:	f040 82a0 	bne.w	800690c <_vfprintf_r+0x136c>
 80063cc:	ac29      	add	r4, sp, #164	; 0xa4
 80063ce:	e7bd      	b.n	800634c <_vfprintf_r+0xdac>
 80063d0:	4651      	mov	r1, sl
 80063d2:	4658      	mov	r0, fp
 80063d4:	aa26      	add	r2, sp, #152	; 0x98
 80063d6:	f002 fc72 	bl	8008cbe <__sprint_r>
 80063da:	2800      	cmp	r0, #0
 80063dc:	f040 8296 	bne.w	800690c <_vfprintf_r+0x136c>
 80063e0:	ac29      	add	r4, sp, #164	; 0xa4
 80063e2:	e7c9      	b.n	8006378 <_vfprintf_r+0xdd8>
 80063e4:	3210      	adds	r2, #16
 80063e6:	2b07      	cmp	r3, #7
 80063e8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80063ec:	f8c4 9004 	str.w	r9, [r4, #4]
 80063f0:	dd08      	ble.n	8006404 <_vfprintf_r+0xe64>
 80063f2:	4651      	mov	r1, sl
 80063f4:	4658      	mov	r0, fp
 80063f6:	aa26      	add	r2, sp, #152	; 0x98
 80063f8:	f002 fc61 	bl	8008cbe <__sprint_r>
 80063fc:	2800      	cmp	r0, #0
 80063fe:	f040 8285 	bne.w	800690c <_vfprintf_r+0x136c>
 8006402:	a929      	add	r1, sp, #164	; 0xa4
 8006404:	460c      	mov	r4, r1
 8006406:	3d10      	subs	r5, #16
 8006408:	e7be      	b.n	8006388 <_vfprintf_r+0xde8>
 800640a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800640c:	2b00      	cmp	r3, #0
 800640e:	dc73      	bgt.n	80064f8 <_vfprintf_r+0xf58>
 8006410:	4b37      	ldr	r3, [pc, #220]	; (80064f0 <_vfprintf_r+0xf50>)
 8006412:	6023      	str	r3, [r4, #0]
 8006414:	2301      	movs	r3, #1
 8006416:	441e      	add	r6, r3
 8006418:	6063      	str	r3, [r4, #4]
 800641a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800641c:	9628      	str	r6, [sp, #160]	; 0xa0
 800641e:	3301      	adds	r3, #1
 8006420:	2b07      	cmp	r3, #7
 8006422:	9327      	str	r3, [sp, #156]	; 0x9c
 8006424:	dc3c      	bgt.n	80064a0 <_vfprintf_r+0xf00>
 8006426:	3408      	adds	r4, #8
 8006428:	9908      	ldr	r1, [sp, #32]
 800642a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800642c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800642e:	430a      	orrs	r2, r1
 8006430:	f008 0101 	and.w	r1, r8, #1
 8006434:	430a      	orrs	r2, r1
 8006436:	f43f acce 	beq.w	8005dd6 <_vfprintf_r+0x836>
 800643a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800643c:	6022      	str	r2, [r4, #0]
 800643e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006440:	4413      	add	r3, r2
 8006442:	9328      	str	r3, [sp, #160]	; 0xa0
 8006444:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006446:	6062      	str	r2, [r4, #4]
 8006448:	3301      	adds	r3, #1
 800644a:	2b07      	cmp	r3, #7
 800644c:	9327      	str	r3, [sp, #156]	; 0x9c
 800644e:	dc31      	bgt.n	80064b4 <_vfprintf_r+0xf14>
 8006450:	3408      	adds	r4, #8
 8006452:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006454:	2d00      	cmp	r5, #0
 8006456:	da1a      	bge.n	800648e <_vfprintf_r+0xeee>
 8006458:	4623      	mov	r3, r4
 800645a:	4e26      	ldr	r6, [pc, #152]	; (80064f4 <_vfprintf_r+0xf54>)
 800645c:	426d      	negs	r5, r5
 800645e:	2d10      	cmp	r5, #16
 8006460:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006464:	f104 0408 	add.w	r4, r4, #8
 8006468:	f102 0201 	add.w	r2, r2, #1
 800646c:	601e      	str	r6, [r3, #0]
 800646e:	dc2b      	bgt.n	80064c8 <_vfprintf_r+0xf28>
 8006470:	605d      	str	r5, [r3, #4]
 8006472:	2a07      	cmp	r2, #7
 8006474:	440d      	add	r5, r1
 8006476:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800647a:	dd08      	ble.n	800648e <_vfprintf_r+0xeee>
 800647c:	4651      	mov	r1, sl
 800647e:	4658      	mov	r0, fp
 8006480:	aa26      	add	r2, sp, #152	; 0x98
 8006482:	f002 fc1c 	bl	8008cbe <__sprint_r>
 8006486:	2800      	cmp	r0, #0
 8006488:	f040 8240 	bne.w	800690c <_vfprintf_r+0x136c>
 800648c:	ac29      	add	r4, sp, #164	; 0xa4
 800648e:	9b08      	ldr	r3, [sp, #32]
 8006490:	9a08      	ldr	r2, [sp, #32]
 8006492:	6063      	str	r3, [r4, #4]
 8006494:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006496:	f8c4 9000 	str.w	r9, [r4]
 800649a:	4413      	add	r3, r2
 800649c:	9328      	str	r3, [sp, #160]	; 0xa0
 800649e:	e493      	b.n	8005dc8 <_vfprintf_r+0x828>
 80064a0:	4651      	mov	r1, sl
 80064a2:	4658      	mov	r0, fp
 80064a4:	aa26      	add	r2, sp, #152	; 0x98
 80064a6:	f002 fc0a 	bl	8008cbe <__sprint_r>
 80064aa:	2800      	cmp	r0, #0
 80064ac:	f040 822e 	bne.w	800690c <_vfprintf_r+0x136c>
 80064b0:	ac29      	add	r4, sp, #164	; 0xa4
 80064b2:	e7b9      	b.n	8006428 <_vfprintf_r+0xe88>
 80064b4:	4651      	mov	r1, sl
 80064b6:	4658      	mov	r0, fp
 80064b8:	aa26      	add	r2, sp, #152	; 0x98
 80064ba:	f002 fc00 	bl	8008cbe <__sprint_r>
 80064be:	2800      	cmp	r0, #0
 80064c0:	f040 8224 	bne.w	800690c <_vfprintf_r+0x136c>
 80064c4:	ac29      	add	r4, sp, #164	; 0xa4
 80064c6:	e7c4      	b.n	8006452 <_vfprintf_r+0xeb2>
 80064c8:	2010      	movs	r0, #16
 80064ca:	2a07      	cmp	r2, #7
 80064cc:	4401      	add	r1, r0
 80064ce:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80064d2:	6058      	str	r0, [r3, #4]
 80064d4:	dd08      	ble.n	80064e8 <_vfprintf_r+0xf48>
 80064d6:	4651      	mov	r1, sl
 80064d8:	4658      	mov	r0, fp
 80064da:	aa26      	add	r2, sp, #152	; 0x98
 80064dc:	f002 fbef 	bl	8008cbe <__sprint_r>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	f040 8213 	bne.w	800690c <_vfprintf_r+0x136c>
 80064e6:	ac29      	add	r4, sp, #164	; 0xa4
 80064e8:	4623      	mov	r3, r4
 80064ea:	3d10      	subs	r5, #16
 80064ec:	e7b7      	b.n	800645e <_vfprintf_r+0xebe>
 80064ee:	bf00      	nop
 80064f0:	0800a23a 	.word	0x0800a23a
 80064f4:	0800a26c 	.word	0x0800a26c
 80064f8:	9b08      	ldr	r3, [sp, #32]
 80064fa:	42ab      	cmp	r3, r5
 80064fc:	bfa8      	it	ge
 80064fe:	462b      	movge	r3, r5
 8006500:	2b00      	cmp	r3, #0
 8006502:	9307      	str	r3, [sp, #28]
 8006504:	dd0a      	ble.n	800651c <_vfprintf_r+0xf7c>
 8006506:	441e      	add	r6, r3
 8006508:	e9c4 9300 	strd	r9, r3, [r4]
 800650c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800650e:	9628      	str	r6, [sp, #160]	; 0xa0
 8006510:	3301      	adds	r3, #1
 8006512:	2b07      	cmp	r3, #7
 8006514:	9327      	str	r3, [sp, #156]	; 0x9c
 8006516:	f300 8088 	bgt.w	800662a <_vfprintf_r+0x108a>
 800651a:	3408      	adds	r4, #8
 800651c:	9b07      	ldr	r3, [sp, #28]
 800651e:	2b00      	cmp	r3, #0
 8006520:	bfb4      	ite	lt
 8006522:	462e      	movlt	r6, r5
 8006524:	1aee      	subge	r6, r5, r3
 8006526:	2e00      	cmp	r6, #0
 8006528:	dd19      	ble.n	800655e <_vfprintf_r+0xfbe>
 800652a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800652e:	4898      	ldr	r0, [pc, #608]	; (8006790 <_vfprintf_r+0x11f0>)
 8006530:	2e10      	cmp	r6, #16
 8006532:	f103 0301 	add.w	r3, r3, #1
 8006536:	f104 0108 	add.w	r1, r4, #8
 800653a:	6020      	str	r0, [r4, #0]
 800653c:	dc7f      	bgt.n	800663e <_vfprintf_r+0x109e>
 800653e:	6066      	str	r6, [r4, #4]
 8006540:	2b07      	cmp	r3, #7
 8006542:	4416      	add	r6, r2
 8006544:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006548:	f340 808c 	ble.w	8006664 <_vfprintf_r+0x10c4>
 800654c:	4651      	mov	r1, sl
 800654e:	4658      	mov	r0, fp
 8006550:	aa26      	add	r2, sp, #152	; 0x98
 8006552:	f002 fbb4 	bl	8008cbe <__sprint_r>
 8006556:	2800      	cmp	r0, #0
 8006558:	f040 81d8 	bne.w	800690c <_vfprintf_r+0x136c>
 800655c:	ac29      	add	r4, sp, #164	; 0xa4
 800655e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8006562:	444d      	add	r5, r9
 8006564:	d00a      	beq.n	800657c <_vfprintf_r+0xfdc>
 8006566:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006568:	2b00      	cmp	r3, #0
 800656a:	d17d      	bne.n	8006668 <_vfprintf_r+0x10c8>
 800656c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800656e:	2b00      	cmp	r3, #0
 8006570:	d17d      	bne.n	800666e <_vfprintf_r+0x10ce>
 8006572:	9b08      	ldr	r3, [sp, #32]
 8006574:	444b      	add	r3, r9
 8006576:	429d      	cmp	r5, r3
 8006578:	bf28      	it	cs
 800657a:	461d      	movcs	r5, r3
 800657c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800657e:	9a08      	ldr	r2, [sp, #32]
 8006580:	4293      	cmp	r3, r2
 8006582:	db02      	blt.n	800658a <_vfprintf_r+0xfea>
 8006584:	f018 0f01 	tst.w	r8, #1
 8006588:	d00e      	beq.n	80065a8 <_vfprintf_r+0x1008>
 800658a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800658c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800658e:	6023      	str	r3, [r4, #0]
 8006590:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006592:	6063      	str	r3, [r4, #4]
 8006594:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006596:	4413      	add	r3, r2
 8006598:	9328      	str	r3, [sp, #160]	; 0xa0
 800659a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800659c:	3301      	adds	r3, #1
 800659e:	2b07      	cmp	r3, #7
 80065a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80065a2:	f300 80e0 	bgt.w	8006766 <_vfprintf_r+0x11c6>
 80065a6:	3408      	adds	r4, #8
 80065a8:	9b08      	ldr	r3, [sp, #32]
 80065aa:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80065ac:	eb09 0203 	add.w	r2, r9, r3
 80065b0:	1b9e      	subs	r6, r3, r6
 80065b2:	1b52      	subs	r2, r2, r5
 80065b4:	4296      	cmp	r6, r2
 80065b6:	bfa8      	it	ge
 80065b8:	4616      	movge	r6, r2
 80065ba:	2e00      	cmp	r6, #0
 80065bc:	dd0b      	ble.n	80065d6 <_vfprintf_r+0x1036>
 80065be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80065c0:	e9c4 5600 	strd	r5, r6, [r4]
 80065c4:	4433      	add	r3, r6
 80065c6:	9328      	str	r3, [sp, #160]	; 0xa0
 80065c8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80065ca:	3301      	adds	r3, #1
 80065cc:	2b07      	cmp	r3, #7
 80065ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80065d0:	f300 80d3 	bgt.w	800677a <_vfprintf_r+0x11da>
 80065d4:	3408      	adds	r4, #8
 80065d6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80065d8:	9b08      	ldr	r3, [sp, #32]
 80065da:	2e00      	cmp	r6, #0
 80065dc:	eba3 0505 	sub.w	r5, r3, r5
 80065e0:	bfa8      	it	ge
 80065e2:	1bad      	subge	r5, r5, r6
 80065e4:	2d00      	cmp	r5, #0
 80065e6:	f77f abf6 	ble.w	8005dd6 <_vfprintf_r+0x836>
 80065ea:	f04f 0910 	mov.w	r9, #16
 80065ee:	4e68      	ldr	r6, [pc, #416]	; (8006790 <_vfprintf_r+0x11f0>)
 80065f0:	2d10      	cmp	r5, #16
 80065f2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80065f6:	f104 0108 	add.w	r1, r4, #8
 80065fa:	f103 0301 	add.w	r3, r3, #1
 80065fe:	6026      	str	r6, [r4, #0]
 8006600:	f77f aecb 	ble.w	800639a <_vfprintf_r+0xdfa>
 8006604:	3210      	adds	r2, #16
 8006606:	2b07      	cmp	r3, #7
 8006608:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800660c:	f8c4 9004 	str.w	r9, [r4, #4]
 8006610:	dd08      	ble.n	8006624 <_vfprintf_r+0x1084>
 8006612:	4651      	mov	r1, sl
 8006614:	4658      	mov	r0, fp
 8006616:	aa26      	add	r2, sp, #152	; 0x98
 8006618:	f002 fb51 	bl	8008cbe <__sprint_r>
 800661c:	2800      	cmp	r0, #0
 800661e:	f040 8175 	bne.w	800690c <_vfprintf_r+0x136c>
 8006622:	a929      	add	r1, sp, #164	; 0xa4
 8006624:	460c      	mov	r4, r1
 8006626:	3d10      	subs	r5, #16
 8006628:	e7e2      	b.n	80065f0 <_vfprintf_r+0x1050>
 800662a:	4651      	mov	r1, sl
 800662c:	4658      	mov	r0, fp
 800662e:	aa26      	add	r2, sp, #152	; 0x98
 8006630:	f002 fb45 	bl	8008cbe <__sprint_r>
 8006634:	2800      	cmp	r0, #0
 8006636:	f040 8169 	bne.w	800690c <_vfprintf_r+0x136c>
 800663a:	ac29      	add	r4, sp, #164	; 0xa4
 800663c:	e76e      	b.n	800651c <_vfprintf_r+0xf7c>
 800663e:	2010      	movs	r0, #16
 8006640:	2b07      	cmp	r3, #7
 8006642:	4402      	add	r2, r0
 8006644:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006648:	6060      	str	r0, [r4, #4]
 800664a:	dd08      	ble.n	800665e <_vfprintf_r+0x10be>
 800664c:	4651      	mov	r1, sl
 800664e:	4658      	mov	r0, fp
 8006650:	aa26      	add	r2, sp, #152	; 0x98
 8006652:	f002 fb34 	bl	8008cbe <__sprint_r>
 8006656:	2800      	cmp	r0, #0
 8006658:	f040 8158 	bne.w	800690c <_vfprintf_r+0x136c>
 800665c:	a929      	add	r1, sp, #164	; 0xa4
 800665e:	460c      	mov	r4, r1
 8006660:	3e10      	subs	r6, #16
 8006662:	e762      	b.n	800652a <_vfprintf_r+0xf8a>
 8006664:	460c      	mov	r4, r1
 8006666:	e77a      	b.n	800655e <_vfprintf_r+0xfbe>
 8006668:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800666a:	2b00      	cmp	r3, #0
 800666c:	d04b      	beq.n	8006706 <_vfprintf_r+0x1166>
 800666e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006670:	3b01      	subs	r3, #1
 8006672:	930c      	str	r3, [sp, #48]	; 0x30
 8006674:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006676:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006678:	6023      	str	r3, [r4, #0]
 800667a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800667c:	6063      	str	r3, [r4, #4]
 800667e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006680:	4413      	add	r3, r2
 8006682:	9328      	str	r3, [sp, #160]	; 0xa0
 8006684:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006686:	3301      	adds	r3, #1
 8006688:	2b07      	cmp	r3, #7
 800668a:	9327      	str	r3, [sp, #156]	; 0x9c
 800668c:	dc42      	bgt.n	8006714 <_vfprintf_r+0x1174>
 800668e:	3408      	adds	r4, #8
 8006690:	9b08      	ldr	r3, [sp, #32]
 8006692:	444b      	add	r3, r9
 8006694:	1b5a      	subs	r2, r3, r5
 8006696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	4293      	cmp	r3, r2
 800669c:	bfa8      	it	ge
 800669e:	4613      	movge	r3, r2
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	461e      	mov	r6, r3
 80066a4:	dd0a      	ble.n	80066bc <_vfprintf_r+0x111c>
 80066a6:	e9c4 5300 	strd	r5, r3, [r4]
 80066aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80066ac:	4433      	add	r3, r6
 80066ae:	9328      	str	r3, [sp, #160]	; 0xa0
 80066b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066b2:	3301      	adds	r3, #1
 80066b4:	2b07      	cmp	r3, #7
 80066b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80066b8:	dc36      	bgt.n	8006728 <_vfprintf_r+0x1188>
 80066ba:	3408      	adds	r4, #8
 80066bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80066be:	2e00      	cmp	r6, #0
 80066c0:	781b      	ldrb	r3, [r3, #0]
 80066c2:	bfb4      	ite	lt
 80066c4:	461e      	movlt	r6, r3
 80066c6:	1b9e      	subge	r6, r3, r6
 80066c8:	2e00      	cmp	r6, #0
 80066ca:	dd18      	ble.n	80066fe <_vfprintf_r+0x115e>
 80066cc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80066d0:	482f      	ldr	r0, [pc, #188]	; (8006790 <_vfprintf_r+0x11f0>)
 80066d2:	2e10      	cmp	r6, #16
 80066d4:	f102 0201 	add.w	r2, r2, #1
 80066d8:	f104 0108 	add.w	r1, r4, #8
 80066dc:	6020      	str	r0, [r4, #0]
 80066de:	dc2d      	bgt.n	800673c <_vfprintf_r+0x119c>
 80066e0:	4433      	add	r3, r6
 80066e2:	2a07      	cmp	r2, #7
 80066e4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80066e8:	6066      	str	r6, [r4, #4]
 80066ea:	dd3a      	ble.n	8006762 <_vfprintf_r+0x11c2>
 80066ec:	4651      	mov	r1, sl
 80066ee:	4658      	mov	r0, fp
 80066f0:	aa26      	add	r2, sp, #152	; 0x98
 80066f2:	f002 fae4 	bl	8008cbe <__sprint_r>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	f040 8108 	bne.w	800690c <_vfprintf_r+0x136c>
 80066fc:	ac29      	add	r4, sp, #164	; 0xa4
 80066fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	441d      	add	r5, r3
 8006704:	e72f      	b.n	8006566 <_vfprintf_r+0xfc6>
 8006706:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006708:	3b01      	subs	r3, #1
 800670a:	930e      	str	r3, [sp, #56]	; 0x38
 800670c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800670e:	3b01      	subs	r3, #1
 8006710:	930d      	str	r3, [sp, #52]	; 0x34
 8006712:	e7af      	b.n	8006674 <_vfprintf_r+0x10d4>
 8006714:	4651      	mov	r1, sl
 8006716:	4658      	mov	r0, fp
 8006718:	aa26      	add	r2, sp, #152	; 0x98
 800671a:	f002 fad0 	bl	8008cbe <__sprint_r>
 800671e:	2800      	cmp	r0, #0
 8006720:	f040 80f4 	bne.w	800690c <_vfprintf_r+0x136c>
 8006724:	ac29      	add	r4, sp, #164	; 0xa4
 8006726:	e7b3      	b.n	8006690 <_vfprintf_r+0x10f0>
 8006728:	4651      	mov	r1, sl
 800672a:	4658      	mov	r0, fp
 800672c:	aa26      	add	r2, sp, #152	; 0x98
 800672e:	f002 fac6 	bl	8008cbe <__sprint_r>
 8006732:	2800      	cmp	r0, #0
 8006734:	f040 80ea 	bne.w	800690c <_vfprintf_r+0x136c>
 8006738:	ac29      	add	r4, sp, #164	; 0xa4
 800673a:	e7bf      	b.n	80066bc <_vfprintf_r+0x111c>
 800673c:	2010      	movs	r0, #16
 800673e:	2a07      	cmp	r2, #7
 8006740:	4403      	add	r3, r0
 8006742:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006746:	6060      	str	r0, [r4, #4]
 8006748:	dd08      	ble.n	800675c <_vfprintf_r+0x11bc>
 800674a:	4651      	mov	r1, sl
 800674c:	4658      	mov	r0, fp
 800674e:	aa26      	add	r2, sp, #152	; 0x98
 8006750:	f002 fab5 	bl	8008cbe <__sprint_r>
 8006754:	2800      	cmp	r0, #0
 8006756:	f040 80d9 	bne.w	800690c <_vfprintf_r+0x136c>
 800675a:	a929      	add	r1, sp, #164	; 0xa4
 800675c:	460c      	mov	r4, r1
 800675e:	3e10      	subs	r6, #16
 8006760:	e7b4      	b.n	80066cc <_vfprintf_r+0x112c>
 8006762:	460c      	mov	r4, r1
 8006764:	e7cb      	b.n	80066fe <_vfprintf_r+0x115e>
 8006766:	4651      	mov	r1, sl
 8006768:	4658      	mov	r0, fp
 800676a:	aa26      	add	r2, sp, #152	; 0x98
 800676c:	f002 faa7 	bl	8008cbe <__sprint_r>
 8006770:	2800      	cmp	r0, #0
 8006772:	f040 80cb 	bne.w	800690c <_vfprintf_r+0x136c>
 8006776:	ac29      	add	r4, sp, #164	; 0xa4
 8006778:	e716      	b.n	80065a8 <_vfprintf_r+0x1008>
 800677a:	4651      	mov	r1, sl
 800677c:	4658      	mov	r0, fp
 800677e:	aa26      	add	r2, sp, #152	; 0x98
 8006780:	f002 fa9d 	bl	8008cbe <__sprint_r>
 8006784:	2800      	cmp	r0, #0
 8006786:	f040 80c1 	bne.w	800690c <_vfprintf_r+0x136c>
 800678a:	ac29      	add	r4, sp, #164	; 0xa4
 800678c:	e723      	b.n	80065d6 <_vfprintf_r+0x1036>
 800678e:	bf00      	nop
 8006790:	0800a26c 	.word	0x0800a26c
 8006794:	9a08      	ldr	r2, [sp, #32]
 8006796:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006798:	2a01      	cmp	r2, #1
 800679a:	f106 0601 	add.w	r6, r6, #1
 800679e:	f103 0301 	add.w	r3, r3, #1
 80067a2:	f104 0508 	add.w	r5, r4, #8
 80067a6:	dc03      	bgt.n	80067b0 <_vfprintf_r+0x1210>
 80067a8:	f018 0f01 	tst.w	r8, #1
 80067ac:	f000 8081 	beq.w	80068b2 <_vfprintf_r+0x1312>
 80067b0:	2201      	movs	r2, #1
 80067b2:	2b07      	cmp	r3, #7
 80067b4:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80067b8:	f8c4 9000 	str.w	r9, [r4]
 80067bc:	6062      	str	r2, [r4, #4]
 80067be:	dd08      	ble.n	80067d2 <_vfprintf_r+0x1232>
 80067c0:	4651      	mov	r1, sl
 80067c2:	4658      	mov	r0, fp
 80067c4:	aa26      	add	r2, sp, #152	; 0x98
 80067c6:	f002 fa7a 	bl	8008cbe <__sprint_r>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	f040 809e 	bne.w	800690c <_vfprintf_r+0x136c>
 80067d0:	ad29      	add	r5, sp, #164	; 0xa4
 80067d2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80067d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067d6:	602b      	str	r3, [r5, #0]
 80067d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067da:	606b      	str	r3, [r5, #4]
 80067dc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80067de:	4413      	add	r3, r2
 80067e0:	9328      	str	r3, [sp, #160]	; 0xa0
 80067e2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80067e4:	3301      	adds	r3, #1
 80067e6:	2b07      	cmp	r3, #7
 80067e8:	9327      	str	r3, [sp, #156]	; 0x9c
 80067ea:	dc32      	bgt.n	8006852 <_vfprintf_r+0x12b2>
 80067ec:	3508      	adds	r5, #8
 80067ee:	9b08      	ldr	r3, [sp, #32]
 80067f0:	2200      	movs	r2, #0
 80067f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067f6:	1e5c      	subs	r4, r3, #1
 80067f8:	2300      	movs	r3, #0
 80067fa:	f7fa f8d5 	bl	80009a8 <__aeabi_dcmpeq>
 80067fe:	2800      	cmp	r0, #0
 8006800:	d130      	bne.n	8006864 <_vfprintf_r+0x12c4>
 8006802:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8006804:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006806:	9a08      	ldr	r2, [sp, #32]
 8006808:	3101      	adds	r1, #1
 800680a:	3b01      	subs	r3, #1
 800680c:	f109 0001 	add.w	r0, r9, #1
 8006810:	4413      	add	r3, r2
 8006812:	2907      	cmp	r1, #7
 8006814:	e9c5 0400 	strd	r0, r4, [r5]
 8006818:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800681c:	dd52      	ble.n	80068c4 <_vfprintf_r+0x1324>
 800681e:	4651      	mov	r1, sl
 8006820:	4658      	mov	r0, fp
 8006822:	aa26      	add	r2, sp, #152	; 0x98
 8006824:	f002 fa4b 	bl	8008cbe <__sprint_r>
 8006828:	2800      	cmp	r0, #0
 800682a:	d16f      	bne.n	800690c <_vfprintf_r+0x136c>
 800682c:	ad29      	add	r5, sp, #164	; 0xa4
 800682e:	ab22      	add	r3, sp, #136	; 0x88
 8006830:	602b      	str	r3, [r5, #0]
 8006832:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006834:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006836:	606b      	str	r3, [r5, #4]
 8006838:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800683a:	4413      	add	r3, r2
 800683c:	9328      	str	r3, [sp, #160]	; 0xa0
 800683e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006840:	3301      	adds	r3, #1
 8006842:	2b07      	cmp	r3, #7
 8006844:	9327      	str	r3, [sp, #156]	; 0x9c
 8006846:	f73f adaf 	bgt.w	80063a8 <_vfprintf_r+0xe08>
 800684a:	f105 0408 	add.w	r4, r5, #8
 800684e:	f7ff bac2 	b.w	8005dd6 <_vfprintf_r+0x836>
 8006852:	4651      	mov	r1, sl
 8006854:	4658      	mov	r0, fp
 8006856:	aa26      	add	r2, sp, #152	; 0x98
 8006858:	f002 fa31 	bl	8008cbe <__sprint_r>
 800685c:	2800      	cmp	r0, #0
 800685e:	d155      	bne.n	800690c <_vfprintf_r+0x136c>
 8006860:	ad29      	add	r5, sp, #164	; 0xa4
 8006862:	e7c4      	b.n	80067ee <_vfprintf_r+0x124e>
 8006864:	2c00      	cmp	r4, #0
 8006866:	dde2      	ble.n	800682e <_vfprintf_r+0x128e>
 8006868:	f04f 0910 	mov.w	r9, #16
 800686c:	4e5a      	ldr	r6, [pc, #360]	; (80069d8 <_vfprintf_r+0x1438>)
 800686e:	2c10      	cmp	r4, #16
 8006870:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006874:	f105 0108 	add.w	r1, r5, #8
 8006878:	f103 0301 	add.w	r3, r3, #1
 800687c:	602e      	str	r6, [r5, #0]
 800687e:	dc07      	bgt.n	8006890 <_vfprintf_r+0x12f0>
 8006880:	606c      	str	r4, [r5, #4]
 8006882:	2b07      	cmp	r3, #7
 8006884:	4414      	add	r4, r2
 8006886:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800688a:	dcc8      	bgt.n	800681e <_vfprintf_r+0x127e>
 800688c:	460d      	mov	r5, r1
 800688e:	e7ce      	b.n	800682e <_vfprintf_r+0x128e>
 8006890:	3210      	adds	r2, #16
 8006892:	2b07      	cmp	r3, #7
 8006894:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006898:	f8c5 9004 	str.w	r9, [r5, #4]
 800689c:	dd06      	ble.n	80068ac <_vfprintf_r+0x130c>
 800689e:	4651      	mov	r1, sl
 80068a0:	4658      	mov	r0, fp
 80068a2:	aa26      	add	r2, sp, #152	; 0x98
 80068a4:	f002 fa0b 	bl	8008cbe <__sprint_r>
 80068a8:	bb80      	cbnz	r0, 800690c <_vfprintf_r+0x136c>
 80068aa:	a929      	add	r1, sp, #164	; 0xa4
 80068ac:	460d      	mov	r5, r1
 80068ae:	3c10      	subs	r4, #16
 80068b0:	e7dd      	b.n	800686e <_vfprintf_r+0x12ce>
 80068b2:	2201      	movs	r2, #1
 80068b4:	2b07      	cmp	r3, #7
 80068b6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80068ba:	f8c4 9000 	str.w	r9, [r4]
 80068be:	6062      	str	r2, [r4, #4]
 80068c0:	ddb5      	ble.n	800682e <_vfprintf_r+0x128e>
 80068c2:	e7ac      	b.n	800681e <_vfprintf_r+0x127e>
 80068c4:	3508      	adds	r5, #8
 80068c6:	e7b2      	b.n	800682e <_vfprintf_r+0x128e>
 80068c8:	460c      	mov	r4, r1
 80068ca:	f7ff ba84 	b.w	8005dd6 <_vfprintf_r+0x836>
 80068ce:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80068d2:	1a9d      	subs	r5, r3, r2
 80068d4:	2d00      	cmp	r5, #0
 80068d6:	f77f aa82 	ble.w	8005dde <_vfprintf_r+0x83e>
 80068da:	f04f 0810 	mov.w	r8, #16
 80068de:	4e3f      	ldr	r6, [pc, #252]	; (80069dc <_vfprintf_r+0x143c>)
 80068e0:	2d10      	cmp	r5, #16
 80068e2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80068e6:	6026      	str	r6, [r4, #0]
 80068e8:	f103 0301 	add.w	r3, r3, #1
 80068ec:	dc17      	bgt.n	800691e <_vfprintf_r+0x137e>
 80068ee:	6065      	str	r5, [r4, #4]
 80068f0:	2b07      	cmp	r3, #7
 80068f2:	4415      	add	r5, r2
 80068f4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80068f8:	f77f aa71 	ble.w	8005dde <_vfprintf_r+0x83e>
 80068fc:	4651      	mov	r1, sl
 80068fe:	4658      	mov	r0, fp
 8006900:	aa26      	add	r2, sp, #152	; 0x98
 8006902:	f002 f9dc 	bl	8008cbe <__sprint_r>
 8006906:	2800      	cmp	r0, #0
 8006908:	f43f aa69 	beq.w	8005dde <_vfprintf_r+0x83e>
 800690c:	2f00      	cmp	r7, #0
 800690e:	f43f a884 	beq.w	8005a1a <_vfprintf_r+0x47a>
 8006912:	4639      	mov	r1, r7
 8006914:	4658      	mov	r0, fp
 8006916:	f001 f91b 	bl	8007b50 <_free_r>
 800691a:	f7ff b87e 	b.w	8005a1a <_vfprintf_r+0x47a>
 800691e:	3210      	adds	r2, #16
 8006920:	2b07      	cmp	r3, #7
 8006922:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006926:	f8c4 8004 	str.w	r8, [r4, #4]
 800692a:	dc02      	bgt.n	8006932 <_vfprintf_r+0x1392>
 800692c:	3408      	adds	r4, #8
 800692e:	3d10      	subs	r5, #16
 8006930:	e7d6      	b.n	80068e0 <_vfprintf_r+0x1340>
 8006932:	4651      	mov	r1, sl
 8006934:	4658      	mov	r0, fp
 8006936:	aa26      	add	r2, sp, #152	; 0x98
 8006938:	f002 f9c1 	bl	8008cbe <__sprint_r>
 800693c:	2800      	cmp	r0, #0
 800693e:	d1e5      	bne.n	800690c <_vfprintf_r+0x136c>
 8006940:	ac29      	add	r4, sp, #164	; 0xa4
 8006942:	e7f4      	b.n	800692e <_vfprintf_r+0x138e>
 8006944:	4639      	mov	r1, r7
 8006946:	4658      	mov	r0, fp
 8006948:	f001 f902 	bl	8007b50 <_free_r>
 800694c:	f7ff ba5e 	b.w	8005e0c <_vfprintf_r+0x86c>
 8006950:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006952:	b91b      	cbnz	r3, 800695c <_vfprintf_r+0x13bc>
 8006954:	2300      	movs	r3, #0
 8006956:	9327      	str	r3, [sp, #156]	; 0x9c
 8006958:	f7ff b85f 	b.w	8005a1a <_vfprintf_r+0x47a>
 800695c:	4651      	mov	r1, sl
 800695e:	4658      	mov	r0, fp
 8006960:	aa26      	add	r2, sp, #152	; 0x98
 8006962:	f002 f9ac 	bl	8008cbe <__sprint_r>
 8006966:	2800      	cmp	r0, #0
 8006968:	d0f4      	beq.n	8006954 <_vfprintf_r+0x13b4>
 800696a:	f7ff b856 	b.w	8005a1a <_vfprintf_r+0x47a>
 800696e:	ea56 0207 	orrs.w	r2, r6, r7
 8006972:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8006976:	f43f ab6a 	beq.w	800604e <_vfprintf_r+0xaae>
 800697a:	2b01      	cmp	r3, #1
 800697c:	f43f abff 	beq.w	800617e <_vfprintf_r+0xbde>
 8006980:	2b02      	cmp	r3, #2
 8006982:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8006986:	f43f ac47 	beq.w	8006218 <_vfprintf_r+0xc78>
 800698a:	08f2      	lsrs	r2, r6, #3
 800698c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8006990:	08f8      	lsrs	r0, r7, #3
 8006992:	f006 0307 	and.w	r3, r6, #7
 8006996:	4607      	mov	r7, r0
 8006998:	4616      	mov	r6, r2
 800699a:	3330      	adds	r3, #48	; 0x30
 800699c:	ea56 0207 	orrs.w	r2, r6, r7
 80069a0:	4649      	mov	r1, r9
 80069a2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 80069a6:	d1f0      	bne.n	800698a <_vfprintf_r+0x13ea>
 80069a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069aa:	07d0      	lsls	r0, r2, #31
 80069ac:	d506      	bpl.n	80069bc <_vfprintf_r+0x141c>
 80069ae:	2b30      	cmp	r3, #48	; 0x30
 80069b0:	d004      	beq.n	80069bc <_vfprintf_r+0x141c>
 80069b2:	2330      	movs	r3, #48	; 0x30
 80069b4:	f809 3c01 	strb.w	r3, [r9, #-1]
 80069b8:	f1a1 0902 	sub.w	r9, r1, #2
 80069bc:	2700      	movs	r7, #0
 80069be:	ab52      	add	r3, sp, #328	; 0x148
 80069c0:	eba3 0309 	sub.w	r3, r3, r9
 80069c4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80069c8:	9e07      	ldr	r6, [sp, #28]
 80069ca:	9307      	str	r3, [sp, #28]
 80069cc:	463d      	mov	r5, r7
 80069ce:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80069d2:	f7ff b942 	b.w	8005c5a <_vfprintf_r+0x6ba>
 80069d6:	bf00      	nop
 80069d8:	0800a26c 	.word	0x0800a26c
 80069dc:	0800a25c 	.word	0x0800a25c

080069e0 <__sbprintf>:
 80069e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069e2:	461f      	mov	r7, r3
 80069e4:	898b      	ldrh	r3, [r1, #12]
 80069e6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80069ea:	f023 0302 	bic.w	r3, r3, #2
 80069ee:	f8ad 300c 	strh.w	r3, [sp, #12]
 80069f2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80069f4:	4615      	mov	r5, r2
 80069f6:	9319      	str	r3, [sp, #100]	; 0x64
 80069f8:	89cb      	ldrh	r3, [r1, #14]
 80069fa:	4606      	mov	r6, r0
 80069fc:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006a00:	69cb      	ldr	r3, [r1, #28]
 8006a02:	a816      	add	r0, sp, #88	; 0x58
 8006a04:	9307      	str	r3, [sp, #28]
 8006a06:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8006a08:	460c      	mov	r4, r1
 8006a0a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a0c:	ab1a      	add	r3, sp, #104	; 0x68
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	9304      	str	r3, [sp, #16]
 8006a12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a16:	9302      	str	r3, [sp, #8]
 8006a18:	9305      	str	r3, [sp, #20]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	9306      	str	r3, [sp, #24]
 8006a1e:	f001 fac5 	bl	8007fac <__retarget_lock_init_recursive>
 8006a22:	462a      	mov	r2, r5
 8006a24:	463b      	mov	r3, r7
 8006a26:	4669      	mov	r1, sp
 8006a28:	4630      	mov	r0, r6
 8006a2a:	f7fe fdb9 	bl	80055a0 <_vfprintf_r>
 8006a2e:	1e05      	subs	r5, r0, #0
 8006a30:	db07      	blt.n	8006a42 <__sbprintf+0x62>
 8006a32:	4669      	mov	r1, sp
 8006a34:	4630      	mov	r0, r6
 8006a36:	f000 ff8f 	bl	8007958 <_fflush_r>
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	bf18      	it	ne
 8006a3e:	f04f 35ff 	movne.w	r5, #4294967295
 8006a42:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006a46:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006a48:	065b      	lsls	r3, r3, #25
 8006a4a:	bf42      	ittt	mi
 8006a4c:	89a3      	ldrhmi	r3, [r4, #12]
 8006a4e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8006a52:	81a3      	strhmi	r3, [r4, #12]
 8006a54:	f001 faab 	bl	8007fae <__retarget_lock_close_recursive>
 8006a58:	4628      	mov	r0, r5
 8006a5a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8006a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a60 <_vsnprintf_r>:
 8006a60:	b530      	push	{r4, r5, lr}
 8006a62:	1e14      	subs	r4, r2, #0
 8006a64:	4605      	mov	r5, r0
 8006a66:	b09b      	sub	sp, #108	; 0x6c
 8006a68:	4618      	mov	r0, r3
 8006a6a:	da05      	bge.n	8006a78 <_vsnprintf_r+0x18>
 8006a6c:	238b      	movs	r3, #139	; 0x8b
 8006a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a72:	602b      	str	r3, [r5, #0]
 8006a74:	b01b      	add	sp, #108	; 0x6c
 8006a76:	bd30      	pop	{r4, r5, pc}
 8006a78:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006a7c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006a80:	bf0c      	ite	eq
 8006a82:	4623      	moveq	r3, r4
 8006a84:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a88:	9302      	str	r3, [sp, #8]
 8006a8a:	9305      	str	r3, [sp, #20]
 8006a8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a90:	4602      	mov	r2, r0
 8006a92:	9100      	str	r1, [sp, #0]
 8006a94:	9104      	str	r1, [sp, #16]
 8006a96:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006a9a:	4669      	mov	r1, sp
 8006a9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	f7fd fb9a 	bl	80041d8 <_svfprintf_r>
 8006aa4:	1c43      	adds	r3, r0, #1
 8006aa6:	bfbc      	itt	lt
 8006aa8:	238b      	movlt	r3, #139	; 0x8b
 8006aaa:	602b      	strlt	r3, [r5, #0]
 8006aac:	2c00      	cmp	r4, #0
 8006aae:	d0e1      	beq.n	8006a74 <_vsnprintf_r+0x14>
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	9b00      	ldr	r3, [sp, #0]
 8006ab4:	701a      	strb	r2, [r3, #0]
 8006ab6:	e7dd      	b.n	8006a74 <_vsnprintf_r+0x14>

08006ab8 <vsnprintf>:
 8006ab8:	b507      	push	{r0, r1, r2, lr}
 8006aba:	9300      	str	r3, [sp, #0]
 8006abc:	4613      	mov	r3, r2
 8006abe:	460a      	mov	r2, r1
 8006ac0:	4601      	mov	r1, r0
 8006ac2:	4803      	ldr	r0, [pc, #12]	; (8006ad0 <vsnprintf+0x18>)
 8006ac4:	6800      	ldr	r0, [r0, #0]
 8006ac6:	f7ff ffcb 	bl	8006a60 <_vsnprintf_r>
 8006aca:	b003      	add	sp, #12
 8006acc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006ad0:	2000001c 	.word	0x2000001c

08006ad4 <__swsetup_r>:
 8006ad4:	b538      	push	{r3, r4, r5, lr}
 8006ad6:	4b2a      	ldr	r3, [pc, #168]	; (8006b80 <__swsetup_r+0xac>)
 8006ad8:	4605      	mov	r5, r0
 8006ada:	6818      	ldr	r0, [r3, #0]
 8006adc:	460c      	mov	r4, r1
 8006ade:	b118      	cbz	r0, 8006ae8 <__swsetup_r+0x14>
 8006ae0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006ae2:	b90b      	cbnz	r3, 8006ae8 <__swsetup_r+0x14>
 8006ae4:	f000 ffa4 	bl	8007a30 <__sinit>
 8006ae8:	89a3      	ldrh	r3, [r4, #12]
 8006aea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006aee:	0718      	lsls	r0, r3, #28
 8006af0:	d422      	bmi.n	8006b38 <__swsetup_r+0x64>
 8006af2:	06d9      	lsls	r1, r3, #27
 8006af4:	d407      	bmi.n	8006b06 <__swsetup_r+0x32>
 8006af6:	2309      	movs	r3, #9
 8006af8:	602b      	str	r3, [r5, #0]
 8006afa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006afe:	f04f 30ff 	mov.w	r0, #4294967295
 8006b02:	81a3      	strh	r3, [r4, #12]
 8006b04:	e034      	b.n	8006b70 <__swsetup_r+0x9c>
 8006b06:	0758      	lsls	r0, r3, #29
 8006b08:	d512      	bpl.n	8006b30 <__swsetup_r+0x5c>
 8006b0a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006b0c:	b141      	cbz	r1, 8006b20 <__swsetup_r+0x4c>
 8006b0e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006b12:	4299      	cmp	r1, r3
 8006b14:	d002      	beq.n	8006b1c <__swsetup_r+0x48>
 8006b16:	4628      	mov	r0, r5
 8006b18:	f001 f81a 	bl	8007b50 <_free_r>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	6323      	str	r3, [r4, #48]	; 0x30
 8006b20:	89a3      	ldrh	r3, [r4, #12]
 8006b22:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b26:	81a3      	strh	r3, [r4, #12]
 8006b28:	2300      	movs	r3, #0
 8006b2a:	6063      	str	r3, [r4, #4]
 8006b2c:	6923      	ldr	r3, [r4, #16]
 8006b2e:	6023      	str	r3, [r4, #0]
 8006b30:	89a3      	ldrh	r3, [r4, #12]
 8006b32:	f043 0308 	orr.w	r3, r3, #8
 8006b36:	81a3      	strh	r3, [r4, #12]
 8006b38:	6923      	ldr	r3, [r4, #16]
 8006b3a:	b94b      	cbnz	r3, 8006b50 <__swsetup_r+0x7c>
 8006b3c:	89a3      	ldrh	r3, [r4, #12]
 8006b3e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006b42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b46:	d003      	beq.n	8006b50 <__swsetup_r+0x7c>
 8006b48:	4621      	mov	r1, r4
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f001 fa5e 	bl	800800c <__smakebuf_r>
 8006b50:	89a0      	ldrh	r0, [r4, #12]
 8006b52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b56:	f010 0301 	ands.w	r3, r0, #1
 8006b5a:	d00a      	beq.n	8006b72 <__swsetup_r+0x9e>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	60a3      	str	r3, [r4, #8]
 8006b60:	6963      	ldr	r3, [r4, #20]
 8006b62:	425b      	negs	r3, r3
 8006b64:	61a3      	str	r3, [r4, #24]
 8006b66:	6923      	ldr	r3, [r4, #16]
 8006b68:	b943      	cbnz	r3, 8006b7c <__swsetup_r+0xa8>
 8006b6a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006b6e:	d1c4      	bne.n	8006afa <__swsetup_r+0x26>
 8006b70:	bd38      	pop	{r3, r4, r5, pc}
 8006b72:	0781      	lsls	r1, r0, #30
 8006b74:	bf58      	it	pl
 8006b76:	6963      	ldrpl	r3, [r4, #20]
 8006b78:	60a3      	str	r3, [r4, #8]
 8006b7a:	e7f4      	b.n	8006b66 <__swsetup_r+0x92>
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	e7f7      	b.n	8006b70 <__swsetup_r+0x9c>
 8006b80:	2000001c 	.word	0x2000001c

08006b84 <register_fini>:
 8006b84:	4b02      	ldr	r3, [pc, #8]	; (8006b90 <register_fini+0xc>)
 8006b86:	b113      	cbz	r3, 8006b8e <register_fini+0xa>
 8006b88:	4802      	ldr	r0, [pc, #8]	; (8006b94 <register_fini+0x10>)
 8006b8a:	f000 b805 	b.w	8006b98 <atexit>
 8006b8e:	4770      	bx	lr
 8006b90:	00000000 	.word	0x00000000
 8006b94:	08007a81 	.word	0x08007a81

08006b98 <atexit>:
 8006b98:	2300      	movs	r3, #0
 8006b9a:	4601      	mov	r1, r0
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f002 bd92 	b.w	80096c8 <__register_exitproc>

08006ba4 <quorem>:
 8006ba4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba8:	6903      	ldr	r3, [r0, #16]
 8006baa:	690c      	ldr	r4, [r1, #16]
 8006bac:	4607      	mov	r7, r0
 8006bae:	42a3      	cmp	r3, r4
 8006bb0:	f2c0 8083 	blt.w	8006cba <quorem+0x116>
 8006bb4:	3c01      	subs	r4, #1
 8006bb6:	f100 0514 	add.w	r5, r0, #20
 8006bba:	f101 0814 	add.w	r8, r1, #20
 8006bbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bc2:	9301      	str	r3, [sp, #4]
 8006bc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006bc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bcc:	3301      	adds	r3, #1
 8006bce:	429a      	cmp	r2, r3
 8006bd0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bd4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006bd8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006bdc:	d332      	bcc.n	8006c44 <quorem+0xa0>
 8006bde:	f04f 0e00 	mov.w	lr, #0
 8006be2:	4640      	mov	r0, r8
 8006be4:	46ac      	mov	ip, r5
 8006be6:	46f2      	mov	sl, lr
 8006be8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006bec:	b293      	uxth	r3, r2
 8006bee:	fb06 e303 	mla	r3, r6, r3, lr
 8006bf2:	0c12      	lsrs	r2, r2, #16
 8006bf4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006bf8:	fb06 e202 	mla	r2, r6, r2, lr
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	ebaa 0303 	sub.w	r3, sl, r3
 8006c02:	f8dc a000 	ldr.w	sl, [ip]
 8006c06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006c0a:	fa1f fa8a 	uxth.w	sl, sl
 8006c0e:	4453      	add	r3, sl
 8006c10:	fa1f fa82 	uxth.w	sl, r2
 8006c14:	f8dc 2000 	ldr.w	r2, [ip]
 8006c18:	4581      	cmp	r9, r0
 8006c1a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006c1e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c28:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006c2c:	f84c 3b04 	str.w	r3, [ip], #4
 8006c30:	d2da      	bcs.n	8006be8 <quorem+0x44>
 8006c32:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c36:	b92b      	cbnz	r3, 8006c44 <quorem+0xa0>
 8006c38:	9b01      	ldr	r3, [sp, #4]
 8006c3a:	3b04      	subs	r3, #4
 8006c3c:	429d      	cmp	r5, r3
 8006c3e:	461a      	mov	r2, r3
 8006c40:	d32f      	bcc.n	8006ca2 <quorem+0xfe>
 8006c42:	613c      	str	r4, [r7, #16]
 8006c44:	4638      	mov	r0, r7
 8006c46:	f001 fc83 	bl	8008550 <__mcmp>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	db25      	blt.n	8006c9a <quorem+0xf6>
 8006c4e:	4628      	mov	r0, r5
 8006c50:	f04f 0c00 	mov.w	ip, #0
 8006c54:	3601      	adds	r6, #1
 8006c56:	f858 1b04 	ldr.w	r1, [r8], #4
 8006c5a:	f8d0 e000 	ldr.w	lr, [r0]
 8006c5e:	b28b      	uxth	r3, r1
 8006c60:	ebac 0303 	sub.w	r3, ip, r3
 8006c64:	fa1f f28e 	uxth.w	r2, lr
 8006c68:	4413      	add	r3, r2
 8006c6a:	0c0a      	lsrs	r2, r1, #16
 8006c6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006c70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c7a:	45c1      	cmp	r9, r8
 8006c7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006c80:	f840 3b04 	str.w	r3, [r0], #4
 8006c84:	d2e7      	bcs.n	8006c56 <quorem+0xb2>
 8006c86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c8e:	b922      	cbnz	r2, 8006c9a <quorem+0xf6>
 8006c90:	3b04      	subs	r3, #4
 8006c92:	429d      	cmp	r5, r3
 8006c94:	461a      	mov	r2, r3
 8006c96:	d30a      	bcc.n	8006cae <quorem+0x10a>
 8006c98:	613c      	str	r4, [r7, #16]
 8006c9a:	4630      	mov	r0, r6
 8006c9c:	b003      	add	sp, #12
 8006c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ca2:	6812      	ldr	r2, [r2, #0]
 8006ca4:	3b04      	subs	r3, #4
 8006ca6:	2a00      	cmp	r2, #0
 8006ca8:	d1cb      	bne.n	8006c42 <quorem+0x9e>
 8006caa:	3c01      	subs	r4, #1
 8006cac:	e7c6      	b.n	8006c3c <quorem+0x98>
 8006cae:	6812      	ldr	r2, [r2, #0]
 8006cb0:	3b04      	subs	r3, #4
 8006cb2:	2a00      	cmp	r2, #0
 8006cb4:	d1f0      	bne.n	8006c98 <quorem+0xf4>
 8006cb6:	3c01      	subs	r4, #1
 8006cb8:	e7eb      	b.n	8006c92 <quorem+0xee>
 8006cba:	2000      	movs	r0, #0
 8006cbc:	e7ee      	b.n	8006c9c <quorem+0xf8>
	...

08006cc0 <_dtoa_r>:
 8006cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cc4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006cc6:	b097      	sub	sp, #92	; 0x5c
 8006cc8:	4681      	mov	r9, r0
 8006cca:	4614      	mov	r4, r2
 8006ccc:	461d      	mov	r5, r3
 8006cce:	4692      	mov	sl, r2
 8006cd0:	469b      	mov	fp, r3
 8006cd2:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8006cd4:	b149      	cbz	r1, 8006cea <_dtoa_r+0x2a>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006cda:	4093      	lsls	r3, r2
 8006cdc:	608b      	str	r3, [r1, #8]
 8006cde:	604a      	str	r2, [r1, #4]
 8006ce0:	f001 fa2f 	bl	8008142 <_Bfree>
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006cea:	1e2b      	subs	r3, r5, #0
 8006cec:	bfad      	iteet	ge
 8006cee:	2300      	movge	r3, #0
 8006cf0:	2201      	movlt	r2, #1
 8006cf2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006cf6:	6033      	strge	r3, [r6, #0]
 8006cf8:	4ba3      	ldr	r3, [pc, #652]	; (8006f88 <_dtoa_r+0x2c8>)
 8006cfa:	bfb8      	it	lt
 8006cfc:	6032      	strlt	r2, [r6, #0]
 8006cfe:	ea33 030b 	bics.w	r3, r3, fp
 8006d02:	f8cd b00c 	str.w	fp, [sp, #12]
 8006d06:	d119      	bne.n	8006d3c <_dtoa_r+0x7c>
 8006d08:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d0e:	6013      	str	r3, [r2, #0]
 8006d10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d14:	4323      	orrs	r3, r4
 8006d16:	f000 857b 	beq.w	8007810 <_dtoa_r+0xb50>
 8006d1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006d1c:	b90b      	cbnz	r3, 8006d22 <_dtoa_r+0x62>
 8006d1e:	4b9b      	ldr	r3, [pc, #620]	; (8006f8c <_dtoa_r+0x2cc>)
 8006d20:	e020      	b.n	8006d64 <_dtoa_r+0xa4>
 8006d22:	4b9a      	ldr	r3, [pc, #616]	; (8006f8c <_dtoa_r+0x2cc>)
 8006d24:	9306      	str	r3, [sp, #24]
 8006d26:	3303      	adds	r3, #3
 8006d28:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006d2a:	6013      	str	r3, [r2, #0]
 8006d2c:	9806      	ldr	r0, [sp, #24]
 8006d2e:	b017      	add	sp, #92	; 0x5c
 8006d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d34:	4b96      	ldr	r3, [pc, #600]	; (8006f90 <_dtoa_r+0x2d0>)
 8006d36:	9306      	str	r3, [sp, #24]
 8006d38:	3308      	adds	r3, #8
 8006d3a:	e7f5      	b.n	8006d28 <_dtoa_r+0x68>
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	2300      	movs	r3, #0
 8006d40:	4650      	mov	r0, sl
 8006d42:	4659      	mov	r1, fp
 8006d44:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8006d48:	f7f9 fe2e 	bl	80009a8 <__aeabi_dcmpeq>
 8006d4c:	4607      	mov	r7, r0
 8006d4e:	b158      	cbz	r0, 8006d68 <_dtoa_r+0xa8>
 8006d50:	2301      	movs	r3, #1
 8006d52:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d54:	6013      	str	r3, [r2, #0]
 8006d56:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	f000 8556 	beq.w	800780a <_dtoa_r+0xb4a>
 8006d5e:	488d      	ldr	r0, [pc, #564]	; (8006f94 <_dtoa_r+0x2d4>)
 8006d60:	6018      	str	r0, [r3, #0]
 8006d62:	1e43      	subs	r3, r0, #1
 8006d64:	9306      	str	r3, [sp, #24]
 8006d66:	e7e1      	b.n	8006d2c <_dtoa_r+0x6c>
 8006d68:	ab14      	add	r3, sp, #80	; 0x50
 8006d6a:	9301      	str	r3, [sp, #4]
 8006d6c:	ab15      	add	r3, sp, #84	; 0x54
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	4648      	mov	r0, r9
 8006d72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006d76:	f001 fc97 	bl	80086a8 <__d2b>
 8006d7a:	9b03      	ldr	r3, [sp, #12]
 8006d7c:	4680      	mov	r8, r0
 8006d7e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8006d82:	2e00      	cmp	r6, #0
 8006d84:	d07f      	beq.n	8006e86 <_dtoa_r+0x1c6>
 8006d86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d8c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006d90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d94:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006d98:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006d9c:	9713      	str	r7, [sp, #76]	; 0x4c
 8006d9e:	2200      	movs	r2, #0
 8006da0:	4b7d      	ldr	r3, [pc, #500]	; (8006f98 <_dtoa_r+0x2d8>)
 8006da2:	f7f9 f9e1 	bl	8000168 <__aeabi_dsub>
 8006da6:	a372      	add	r3, pc, #456	; (adr r3, 8006f70 <_dtoa_r+0x2b0>)
 8006da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dac:	f7f9 fb94 	bl	80004d8 <__aeabi_dmul>
 8006db0:	a371      	add	r3, pc, #452	; (adr r3, 8006f78 <_dtoa_r+0x2b8>)
 8006db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db6:	f7f9 f9d9 	bl	800016c <__adddf3>
 8006dba:	4604      	mov	r4, r0
 8006dbc:	4630      	mov	r0, r6
 8006dbe:	460d      	mov	r5, r1
 8006dc0:	f7f9 fb20 	bl	8000404 <__aeabi_i2d>
 8006dc4:	a36e      	add	r3, pc, #440	; (adr r3, 8006f80 <_dtoa_r+0x2c0>)
 8006dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dca:	f7f9 fb85 	bl	80004d8 <__aeabi_dmul>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	4620      	mov	r0, r4
 8006dd4:	4629      	mov	r1, r5
 8006dd6:	f7f9 f9c9 	bl	800016c <__adddf3>
 8006dda:	4604      	mov	r4, r0
 8006ddc:	460d      	mov	r5, r1
 8006dde:	f7f9 fe2b 	bl	8000a38 <__aeabi_d2iz>
 8006de2:	2200      	movs	r2, #0
 8006de4:	9003      	str	r0, [sp, #12]
 8006de6:	2300      	movs	r3, #0
 8006de8:	4620      	mov	r0, r4
 8006dea:	4629      	mov	r1, r5
 8006dec:	f7f9 fde6 	bl	80009bc <__aeabi_dcmplt>
 8006df0:	b150      	cbz	r0, 8006e08 <_dtoa_r+0x148>
 8006df2:	9803      	ldr	r0, [sp, #12]
 8006df4:	f7f9 fb06 	bl	8000404 <__aeabi_i2d>
 8006df8:	4622      	mov	r2, r4
 8006dfa:	462b      	mov	r3, r5
 8006dfc:	f7f9 fdd4 	bl	80009a8 <__aeabi_dcmpeq>
 8006e00:	b910      	cbnz	r0, 8006e08 <_dtoa_r+0x148>
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	3b01      	subs	r3, #1
 8006e06:	9303      	str	r3, [sp, #12]
 8006e08:	9b03      	ldr	r3, [sp, #12]
 8006e0a:	2b16      	cmp	r3, #22
 8006e0c:	d858      	bhi.n	8006ec0 <_dtoa_r+0x200>
 8006e0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e12:	9a03      	ldr	r2, [sp, #12]
 8006e14:	4b61      	ldr	r3, [pc, #388]	; (8006f9c <_dtoa_r+0x2dc>)
 8006e16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1e:	f7f9 fdcd 	bl	80009bc <__aeabi_dcmplt>
 8006e22:	2800      	cmp	r0, #0
 8006e24:	d04e      	beq.n	8006ec4 <_dtoa_r+0x204>
 8006e26:	9b03      	ldr	r3, [sp, #12]
 8006e28:	3b01      	subs	r3, #1
 8006e2a:	9303      	str	r3, [sp, #12]
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e32:	1b9e      	subs	r6, r3, r6
 8006e34:	1e73      	subs	r3, r6, #1
 8006e36:	9309      	str	r3, [sp, #36]	; 0x24
 8006e38:	bf49      	itett	mi
 8006e3a:	f1c6 0301 	rsbmi	r3, r6, #1
 8006e3e:	2300      	movpl	r3, #0
 8006e40:	9308      	strmi	r3, [sp, #32]
 8006e42:	2300      	movmi	r3, #0
 8006e44:	bf54      	ite	pl
 8006e46:	9308      	strpl	r3, [sp, #32]
 8006e48:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006e4a:	9b03      	ldr	r3, [sp, #12]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	db3b      	blt.n	8006ec8 <_dtoa_r+0x208>
 8006e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e52:	9a03      	ldr	r2, [sp, #12]
 8006e54:	4413      	add	r3, r2
 8006e56:	9309      	str	r3, [sp, #36]	; 0x24
 8006e58:	2300      	movs	r3, #0
 8006e5a:	920e      	str	r2, [sp, #56]	; 0x38
 8006e5c:	930a      	str	r3, [sp, #40]	; 0x28
 8006e5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e60:	2b09      	cmp	r3, #9
 8006e62:	d86b      	bhi.n	8006f3c <_dtoa_r+0x27c>
 8006e64:	2b05      	cmp	r3, #5
 8006e66:	bfc4      	itt	gt
 8006e68:	3b04      	subgt	r3, #4
 8006e6a:	9320      	strgt	r3, [sp, #128]	; 0x80
 8006e6c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e6e:	bfc8      	it	gt
 8006e70:	2400      	movgt	r4, #0
 8006e72:	f1a3 0302 	sub.w	r3, r3, #2
 8006e76:	bfd8      	it	le
 8006e78:	2401      	movle	r4, #1
 8006e7a:	2b03      	cmp	r3, #3
 8006e7c:	d869      	bhi.n	8006f52 <_dtoa_r+0x292>
 8006e7e:	e8df f003 	tbb	[pc, r3]
 8006e82:	392c      	.short	0x392c
 8006e84:	5b37      	.short	0x5b37
 8006e86:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8006e8a:	441e      	add	r6, r3
 8006e8c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006e90:	2b20      	cmp	r3, #32
 8006e92:	dd10      	ble.n	8006eb6 <_dtoa_r+0x1f6>
 8006e94:	9a03      	ldr	r2, [sp, #12]
 8006e96:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006e9a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006e9e:	409a      	lsls	r2, r3
 8006ea0:	fa24 f000 	lsr.w	r0, r4, r0
 8006ea4:	4310      	orrs	r0, r2
 8006ea6:	f7f9 fa9d 	bl	80003e4 <__aeabi_ui2d>
 8006eaa:	2301      	movs	r3, #1
 8006eac:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006eb0:	3e01      	subs	r6, #1
 8006eb2:	9313      	str	r3, [sp, #76]	; 0x4c
 8006eb4:	e773      	b.n	8006d9e <_dtoa_r+0xde>
 8006eb6:	f1c3 0320 	rsb	r3, r3, #32
 8006eba:	fa04 f003 	lsl.w	r0, r4, r3
 8006ebe:	e7f2      	b.n	8006ea6 <_dtoa_r+0x1e6>
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e7b4      	b.n	8006e2e <_dtoa_r+0x16e>
 8006ec4:	900f      	str	r0, [sp, #60]	; 0x3c
 8006ec6:	e7b3      	b.n	8006e30 <_dtoa_r+0x170>
 8006ec8:	9b08      	ldr	r3, [sp, #32]
 8006eca:	9a03      	ldr	r2, [sp, #12]
 8006ecc:	1a9b      	subs	r3, r3, r2
 8006ece:	9308      	str	r3, [sp, #32]
 8006ed0:	4253      	negs	r3, r2
 8006ed2:	930a      	str	r3, [sp, #40]	; 0x28
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	930e      	str	r3, [sp, #56]	; 0x38
 8006ed8:	e7c1      	b.n	8006e5e <_dtoa_r+0x19e>
 8006eda:	2300      	movs	r3, #0
 8006edc:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ede:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	dc39      	bgt.n	8006f58 <_dtoa_r+0x298>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	9304      	str	r3, [sp, #16]
 8006eea:	9307      	str	r3, [sp, #28]
 8006eec:	9221      	str	r2, [sp, #132]	; 0x84
 8006eee:	e00c      	b.n	8006f0a <_dtoa_r+0x24a>
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e7f3      	b.n	8006edc <_dtoa_r+0x21c>
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ef8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006efa:	9b03      	ldr	r3, [sp, #12]
 8006efc:	4413      	add	r3, r2
 8006efe:	9304      	str	r3, [sp, #16]
 8006f00:	3301      	adds	r3, #1
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	9307      	str	r3, [sp, #28]
 8006f06:	bfb8      	it	lt
 8006f08:	2301      	movlt	r3, #1
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8006f10:	2204      	movs	r2, #4
 8006f12:	f102 0014 	add.w	r0, r2, #20
 8006f16:	4298      	cmp	r0, r3
 8006f18:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8006f1c:	d920      	bls.n	8006f60 <_dtoa_r+0x2a0>
 8006f1e:	4648      	mov	r0, r9
 8006f20:	f001 f8ea 	bl	80080f8 <_Balloc>
 8006f24:	9006      	str	r0, [sp, #24]
 8006f26:	2800      	cmp	r0, #0
 8006f28:	d13e      	bne.n	8006fa8 <_dtoa_r+0x2e8>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006f30:	4b1b      	ldr	r3, [pc, #108]	; (8006fa0 <_dtoa_r+0x2e0>)
 8006f32:	481c      	ldr	r0, [pc, #112]	; (8006fa4 <_dtoa_r+0x2e4>)
 8006f34:	f002 fc08 	bl	8009748 <__assert_func>
 8006f38:	2301      	movs	r3, #1
 8006f3a:	e7dc      	b.n	8006ef6 <_dtoa_r+0x236>
 8006f3c:	2401      	movs	r4, #1
 8006f3e:	2300      	movs	r3, #0
 8006f40:	940b      	str	r4, [sp, #44]	; 0x2c
 8006f42:	9320      	str	r3, [sp, #128]	; 0x80
 8006f44:	f04f 33ff 	mov.w	r3, #4294967295
 8006f48:	2200      	movs	r2, #0
 8006f4a:	9304      	str	r3, [sp, #16]
 8006f4c:	9307      	str	r3, [sp, #28]
 8006f4e:	2312      	movs	r3, #18
 8006f50:	e7cc      	b.n	8006eec <_dtoa_r+0x22c>
 8006f52:	2301      	movs	r3, #1
 8006f54:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f56:	e7f5      	b.n	8006f44 <_dtoa_r+0x284>
 8006f58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f5a:	9304      	str	r3, [sp, #16]
 8006f5c:	9307      	str	r3, [sp, #28]
 8006f5e:	e7d4      	b.n	8006f0a <_dtoa_r+0x24a>
 8006f60:	3101      	adds	r1, #1
 8006f62:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8006f66:	0052      	lsls	r2, r2, #1
 8006f68:	e7d3      	b.n	8006f12 <_dtoa_r+0x252>
 8006f6a:	bf00      	nop
 8006f6c:	f3af 8000 	nop.w
 8006f70:	636f4361 	.word	0x636f4361
 8006f74:	3fd287a7 	.word	0x3fd287a7
 8006f78:	8b60c8b3 	.word	0x8b60c8b3
 8006f7c:	3fc68a28 	.word	0x3fc68a28
 8006f80:	509f79fb 	.word	0x509f79fb
 8006f84:	3fd34413 	.word	0x3fd34413
 8006f88:	7ff00000 	.word	0x7ff00000
 8006f8c:	0800a27c 	.word	0x0800a27c
 8006f90:	0800a280 	.word	0x0800a280
 8006f94:	0800a23b 	.word	0x0800a23b
 8006f98:	3ff80000 	.word	0x3ff80000
 8006f9c:	0800a388 	.word	0x0800a388
 8006fa0:	0800a289 	.word	0x0800a289
 8006fa4:	0800a29a 	.word	0x0800a29a
 8006fa8:	9b06      	ldr	r3, [sp, #24]
 8006faa:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8006fae:	9b07      	ldr	r3, [sp, #28]
 8006fb0:	2b0e      	cmp	r3, #14
 8006fb2:	f200 80a1 	bhi.w	80070f8 <_dtoa_r+0x438>
 8006fb6:	2c00      	cmp	r4, #0
 8006fb8:	f000 809e 	beq.w	80070f8 <_dtoa_r+0x438>
 8006fbc:	9b03      	ldr	r3, [sp, #12]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	dd34      	ble.n	800702c <_dtoa_r+0x36c>
 8006fc2:	4a96      	ldr	r2, [pc, #600]	; (800721c <_dtoa_r+0x55c>)
 8006fc4:	f003 030f 	and.w	r3, r3, #15
 8006fc8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006fcc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006fd0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006fd4:	9b03      	ldr	r3, [sp, #12]
 8006fd6:	05d8      	lsls	r0, r3, #23
 8006fd8:	ea4f 1523 	mov.w	r5, r3, asr #4
 8006fdc:	d516      	bpl.n	800700c <_dtoa_r+0x34c>
 8006fde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fe2:	4b8f      	ldr	r3, [pc, #572]	; (8007220 <_dtoa_r+0x560>)
 8006fe4:	2603      	movs	r6, #3
 8006fe6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fea:	f7f9 fb9f 	bl	800072c <__aeabi_ddiv>
 8006fee:	4682      	mov	sl, r0
 8006ff0:	468b      	mov	fp, r1
 8006ff2:	f005 050f 	and.w	r5, r5, #15
 8006ff6:	4c8a      	ldr	r4, [pc, #552]	; (8007220 <_dtoa_r+0x560>)
 8006ff8:	b955      	cbnz	r5, 8007010 <_dtoa_r+0x350>
 8006ffa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ffe:	4650      	mov	r0, sl
 8007000:	4659      	mov	r1, fp
 8007002:	f7f9 fb93 	bl	800072c <__aeabi_ddiv>
 8007006:	4682      	mov	sl, r0
 8007008:	468b      	mov	fp, r1
 800700a:	e028      	b.n	800705e <_dtoa_r+0x39e>
 800700c:	2602      	movs	r6, #2
 800700e:	e7f2      	b.n	8006ff6 <_dtoa_r+0x336>
 8007010:	07e9      	lsls	r1, r5, #31
 8007012:	d508      	bpl.n	8007026 <_dtoa_r+0x366>
 8007014:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007018:	e9d4 2300 	ldrd	r2, r3, [r4]
 800701c:	f7f9 fa5c 	bl	80004d8 <__aeabi_dmul>
 8007020:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007024:	3601      	adds	r6, #1
 8007026:	106d      	asrs	r5, r5, #1
 8007028:	3408      	adds	r4, #8
 800702a:	e7e5      	b.n	8006ff8 <_dtoa_r+0x338>
 800702c:	f000 809f 	beq.w	800716e <_dtoa_r+0x4ae>
 8007030:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007034:	9b03      	ldr	r3, [sp, #12]
 8007036:	2602      	movs	r6, #2
 8007038:	425c      	negs	r4, r3
 800703a:	4b78      	ldr	r3, [pc, #480]	; (800721c <_dtoa_r+0x55c>)
 800703c:	f004 020f 	and.w	r2, r4, #15
 8007040:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007048:	f7f9 fa46 	bl	80004d8 <__aeabi_dmul>
 800704c:	2300      	movs	r3, #0
 800704e:	4682      	mov	sl, r0
 8007050:	468b      	mov	fp, r1
 8007052:	4d73      	ldr	r5, [pc, #460]	; (8007220 <_dtoa_r+0x560>)
 8007054:	1124      	asrs	r4, r4, #4
 8007056:	2c00      	cmp	r4, #0
 8007058:	d17e      	bne.n	8007158 <_dtoa_r+0x498>
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1d3      	bne.n	8007006 <_dtoa_r+0x346>
 800705e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007060:	2b00      	cmp	r3, #0
 8007062:	f000 8086 	beq.w	8007172 <_dtoa_r+0x4b2>
 8007066:	2200      	movs	r2, #0
 8007068:	4650      	mov	r0, sl
 800706a:	4659      	mov	r1, fp
 800706c:	4b6d      	ldr	r3, [pc, #436]	; (8007224 <_dtoa_r+0x564>)
 800706e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8007072:	f7f9 fca3 	bl	80009bc <__aeabi_dcmplt>
 8007076:	2800      	cmp	r0, #0
 8007078:	d07b      	beq.n	8007172 <_dtoa_r+0x4b2>
 800707a:	9b07      	ldr	r3, [sp, #28]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d078      	beq.n	8007172 <_dtoa_r+0x4b2>
 8007080:	9b04      	ldr	r3, [sp, #16]
 8007082:	2b00      	cmp	r3, #0
 8007084:	dd36      	ble.n	80070f4 <_dtoa_r+0x434>
 8007086:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800708a:	9b03      	ldr	r3, [sp, #12]
 800708c:	2200      	movs	r2, #0
 800708e:	1e5d      	subs	r5, r3, #1
 8007090:	4b65      	ldr	r3, [pc, #404]	; (8007228 <_dtoa_r+0x568>)
 8007092:	f7f9 fa21 	bl	80004d8 <__aeabi_dmul>
 8007096:	4682      	mov	sl, r0
 8007098:	468b      	mov	fp, r1
 800709a:	9c04      	ldr	r4, [sp, #16]
 800709c:	3601      	adds	r6, #1
 800709e:	4630      	mov	r0, r6
 80070a0:	f7f9 f9b0 	bl	8000404 <__aeabi_i2d>
 80070a4:	4652      	mov	r2, sl
 80070a6:	465b      	mov	r3, fp
 80070a8:	f7f9 fa16 	bl	80004d8 <__aeabi_dmul>
 80070ac:	2200      	movs	r2, #0
 80070ae:	4b5f      	ldr	r3, [pc, #380]	; (800722c <_dtoa_r+0x56c>)
 80070b0:	f7f9 f85c 	bl	800016c <__adddf3>
 80070b4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80070b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80070bc:	9611      	str	r6, [sp, #68]	; 0x44
 80070be:	2c00      	cmp	r4, #0
 80070c0:	d15a      	bne.n	8007178 <_dtoa_r+0x4b8>
 80070c2:	2200      	movs	r2, #0
 80070c4:	4650      	mov	r0, sl
 80070c6:	4659      	mov	r1, fp
 80070c8:	4b59      	ldr	r3, [pc, #356]	; (8007230 <_dtoa_r+0x570>)
 80070ca:	f7f9 f84d 	bl	8000168 <__aeabi_dsub>
 80070ce:	4633      	mov	r3, r6
 80070d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80070d2:	4682      	mov	sl, r0
 80070d4:	468b      	mov	fp, r1
 80070d6:	f7f9 fc8f 	bl	80009f8 <__aeabi_dcmpgt>
 80070da:	2800      	cmp	r0, #0
 80070dc:	f040 828b 	bne.w	80075f6 <_dtoa_r+0x936>
 80070e0:	4650      	mov	r0, sl
 80070e2:	4659      	mov	r1, fp
 80070e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80070e6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80070ea:	f7f9 fc67 	bl	80009bc <__aeabi_dcmplt>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	f040 827f 	bne.w	80075f2 <_dtoa_r+0x932>
 80070f4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80070f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f2c0 814d 	blt.w	800739a <_dtoa_r+0x6da>
 8007100:	9a03      	ldr	r2, [sp, #12]
 8007102:	2a0e      	cmp	r2, #14
 8007104:	f300 8149 	bgt.w	800739a <_dtoa_r+0x6da>
 8007108:	4b44      	ldr	r3, [pc, #272]	; (800721c <_dtoa_r+0x55c>)
 800710a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800710e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007112:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007116:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007118:	2b00      	cmp	r3, #0
 800711a:	f280 80d6 	bge.w	80072ca <_dtoa_r+0x60a>
 800711e:	9b07      	ldr	r3, [sp, #28]
 8007120:	2b00      	cmp	r3, #0
 8007122:	f300 80d2 	bgt.w	80072ca <_dtoa_r+0x60a>
 8007126:	f040 8263 	bne.w	80075f0 <_dtoa_r+0x930>
 800712a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800712e:	2200      	movs	r2, #0
 8007130:	4b3f      	ldr	r3, [pc, #252]	; (8007230 <_dtoa_r+0x570>)
 8007132:	f7f9 f9d1 	bl	80004d8 <__aeabi_dmul>
 8007136:	4652      	mov	r2, sl
 8007138:	465b      	mov	r3, fp
 800713a:	f7f9 fc53 	bl	80009e4 <__aeabi_dcmpge>
 800713e:	9c07      	ldr	r4, [sp, #28]
 8007140:	4625      	mov	r5, r4
 8007142:	2800      	cmp	r0, #0
 8007144:	f040 823c 	bne.w	80075c0 <_dtoa_r+0x900>
 8007148:	2331      	movs	r3, #49	; 0x31
 800714a:	9e06      	ldr	r6, [sp, #24]
 800714c:	f806 3b01 	strb.w	r3, [r6], #1
 8007150:	9b03      	ldr	r3, [sp, #12]
 8007152:	3301      	adds	r3, #1
 8007154:	9303      	str	r3, [sp, #12]
 8007156:	e237      	b.n	80075c8 <_dtoa_r+0x908>
 8007158:	07e2      	lsls	r2, r4, #31
 800715a:	d505      	bpl.n	8007168 <_dtoa_r+0x4a8>
 800715c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007160:	f7f9 f9ba 	bl	80004d8 <__aeabi_dmul>
 8007164:	2301      	movs	r3, #1
 8007166:	3601      	adds	r6, #1
 8007168:	1064      	asrs	r4, r4, #1
 800716a:	3508      	adds	r5, #8
 800716c:	e773      	b.n	8007056 <_dtoa_r+0x396>
 800716e:	2602      	movs	r6, #2
 8007170:	e775      	b.n	800705e <_dtoa_r+0x39e>
 8007172:	9d03      	ldr	r5, [sp, #12]
 8007174:	9c07      	ldr	r4, [sp, #28]
 8007176:	e792      	b.n	800709e <_dtoa_r+0x3de>
 8007178:	9906      	ldr	r1, [sp, #24]
 800717a:	4b28      	ldr	r3, [pc, #160]	; (800721c <_dtoa_r+0x55c>)
 800717c:	4421      	add	r1, r4
 800717e:	9112      	str	r1, [sp, #72]	; 0x48
 8007180:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007182:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007186:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800718a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800718e:	2900      	cmp	r1, #0
 8007190:	d052      	beq.n	8007238 <_dtoa_r+0x578>
 8007192:	2000      	movs	r0, #0
 8007194:	4927      	ldr	r1, [pc, #156]	; (8007234 <_dtoa_r+0x574>)
 8007196:	f7f9 fac9 	bl	800072c <__aeabi_ddiv>
 800719a:	4632      	mov	r2, r6
 800719c:	463b      	mov	r3, r7
 800719e:	f7f8 ffe3 	bl	8000168 <__aeabi_dsub>
 80071a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071a6:	9e06      	ldr	r6, [sp, #24]
 80071a8:	4659      	mov	r1, fp
 80071aa:	4650      	mov	r0, sl
 80071ac:	f7f9 fc44 	bl	8000a38 <__aeabi_d2iz>
 80071b0:	4604      	mov	r4, r0
 80071b2:	f7f9 f927 	bl	8000404 <__aeabi_i2d>
 80071b6:	4602      	mov	r2, r0
 80071b8:	460b      	mov	r3, r1
 80071ba:	4650      	mov	r0, sl
 80071bc:	4659      	mov	r1, fp
 80071be:	f7f8 ffd3 	bl	8000168 <__aeabi_dsub>
 80071c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071c6:	3430      	adds	r4, #48	; 0x30
 80071c8:	f806 4b01 	strb.w	r4, [r6], #1
 80071cc:	4682      	mov	sl, r0
 80071ce:	468b      	mov	fp, r1
 80071d0:	f7f9 fbf4 	bl	80009bc <__aeabi_dcmplt>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d170      	bne.n	80072ba <_dtoa_r+0x5fa>
 80071d8:	4652      	mov	r2, sl
 80071da:	465b      	mov	r3, fp
 80071dc:	2000      	movs	r0, #0
 80071de:	4911      	ldr	r1, [pc, #68]	; (8007224 <_dtoa_r+0x564>)
 80071e0:	f7f8 ffc2 	bl	8000168 <__aeabi_dsub>
 80071e4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80071e8:	f7f9 fbe8 	bl	80009bc <__aeabi_dcmplt>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	f040 80b6 	bne.w	800735e <_dtoa_r+0x69e>
 80071f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071f4:	429e      	cmp	r6, r3
 80071f6:	f43f af7d 	beq.w	80070f4 <_dtoa_r+0x434>
 80071fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071fe:	2200      	movs	r2, #0
 8007200:	4b09      	ldr	r3, [pc, #36]	; (8007228 <_dtoa_r+0x568>)
 8007202:	f7f9 f969 	bl	80004d8 <__aeabi_dmul>
 8007206:	2200      	movs	r2, #0
 8007208:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800720c:	4b06      	ldr	r3, [pc, #24]	; (8007228 <_dtoa_r+0x568>)
 800720e:	4650      	mov	r0, sl
 8007210:	4659      	mov	r1, fp
 8007212:	f7f9 f961 	bl	80004d8 <__aeabi_dmul>
 8007216:	4682      	mov	sl, r0
 8007218:	468b      	mov	fp, r1
 800721a:	e7c5      	b.n	80071a8 <_dtoa_r+0x4e8>
 800721c:	0800a388 	.word	0x0800a388
 8007220:	0800a360 	.word	0x0800a360
 8007224:	3ff00000 	.word	0x3ff00000
 8007228:	40240000 	.word	0x40240000
 800722c:	401c0000 	.word	0x401c0000
 8007230:	40140000 	.word	0x40140000
 8007234:	3fe00000 	.word	0x3fe00000
 8007238:	4630      	mov	r0, r6
 800723a:	4639      	mov	r1, r7
 800723c:	f7f9 f94c 	bl	80004d8 <__aeabi_dmul>
 8007240:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007244:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8007246:	9e06      	ldr	r6, [sp, #24]
 8007248:	4659      	mov	r1, fp
 800724a:	4650      	mov	r0, sl
 800724c:	f7f9 fbf4 	bl	8000a38 <__aeabi_d2iz>
 8007250:	4604      	mov	r4, r0
 8007252:	f7f9 f8d7 	bl	8000404 <__aeabi_i2d>
 8007256:	4602      	mov	r2, r0
 8007258:	460b      	mov	r3, r1
 800725a:	4650      	mov	r0, sl
 800725c:	4659      	mov	r1, fp
 800725e:	f7f8 ff83 	bl	8000168 <__aeabi_dsub>
 8007262:	3430      	adds	r4, #48	; 0x30
 8007264:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007266:	f806 4b01 	strb.w	r4, [r6], #1
 800726a:	429e      	cmp	r6, r3
 800726c:	4682      	mov	sl, r0
 800726e:	468b      	mov	fp, r1
 8007270:	f04f 0200 	mov.w	r2, #0
 8007274:	d123      	bne.n	80072be <_dtoa_r+0x5fe>
 8007276:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800727a:	4bb2      	ldr	r3, [pc, #712]	; (8007544 <_dtoa_r+0x884>)
 800727c:	f7f8 ff76 	bl	800016c <__adddf3>
 8007280:	4602      	mov	r2, r0
 8007282:	460b      	mov	r3, r1
 8007284:	4650      	mov	r0, sl
 8007286:	4659      	mov	r1, fp
 8007288:	f7f9 fbb6 	bl	80009f8 <__aeabi_dcmpgt>
 800728c:	2800      	cmp	r0, #0
 800728e:	d166      	bne.n	800735e <_dtoa_r+0x69e>
 8007290:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007294:	2000      	movs	r0, #0
 8007296:	49ab      	ldr	r1, [pc, #684]	; (8007544 <_dtoa_r+0x884>)
 8007298:	f7f8 ff66 	bl	8000168 <__aeabi_dsub>
 800729c:	4602      	mov	r2, r0
 800729e:	460b      	mov	r3, r1
 80072a0:	4650      	mov	r0, sl
 80072a2:	4659      	mov	r1, fp
 80072a4:	f7f9 fb8a 	bl	80009bc <__aeabi_dcmplt>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	f43f af23 	beq.w	80070f4 <_dtoa_r+0x434>
 80072ae:	463e      	mov	r6, r7
 80072b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80072b4:	3f01      	subs	r7, #1
 80072b6:	2b30      	cmp	r3, #48	; 0x30
 80072b8:	d0f9      	beq.n	80072ae <_dtoa_r+0x5ee>
 80072ba:	9503      	str	r5, [sp, #12]
 80072bc:	e03e      	b.n	800733c <_dtoa_r+0x67c>
 80072be:	4ba2      	ldr	r3, [pc, #648]	; (8007548 <_dtoa_r+0x888>)
 80072c0:	f7f9 f90a 	bl	80004d8 <__aeabi_dmul>
 80072c4:	4682      	mov	sl, r0
 80072c6:	468b      	mov	fp, r1
 80072c8:	e7be      	b.n	8007248 <_dtoa_r+0x588>
 80072ca:	4654      	mov	r4, sl
 80072cc:	f04f 0a00 	mov.w	sl, #0
 80072d0:	465d      	mov	r5, fp
 80072d2:	9e06      	ldr	r6, [sp, #24]
 80072d4:	f8df b270 	ldr.w	fp, [pc, #624]	; 8007548 <_dtoa_r+0x888>
 80072d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072dc:	4620      	mov	r0, r4
 80072de:	4629      	mov	r1, r5
 80072e0:	f7f9 fa24 	bl	800072c <__aeabi_ddiv>
 80072e4:	f7f9 fba8 	bl	8000a38 <__aeabi_d2iz>
 80072e8:	4607      	mov	r7, r0
 80072ea:	f7f9 f88b 	bl	8000404 <__aeabi_i2d>
 80072ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072f2:	f7f9 f8f1 	bl	80004d8 <__aeabi_dmul>
 80072f6:	4602      	mov	r2, r0
 80072f8:	460b      	mov	r3, r1
 80072fa:	4620      	mov	r0, r4
 80072fc:	4629      	mov	r1, r5
 80072fe:	f7f8 ff33 	bl	8000168 <__aeabi_dsub>
 8007302:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8007306:	f806 4b01 	strb.w	r4, [r6], #1
 800730a:	9c06      	ldr	r4, [sp, #24]
 800730c:	9d07      	ldr	r5, [sp, #28]
 800730e:	1b34      	subs	r4, r6, r4
 8007310:	42a5      	cmp	r5, r4
 8007312:	4602      	mov	r2, r0
 8007314:	460b      	mov	r3, r1
 8007316:	d133      	bne.n	8007380 <_dtoa_r+0x6c0>
 8007318:	f7f8 ff28 	bl	800016c <__adddf3>
 800731c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007320:	4604      	mov	r4, r0
 8007322:	460d      	mov	r5, r1
 8007324:	f7f9 fb68 	bl	80009f8 <__aeabi_dcmpgt>
 8007328:	b9c0      	cbnz	r0, 800735c <_dtoa_r+0x69c>
 800732a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800732e:	4620      	mov	r0, r4
 8007330:	4629      	mov	r1, r5
 8007332:	f7f9 fb39 	bl	80009a8 <__aeabi_dcmpeq>
 8007336:	b108      	cbz	r0, 800733c <_dtoa_r+0x67c>
 8007338:	07fb      	lsls	r3, r7, #31
 800733a:	d40f      	bmi.n	800735c <_dtoa_r+0x69c>
 800733c:	4648      	mov	r0, r9
 800733e:	4641      	mov	r1, r8
 8007340:	f000 feff 	bl	8008142 <_Bfree>
 8007344:	2300      	movs	r3, #0
 8007346:	9803      	ldr	r0, [sp, #12]
 8007348:	7033      	strb	r3, [r6, #0]
 800734a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800734c:	3001      	adds	r0, #1
 800734e:	6018      	str	r0, [r3, #0]
 8007350:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007352:	2b00      	cmp	r3, #0
 8007354:	f43f acea 	beq.w	8006d2c <_dtoa_r+0x6c>
 8007358:	601e      	str	r6, [r3, #0]
 800735a:	e4e7      	b.n	8006d2c <_dtoa_r+0x6c>
 800735c:	9d03      	ldr	r5, [sp, #12]
 800735e:	4633      	mov	r3, r6
 8007360:	461e      	mov	r6, r3
 8007362:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007366:	2a39      	cmp	r2, #57	; 0x39
 8007368:	d106      	bne.n	8007378 <_dtoa_r+0x6b8>
 800736a:	9a06      	ldr	r2, [sp, #24]
 800736c:	429a      	cmp	r2, r3
 800736e:	d1f7      	bne.n	8007360 <_dtoa_r+0x6a0>
 8007370:	2230      	movs	r2, #48	; 0x30
 8007372:	9906      	ldr	r1, [sp, #24]
 8007374:	3501      	adds	r5, #1
 8007376:	700a      	strb	r2, [r1, #0]
 8007378:	781a      	ldrb	r2, [r3, #0]
 800737a:	3201      	adds	r2, #1
 800737c:	701a      	strb	r2, [r3, #0]
 800737e:	e79c      	b.n	80072ba <_dtoa_r+0x5fa>
 8007380:	4652      	mov	r2, sl
 8007382:	465b      	mov	r3, fp
 8007384:	f7f9 f8a8 	bl	80004d8 <__aeabi_dmul>
 8007388:	2200      	movs	r2, #0
 800738a:	2300      	movs	r3, #0
 800738c:	4604      	mov	r4, r0
 800738e:	460d      	mov	r5, r1
 8007390:	f7f9 fb0a 	bl	80009a8 <__aeabi_dcmpeq>
 8007394:	2800      	cmp	r0, #0
 8007396:	d09f      	beq.n	80072d8 <_dtoa_r+0x618>
 8007398:	e7d0      	b.n	800733c <_dtoa_r+0x67c>
 800739a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800739c:	2a00      	cmp	r2, #0
 800739e:	f000 80cb 	beq.w	8007538 <_dtoa_r+0x878>
 80073a2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80073a4:	2a01      	cmp	r2, #1
 80073a6:	f300 80ae 	bgt.w	8007506 <_dtoa_r+0x846>
 80073aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80073ac:	2a00      	cmp	r2, #0
 80073ae:	f000 80a6 	beq.w	80074fe <_dtoa_r+0x83e>
 80073b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80073b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80073b8:	9e08      	ldr	r6, [sp, #32]
 80073ba:	9a08      	ldr	r2, [sp, #32]
 80073bc:	2101      	movs	r1, #1
 80073be:	441a      	add	r2, r3
 80073c0:	9208      	str	r2, [sp, #32]
 80073c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073c4:	4648      	mov	r0, r9
 80073c6:	441a      	add	r2, r3
 80073c8:	9209      	str	r2, [sp, #36]	; 0x24
 80073ca:	f000 ff5b 	bl	8008284 <__i2b>
 80073ce:	4605      	mov	r5, r0
 80073d0:	2e00      	cmp	r6, #0
 80073d2:	dd0c      	ble.n	80073ee <_dtoa_r+0x72e>
 80073d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	dd09      	ble.n	80073ee <_dtoa_r+0x72e>
 80073da:	42b3      	cmp	r3, r6
 80073dc:	bfa8      	it	ge
 80073de:	4633      	movge	r3, r6
 80073e0:	9a08      	ldr	r2, [sp, #32]
 80073e2:	1af6      	subs	r6, r6, r3
 80073e4:	1ad2      	subs	r2, r2, r3
 80073e6:	9208      	str	r2, [sp, #32]
 80073e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073ea:	1ad3      	subs	r3, r2, r3
 80073ec:	9309      	str	r3, [sp, #36]	; 0x24
 80073ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073f0:	b1f3      	cbz	r3, 8007430 <_dtoa_r+0x770>
 80073f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	f000 80a3 	beq.w	8007540 <_dtoa_r+0x880>
 80073fa:	2c00      	cmp	r4, #0
 80073fc:	dd10      	ble.n	8007420 <_dtoa_r+0x760>
 80073fe:	4629      	mov	r1, r5
 8007400:	4622      	mov	r2, r4
 8007402:	4648      	mov	r0, r9
 8007404:	f000 fff8 	bl	80083f8 <__pow5mult>
 8007408:	4642      	mov	r2, r8
 800740a:	4601      	mov	r1, r0
 800740c:	4605      	mov	r5, r0
 800740e:	4648      	mov	r0, r9
 8007410:	f000 ff4e 	bl	80082b0 <__multiply>
 8007414:	4607      	mov	r7, r0
 8007416:	4641      	mov	r1, r8
 8007418:	4648      	mov	r0, r9
 800741a:	f000 fe92 	bl	8008142 <_Bfree>
 800741e:	46b8      	mov	r8, r7
 8007420:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007422:	1b1a      	subs	r2, r3, r4
 8007424:	d004      	beq.n	8007430 <_dtoa_r+0x770>
 8007426:	4641      	mov	r1, r8
 8007428:	4648      	mov	r0, r9
 800742a:	f000 ffe5 	bl	80083f8 <__pow5mult>
 800742e:	4680      	mov	r8, r0
 8007430:	2101      	movs	r1, #1
 8007432:	4648      	mov	r0, r9
 8007434:	f000 ff26 	bl	8008284 <__i2b>
 8007438:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800743a:	4604      	mov	r4, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	f340 8085 	ble.w	800754c <_dtoa_r+0x88c>
 8007442:	461a      	mov	r2, r3
 8007444:	4601      	mov	r1, r0
 8007446:	4648      	mov	r0, r9
 8007448:	f000 ffd6 	bl	80083f8 <__pow5mult>
 800744c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800744e:	4604      	mov	r4, r0
 8007450:	2b01      	cmp	r3, #1
 8007452:	dd7e      	ble.n	8007552 <_dtoa_r+0x892>
 8007454:	2700      	movs	r7, #0
 8007456:	6923      	ldr	r3, [r4, #16]
 8007458:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800745c:	6918      	ldr	r0, [r3, #16]
 800745e:	f000 fec3 	bl	80081e8 <__hi0bits>
 8007462:	f1c0 0020 	rsb	r0, r0, #32
 8007466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007468:	4418      	add	r0, r3
 800746a:	f010 001f 	ands.w	r0, r0, #31
 800746e:	f000 808e 	beq.w	800758e <_dtoa_r+0x8ce>
 8007472:	f1c0 0320 	rsb	r3, r0, #32
 8007476:	2b04      	cmp	r3, #4
 8007478:	f340 8087 	ble.w	800758a <_dtoa_r+0x8ca>
 800747c:	f1c0 001c 	rsb	r0, r0, #28
 8007480:	9b08      	ldr	r3, [sp, #32]
 8007482:	4406      	add	r6, r0
 8007484:	4403      	add	r3, r0
 8007486:	9308      	str	r3, [sp, #32]
 8007488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800748a:	4403      	add	r3, r0
 800748c:	9309      	str	r3, [sp, #36]	; 0x24
 800748e:	9b08      	ldr	r3, [sp, #32]
 8007490:	2b00      	cmp	r3, #0
 8007492:	dd05      	ble.n	80074a0 <_dtoa_r+0x7e0>
 8007494:	4641      	mov	r1, r8
 8007496:	461a      	mov	r2, r3
 8007498:	4648      	mov	r0, r9
 800749a:	f000 ffed 	bl	8008478 <__lshift>
 800749e:	4680      	mov	r8, r0
 80074a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dd05      	ble.n	80074b2 <_dtoa_r+0x7f2>
 80074a6:	4621      	mov	r1, r4
 80074a8:	461a      	mov	r2, r3
 80074aa:	4648      	mov	r0, r9
 80074ac:	f000 ffe4 	bl	8008478 <__lshift>
 80074b0:	4604      	mov	r4, r0
 80074b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d06c      	beq.n	8007592 <_dtoa_r+0x8d2>
 80074b8:	4621      	mov	r1, r4
 80074ba:	4640      	mov	r0, r8
 80074bc:	f001 f848 	bl	8008550 <__mcmp>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	da66      	bge.n	8007592 <_dtoa_r+0x8d2>
 80074c4:	9b03      	ldr	r3, [sp, #12]
 80074c6:	4641      	mov	r1, r8
 80074c8:	3b01      	subs	r3, #1
 80074ca:	9303      	str	r3, [sp, #12]
 80074cc:	220a      	movs	r2, #10
 80074ce:	2300      	movs	r3, #0
 80074d0:	4648      	mov	r0, r9
 80074d2:	f000 fe3f 	bl	8008154 <__multadd>
 80074d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074d8:	4680      	mov	r8, r0
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f000 819f 	beq.w	800781e <_dtoa_r+0xb5e>
 80074e0:	2300      	movs	r3, #0
 80074e2:	4629      	mov	r1, r5
 80074e4:	220a      	movs	r2, #10
 80074e6:	4648      	mov	r0, r9
 80074e8:	f000 fe34 	bl	8008154 <__multadd>
 80074ec:	9b04      	ldr	r3, [sp, #16]
 80074ee:	4605      	mov	r5, r0
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	f300 8089 	bgt.w	8007608 <_dtoa_r+0x948>
 80074f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80074f8:	2b02      	cmp	r3, #2
 80074fa:	dc52      	bgt.n	80075a2 <_dtoa_r+0x8e2>
 80074fc:	e084      	b.n	8007608 <_dtoa_r+0x948>
 80074fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007500:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007504:	e757      	b.n	80073b6 <_dtoa_r+0x6f6>
 8007506:	9b07      	ldr	r3, [sp, #28]
 8007508:	1e5c      	subs	r4, r3, #1
 800750a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800750c:	42a3      	cmp	r3, r4
 800750e:	bfb7      	itett	lt
 8007510:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007512:	1b1c      	subge	r4, r3, r4
 8007514:	1ae2      	sublt	r2, r4, r3
 8007516:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007518:	bfbe      	ittt	lt
 800751a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800751c:	189b      	addlt	r3, r3, r2
 800751e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007520:	9b07      	ldr	r3, [sp, #28]
 8007522:	bfb8      	it	lt
 8007524:	2400      	movlt	r4, #0
 8007526:	2b00      	cmp	r3, #0
 8007528:	bfb7      	itett	lt
 800752a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800752e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8007532:	1a9e      	sublt	r6, r3, r2
 8007534:	2300      	movlt	r3, #0
 8007536:	e740      	b.n	80073ba <_dtoa_r+0x6fa>
 8007538:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800753a:	9e08      	ldr	r6, [sp, #32]
 800753c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800753e:	e747      	b.n	80073d0 <_dtoa_r+0x710>
 8007540:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007542:	e770      	b.n	8007426 <_dtoa_r+0x766>
 8007544:	3fe00000 	.word	0x3fe00000
 8007548:	40240000 	.word	0x40240000
 800754c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800754e:	2b01      	cmp	r3, #1
 8007550:	dc17      	bgt.n	8007582 <_dtoa_r+0x8c2>
 8007552:	f1ba 0f00 	cmp.w	sl, #0
 8007556:	d114      	bne.n	8007582 <_dtoa_r+0x8c2>
 8007558:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800755c:	b99b      	cbnz	r3, 8007586 <_dtoa_r+0x8c6>
 800755e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8007562:	0d3f      	lsrs	r7, r7, #20
 8007564:	053f      	lsls	r7, r7, #20
 8007566:	b137      	cbz	r7, 8007576 <_dtoa_r+0x8b6>
 8007568:	2701      	movs	r7, #1
 800756a:	9b08      	ldr	r3, [sp, #32]
 800756c:	3301      	adds	r3, #1
 800756e:	9308      	str	r3, [sp, #32]
 8007570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007572:	3301      	adds	r3, #1
 8007574:	9309      	str	r3, [sp, #36]	; 0x24
 8007576:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007578:	2b00      	cmp	r3, #0
 800757a:	f47f af6c 	bne.w	8007456 <_dtoa_r+0x796>
 800757e:	2001      	movs	r0, #1
 8007580:	e771      	b.n	8007466 <_dtoa_r+0x7a6>
 8007582:	2700      	movs	r7, #0
 8007584:	e7f7      	b.n	8007576 <_dtoa_r+0x8b6>
 8007586:	4657      	mov	r7, sl
 8007588:	e7f5      	b.n	8007576 <_dtoa_r+0x8b6>
 800758a:	d080      	beq.n	800748e <_dtoa_r+0x7ce>
 800758c:	4618      	mov	r0, r3
 800758e:	301c      	adds	r0, #28
 8007590:	e776      	b.n	8007480 <_dtoa_r+0x7c0>
 8007592:	9b07      	ldr	r3, [sp, #28]
 8007594:	2b00      	cmp	r3, #0
 8007596:	dc31      	bgt.n	80075fc <_dtoa_r+0x93c>
 8007598:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800759a:	2b02      	cmp	r3, #2
 800759c:	dd2e      	ble.n	80075fc <_dtoa_r+0x93c>
 800759e:	9b07      	ldr	r3, [sp, #28]
 80075a0:	9304      	str	r3, [sp, #16]
 80075a2:	9b04      	ldr	r3, [sp, #16]
 80075a4:	b963      	cbnz	r3, 80075c0 <_dtoa_r+0x900>
 80075a6:	4621      	mov	r1, r4
 80075a8:	2205      	movs	r2, #5
 80075aa:	4648      	mov	r0, r9
 80075ac:	f000 fdd2 	bl	8008154 <__multadd>
 80075b0:	4601      	mov	r1, r0
 80075b2:	4604      	mov	r4, r0
 80075b4:	4640      	mov	r0, r8
 80075b6:	f000 ffcb 	bl	8008550 <__mcmp>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	f73f adc4 	bgt.w	8007148 <_dtoa_r+0x488>
 80075c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075c2:	9e06      	ldr	r6, [sp, #24]
 80075c4:	43db      	mvns	r3, r3
 80075c6:	9303      	str	r3, [sp, #12]
 80075c8:	2700      	movs	r7, #0
 80075ca:	4621      	mov	r1, r4
 80075cc:	4648      	mov	r0, r9
 80075ce:	f000 fdb8 	bl	8008142 <_Bfree>
 80075d2:	2d00      	cmp	r5, #0
 80075d4:	f43f aeb2 	beq.w	800733c <_dtoa_r+0x67c>
 80075d8:	b12f      	cbz	r7, 80075e6 <_dtoa_r+0x926>
 80075da:	42af      	cmp	r7, r5
 80075dc:	d003      	beq.n	80075e6 <_dtoa_r+0x926>
 80075de:	4639      	mov	r1, r7
 80075e0:	4648      	mov	r0, r9
 80075e2:	f000 fdae 	bl	8008142 <_Bfree>
 80075e6:	4629      	mov	r1, r5
 80075e8:	4648      	mov	r0, r9
 80075ea:	f000 fdaa 	bl	8008142 <_Bfree>
 80075ee:	e6a5      	b.n	800733c <_dtoa_r+0x67c>
 80075f0:	2400      	movs	r4, #0
 80075f2:	4625      	mov	r5, r4
 80075f4:	e7e4      	b.n	80075c0 <_dtoa_r+0x900>
 80075f6:	9503      	str	r5, [sp, #12]
 80075f8:	4625      	mov	r5, r4
 80075fa:	e5a5      	b.n	8007148 <_dtoa_r+0x488>
 80075fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 80c4 	beq.w	800778c <_dtoa_r+0xacc>
 8007604:	9b07      	ldr	r3, [sp, #28]
 8007606:	9304      	str	r3, [sp, #16]
 8007608:	2e00      	cmp	r6, #0
 800760a:	dd05      	ble.n	8007618 <_dtoa_r+0x958>
 800760c:	4629      	mov	r1, r5
 800760e:	4632      	mov	r2, r6
 8007610:	4648      	mov	r0, r9
 8007612:	f000 ff31 	bl	8008478 <__lshift>
 8007616:	4605      	mov	r5, r0
 8007618:	2f00      	cmp	r7, #0
 800761a:	d058      	beq.n	80076ce <_dtoa_r+0xa0e>
 800761c:	4648      	mov	r0, r9
 800761e:	6869      	ldr	r1, [r5, #4]
 8007620:	f000 fd6a 	bl	80080f8 <_Balloc>
 8007624:	4606      	mov	r6, r0
 8007626:	b920      	cbnz	r0, 8007632 <_dtoa_r+0x972>
 8007628:	4602      	mov	r2, r0
 800762a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800762e:	4b80      	ldr	r3, [pc, #512]	; (8007830 <_dtoa_r+0xb70>)
 8007630:	e47f      	b.n	8006f32 <_dtoa_r+0x272>
 8007632:	692a      	ldr	r2, [r5, #16]
 8007634:	f105 010c 	add.w	r1, r5, #12
 8007638:	3202      	adds	r2, #2
 800763a:	0092      	lsls	r2, r2, #2
 800763c:	300c      	adds	r0, #12
 800763e:	f000 fd33 	bl	80080a8 <memcpy>
 8007642:	2201      	movs	r2, #1
 8007644:	4631      	mov	r1, r6
 8007646:	4648      	mov	r0, r9
 8007648:	f000 ff16 	bl	8008478 <__lshift>
 800764c:	462f      	mov	r7, r5
 800764e:	4605      	mov	r5, r0
 8007650:	9b06      	ldr	r3, [sp, #24]
 8007652:	9a06      	ldr	r2, [sp, #24]
 8007654:	3301      	adds	r3, #1
 8007656:	9307      	str	r3, [sp, #28]
 8007658:	9b04      	ldr	r3, [sp, #16]
 800765a:	4413      	add	r3, r2
 800765c:	930a      	str	r3, [sp, #40]	; 0x28
 800765e:	f00a 0301 	and.w	r3, sl, #1
 8007662:	9309      	str	r3, [sp, #36]	; 0x24
 8007664:	9b07      	ldr	r3, [sp, #28]
 8007666:	4621      	mov	r1, r4
 8007668:	4640      	mov	r0, r8
 800766a:	f103 3bff 	add.w	fp, r3, #4294967295
 800766e:	f7ff fa99 	bl	8006ba4 <quorem>
 8007672:	4639      	mov	r1, r7
 8007674:	9004      	str	r0, [sp, #16]
 8007676:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800767a:	4640      	mov	r0, r8
 800767c:	f000 ff68 	bl	8008550 <__mcmp>
 8007680:	462a      	mov	r2, r5
 8007682:	9008      	str	r0, [sp, #32]
 8007684:	4621      	mov	r1, r4
 8007686:	4648      	mov	r0, r9
 8007688:	f000 ff7e 	bl	8008588 <__mdiff>
 800768c:	68c2      	ldr	r2, [r0, #12]
 800768e:	4606      	mov	r6, r0
 8007690:	b9fa      	cbnz	r2, 80076d2 <_dtoa_r+0xa12>
 8007692:	4601      	mov	r1, r0
 8007694:	4640      	mov	r0, r8
 8007696:	f000 ff5b 	bl	8008550 <__mcmp>
 800769a:	4602      	mov	r2, r0
 800769c:	4631      	mov	r1, r6
 800769e:	4648      	mov	r0, r9
 80076a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80076a2:	f000 fd4e 	bl	8008142 <_Bfree>
 80076a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80076a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076aa:	9e07      	ldr	r6, [sp, #28]
 80076ac:	ea43 0102 	orr.w	r1, r3, r2
 80076b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076b2:	430b      	orrs	r3, r1
 80076b4:	d10f      	bne.n	80076d6 <_dtoa_r+0xa16>
 80076b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80076ba:	d028      	beq.n	800770e <_dtoa_r+0xa4e>
 80076bc:	9b08      	ldr	r3, [sp, #32]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	dd02      	ble.n	80076c8 <_dtoa_r+0xa08>
 80076c2:	9b04      	ldr	r3, [sp, #16]
 80076c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80076c8:	f88b a000 	strb.w	sl, [fp]
 80076cc:	e77d      	b.n	80075ca <_dtoa_r+0x90a>
 80076ce:	4628      	mov	r0, r5
 80076d0:	e7bc      	b.n	800764c <_dtoa_r+0x98c>
 80076d2:	2201      	movs	r2, #1
 80076d4:	e7e2      	b.n	800769c <_dtoa_r+0x9dc>
 80076d6:	9b08      	ldr	r3, [sp, #32]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	db04      	blt.n	80076e6 <_dtoa_r+0xa26>
 80076dc:	9920      	ldr	r1, [sp, #128]	; 0x80
 80076de:	430b      	orrs	r3, r1
 80076e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076e2:	430b      	orrs	r3, r1
 80076e4:	d120      	bne.n	8007728 <_dtoa_r+0xa68>
 80076e6:	2a00      	cmp	r2, #0
 80076e8:	ddee      	ble.n	80076c8 <_dtoa_r+0xa08>
 80076ea:	4641      	mov	r1, r8
 80076ec:	2201      	movs	r2, #1
 80076ee:	4648      	mov	r0, r9
 80076f0:	f000 fec2 	bl	8008478 <__lshift>
 80076f4:	4621      	mov	r1, r4
 80076f6:	4680      	mov	r8, r0
 80076f8:	f000 ff2a 	bl	8008550 <__mcmp>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	dc03      	bgt.n	8007708 <_dtoa_r+0xa48>
 8007700:	d1e2      	bne.n	80076c8 <_dtoa_r+0xa08>
 8007702:	f01a 0f01 	tst.w	sl, #1
 8007706:	d0df      	beq.n	80076c8 <_dtoa_r+0xa08>
 8007708:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800770c:	d1d9      	bne.n	80076c2 <_dtoa_r+0xa02>
 800770e:	2339      	movs	r3, #57	; 0x39
 8007710:	f88b 3000 	strb.w	r3, [fp]
 8007714:	4633      	mov	r3, r6
 8007716:	461e      	mov	r6, r3
 8007718:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800771c:	3b01      	subs	r3, #1
 800771e:	2a39      	cmp	r2, #57	; 0x39
 8007720:	d06a      	beq.n	80077f8 <_dtoa_r+0xb38>
 8007722:	3201      	adds	r2, #1
 8007724:	701a      	strb	r2, [r3, #0]
 8007726:	e750      	b.n	80075ca <_dtoa_r+0x90a>
 8007728:	2a00      	cmp	r2, #0
 800772a:	dd07      	ble.n	800773c <_dtoa_r+0xa7c>
 800772c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007730:	d0ed      	beq.n	800770e <_dtoa_r+0xa4e>
 8007732:	f10a 0301 	add.w	r3, sl, #1
 8007736:	f88b 3000 	strb.w	r3, [fp]
 800773a:	e746      	b.n	80075ca <_dtoa_r+0x90a>
 800773c:	9b07      	ldr	r3, [sp, #28]
 800773e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007740:	f803 ac01 	strb.w	sl, [r3, #-1]
 8007744:	4293      	cmp	r3, r2
 8007746:	d041      	beq.n	80077cc <_dtoa_r+0xb0c>
 8007748:	4641      	mov	r1, r8
 800774a:	2300      	movs	r3, #0
 800774c:	220a      	movs	r2, #10
 800774e:	4648      	mov	r0, r9
 8007750:	f000 fd00 	bl	8008154 <__multadd>
 8007754:	42af      	cmp	r7, r5
 8007756:	4680      	mov	r8, r0
 8007758:	f04f 0300 	mov.w	r3, #0
 800775c:	f04f 020a 	mov.w	r2, #10
 8007760:	4639      	mov	r1, r7
 8007762:	4648      	mov	r0, r9
 8007764:	d107      	bne.n	8007776 <_dtoa_r+0xab6>
 8007766:	f000 fcf5 	bl	8008154 <__multadd>
 800776a:	4607      	mov	r7, r0
 800776c:	4605      	mov	r5, r0
 800776e:	9b07      	ldr	r3, [sp, #28]
 8007770:	3301      	adds	r3, #1
 8007772:	9307      	str	r3, [sp, #28]
 8007774:	e776      	b.n	8007664 <_dtoa_r+0x9a4>
 8007776:	f000 fced 	bl	8008154 <__multadd>
 800777a:	4629      	mov	r1, r5
 800777c:	4607      	mov	r7, r0
 800777e:	2300      	movs	r3, #0
 8007780:	220a      	movs	r2, #10
 8007782:	4648      	mov	r0, r9
 8007784:	f000 fce6 	bl	8008154 <__multadd>
 8007788:	4605      	mov	r5, r0
 800778a:	e7f0      	b.n	800776e <_dtoa_r+0xaae>
 800778c:	9b07      	ldr	r3, [sp, #28]
 800778e:	9304      	str	r3, [sp, #16]
 8007790:	9e06      	ldr	r6, [sp, #24]
 8007792:	4621      	mov	r1, r4
 8007794:	4640      	mov	r0, r8
 8007796:	f7ff fa05 	bl	8006ba4 <quorem>
 800779a:	9b06      	ldr	r3, [sp, #24]
 800779c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80077a0:	f806 ab01 	strb.w	sl, [r6], #1
 80077a4:	1af2      	subs	r2, r6, r3
 80077a6:	9b04      	ldr	r3, [sp, #16]
 80077a8:	4293      	cmp	r3, r2
 80077aa:	dd07      	ble.n	80077bc <_dtoa_r+0xafc>
 80077ac:	4641      	mov	r1, r8
 80077ae:	2300      	movs	r3, #0
 80077b0:	220a      	movs	r2, #10
 80077b2:	4648      	mov	r0, r9
 80077b4:	f000 fcce 	bl	8008154 <__multadd>
 80077b8:	4680      	mov	r8, r0
 80077ba:	e7ea      	b.n	8007792 <_dtoa_r+0xad2>
 80077bc:	9b04      	ldr	r3, [sp, #16]
 80077be:	2700      	movs	r7, #0
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	bfcc      	ite	gt
 80077c4:	461e      	movgt	r6, r3
 80077c6:	2601      	movle	r6, #1
 80077c8:	9b06      	ldr	r3, [sp, #24]
 80077ca:	441e      	add	r6, r3
 80077cc:	4641      	mov	r1, r8
 80077ce:	2201      	movs	r2, #1
 80077d0:	4648      	mov	r0, r9
 80077d2:	f000 fe51 	bl	8008478 <__lshift>
 80077d6:	4621      	mov	r1, r4
 80077d8:	4680      	mov	r8, r0
 80077da:	f000 feb9 	bl	8008550 <__mcmp>
 80077de:	2800      	cmp	r0, #0
 80077e0:	dc98      	bgt.n	8007714 <_dtoa_r+0xa54>
 80077e2:	d102      	bne.n	80077ea <_dtoa_r+0xb2a>
 80077e4:	f01a 0f01 	tst.w	sl, #1
 80077e8:	d194      	bne.n	8007714 <_dtoa_r+0xa54>
 80077ea:	4633      	mov	r3, r6
 80077ec:	461e      	mov	r6, r3
 80077ee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80077f2:	2a30      	cmp	r2, #48	; 0x30
 80077f4:	d0fa      	beq.n	80077ec <_dtoa_r+0xb2c>
 80077f6:	e6e8      	b.n	80075ca <_dtoa_r+0x90a>
 80077f8:	9a06      	ldr	r2, [sp, #24]
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d18b      	bne.n	8007716 <_dtoa_r+0xa56>
 80077fe:	9b03      	ldr	r3, [sp, #12]
 8007800:	3301      	adds	r3, #1
 8007802:	9303      	str	r3, [sp, #12]
 8007804:	2331      	movs	r3, #49	; 0x31
 8007806:	7013      	strb	r3, [r2, #0]
 8007808:	e6df      	b.n	80075ca <_dtoa_r+0x90a>
 800780a:	4b0a      	ldr	r3, [pc, #40]	; (8007834 <_dtoa_r+0xb74>)
 800780c:	f7ff baaa 	b.w	8006d64 <_dtoa_r+0xa4>
 8007810:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007812:	2b00      	cmp	r3, #0
 8007814:	f47f aa8e 	bne.w	8006d34 <_dtoa_r+0x74>
 8007818:	4b07      	ldr	r3, [pc, #28]	; (8007838 <_dtoa_r+0xb78>)
 800781a:	f7ff baa3 	b.w	8006d64 <_dtoa_r+0xa4>
 800781e:	9b04      	ldr	r3, [sp, #16]
 8007820:	2b00      	cmp	r3, #0
 8007822:	dcb5      	bgt.n	8007790 <_dtoa_r+0xad0>
 8007824:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007826:	2b02      	cmp	r3, #2
 8007828:	f73f aebb 	bgt.w	80075a2 <_dtoa_r+0x8e2>
 800782c:	e7b0      	b.n	8007790 <_dtoa_r+0xad0>
 800782e:	bf00      	nop
 8007830:	0800a289 	.word	0x0800a289
 8007834:	0800a23a 	.word	0x0800a23a
 8007838:	0800a280 	.word	0x0800a280

0800783c <__sflush_r>:
 800783c:	898b      	ldrh	r3, [r1, #12]
 800783e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007842:	4605      	mov	r5, r0
 8007844:	0718      	lsls	r0, r3, #28
 8007846:	460c      	mov	r4, r1
 8007848:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800784c:	d45f      	bmi.n	800790e <__sflush_r+0xd2>
 800784e:	684b      	ldr	r3, [r1, #4]
 8007850:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007854:	2b00      	cmp	r3, #0
 8007856:	818a      	strh	r2, [r1, #12]
 8007858:	dc05      	bgt.n	8007866 <__sflush_r+0x2a>
 800785a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800785c:	2b00      	cmp	r3, #0
 800785e:	dc02      	bgt.n	8007866 <__sflush_r+0x2a>
 8007860:	2000      	movs	r0, #0
 8007862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007866:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007868:	2e00      	cmp	r6, #0
 800786a:	d0f9      	beq.n	8007860 <__sflush_r+0x24>
 800786c:	2300      	movs	r3, #0
 800786e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007872:	682f      	ldr	r7, [r5, #0]
 8007874:	602b      	str	r3, [r5, #0]
 8007876:	d036      	beq.n	80078e6 <__sflush_r+0xaa>
 8007878:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800787a:	89a3      	ldrh	r3, [r4, #12]
 800787c:	075a      	lsls	r2, r3, #29
 800787e:	d505      	bpl.n	800788c <__sflush_r+0x50>
 8007880:	6863      	ldr	r3, [r4, #4]
 8007882:	1ac0      	subs	r0, r0, r3
 8007884:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007886:	b10b      	cbz	r3, 800788c <__sflush_r+0x50>
 8007888:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800788a:	1ac0      	subs	r0, r0, r3
 800788c:	2300      	movs	r3, #0
 800788e:	4602      	mov	r2, r0
 8007890:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007892:	4628      	mov	r0, r5
 8007894:	69e1      	ldr	r1, [r4, #28]
 8007896:	47b0      	blx	r6
 8007898:	1c43      	adds	r3, r0, #1
 800789a:	89a3      	ldrh	r3, [r4, #12]
 800789c:	d106      	bne.n	80078ac <__sflush_r+0x70>
 800789e:	6829      	ldr	r1, [r5, #0]
 80078a0:	291d      	cmp	r1, #29
 80078a2:	d830      	bhi.n	8007906 <__sflush_r+0xca>
 80078a4:	4a2b      	ldr	r2, [pc, #172]	; (8007954 <__sflush_r+0x118>)
 80078a6:	40ca      	lsrs	r2, r1
 80078a8:	07d6      	lsls	r6, r2, #31
 80078aa:	d52c      	bpl.n	8007906 <__sflush_r+0xca>
 80078ac:	2200      	movs	r2, #0
 80078ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078b2:	b21b      	sxth	r3, r3
 80078b4:	6062      	str	r2, [r4, #4]
 80078b6:	6922      	ldr	r2, [r4, #16]
 80078b8:	04d9      	lsls	r1, r3, #19
 80078ba:	81a3      	strh	r3, [r4, #12]
 80078bc:	6022      	str	r2, [r4, #0]
 80078be:	d504      	bpl.n	80078ca <__sflush_r+0x8e>
 80078c0:	1c42      	adds	r2, r0, #1
 80078c2:	d101      	bne.n	80078c8 <__sflush_r+0x8c>
 80078c4:	682b      	ldr	r3, [r5, #0]
 80078c6:	b903      	cbnz	r3, 80078ca <__sflush_r+0x8e>
 80078c8:	6520      	str	r0, [r4, #80]	; 0x50
 80078ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80078cc:	602f      	str	r7, [r5, #0]
 80078ce:	2900      	cmp	r1, #0
 80078d0:	d0c6      	beq.n	8007860 <__sflush_r+0x24>
 80078d2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80078d6:	4299      	cmp	r1, r3
 80078d8:	d002      	beq.n	80078e0 <__sflush_r+0xa4>
 80078da:	4628      	mov	r0, r5
 80078dc:	f000 f938 	bl	8007b50 <_free_r>
 80078e0:	2000      	movs	r0, #0
 80078e2:	6320      	str	r0, [r4, #48]	; 0x30
 80078e4:	e7bd      	b.n	8007862 <__sflush_r+0x26>
 80078e6:	69e1      	ldr	r1, [r4, #28]
 80078e8:	2301      	movs	r3, #1
 80078ea:	4628      	mov	r0, r5
 80078ec:	47b0      	blx	r6
 80078ee:	1c41      	adds	r1, r0, #1
 80078f0:	d1c3      	bne.n	800787a <__sflush_r+0x3e>
 80078f2:	682b      	ldr	r3, [r5, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d0c0      	beq.n	800787a <__sflush_r+0x3e>
 80078f8:	2b1d      	cmp	r3, #29
 80078fa:	d001      	beq.n	8007900 <__sflush_r+0xc4>
 80078fc:	2b16      	cmp	r3, #22
 80078fe:	d101      	bne.n	8007904 <__sflush_r+0xc8>
 8007900:	602f      	str	r7, [r5, #0]
 8007902:	e7ad      	b.n	8007860 <__sflush_r+0x24>
 8007904:	89a3      	ldrh	r3, [r4, #12]
 8007906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800790a:	81a3      	strh	r3, [r4, #12]
 800790c:	e7a9      	b.n	8007862 <__sflush_r+0x26>
 800790e:	690f      	ldr	r7, [r1, #16]
 8007910:	2f00      	cmp	r7, #0
 8007912:	d0a5      	beq.n	8007860 <__sflush_r+0x24>
 8007914:	079b      	lsls	r3, r3, #30
 8007916:	bf18      	it	ne
 8007918:	2300      	movne	r3, #0
 800791a:	680e      	ldr	r6, [r1, #0]
 800791c:	bf08      	it	eq
 800791e:	694b      	ldreq	r3, [r1, #20]
 8007920:	eba6 0807 	sub.w	r8, r6, r7
 8007924:	600f      	str	r7, [r1, #0]
 8007926:	608b      	str	r3, [r1, #8]
 8007928:	f1b8 0f00 	cmp.w	r8, #0
 800792c:	dd98      	ble.n	8007860 <__sflush_r+0x24>
 800792e:	4643      	mov	r3, r8
 8007930:	463a      	mov	r2, r7
 8007932:	4628      	mov	r0, r5
 8007934:	69e1      	ldr	r1, [r4, #28]
 8007936:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007938:	47b0      	blx	r6
 800793a:	2800      	cmp	r0, #0
 800793c:	dc06      	bgt.n	800794c <__sflush_r+0x110>
 800793e:	89a3      	ldrh	r3, [r4, #12]
 8007940:	f04f 30ff 	mov.w	r0, #4294967295
 8007944:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007948:	81a3      	strh	r3, [r4, #12]
 800794a:	e78a      	b.n	8007862 <__sflush_r+0x26>
 800794c:	4407      	add	r7, r0
 800794e:	eba8 0800 	sub.w	r8, r8, r0
 8007952:	e7e9      	b.n	8007928 <__sflush_r+0xec>
 8007954:	20400001 	.word	0x20400001

08007958 <_fflush_r>:
 8007958:	b538      	push	{r3, r4, r5, lr}
 800795a:	460c      	mov	r4, r1
 800795c:	4605      	mov	r5, r0
 800795e:	b118      	cbz	r0, 8007968 <_fflush_r+0x10>
 8007960:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007962:	b90b      	cbnz	r3, 8007968 <_fflush_r+0x10>
 8007964:	f000 f864 	bl	8007a30 <__sinit>
 8007968:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800796c:	b1b8      	cbz	r0, 800799e <_fflush_r+0x46>
 800796e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007970:	07db      	lsls	r3, r3, #31
 8007972:	d404      	bmi.n	800797e <_fflush_r+0x26>
 8007974:	0581      	lsls	r1, r0, #22
 8007976:	d402      	bmi.n	800797e <_fflush_r+0x26>
 8007978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800797a:	f000 fb19 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 800797e:	4628      	mov	r0, r5
 8007980:	4621      	mov	r1, r4
 8007982:	f7ff ff5b 	bl	800783c <__sflush_r>
 8007986:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007988:	4605      	mov	r5, r0
 800798a:	07da      	lsls	r2, r3, #31
 800798c:	d405      	bmi.n	800799a <_fflush_r+0x42>
 800798e:	89a3      	ldrh	r3, [r4, #12]
 8007990:	059b      	lsls	r3, r3, #22
 8007992:	d402      	bmi.n	800799a <_fflush_r+0x42>
 8007994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007996:	f000 fb0c 	bl	8007fb2 <__retarget_lock_release_recursive>
 800799a:	4628      	mov	r0, r5
 800799c:	bd38      	pop	{r3, r4, r5, pc}
 800799e:	4605      	mov	r5, r0
 80079a0:	e7fb      	b.n	800799a <_fflush_r+0x42>
	...

080079a4 <std>:
 80079a4:	2300      	movs	r3, #0
 80079a6:	b510      	push	{r4, lr}
 80079a8:	4604      	mov	r4, r0
 80079aa:	e9c0 3300 	strd	r3, r3, [r0]
 80079ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80079b2:	6083      	str	r3, [r0, #8]
 80079b4:	8181      	strh	r1, [r0, #12]
 80079b6:	6643      	str	r3, [r0, #100]	; 0x64
 80079b8:	81c2      	strh	r2, [r0, #14]
 80079ba:	6183      	str	r3, [r0, #24]
 80079bc:	4619      	mov	r1, r3
 80079be:	2208      	movs	r2, #8
 80079c0:	305c      	adds	r0, #92	; 0x5c
 80079c2:	f7fc fb2b 	bl	800401c <memset>
 80079c6:	4b07      	ldr	r3, [pc, #28]	; (80079e4 <std+0x40>)
 80079c8:	61e4      	str	r4, [r4, #28]
 80079ca:	6223      	str	r3, [r4, #32]
 80079cc:	4b06      	ldr	r3, [pc, #24]	; (80079e8 <std+0x44>)
 80079ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80079d2:	6263      	str	r3, [r4, #36]	; 0x24
 80079d4:	4b05      	ldr	r3, [pc, #20]	; (80079ec <std+0x48>)
 80079d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80079d8:	4b05      	ldr	r3, [pc, #20]	; (80079f0 <std+0x4c>)
 80079da:	62e3      	str	r3, [r4, #44]	; 0x2c
 80079dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079e0:	f000 bae4 	b.w	8007fac <__retarget_lock_init_recursive>
 80079e4:	08008b1d 	.word	0x08008b1d
 80079e8:	08008b3f 	.word	0x08008b3f
 80079ec:	08008b77 	.word	0x08008b77
 80079f0:	08008b9b 	.word	0x08008b9b

080079f4 <_cleanup_r>:
 80079f4:	4901      	ldr	r1, [pc, #4]	; (80079fc <_cleanup_r+0x8>)
 80079f6:	f000 bab5 	b.w	8007f64 <_fwalk_reent>
 80079fa:	bf00      	nop
 80079fc:	08009801 	.word	0x08009801

08007a00 <__sfp_lock_acquire>:
 8007a00:	4801      	ldr	r0, [pc, #4]	; (8007a08 <__sfp_lock_acquire+0x8>)
 8007a02:	f000 bad5 	b.w	8007fb0 <__retarget_lock_acquire_recursive>
 8007a06:	bf00      	nop
 8007a08:	20000ed0 	.word	0x20000ed0

08007a0c <__sfp_lock_release>:
 8007a0c:	4801      	ldr	r0, [pc, #4]	; (8007a14 <__sfp_lock_release+0x8>)
 8007a0e:	f000 bad0 	b.w	8007fb2 <__retarget_lock_release_recursive>
 8007a12:	bf00      	nop
 8007a14:	20000ed0 	.word	0x20000ed0

08007a18 <__sinit_lock_acquire>:
 8007a18:	4801      	ldr	r0, [pc, #4]	; (8007a20 <__sinit_lock_acquire+0x8>)
 8007a1a:	f000 bac9 	b.w	8007fb0 <__retarget_lock_acquire_recursive>
 8007a1e:	bf00      	nop
 8007a20:	20000ecb 	.word	0x20000ecb

08007a24 <__sinit_lock_release>:
 8007a24:	4801      	ldr	r0, [pc, #4]	; (8007a2c <__sinit_lock_release+0x8>)
 8007a26:	f000 bac4 	b.w	8007fb2 <__retarget_lock_release_recursive>
 8007a2a:	bf00      	nop
 8007a2c:	20000ecb 	.word	0x20000ecb

08007a30 <__sinit>:
 8007a30:	b510      	push	{r4, lr}
 8007a32:	4604      	mov	r4, r0
 8007a34:	f7ff fff0 	bl	8007a18 <__sinit_lock_acquire>
 8007a38:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007a3a:	b11a      	cbz	r2, 8007a44 <__sinit+0x14>
 8007a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a40:	f7ff bff0 	b.w	8007a24 <__sinit_lock_release>
 8007a44:	4b0d      	ldr	r3, [pc, #52]	; (8007a7c <__sinit+0x4c>)
 8007a46:	2104      	movs	r1, #4
 8007a48:	63e3      	str	r3, [r4, #60]	; 0x3c
 8007a4a:	2303      	movs	r3, #3
 8007a4c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8007a50:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8007a54:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8007a58:	6860      	ldr	r0, [r4, #4]
 8007a5a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8007a5e:	f7ff ffa1 	bl	80079a4 <std>
 8007a62:	2201      	movs	r2, #1
 8007a64:	2109      	movs	r1, #9
 8007a66:	68a0      	ldr	r0, [r4, #8]
 8007a68:	f7ff ff9c 	bl	80079a4 <std>
 8007a6c:	2202      	movs	r2, #2
 8007a6e:	2112      	movs	r1, #18
 8007a70:	68e0      	ldr	r0, [r4, #12]
 8007a72:	f7ff ff97 	bl	80079a4 <std>
 8007a76:	2301      	movs	r3, #1
 8007a78:	63a3      	str	r3, [r4, #56]	; 0x38
 8007a7a:	e7df      	b.n	8007a3c <__sinit+0xc>
 8007a7c:	080079f5 	.word	0x080079f5

08007a80 <__libc_fini_array>:
 8007a80:	b538      	push	{r3, r4, r5, lr}
 8007a82:	4d07      	ldr	r5, [pc, #28]	; (8007aa0 <__libc_fini_array+0x20>)
 8007a84:	4c07      	ldr	r4, [pc, #28]	; (8007aa4 <__libc_fini_array+0x24>)
 8007a86:	1b64      	subs	r4, r4, r5
 8007a88:	10a4      	asrs	r4, r4, #2
 8007a8a:	b91c      	cbnz	r4, 8007a94 <__libc_fini_array+0x14>
 8007a8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a90:	f002 b960 	b.w	8009d54 <_fini>
 8007a94:	3c01      	subs	r4, #1
 8007a96:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8007a9a:	4798      	blx	r3
 8007a9c:	e7f5      	b.n	8007a8a <__libc_fini_array+0xa>
 8007a9e:	bf00      	nop
 8007aa0:	0800a5d4 	.word	0x0800a5d4
 8007aa4:	0800a5d8 	.word	0x0800a5d8

08007aa8 <_malloc_trim_r>:
 8007aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aac:	4606      	mov	r6, r0
 8007aae:	2008      	movs	r0, #8
 8007ab0:	460c      	mov	r4, r1
 8007ab2:	f7fd fd67 	bl	8005584 <sysconf>
 8007ab6:	4680      	mov	r8, r0
 8007ab8:	4f22      	ldr	r7, [pc, #136]	; (8007b44 <_malloc_trim_r+0x9c>)
 8007aba:	4630      	mov	r0, r6
 8007abc:	f7fc fab6 	bl	800402c <__malloc_lock>
 8007ac0:	68bb      	ldr	r3, [r7, #8]
 8007ac2:	685d      	ldr	r5, [r3, #4]
 8007ac4:	f025 0503 	bic.w	r5, r5, #3
 8007ac8:	1b2c      	subs	r4, r5, r4
 8007aca:	3c11      	subs	r4, #17
 8007acc:	4444      	add	r4, r8
 8007ace:	fbb4 f4f8 	udiv	r4, r4, r8
 8007ad2:	3c01      	subs	r4, #1
 8007ad4:	fb08 f404 	mul.w	r4, r8, r4
 8007ad8:	45a0      	cmp	r8, r4
 8007ada:	dd05      	ble.n	8007ae8 <_malloc_trim_r+0x40>
 8007adc:	4630      	mov	r0, r6
 8007ade:	f7fc faab 	bl	8004038 <__malloc_unlock>
 8007ae2:	2000      	movs	r0, #0
 8007ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ae8:	2100      	movs	r1, #0
 8007aea:	4630      	mov	r0, r6
 8007aec:	f7f9 fb92 	bl	8001214 <_sbrk_r>
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	442b      	add	r3, r5
 8007af4:	4298      	cmp	r0, r3
 8007af6:	d1f1      	bne.n	8007adc <_malloc_trim_r+0x34>
 8007af8:	4630      	mov	r0, r6
 8007afa:	4261      	negs	r1, r4
 8007afc:	f7f9 fb8a 	bl	8001214 <_sbrk_r>
 8007b00:	3001      	adds	r0, #1
 8007b02:	d110      	bne.n	8007b26 <_malloc_trim_r+0x7e>
 8007b04:	2100      	movs	r1, #0
 8007b06:	4630      	mov	r0, r6
 8007b08:	f7f9 fb84 	bl	8001214 <_sbrk_r>
 8007b0c:	68ba      	ldr	r2, [r7, #8]
 8007b0e:	1a83      	subs	r3, r0, r2
 8007b10:	2b0f      	cmp	r3, #15
 8007b12:	dde3      	ble.n	8007adc <_malloc_trim_r+0x34>
 8007b14:	490c      	ldr	r1, [pc, #48]	; (8007b48 <_malloc_trim_r+0xa0>)
 8007b16:	f043 0301 	orr.w	r3, r3, #1
 8007b1a:	6809      	ldr	r1, [r1, #0]
 8007b1c:	6053      	str	r3, [r2, #4]
 8007b1e:	1a40      	subs	r0, r0, r1
 8007b20:	490a      	ldr	r1, [pc, #40]	; (8007b4c <_malloc_trim_r+0xa4>)
 8007b22:	6008      	str	r0, [r1, #0]
 8007b24:	e7da      	b.n	8007adc <_malloc_trim_r+0x34>
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	4a08      	ldr	r2, [pc, #32]	; (8007b4c <_malloc_trim_r+0xa4>)
 8007b2a:	1b2d      	subs	r5, r5, r4
 8007b2c:	f045 0501 	orr.w	r5, r5, #1
 8007b30:	605d      	str	r5, [r3, #4]
 8007b32:	6813      	ldr	r3, [r2, #0]
 8007b34:	4630      	mov	r0, r6
 8007b36:	1b1c      	subs	r4, r3, r4
 8007b38:	6014      	str	r4, [r2, #0]
 8007b3a:	f7fc fa7d 	bl	8004038 <__malloc_unlock>
 8007b3e:	2001      	movs	r0, #1
 8007b40:	e7d0      	b.n	8007ae4 <_malloc_trim_r+0x3c>
 8007b42:	bf00      	nop
 8007b44:	20000448 	.word	0x20000448
 8007b48:	20000850 	.word	0x20000850
 8007b4c:	20000df0 	.word	0x20000df0

08007b50 <_free_r>:
 8007b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b52:	4605      	mov	r5, r0
 8007b54:	460f      	mov	r7, r1
 8007b56:	2900      	cmp	r1, #0
 8007b58:	f000 80b1 	beq.w	8007cbe <_free_r+0x16e>
 8007b5c:	f7fc fa66 	bl	800402c <__malloc_lock>
 8007b60:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007b64:	4856      	ldr	r0, [pc, #344]	; (8007cc0 <_free_r+0x170>)
 8007b66:	f022 0401 	bic.w	r4, r2, #1
 8007b6a:	f1a7 0308 	sub.w	r3, r7, #8
 8007b6e:	eb03 0c04 	add.w	ip, r3, r4
 8007b72:	6881      	ldr	r1, [r0, #8]
 8007b74:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007b78:	4561      	cmp	r1, ip
 8007b7a:	f026 0603 	bic.w	r6, r6, #3
 8007b7e:	f002 0201 	and.w	r2, r2, #1
 8007b82:	d11b      	bne.n	8007bbc <_free_r+0x6c>
 8007b84:	4434      	add	r4, r6
 8007b86:	b93a      	cbnz	r2, 8007b98 <_free_r+0x48>
 8007b88:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8007b8c:	1a9b      	subs	r3, r3, r2
 8007b8e:	4414      	add	r4, r2
 8007b90:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8007b94:	60ca      	str	r2, [r1, #12]
 8007b96:	6091      	str	r1, [r2, #8]
 8007b98:	f044 0201 	orr.w	r2, r4, #1
 8007b9c:	605a      	str	r2, [r3, #4]
 8007b9e:	6083      	str	r3, [r0, #8]
 8007ba0:	4b48      	ldr	r3, [pc, #288]	; (8007cc4 <_free_r+0x174>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	42a3      	cmp	r3, r4
 8007ba6:	d804      	bhi.n	8007bb2 <_free_r+0x62>
 8007ba8:	4b47      	ldr	r3, [pc, #284]	; (8007cc8 <_free_r+0x178>)
 8007baa:	4628      	mov	r0, r5
 8007bac:	6819      	ldr	r1, [r3, #0]
 8007bae:	f7ff ff7b 	bl	8007aa8 <_malloc_trim_r>
 8007bb2:	4628      	mov	r0, r5
 8007bb4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007bb8:	f7fc ba3e 	b.w	8004038 <__malloc_unlock>
 8007bbc:	f8cc 6004 	str.w	r6, [ip, #4]
 8007bc0:	2a00      	cmp	r2, #0
 8007bc2:	d138      	bne.n	8007c36 <_free_r+0xe6>
 8007bc4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8007bc8:	f100 0708 	add.w	r7, r0, #8
 8007bcc:	1a5b      	subs	r3, r3, r1
 8007bce:	440c      	add	r4, r1
 8007bd0:	6899      	ldr	r1, [r3, #8]
 8007bd2:	42b9      	cmp	r1, r7
 8007bd4:	d031      	beq.n	8007c3a <_free_r+0xea>
 8007bd6:	68df      	ldr	r7, [r3, #12]
 8007bd8:	60cf      	str	r7, [r1, #12]
 8007bda:	60b9      	str	r1, [r7, #8]
 8007bdc:	eb0c 0106 	add.w	r1, ip, r6
 8007be0:	6849      	ldr	r1, [r1, #4]
 8007be2:	07c9      	lsls	r1, r1, #31
 8007be4:	d40b      	bmi.n	8007bfe <_free_r+0xae>
 8007be6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8007bea:	4434      	add	r4, r6
 8007bec:	bb3a      	cbnz	r2, 8007c3e <_free_r+0xee>
 8007bee:	4e37      	ldr	r6, [pc, #220]	; (8007ccc <_free_r+0x17c>)
 8007bf0:	42b1      	cmp	r1, r6
 8007bf2:	d124      	bne.n	8007c3e <_free_r+0xee>
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007bfa:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8007bfe:	f044 0101 	orr.w	r1, r4, #1
 8007c02:	6059      	str	r1, [r3, #4]
 8007c04:	511c      	str	r4, [r3, r4]
 8007c06:	2a00      	cmp	r2, #0
 8007c08:	d1d3      	bne.n	8007bb2 <_free_r+0x62>
 8007c0a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8007c0e:	d21b      	bcs.n	8007c48 <_free_r+0xf8>
 8007c10:	0961      	lsrs	r1, r4, #5
 8007c12:	08e2      	lsrs	r2, r4, #3
 8007c14:	2401      	movs	r4, #1
 8007c16:	408c      	lsls	r4, r1
 8007c18:	6841      	ldr	r1, [r0, #4]
 8007c1a:	3201      	adds	r2, #1
 8007c1c:	430c      	orrs	r4, r1
 8007c1e:	6044      	str	r4, [r0, #4]
 8007c20:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8007c24:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8007c28:	3908      	subs	r1, #8
 8007c2a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8007c2e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8007c32:	60e3      	str	r3, [r4, #12]
 8007c34:	e7bd      	b.n	8007bb2 <_free_r+0x62>
 8007c36:	2200      	movs	r2, #0
 8007c38:	e7d0      	b.n	8007bdc <_free_r+0x8c>
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	e7ce      	b.n	8007bdc <_free_r+0x8c>
 8007c3e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8007c42:	60ce      	str	r6, [r1, #12]
 8007c44:	60b1      	str	r1, [r6, #8]
 8007c46:	e7da      	b.n	8007bfe <_free_r+0xae>
 8007c48:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8007c4c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8007c50:	d214      	bcs.n	8007c7c <_free_r+0x12c>
 8007c52:	09a2      	lsrs	r2, r4, #6
 8007c54:	3238      	adds	r2, #56	; 0x38
 8007c56:	1c51      	adds	r1, r2, #1
 8007c58:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8007c5c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8007c60:	428e      	cmp	r6, r1
 8007c62:	d125      	bne.n	8007cb0 <_free_r+0x160>
 8007c64:	2401      	movs	r4, #1
 8007c66:	1092      	asrs	r2, r2, #2
 8007c68:	fa04 f202 	lsl.w	r2, r4, r2
 8007c6c:	6844      	ldr	r4, [r0, #4]
 8007c6e:	4322      	orrs	r2, r4
 8007c70:	6042      	str	r2, [r0, #4]
 8007c72:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8007c76:	60b3      	str	r3, [r6, #8]
 8007c78:	60cb      	str	r3, [r1, #12]
 8007c7a:	e79a      	b.n	8007bb2 <_free_r+0x62>
 8007c7c:	2a14      	cmp	r2, #20
 8007c7e:	d801      	bhi.n	8007c84 <_free_r+0x134>
 8007c80:	325b      	adds	r2, #91	; 0x5b
 8007c82:	e7e8      	b.n	8007c56 <_free_r+0x106>
 8007c84:	2a54      	cmp	r2, #84	; 0x54
 8007c86:	d802      	bhi.n	8007c8e <_free_r+0x13e>
 8007c88:	0b22      	lsrs	r2, r4, #12
 8007c8a:	326e      	adds	r2, #110	; 0x6e
 8007c8c:	e7e3      	b.n	8007c56 <_free_r+0x106>
 8007c8e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007c92:	d802      	bhi.n	8007c9a <_free_r+0x14a>
 8007c94:	0be2      	lsrs	r2, r4, #15
 8007c96:	3277      	adds	r2, #119	; 0x77
 8007c98:	e7dd      	b.n	8007c56 <_free_r+0x106>
 8007c9a:	f240 5154 	movw	r1, #1364	; 0x554
 8007c9e:	428a      	cmp	r2, r1
 8007ca0:	bf96      	itet	ls
 8007ca2:	0ca2      	lsrls	r2, r4, #18
 8007ca4:	227e      	movhi	r2, #126	; 0x7e
 8007ca6:	327c      	addls	r2, #124	; 0x7c
 8007ca8:	e7d5      	b.n	8007c56 <_free_r+0x106>
 8007caa:	6889      	ldr	r1, [r1, #8]
 8007cac:	428e      	cmp	r6, r1
 8007cae:	d004      	beq.n	8007cba <_free_r+0x16a>
 8007cb0:	684a      	ldr	r2, [r1, #4]
 8007cb2:	f022 0203 	bic.w	r2, r2, #3
 8007cb6:	42a2      	cmp	r2, r4
 8007cb8:	d8f7      	bhi.n	8007caa <_free_r+0x15a>
 8007cba:	68ce      	ldr	r6, [r1, #12]
 8007cbc:	e7d9      	b.n	8007c72 <_free_r+0x122>
 8007cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cc0:	20000448 	.word	0x20000448
 8007cc4:	20000854 	.word	0x20000854
 8007cc8:	20000e20 	.word	0x20000e20
 8007ccc:	20000450 	.word	0x20000450

08007cd0 <__sfvwrite_r>:
 8007cd0:	6893      	ldr	r3, [r2, #8]
 8007cd2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd6:	4606      	mov	r6, r0
 8007cd8:	460c      	mov	r4, r1
 8007cda:	4690      	mov	r8, r2
 8007cdc:	b91b      	cbnz	r3, 8007ce6 <__sfvwrite_r+0x16>
 8007cde:	2000      	movs	r0, #0
 8007ce0:	b003      	add	sp, #12
 8007ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ce6:	898b      	ldrh	r3, [r1, #12]
 8007ce8:	0718      	lsls	r0, r3, #28
 8007cea:	d550      	bpl.n	8007d8e <__sfvwrite_r+0xbe>
 8007cec:	690b      	ldr	r3, [r1, #16]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d04d      	beq.n	8007d8e <__sfvwrite_r+0xbe>
 8007cf2:	89a3      	ldrh	r3, [r4, #12]
 8007cf4:	f8d8 7000 	ldr.w	r7, [r8]
 8007cf8:	f013 0902 	ands.w	r9, r3, #2
 8007cfc:	d16c      	bne.n	8007dd8 <__sfvwrite_r+0x108>
 8007cfe:	f013 0301 	ands.w	r3, r3, #1
 8007d02:	f000 809c 	beq.w	8007e3e <__sfvwrite_r+0x16e>
 8007d06:	4648      	mov	r0, r9
 8007d08:	46ca      	mov	sl, r9
 8007d0a:	46cb      	mov	fp, r9
 8007d0c:	f1bb 0f00 	cmp.w	fp, #0
 8007d10:	f000 8103 	beq.w	8007f1a <__sfvwrite_r+0x24a>
 8007d14:	b950      	cbnz	r0, 8007d2c <__sfvwrite_r+0x5c>
 8007d16:	465a      	mov	r2, fp
 8007d18:	210a      	movs	r1, #10
 8007d1a:	4650      	mov	r0, sl
 8007d1c:	f000 f9b6 	bl	800808c <memchr>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	f000 80ff 	beq.w	8007f24 <__sfvwrite_r+0x254>
 8007d26:	3001      	adds	r0, #1
 8007d28:	eba0 090a 	sub.w	r9, r0, sl
 8007d2c:	6820      	ldr	r0, [r4, #0]
 8007d2e:	6921      	ldr	r1, [r4, #16]
 8007d30:	45d9      	cmp	r9, fp
 8007d32:	464a      	mov	r2, r9
 8007d34:	bf28      	it	cs
 8007d36:	465a      	movcs	r2, fp
 8007d38:	4288      	cmp	r0, r1
 8007d3a:	6963      	ldr	r3, [r4, #20]
 8007d3c:	f240 80f5 	bls.w	8007f2a <__sfvwrite_r+0x25a>
 8007d40:	68a5      	ldr	r5, [r4, #8]
 8007d42:	441d      	add	r5, r3
 8007d44:	42aa      	cmp	r2, r5
 8007d46:	f340 80f0 	ble.w	8007f2a <__sfvwrite_r+0x25a>
 8007d4a:	4651      	mov	r1, sl
 8007d4c:	462a      	mov	r2, r5
 8007d4e:	f000 f9b9 	bl	80080c4 <memmove>
 8007d52:	6823      	ldr	r3, [r4, #0]
 8007d54:	4621      	mov	r1, r4
 8007d56:	442b      	add	r3, r5
 8007d58:	4630      	mov	r0, r6
 8007d5a:	6023      	str	r3, [r4, #0]
 8007d5c:	f7ff fdfc 	bl	8007958 <_fflush_r>
 8007d60:	2800      	cmp	r0, #0
 8007d62:	d167      	bne.n	8007e34 <__sfvwrite_r+0x164>
 8007d64:	ebb9 0905 	subs.w	r9, r9, r5
 8007d68:	f040 80f7 	bne.w	8007f5a <__sfvwrite_r+0x28a>
 8007d6c:	4621      	mov	r1, r4
 8007d6e:	4630      	mov	r0, r6
 8007d70:	f7ff fdf2 	bl	8007958 <_fflush_r>
 8007d74:	2800      	cmp	r0, #0
 8007d76:	d15d      	bne.n	8007e34 <__sfvwrite_r+0x164>
 8007d78:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007d7c:	44aa      	add	sl, r5
 8007d7e:	ebab 0b05 	sub.w	fp, fp, r5
 8007d82:	1b55      	subs	r5, r2, r5
 8007d84:	f8c8 5008 	str.w	r5, [r8, #8]
 8007d88:	2d00      	cmp	r5, #0
 8007d8a:	d1bf      	bne.n	8007d0c <__sfvwrite_r+0x3c>
 8007d8c:	e7a7      	b.n	8007cde <__sfvwrite_r+0xe>
 8007d8e:	4621      	mov	r1, r4
 8007d90:	4630      	mov	r0, r6
 8007d92:	f7fe fe9f 	bl	8006ad4 <__swsetup_r>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	d0ab      	beq.n	8007cf2 <__sfvwrite_r+0x22>
 8007d9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9e:	e79f      	b.n	8007ce0 <__sfvwrite_r+0x10>
 8007da0:	e9d7 b900 	ldrd	fp, r9, [r7]
 8007da4:	3708      	adds	r7, #8
 8007da6:	f1b9 0f00 	cmp.w	r9, #0
 8007daa:	d0f9      	beq.n	8007da0 <__sfvwrite_r+0xd0>
 8007dac:	45d1      	cmp	r9, sl
 8007dae:	464b      	mov	r3, r9
 8007db0:	465a      	mov	r2, fp
 8007db2:	bf28      	it	cs
 8007db4:	4653      	movcs	r3, sl
 8007db6:	4630      	mov	r0, r6
 8007db8:	69e1      	ldr	r1, [r4, #28]
 8007dba:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007dbc:	47a8      	blx	r5
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	dd38      	ble.n	8007e34 <__sfvwrite_r+0x164>
 8007dc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007dc6:	4483      	add	fp, r0
 8007dc8:	eba9 0900 	sub.w	r9, r9, r0
 8007dcc:	1a18      	subs	r0, r3, r0
 8007dce:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dd2:	2800      	cmp	r0, #0
 8007dd4:	d1e7      	bne.n	8007da6 <__sfvwrite_r+0xd6>
 8007dd6:	e782      	b.n	8007cde <__sfvwrite_r+0xe>
 8007dd8:	f04f 0b00 	mov.w	fp, #0
 8007ddc:	f8df a180 	ldr.w	sl, [pc, #384]	; 8007f60 <__sfvwrite_r+0x290>
 8007de0:	46d9      	mov	r9, fp
 8007de2:	e7e0      	b.n	8007da6 <__sfvwrite_r+0xd6>
 8007de4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8007de8:	3708      	adds	r7, #8
 8007dea:	f1ba 0f00 	cmp.w	sl, #0
 8007dee:	d0f9      	beq.n	8007de4 <__sfvwrite_r+0x114>
 8007df0:	89a3      	ldrh	r3, [r4, #12]
 8007df2:	68a2      	ldr	r2, [r4, #8]
 8007df4:	0599      	lsls	r1, r3, #22
 8007df6:	6820      	ldr	r0, [r4, #0]
 8007df8:	d563      	bpl.n	8007ec2 <__sfvwrite_r+0x1f2>
 8007dfa:	4552      	cmp	r2, sl
 8007dfc:	d836      	bhi.n	8007e6c <__sfvwrite_r+0x19c>
 8007dfe:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8007e02:	d033      	beq.n	8007e6c <__sfvwrite_r+0x19c>
 8007e04:	6921      	ldr	r1, [r4, #16]
 8007e06:	6965      	ldr	r5, [r4, #20]
 8007e08:	eba0 0b01 	sub.w	fp, r0, r1
 8007e0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e14:	f10b 0201 	add.w	r2, fp, #1
 8007e18:	106d      	asrs	r5, r5, #1
 8007e1a:	4452      	add	r2, sl
 8007e1c:	4295      	cmp	r5, r2
 8007e1e:	bf38      	it	cc
 8007e20:	4615      	movcc	r5, r2
 8007e22:	055b      	lsls	r3, r3, #21
 8007e24:	d53d      	bpl.n	8007ea2 <__sfvwrite_r+0x1d2>
 8007e26:	4629      	mov	r1, r5
 8007e28:	4630      	mov	r0, r6
 8007e2a:	f7fb feb5 	bl	8003b98 <_malloc_r>
 8007e2e:	b948      	cbnz	r0, 8007e44 <__sfvwrite_r+0x174>
 8007e30:	230c      	movs	r3, #12
 8007e32:	6033      	str	r3, [r6, #0]
 8007e34:	89a3      	ldrh	r3, [r4, #12]
 8007e36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e3a:	81a3      	strh	r3, [r4, #12]
 8007e3c:	e7ad      	b.n	8007d9a <__sfvwrite_r+0xca>
 8007e3e:	4699      	mov	r9, r3
 8007e40:	469a      	mov	sl, r3
 8007e42:	e7d2      	b.n	8007dea <__sfvwrite_r+0x11a>
 8007e44:	465a      	mov	r2, fp
 8007e46:	6921      	ldr	r1, [r4, #16]
 8007e48:	9001      	str	r0, [sp, #4]
 8007e4a:	f000 f92d 	bl	80080a8 <memcpy>
 8007e4e:	89a2      	ldrh	r2, [r4, #12]
 8007e50:	9b01      	ldr	r3, [sp, #4]
 8007e52:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8007e56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007e5a:	81a2      	strh	r2, [r4, #12]
 8007e5c:	4652      	mov	r2, sl
 8007e5e:	6123      	str	r3, [r4, #16]
 8007e60:	6165      	str	r5, [r4, #20]
 8007e62:	445b      	add	r3, fp
 8007e64:	eba5 050b 	sub.w	r5, r5, fp
 8007e68:	6023      	str	r3, [r4, #0]
 8007e6a:	60a5      	str	r5, [r4, #8]
 8007e6c:	4552      	cmp	r2, sl
 8007e6e:	bf28      	it	cs
 8007e70:	4652      	movcs	r2, sl
 8007e72:	4655      	mov	r5, sl
 8007e74:	4649      	mov	r1, r9
 8007e76:	6820      	ldr	r0, [r4, #0]
 8007e78:	9201      	str	r2, [sp, #4]
 8007e7a:	f000 f923 	bl	80080c4 <memmove>
 8007e7e:	68a3      	ldr	r3, [r4, #8]
 8007e80:	9a01      	ldr	r2, [sp, #4]
 8007e82:	1a9b      	subs	r3, r3, r2
 8007e84:	60a3      	str	r3, [r4, #8]
 8007e86:	6823      	ldr	r3, [r4, #0]
 8007e88:	441a      	add	r2, r3
 8007e8a:	6022      	str	r2, [r4, #0]
 8007e8c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8007e90:	44a9      	add	r9, r5
 8007e92:	ebaa 0a05 	sub.w	sl, sl, r5
 8007e96:	1b45      	subs	r5, r0, r5
 8007e98:	f8c8 5008 	str.w	r5, [r8, #8]
 8007e9c:	2d00      	cmp	r5, #0
 8007e9e:	d1a4      	bne.n	8007dea <__sfvwrite_r+0x11a>
 8007ea0:	e71d      	b.n	8007cde <__sfvwrite_r+0xe>
 8007ea2:	462a      	mov	r2, r5
 8007ea4:	4630      	mov	r0, r6
 8007ea6:	f000 fc5b 	bl	8008760 <_realloc_r>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d1d5      	bne.n	8007e5c <__sfvwrite_r+0x18c>
 8007eb0:	4630      	mov	r0, r6
 8007eb2:	6921      	ldr	r1, [r4, #16]
 8007eb4:	f7ff fe4c 	bl	8007b50 <_free_r>
 8007eb8:	89a3      	ldrh	r3, [r4, #12]
 8007eba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ebe:	81a3      	strh	r3, [r4, #12]
 8007ec0:	e7b6      	b.n	8007e30 <__sfvwrite_r+0x160>
 8007ec2:	6923      	ldr	r3, [r4, #16]
 8007ec4:	4283      	cmp	r3, r0
 8007ec6:	d302      	bcc.n	8007ece <__sfvwrite_r+0x1fe>
 8007ec8:	6961      	ldr	r1, [r4, #20]
 8007eca:	4551      	cmp	r1, sl
 8007ecc:	d915      	bls.n	8007efa <__sfvwrite_r+0x22a>
 8007ece:	4552      	cmp	r2, sl
 8007ed0:	bf28      	it	cs
 8007ed2:	4652      	movcs	r2, sl
 8007ed4:	4615      	mov	r5, r2
 8007ed6:	4649      	mov	r1, r9
 8007ed8:	f000 f8f4 	bl	80080c4 <memmove>
 8007edc:	68a3      	ldr	r3, [r4, #8]
 8007ede:	6822      	ldr	r2, [r4, #0]
 8007ee0:	1b5b      	subs	r3, r3, r5
 8007ee2:	442a      	add	r2, r5
 8007ee4:	60a3      	str	r3, [r4, #8]
 8007ee6:	6022      	str	r2, [r4, #0]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d1cf      	bne.n	8007e8c <__sfvwrite_r+0x1bc>
 8007eec:	4621      	mov	r1, r4
 8007eee:	4630      	mov	r0, r6
 8007ef0:	f7ff fd32 	bl	8007958 <_fflush_r>
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	d0c9      	beq.n	8007e8c <__sfvwrite_r+0x1bc>
 8007ef8:	e79c      	b.n	8007e34 <__sfvwrite_r+0x164>
 8007efa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8007efe:	459a      	cmp	sl, r3
 8007f00:	bf38      	it	cc
 8007f02:	4653      	movcc	r3, sl
 8007f04:	fb93 f3f1 	sdiv	r3, r3, r1
 8007f08:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007f0a:	434b      	muls	r3, r1
 8007f0c:	464a      	mov	r2, r9
 8007f0e:	4630      	mov	r0, r6
 8007f10:	69e1      	ldr	r1, [r4, #28]
 8007f12:	47a8      	blx	r5
 8007f14:	1e05      	subs	r5, r0, #0
 8007f16:	dcb9      	bgt.n	8007e8c <__sfvwrite_r+0x1bc>
 8007f18:	e78c      	b.n	8007e34 <__sfvwrite_r+0x164>
 8007f1a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007f1e:	2000      	movs	r0, #0
 8007f20:	3708      	adds	r7, #8
 8007f22:	e6f3      	b.n	8007d0c <__sfvwrite_r+0x3c>
 8007f24:	f10b 0901 	add.w	r9, fp, #1
 8007f28:	e700      	b.n	8007d2c <__sfvwrite_r+0x5c>
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	dc08      	bgt.n	8007f40 <__sfvwrite_r+0x270>
 8007f2e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007f30:	4652      	mov	r2, sl
 8007f32:	4630      	mov	r0, r6
 8007f34:	69e1      	ldr	r1, [r4, #28]
 8007f36:	47a8      	blx	r5
 8007f38:	1e05      	subs	r5, r0, #0
 8007f3a:	f73f af13 	bgt.w	8007d64 <__sfvwrite_r+0x94>
 8007f3e:	e779      	b.n	8007e34 <__sfvwrite_r+0x164>
 8007f40:	4651      	mov	r1, sl
 8007f42:	9201      	str	r2, [sp, #4]
 8007f44:	f000 f8be 	bl	80080c4 <memmove>
 8007f48:	9a01      	ldr	r2, [sp, #4]
 8007f4a:	68a3      	ldr	r3, [r4, #8]
 8007f4c:	4615      	mov	r5, r2
 8007f4e:	1a9b      	subs	r3, r3, r2
 8007f50:	60a3      	str	r3, [r4, #8]
 8007f52:	6823      	ldr	r3, [r4, #0]
 8007f54:	4413      	add	r3, r2
 8007f56:	6023      	str	r3, [r4, #0]
 8007f58:	e704      	b.n	8007d64 <__sfvwrite_r+0x94>
 8007f5a:	2001      	movs	r0, #1
 8007f5c:	e70c      	b.n	8007d78 <__sfvwrite_r+0xa8>
 8007f5e:	bf00      	nop
 8007f60:	7ffffc00 	.word	0x7ffffc00

08007f64 <_fwalk_reent>:
 8007f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f68:	4606      	mov	r6, r0
 8007f6a:	4688      	mov	r8, r1
 8007f6c:	2700      	movs	r7, #0
 8007f6e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8007f72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f76:	f1b9 0901 	subs.w	r9, r9, #1
 8007f7a:	d505      	bpl.n	8007f88 <_fwalk_reent+0x24>
 8007f7c:	6824      	ldr	r4, [r4, #0]
 8007f7e:	2c00      	cmp	r4, #0
 8007f80:	d1f7      	bne.n	8007f72 <_fwalk_reent+0xe>
 8007f82:	4638      	mov	r0, r7
 8007f84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f88:	89ab      	ldrh	r3, [r5, #12]
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d907      	bls.n	8007f9e <_fwalk_reent+0x3a>
 8007f8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f92:	3301      	adds	r3, #1
 8007f94:	d003      	beq.n	8007f9e <_fwalk_reent+0x3a>
 8007f96:	4629      	mov	r1, r5
 8007f98:	4630      	mov	r0, r6
 8007f9a:	47c0      	blx	r8
 8007f9c:	4307      	orrs	r7, r0
 8007f9e:	3568      	adds	r5, #104	; 0x68
 8007fa0:	e7e9      	b.n	8007f76 <_fwalk_reent+0x12>
	...

08007fa4 <_localeconv_r>:
 8007fa4:	4800      	ldr	r0, [pc, #0]	; (8007fa8 <_localeconv_r+0x4>)
 8007fa6:	4770      	bx	lr
 8007fa8:	2000094c 	.word	0x2000094c

08007fac <__retarget_lock_init_recursive>:
 8007fac:	4770      	bx	lr

08007fae <__retarget_lock_close_recursive>:
 8007fae:	4770      	bx	lr

08007fb0 <__retarget_lock_acquire_recursive>:
 8007fb0:	4770      	bx	lr

08007fb2 <__retarget_lock_release_recursive>:
 8007fb2:	4770      	bx	lr

08007fb4 <__swhatbuf_r>:
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	460e      	mov	r6, r1
 8007fb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fbc:	4614      	mov	r4, r2
 8007fbe:	2900      	cmp	r1, #0
 8007fc0:	461d      	mov	r5, r3
 8007fc2:	b096      	sub	sp, #88	; 0x58
 8007fc4:	da09      	bge.n	8007fda <__swhatbuf_r+0x26>
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	89b3      	ldrh	r3, [r6, #12]
 8007fca:	602a      	str	r2, [r5, #0]
 8007fcc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007fd0:	d116      	bne.n	8008000 <__swhatbuf_r+0x4c>
 8007fd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fd6:	6023      	str	r3, [r4, #0]
 8007fd8:	e015      	b.n	8008006 <__swhatbuf_r+0x52>
 8007fda:	466a      	mov	r2, sp
 8007fdc:	f001 fce4 	bl	80099a8 <_fstat_r>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	dbf0      	blt.n	8007fc6 <__swhatbuf_r+0x12>
 8007fe4:	9a01      	ldr	r2, [sp, #4]
 8007fe6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007fea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007ff2:	425a      	negs	r2, r3
 8007ff4:	415a      	adcs	r2, r3
 8007ff6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ffa:	602a      	str	r2, [r5, #0]
 8007ffc:	6023      	str	r3, [r4, #0]
 8007ffe:	e002      	b.n	8008006 <__swhatbuf_r+0x52>
 8008000:	2340      	movs	r3, #64	; 0x40
 8008002:	4610      	mov	r0, r2
 8008004:	6023      	str	r3, [r4, #0]
 8008006:	b016      	add	sp, #88	; 0x58
 8008008:	bd70      	pop	{r4, r5, r6, pc}
	...

0800800c <__smakebuf_r>:
 800800c:	898b      	ldrh	r3, [r1, #12]
 800800e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008010:	079d      	lsls	r5, r3, #30
 8008012:	4606      	mov	r6, r0
 8008014:	460c      	mov	r4, r1
 8008016:	d507      	bpl.n	8008028 <__smakebuf_r+0x1c>
 8008018:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800801c:	6023      	str	r3, [r4, #0]
 800801e:	6123      	str	r3, [r4, #16]
 8008020:	2301      	movs	r3, #1
 8008022:	6163      	str	r3, [r4, #20]
 8008024:	b002      	add	sp, #8
 8008026:	bd70      	pop	{r4, r5, r6, pc}
 8008028:	466a      	mov	r2, sp
 800802a:	ab01      	add	r3, sp, #4
 800802c:	f7ff ffc2 	bl	8007fb4 <__swhatbuf_r>
 8008030:	9900      	ldr	r1, [sp, #0]
 8008032:	4605      	mov	r5, r0
 8008034:	4630      	mov	r0, r6
 8008036:	f7fb fdaf 	bl	8003b98 <_malloc_r>
 800803a:	b948      	cbnz	r0, 8008050 <__smakebuf_r+0x44>
 800803c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008040:	059a      	lsls	r2, r3, #22
 8008042:	d4ef      	bmi.n	8008024 <__smakebuf_r+0x18>
 8008044:	f023 0303 	bic.w	r3, r3, #3
 8008048:	f043 0302 	orr.w	r3, r3, #2
 800804c:	81a3      	strh	r3, [r4, #12]
 800804e:	e7e3      	b.n	8008018 <__smakebuf_r+0xc>
 8008050:	4b0d      	ldr	r3, [pc, #52]	; (8008088 <__smakebuf_r+0x7c>)
 8008052:	63f3      	str	r3, [r6, #60]	; 0x3c
 8008054:	89a3      	ldrh	r3, [r4, #12]
 8008056:	6020      	str	r0, [r4, #0]
 8008058:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800805c:	81a3      	strh	r3, [r4, #12]
 800805e:	9b00      	ldr	r3, [sp, #0]
 8008060:	6120      	str	r0, [r4, #16]
 8008062:	6163      	str	r3, [r4, #20]
 8008064:	9b01      	ldr	r3, [sp, #4]
 8008066:	b15b      	cbz	r3, 8008080 <__smakebuf_r+0x74>
 8008068:	4630      	mov	r0, r6
 800806a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800806e:	f001 fcad 	bl	80099cc <_isatty_r>
 8008072:	b128      	cbz	r0, 8008080 <__smakebuf_r+0x74>
 8008074:	89a3      	ldrh	r3, [r4, #12]
 8008076:	f023 0303 	bic.w	r3, r3, #3
 800807a:	f043 0301 	orr.w	r3, r3, #1
 800807e:	81a3      	strh	r3, [r4, #12]
 8008080:	89a0      	ldrh	r0, [r4, #12]
 8008082:	4305      	orrs	r5, r0
 8008084:	81a5      	strh	r5, [r4, #12]
 8008086:	e7cd      	b.n	8008024 <__smakebuf_r+0x18>
 8008088:	080079f5 	.word	0x080079f5

0800808c <memchr>:
 800808c:	4603      	mov	r3, r0
 800808e:	b510      	push	{r4, lr}
 8008090:	b2c9      	uxtb	r1, r1
 8008092:	4402      	add	r2, r0
 8008094:	4293      	cmp	r3, r2
 8008096:	4618      	mov	r0, r3
 8008098:	d101      	bne.n	800809e <memchr+0x12>
 800809a:	2000      	movs	r0, #0
 800809c:	e003      	b.n	80080a6 <memchr+0x1a>
 800809e:	7804      	ldrb	r4, [r0, #0]
 80080a0:	3301      	adds	r3, #1
 80080a2:	428c      	cmp	r4, r1
 80080a4:	d1f6      	bne.n	8008094 <memchr+0x8>
 80080a6:	bd10      	pop	{r4, pc}

080080a8 <memcpy>:
 80080a8:	440a      	add	r2, r1
 80080aa:	4291      	cmp	r1, r2
 80080ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80080b0:	d100      	bne.n	80080b4 <memcpy+0xc>
 80080b2:	4770      	bx	lr
 80080b4:	b510      	push	{r4, lr}
 80080b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080ba:	4291      	cmp	r1, r2
 80080bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080c0:	d1f9      	bne.n	80080b6 <memcpy+0xe>
 80080c2:	bd10      	pop	{r4, pc}

080080c4 <memmove>:
 80080c4:	4288      	cmp	r0, r1
 80080c6:	b510      	push	{r4, lr}
 80080c8:	eb01 0402 	add.w	r4, r1, r2
 80080cc:	d902      	bls.n	80080d4 <memmove+0x10>
 80080ce:	4284      	cmp	r4, r0
 80080d0:	4623      	mov	r3, r4
 80080d2:	d807      	bhi.n	80080e4 <memmove+0x20>
 80080d4:	1e43      	subs	r3, r0, #1
 80080d6:	42a1      	cmp	r1, r4
 80080d8:	d008      	beq.n	80080ec <memmove+0x28>
 80080da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80080e2:	e7f8      	b.n	80080d6 <memmove+0x12>
 80080e4:	4601      	mov	r1, r0
 80080e6:	4402      	add	r2, r0
 80080e8:	428a      	cmp	r2, r1
 80080ea:	d100      	bne.n	80080ee <memmove+0x2a>
 80080ec:	bd10      	pop	{r4, pc}
 80080ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80080f6:	e7f7      	b.n	80080e8 <memmove+0x24>

080080f8 <_Balloc>:
 80080f8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80080fa:	b570      	push	{r4, r5, r6, lr}
 80080fc:	4605      	mov	r5, r0
 80080fe:	460c      	mov	r4, r1
 8008100:	b17b      	cbz	r3, 8008122 <_Balloc+0x2a>
 8008102:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8008104:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008108:	b9a0      	cbnz	r0, 8008134 <_Balloc+0x3c>
 800810a:	2101      	movs	r1, #1
 800810c:	fa01 f604 	lsl.w	r6, r1, r4
 8008110:	1d72      	adds	r2, r6, #5
 8008112:	4628      	mov	r0, r5
 8008114:	0092      	lsls	r2, r2, #2
 8008116:	f001 fb35 	bl	8009784 <_calloc_r>
 800811a:	b148      	cbz	r0, 8008130 <_Balloc+0x38>
 800811c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8008120:	e00b      	b.n	800813a <_Balloc+0x42>
 8008122:	2221      	movs	r2, #33	; 0x21
 8008124:	2104      	movs	r1, #4
 8008126:	f001 fb2d 	bl	8009784 <_calloc_r>
 800812a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800812c:	2800      	cmp	r0, #0
 800812e:	d1e8      	bne.n	8008102 <_Balloc+0xa>
 8008130:	2000      	movs	r0, #0
 8008132:	bd70      	pop	{r4, r5, r6, pc}
 8008134:	6802      	ldr	r2, [r0, #0]
 8008136:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800813a:	2300      	movs	r3, #0
 800813c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008140:	e7f7      	b.n	8008132 <_Balloc+0x3a>

08008142 <_Bfree>:
 8008142:	b131      	cbz	r1, 8008152 <_Bfree+0x10>
 8008144:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008146:	684a      	ldr	r2, [r1, #4]
 8008148:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800814c:	6008      	str	r0, [r1, #0]
 800814e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008152:	4770      	bx	lr

08008154 <__multadd>:
 8008154:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008158:	4698      	mov	r8, r3
 800815a:	460c      	mov	r4, r1
 800815c:	2300      	movs	r3, #0
 800815e:	690e      	ldr	r6, [r1, #16]
 8008160:	4607      	mov	r7, r0
 8008162:	f101 0014 	add.w	r0, r1, #20
 8008166:	6805      	ldr	r5, [r0, #0]
 8008168:	3301      	adds	r3, #1
 800816a:	b2a9      	uxth	r1, r5
 800816c:	fb02 8101 	mla	r1, r2, r1, r8
 8008170:	0c2d      	lsrs	r5, r5, #16
 8008172:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008176:	fb02 c505 	mla	r5, r2, r5, ip
 800817a:	b289      	uxth	r1, r1
 800817c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008180:	429e      	cmp	r6, r3
 8008182:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008186:	f840 1b04 	str.w	r1, [r0], #4
 800818a:	dcec      	bgt.n	8008166 <__multadd+0x12>
 800818c:	f1b8 0f00 	cmp.w	r8, #0
 8008190:	d022      	beq.n	80081d8 <__multadd+0x84>
 8008192:	68a3      	ldr	r3, [r4, #8]
 8008194:	42b3      	cmp	r3, r6
 8008196:	dc19      	bgt.n	80081cc <__multadd+0x78>
 8008198:	6861      	ldr	r1, [r4, #4]
 800819a:	4638      	mov	r0, r7
 800819c:	3101      	adds	r1, #1
 800819e:	f7ff ffab 	bl	80080f8 <_Balloc>
 80081a2:	4605      	mov	r5, r0
 80081a4:	b928      	cbnz	r0, 80081b2 <__multadd+0x5e>
 80081a6:	4602      	mov	r2, r0
 80081a8:	21b5      	movs	r1, #181	; 0xb5
 80081aa:	4b0d      	ldr	r3, [pc, #52]	; (80081e0 <__multadd+0x8c>)
 80081ac:	480d      	ldr	r0, [pc, #52]	; (80081e4 <__multadd+0x90>)
 80081ae:	f001 facb 	bl	8009748 <__assert_func>
 80081b2:	6922      	ldr	r2, [r4, #16]
 80081b4:	f104 010c 	add.w	r1, r4, #12
 80081b8:	3202      	adds	r2, #2
 80081ba:	0092      	lsls	r2, r2, #2
 80081bc:	300c      	adds	r0, #12
 80081be:	f7ff ff73 	bl	80080a8 <memcpy>
 80081c2:	4621      	mov	r1, r4
 80081c4:	4638      	mov	r0, r7
 80081c6:	f7ff ffbc 	bl	8008142 <_Bfree>
 80081ca:	462c      	mov	r4, r5
 80081cc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80081d0:	3601      	adds	r6, #1
 80081d2:	f8c3 8014 	str.w	r8, [r3, #20]
 80081d6:	6126      	str	r6, [r4, #16]
 80081d8:	4620      	mov	r0, r4
 80081da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081de:	bf00      	nop
 80081e0:	0800a289 	.word	0x0800a289
 80081e4:	0800a2f9 	.word	0x0800a2f9

080081e8 <__hi0bits>:
 80081e8:	0c02      	lsrs	r2, r0, #16
 80081ea:	0412      	lsls	r2, r2, #16
 80081ec:	4603      	mov	r3, r0
 80081ee:	b9ca      	cbnz	r2, 8008224 <__hi0bits+0x3c>
 80081f0:	0403      	lsls	r3, r0, #16
 80081f2:	2010      	movs	r0, #16
 80081f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80081f8:	bf04      	itt	eq
 80081fa:	021b      	lsleq	r3, r3, #8
 80081fc:	3008      	addeq	r0, #8
 80081fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008202:	bf04      	itt	eq
 8008204:	011b      	lsleq	r3, r3, #4
 8008206:	3004      	addeq	r0, #4
 8008208:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800820c:	bf04      	itt	eq
 800820e:	009b      	lsleq	r3, r3, #2
 8008210:	3002      	addeq	r0, #2
 8008212:	2b00      	cmp	r3, #0
 8008214:	db05      	blt.n	8008222 <__hi0bits+0x3a>
 8008216:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800821a:	f100 0001 	add.w	r0, r0, #1
 800821e:	bf08      	it	eq
 8008220:	2020      	moveq	r0, #32
 8008222:	4770      	bx	lr
 8008224:	2000      	movs	r0, #0
 8008226:	e7e5      	b.n	80081f4 <__hi0bits+0xc>

08008228 <__lo0bits>:
 8008228:	6803      	ldr	r3, [r0, #0]
 800822a:	4602      	mov	r2, r0
 800822c:	f013 0007 	ands.w	r0, r3, #7
 8008230:	d00b      	beq.n	800824a <__lo0bits+0x22>
 8008232:	07d9      	lsls	r1, r3, #31
 8008234:	d422      	bmi.n	800827c <__lo0bits+0x54>
 8008236:	0798      	lsls	r0, r3, #30
 8008238:	bf49      	itett	mi
 800823a:	085b      	lsrmi	r3, r3, #1
 800823c:	089b      	lsrpl	r3, r3, #2
 800823e:	2001      	movmi	r0, #1
 8008240:	6013      	strmi	r3, [r2, #0]
 8008242:	bf5c      	itt	pl
 8008244:	2002      	movpl	r0, #2
 8008246:	6013      	strpl	r3, [r2, #0]
 8008248:	4770      	bx	lr
 800824a:	b299      	uxth	r1, r3
 800824c:	b909      	cbnz	r1, 8008252 <__lo0bits+0x2a>
 800824e:	2010      	movs	r0, #16
 8008250:	0c1b      	lsrs	r3, r3, #16
 8008252:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008256:	bf04      	itt	eq
 8008258:	0a1b      	lsreq	r3, r3, #8
 800825a:	3008      	addeq	r0, #8
 800825c:	0719      	lsls	r1, r3, #28
 800825e:	bf04      	itt	eq
 8008260:	091b      	lsreq	r3, r3, #4
 8008262:	3004      	addeq	r0, #4
 8008264:	0799      	lsls	r1, r3, #30
 8008266:	bf04      	itt	eq
 8008268:	089b      	lsreq	r3, r3, #2
 800826a:	3002      	addeq	r0, #2
 800826c:	07d9      	lsls	r1, r3, #31
 800826e:	d403      	bmi.n	8008278 <__lo0bits+0x50>
 8008270:	085b      	lsrs	r3, r3, #1
 8008272:	f100 0001 	add.w	r0, r0, #1
 8008276:	d003      	beq.n	8008280 <__lo0bits+0x58>
 8008278:	6013      	str	r3, [r2, #0]
 800827a:	4770      	bx	lr
 800827c:	2000      	movs	r0, #0
 800827e:	4770      	bx	lr
 8008280:	2020      	movs	r0, #32
 8008282:	4770      	bx	lr

08008284 <__i2b>:
 8008284:	b510      	push	{r4, lr}
 8008286:	460c      	mov	r4, r1
 8008288:	2101      	movs	r1, #1
 800828a:	f7ff ff35 	bl	80080f8 <_Balloc>
 800828e:	4602      	mov	r2, r0
 8008290:	b928      	cbnz	r0, 800829e <__i2b+0x1a>
 8008292:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008296:	4b04      	ldr	r3, [pc, #16]	; (80082a8 <__i2b+0x24>)
 8008298:	4804      	ldr	r0, [pc, #16]	; (80082ac <__i2b+0x28>)
 800829a:	f001 fa55 	bl	8009748 <__assert_func>
 800829e:	2301      	movs	r3, #1
 80082a0:	6144      	str	r4, [r0, #20]
 80082a2:	6103      	str	r3, [r0, #16]
 80082a4:	bd10      	pop	{r4, pc}
 80082a6:	bf00      	nop
 80082a8:	0800a289 	.word	0x0800a289
 80082ac:	0800a2f9 	.word	0x0800a2f9

080082b0 <__multiply>:
 80082b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082b4:	4614      	mov	r4, r2
 80082b6:	690a      	ldr	r2, [r1, #16]
 80082b8:	6923      	ldr	r3, [r4, #16]
 80082ba:	460d      	mov	r5, r1
 80082bc:	429a      	cmp	r2, r3
 80082be:	bfbe      	ittt	lt
 80082c0:	460b      	movlt	r3, r1
 80082c2:	4625      	movlt	r5, r4
 80082c4:	461c      	movlt	r4, r3
 80082c6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80082ca:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80082ce:	68ab      	ldr	r3, [r5, #8]
 80082d0:	6869      	ldr	r1, [r5, #4]
 80082d2:	eb0a 0709 	add.w	r7, sl, r9
 80082d6:	42bb      	cmp	r3, r7
 80082d8:	b085      	sub	sp, #20
 80082da:	bfb8      	it	lt
 80082dc:	3101      	addlt	r1, #1
 80082de:	f7ff ff0b 	bl	80080f8 <_Balloc>
 80082e2:	b930      	cbnz	r0, 80082f2 <__multiply+0x42>
 80082e4:	4602      	mov	r2, r0
 80082e6:	f240 115d 	movw	r1, #349	; 0x15d
 80082ea:	4b41      	ldr	r3, [pc, #260]	; (80083f0 <__multiply+0x140>)
 80082ec:	4841      	ldr	r0, [pc, #260]	; (80083f4 <__multiply+0x144>)
 80082ee:	f001 fa2b 	bl	8009748 <__assert_func>
 80082f2:	f100 0614 	add.w	r6, r0, #20
 80082f6:	4633      	mov	r3, r6
 80082f8:	2200      	movs	r2, #0
 80082fa:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80082fe:	4543      	cmp	r3, r8
 8008300:	d31e      	bcc.n	8008340 <__multiply+0x90>
 8008302:	f105 0c14 	add.w	ip, r5, #20
 8008306:	f104 0314 	add.w	r3, r4, #20
 800830a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800830e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008312:	9202      	str	r2, [sp, #8]
 8008314:	ebac 0205 	sub.w	r2, ip, r5
 8008318:	3a15      	subs	r2, #21
 800831a:	f022 0203 	bic.w	r2, r2, #3
 800831e:	3204      	adds	r2, #4
 8008320:	f105 0115 	add.w	r1, r5, #21
 8008324:	458c      	cmp	ip, r1
 8008326:	bf38      	it	cc
 8008328:	2204      	movcc	r2, #4
 800832a:	9201      	str	r2, [sp, #4]
 800832c:	9a02      	ldr	r2, [sp, #8]
 800832e:	9303      	str	r3, [sp, #12]
 8008330:	429a      	cmp	r2, r3
 8008332:	d808      	bhi.n	8008346 <__multiply+0x96>
 8008334:	2f00      	cmp	r7, #0
 8008336:	dc55      	bgt.n	80083e4 <__multiply+0x134>
 8008338:	6107      	str	r7, [r0, #16]
 800833a:	b005      	add	sp, #20
 800833c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008340:	f843 2b04 	str.w	r2, [r3], #4
 8008344:	e7db      	b.n	80082fe <__multiply+0x4e>
 8008346:	f8b3 a000 	ldrh.w	sl, [r3]
 800834a:	f1ba 0f00 	cmp.w	sl, #0
 800834e:	d020      	beq.n	8008392 <__multiply+0xe2>
 8008350:	46b1      	mov	r9, r6
 8008352:	2200      	movs	r2, #0
 8008354:	f105 0e14 	add.w	lr, r5, #20
 8008358:	f85e 4b04 	ldr.w	r4, [lr], #4
 800835c:	f8d9 b000 	ldr.w	fp, [r9]
 8008360:	b2a1      	uxth	r1, r4
 8008362:	fa1f fb8b 	uxth.w	fp, fp
 8008366:	fb0a b101 	mla	r1, sl, r1, fp
 800836a:	4411      	add	r1, r2
 800836c:	f8d9 2000 	ldr.w	r2, [r9]
 8008370:	0c24      	lsrs	r4, r4, #16
 8008372:	0c12      	lsrs	r2, r2, #16
 8008374:	fb0a 2404 	mla	r4, sl, r4, r2
 8008378:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800837c:	b289      	uxth	r1, r1
 800837e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008382:	45f4      	cmp	ip, lr
 8008384:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008388:	f849 1b04 	str.w	r1, [r9], #4
 800838c:	d8e4      	bhi.n	8008358 <__multiply+0xa8>
 800838e:	9901      	ldr	r1, [sp, #4]
 8008390:	5072      	str	r2, [r6, r1]
 8008392:	9a03      	ldr	r2, [sp, #12]
 8008394:	3304      	adds	r3, #4
 8008396:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800839a:	f1b9 0f00 	cmp.w	r9, #0
 800839e:	d01f      	beq.n	80083e0 <__multiply+0x130>
 80083a0:	46b6      	mov	lr, r6
 80083a2:	f04f 0a00 	mov.w	sl, #0
 80083a6:	6834      	ldr	r4, [r6, #0]
 80083a8:	f105 0114 	add.w	r1, r5, #20
 80083ac:	880a      	ldrh	r2, [r1, #0]
 80083ae:	f8be b002 	ldrh.w	fp, [lr, #2]
 80083b2:	b2a4      	uxth	r4, r4
 80083b4:	fb09 b202 	mla	r2, r9, r2, fp
 80083b8:	4492      	add	sl, r2
 80083ba:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80083be:	f84e 4b04 	str.w	r4, [lr], #4
 80083c2:	f851 4b04 	ldr.w	r4, [r1], #4
 80083c6:	f8be 2000 	ldrh.w	r2, [lr]
 80083ca:	0c24      	lsrs	r4, r4, #16
 80083cc:	fb09 2404 	mla	r4, r9, r4, r2
 80083d0:	458c      	cmp	ip, r1
 80083d2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80083d6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80083da:	d8e7      	bhi.n	80083ac <__multiply+0xfc>
 80083dc:	9a01      	ldr	r2, [sp, #4]
 80083de:	50b4      	str	r4, [r6, r2]
 80083e0:	3604      	adds	r6, #4
 80083e2:	e7a3      	b.n	800832c <__multiply+0x7c>
 80083e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d1a5      	bne.n	8008338 <__multiply+0x88>
 80083ec:	3f01      	subs	r7, #1
 80083ee:	e7a1      	b.n	8008334 <__multiply+0x84>
 80083f0:	0800a289 	.word	0x0800a289
 80083f4:	0800a2f9 	.word	0x0800a2f9

080083f8 <__pow5mult>:
 80083f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083fc:	4615      	mov	r5, r2
 80083fe:	f012 0203 	ands.w	r2, r2, #3
 8008402:	4606      	mov	r6, r0
 8008404:	460f      	mov	r7, r1
 8008406:	d007      	beq.n	8008418 <__pow5mult+0x20>
 8008408:	4c1a      	ldr	r4, [pc, #104]	; (8008474 <__pow5mult+0x7c>)
 800840a:	3a01      	subs	r2, #1
 800840c:	2300      	movs	r3, #0
 800840e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008412:	f7ff fe9f 	bl	8008154 <__multadd>
 8008416:	4607      	mov	r7, r0
 8008418:	10ad      	asrs	r5, r5, #2
 800841a:	d027      	beq.n	800846c <__pow5mult+0x74>
 800841c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800841e:	b944      	cbnz	r4, 8008432 <__pow5mult+0x3a>
 8008420:	f240 2171 	movw	r1, #625	; 0x271
 8008424:	4630      	mov	r0, r6
 8008426:	f7ff ff2d 	bl	8008284 <__i2b>
 800842a:	2300      	movs	r3, #0
 800842c:	4604      	mov	r4, r0
 800842e:	64b0      	str	r0, [r6, #72]	; 0x48
 8008430:	6003      	str	r3, [r0, #0]
 8008432:	f04f 0900 	mov.w	r9, #0
 8008436:	07eb      	lsls	r3, r5, #31
 8008438:	d50a      	bpl.n	8008450 <__pow5mult+0x58>
 800843a:	4639      	mov	r1, r7
 800843c:	4622      	mov	r2, r4
 800843e:	4630      	mov	r0, r6
 8008440:	f7ff ff36 	bl	80082b0 <__multiply>
 8008444:	4680      	mov	r8, r0
 8008446:	4639      	mov	r1, r7
 8008448:	4630      	mov	r0, r6
 800844a:	f7ff fe7a 	bl	8008142 <_Bfree>
 800844e:	4647      	mov	r7, r8
 8008450:	106d      	asrs	r5, r5, #1
 8008452:	d00b      	beq.n	800846c <__pow5mult+0x74>
 8008454:	6820      	ldr	r0, [r4, #0]
 8008456:	b938      	cbnz	r0, 8008468 <__pow5mult+0x70>
 8008458:	4622      	mov	r2, r4
 800845a:	4621      	mov	r1, r4
 800845c:	4630      	mov	r0, r6
 800845e:	f7ff ff27 	bl	80082b0 <__multiply>
 8008462:	6020      	str	r0, [r4, #0]
 8008464:	f8c0 9000 	str.w	r9, [r0]
 8008468:	4604      	mov	r4, r0
 800846a:	e7e4      	b.n	8008436 <__pow5mult+0x3e>
 800846c:	4638      	mov	r0, r7
 800846e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008472:	bf00      	nop
 8008474:	0800a450 	.word	0x0800a450

08008478 <__lshift>:
 8008478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800847c:	460c      	mov	r4, r1
 800847e:	4607      	mov	r7, r0
 8008480:	4691      	mov	r9, r2
 8008482:	6923      	ldr	r3, [r4, #16]
 8008484:	6849      	ldr	r1, [r1, #4]
 8008486:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800848a:	68a3      	ldr	r3, [r4, #8]
 800848c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008490:	f108 0601 	add.w	r6, r8, #1
 8008494:	42b3      	cmp	r3, r6
 8008496:	db0b      	blt.n	80084b0 <__lshift+0x38>
 8008498:	4638      	mov	r0, r7
 800849a:	f7ff fe2d 	bl	80080f8 <_Balloc>
 800849e:	4605      	mov	r5, r0
 80084a0:	b948      	cbnz	r0, 80084b6 <__lshift+0x3e>
 80084a2:	4602      	mov	r2, r0
 80084a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084a8:	4b27      	ldr	r3, [pc, #156]	; (8008548 <__lshift+0xd0>)
 80084aa:	4828      	ldr	r0, [pc, #160]	; (800854c <__lshift+0xd4>)
 80084ac:	f001 f94c 	bl	8009748 <__assert_func>
 80084b0:	3101      	adds	r1, #1
 80084b2:	005b      	lsls	r3, r3, #1
 80084b4:	e7ee      	b.n	8008494 <__lshift+0x1c>
 80084b6:	2300      	movs	r3, #0
 80084b8:	f100 0114 	add.w	r1, r0, #20
 80084bc:	f100 0210 	add.w	r2, r0, #16
 80084c0:	4618      	mov	r0, r3
 80084c2:	4553      	cmp	r3, sl
 80084c4:	db33      	blt.n	800852e <__lshift+0xb6>
 80084c6:	6920      	ldr	r0, [r4, #16]
 80084c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80084cc:	f104 0314 	add.w	r3, r4, #20
 80084d0:	f019 091f 	ands.w	r9, r9, #31
 80084d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80084d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80084dc:	d02b      	beq.n	8008536 <__lshift+0xbe>
 80084de:	468a      	mov	sl, r1
 80084e0:	2200      	movs	r2, #0
 80084e2:	f1c9 0e20 	rsb	lr, r9, #32
 80084e6:	6818      	ldr	r0, [r3, #0]
 80084e8:	fa00 f009 	lsl.w	r0, r0, r9
 80084ec:	4302      	orrs	r2, r0
 80084ee:	f84a 2b04 	str.w	r2, [sl], #4
 80084f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80084f6:	459c      	cmp	ip, r3
 80084f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80084fc:	d8f3      	bhi.n	80084e6 <__lshift+0x6e>
 80084fe:	ebac 0304 	sub.w	r3, ip, r4
 8008502:	3b15      	subs	r3, #21
 8008504:	f023 0303 	bic.w	r3, r3, #3
 8008508:	3304      	adds	r3, #4
 800850a:	f104 0015 	add.w	r0, r4, #21
 800850e:	4584      	cmp	ip, r0
 8008510:	bf38      	it	cc
 8008512:	2304      	movcc	r3, #4
 8008514:	50ca      	str	r2, [r1, r3]
 8008516:	b10a      	cbz	r2, 800851c <__lshift+0xa4>
 8008518:	f108 0602 	add.w	r6, r8, #2
 800851c:	3e01      	subs	r6, #1
 800851e:	4638      	mov	r0, r7
 8008520:	4621      	mov	r1, r4
 8008522:	612e      	str	r6, [r5, #16]
 8008524:	f7ff fe0d 	bl	8008142 <_Bfree>
 8008528:	4628      	mov	r0, r5
 800852a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800852e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008532:	3301      	adds	r3, #1
 8008534:	e7c5      	b.n	80084c2 <__lshift+0x4a>
 8008536:	3904      	subs	r1, #4
 8008538:	f853 2b04 	ldr.w	r2, [r3], #4
 800853c:	459c      	cmp	ip, r3
 800853e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008542:	d8f9      	bhi.n	8008538 <__lshift+0xc0>
 8008544:	e7ea      	b.n	800851c <__lshift+0xa4>
 8008546:	bf00      	nop
 8008548:	0800a289 	.word	0x0800a289
 800854c:	0800a2f9 	.word	0x0800a2f9

08008550 <__mcmp>:
 8008550:	4603      	mov	r3, r0
 8008552:	690a      	ldr	r2, [r1, #16]
 8008554:	6900      	ldr	r0, [r0, #16]
 8008556:	b530      	push	{r4, r5, lr}
 8008558:	1a80      	subs	r0, r0, r2
 800855a:	d10d      	bne.n	8008578 <__mcmp+0x28>
 800855c:	3314      	adds	r3, #20
 800855e:	3114      	adds	r1, #20
 8008560:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008564:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008568:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800856c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008570:	4295      	cmp	r5, r2
 8008572:	d002      	beq.n	800857a <__mcmp+0x2a>
 8008574:	d304      	bcc.n	8008580 <__mcmp+0x30>
 8008576:	2001      	movs	r0, #1
 8008578:	bd30      	pop	{r4, r5, pc}
 800857a:	42a3      	cmp	r3, r4
 800857c:	d3f4      	bcc.n	8008568 <__mcmp+0x18>
 800857e:	e7fb      	b.n	8008578 <__mcmp+0x28>
 8008580:	f04f 30ff 	mov.w	r0, #4294967295
 8008584:	e7f8      	b.n	8008578 <__mcmp+0x28>
	...

08008588 <__mdiff>:
 8008588:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800858c:	460c      	mov	r4, r1
 800858e:	4606      	mov	r6, r0
 8008590:	4611      	mov	r1, r2
 8008592:	4620      	mov	r0, r4
 8008594:	4692      	mov	sl, r2
 8008596:	f7ff ffdb 	bl	8008550 <__mcmp>
 800859a:	1e05      	subs	r5, r0, #0
 800859c:	d111      	bne.n	80085c2 <__mdiff+0x3a>
 800859e:	4629      	mov	r1, r5
 80085a0:	4630      	mov	r0, r6
 80085a2:	f7ff fda9 	bl	80080f8 <_Balloc>
 80085a6:	4602      	mov	r2, r0
 80085a8:	b928      	cbnz	r0, 80085b6 <__mdiff+0x2e>
 80085aa:	f240 2132 	movw	r1, #562	; 0x232
 80085ae:	4b3c      	ldr	r3, [pc, #240]	; (80086a0 <__mdiff+0x118>)
 80085b0:	483c      	ldr	r0, [pc, #240]	; (80086a4 <__mdiff+0x11c>)
 80085b2:	f001 f8c9 	bl	8009748 <__assert_func>
 80085b6:	2301      	movs	r3, #1
 80085b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80085bc:	4610      	mov	r0, r2
 80085be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085c2:	bfa4      	itt	ge
 80085c4:	4653      	movge	r3, sl
 80085c6:	46a2      	movge	sl, r4
 80085c8:	4630      	mov	r0, r6
 80085ca:	f8da 1004 	ldr.w	r1, [sl, #4]
 80085ce:	bfa6      	itte	ge
 80085d0:	461c      	movge	r4, r3
 80085d2:	2500      	movge	r5, #0
 80085d4:	2501      	movlt	r5, #1
 80085d6:	f7ff fd8f 	bl	80080f8 <_Balloc>
 80085da:	4602      	mov	r2, r0
 80085dc:	b918      	cbnz	r0, 80085e6 <__mdiff+0x5e>
 80085de:	f44f 7110 	mov.w	r1, #576	; 0x240
 80085e2:	4b2f      	ldr	r3, [pc, #188]	; (80086a0 <__mdiff+0x118>)
 80085e4:	e7e4      	b.n	80085b0 <__mdiff+0x28>
 80085e6:	f100 0814 	add.w	r8, r0, #20
 80085ea:	f8da 7010 	ldr.w	r7, [sl, #16]
 80085ee:	60c5      	str	r5, [r0, #12]
 80085f0:	f04f 0c00 	mov.w	ip, #0
 80085f4:	f10a 0514 	add.w	r5, sl, #20
 80085f8:	f10a 0010 	add.w	r0, sl, #16
 80085fc:	46c2      	mov	sl, r8
 80085fe:	6926      	ldr	r6, [r4, #16]
 8008600:	f104 0914 	add.w	r9, r4, #20
 8008604:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008608:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800860c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008610:	f859 3b04 	ldr.w	r3, [r9], #4
 8008614:	fa1f f18b 	uxth.w	r1, fp
 8008618:	4461      	add	r1, ip
 800861a:	fa1f fc83 	uxth.w	ip, r3
 800861e:	0c1b      	lsrs	r3, r3, #16
 8008620:	eba1 010c 	sub.w	r1, r1, ip
 8008624:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008628:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800862c:	b289      	uxth	r1, r1
 800862e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008632:	454e      	cmp	r6, r9
 8008634:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008638:	f84a 3b04 	str.w	r3, [sl], #4
 800863c:	d8e6      	bhi.n	800860c <__mdiff+0x84>
 800863e:	1b33      	subs	r3, r6, r4
 8008640:	3b15      	subs	r3, #21
 8008642:	f023 0303 	bic.w	r3, r3, #3
 8008646:	3415      	adds	r4, #21
 8008648:	3304      	adds	r3, #4
 800864a:	42a6      	cmp	r6, r4
 800864c:	bf38      	it	cc
 800864e:	2304      	movcc	r3, #4
 8008650:	441d      	add	r5, r3
 8008652:	4443      	add	r3, r8
 8008654:	461e      	mov	r6, r3
 8008656:	462c      	mov	r4, r5
 8008658:	4574      	cmp	r4, lr
 800865a:	d30e      	bcc.n	800867a <__mdiff+0xf2>
 800865c:	f10e 0103 	add.w	r1, lr, #3
 8008660:	1b49      	subs	r1, r1, r5
 8008662:	f021 0103 	bic.w	r1, r1, #3
 8008666:	3d03      	subs	r5, #3
 8008668:	45ae      	cmp	lr, r5
 800866a:	bf38      	it	cc
 800866c:	2100      	movcc	r1, #0
 800866e:	4419      	add	r1, r3
 8008670:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008674:	b18b      	cbz	r3, 800869a <__mdiff+0x112>
 8008676:	6117      	str	r7, [r2, #16]
 8008678:	e7a0      	b.n	80085bc <__mdiff+0x34>
 800867a:	f854 8b04 	ldr.w	r8, [r4], #4
 800867e:	fa1f f188 	uxth.w	r1, r8
 8008682:	4461      	add	r1, ip
 8008684:	1408      	asrs	r0, r1, #16
 8008686:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800868a:	b289      	uxth	r1, r1
 800868c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008690:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008694:	f846 1b04 	str.w	r1, [r6], #4
 8008698:	e7de      	b.n	8008658 <__mdiff+0xd0>
 800869a:	3f01      	subs	r7, #1
 800869c:	e7e8      	b.n	8008670 <__mdiff+0xe8>
 800869e:	bf00      	nop
 80086a0:	0800a289 	.word	0x0800a289
 80086a4:	0800a2f9 	.word	0x0800a2f9

080086a8 <__d2b>:
 80086a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80086ac:	2101      	movs	r1, #1
 80086ae:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80086b2:	4690      	mov	r8, r2
 80086b4:	461d      	mov	r5, r3
 80086b6:	f7ff fd1f 	bl	80080f8 <_Balloc>
 80086ba:	4604      	mov	r4, r0
 80086bc:	b930      	cbnz	r0, 80086cc <__d2b+0x24>
 80086be:	4602      	mov	r2, r0
 80086c0:	f240 310a 	movw	r1, #778	; 0x30a
 80086c4:	4b24      	ldr	r3, [pc, #144]	; (8008758 <__d2b+0xb0>)
 80086c6:	4825      	ldr	r0, [pc, #148]	; (800875c <__d2b+0xb4>)
 80086c8:	f001 f83e 	bl	8009748 <__assert_func>
 80086cc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80086d0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80086d4:	bb2d      	cbnz	r5, 8008722 <__d2b+0x7a>
 80086d6:	9301      	str	r3, [sp, #4]
 80086d8:	f1b8 0300 	subs.w	r3, r8, #0
 80086dc:	d026      	beq.n	800872c <__d2b+0x84>
 80086de:	4668      	mov	r0, sp
 80086e0:	9300      	str	r3, [sp, #0]
 80086e2:	f7ff fda1 	bl	8008228 <__lo0bits>
 80086e6:	9900      	ldr	r1, [sp, #0]
 80086e8:	b1f0      	cbz	r0, 8008728 <__d2b+0x80>
 80086ea:	9a01      	ldr	r2, [sp, #4]
 80086ec:	f1c0 0320 	rsb	r3, r0, #32
 80086f0:	fa02 f303 	lsl.w	r3, r2, r3
 80086f4:	430b      	orrs	r3, r1
 80086f6:	40c2      	lsrs	r2, r0
 80086f8:	6163      	str	r3, [r4, #20]
 80086fa:	9201      	str	r2, [sp, #4]
 80086fc:	9b01      	ldr	r3, [sp, #4]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	bf14      	ite	ne
 8008702:	2102      	movne	r1, #2
 8008704:	2101      	moveq	r1, #1
 8008706:	61a3      	str	r3, [r4, #24]
 8008708:	6121      	str	r1, [r4, #16]
 800870a:	b1c5      	cbz	r5, 800873e <__d2b+0x96>
 800870c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008710:	4405      	add	r5, r0
 8008712:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008716:	603d      	str	r5, [r7, #0]
 8008718:	6030      	str	r0, [r6, #0]
 800871a:	4620      	mov	r0, r4
 800871c:	b002      	add	sp, #8
 800871e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008722:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008726:	e7d6      	b.n	80086d6 <__d2b+0x2e>
 8008728:	6161      	str	r1, [r4, #20]
 800872a:	e7e7      	b.n	80086fc <__d2b+0x54>
 800872c:	a801      	add	r0, sp, #4
 800872e:	f7ff fd7b 	bl	8008228 <__lo0bits>
 8008732:	2101      	movs	r1, #1
 8008734:	9b01      	ldr	r3, [sp, #4]
 8008736:	6121      	str	r1, [r4, #16]
 8008738:	6163      	str	r3, [r4, #20]
 800873a:	3020      	adds	r0, #32
 800873c:	e7e5      	b.n	800870a <__d2b+0x62>
 800873e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008742:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008746:	6038      	str	r0, [r7, #0]
 8008748:	6918      	ldr	r0, [r3, #16]
 800874a:	f7ff fd4d 	bl	80081e8 <__hi0bits>
 800874e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008752:	6031      	str	r1, [r6, #0]
 8008754:	e7e1      	b.n	800871a <__d2b+0x72>
 8008756:	bf00      	nop
 8008758:	0800a289 	.word	0x0800a289
 800875c:	0800a2f9 	.word	0x0800a2f9

08008760 <_realloc_r>:
 8008760:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008764:	460c      	mov	r4, r1
 8008766:	4681      	mov	r9, r0
 8008768:	4611      	mov	r1, r2
 800876a:	b924      	cbnz	r4, 8008776 <_realloc_r+0x16>
 800876c:	b003      	add	sp, #12
 800876e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008772:	f7fb ba11 	b.w	8003b98 <_malloc_r>
 8008776:	9201      	str	r2, [sp, #4]
 8008778:	f7fb fc58 	bl	800402c <__malloc_lock>
 800877c:	9901      	ldr	r1, [sp, #4]
 800877e:	f101 080b 	add.w	r8, r1, #11
 8008782:	f1b8 0f16 	cmp.w	r8, #22
 8008786:	d90b      	bls.n	80087a0 <_realloc_r+0x40>
 8008788:	f038 0807 	bics.w	r8, r8, #7
 800878c:	d50a      	bpl.n	80087a4 <_realloc_r+0x44>
 800878e:	230c      	movs	r3, #12
 8008790:	f04f 0b00 	mov.w	fp, #0
 8008794:	f8c9 3000 	str.w	r3, [r9]
 8008798:	4658      	mov	r0, fp
 800879a:	b003      	add	sp, #12
 800879c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a0:	f04f 0810 	mov.w	r8, #16
 80087a4:	4588      	cmp	r8, r1
 80087a6:	d3f2      	bcc.n	800878e <_realloc_r+0x2e>
 80087a8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80087ac:	f1a4 0a08 	sub.w	sl, r4, #8
 80087b0:	f025 0603 	bic.w	r6, r5, #3
 80087b4:	45b0      	cmp	r8, r6
 80087b6:	f340 8173 	ble.w	8008aa0 <_realloc_r+0x340>
 80087ba:	48aa      	ldr	r0, [pc, #680]	; (8008a64 <_realloc_r+0x304>)
 80087bc:	eb0a 0306 	add.w	r3, sl, r6
 80087c0:	f8d0 c008 	ldr.w	ip, [r0, #8]
 80087c4:	685a      	ldr	r2, [r3, #4]
 80087c6:	459c      	cmp	ip, r3
 80087c8:	9001      	str	r0, [sp, #4]
 80087ca:	d005      	beq.n	80087d8 <_realloc_r+0x78>
 80087cc:	f022 0001 	bic.w	r0, r2, #1
 80087d0:	4418      	add	r0, r3
 80087d2:	6840      	ldr	r0, [r0, #4]
 80087d4:	07c7      	lsls	r7, r0, #31
 80087d6:	d427      	bmi.n	8008828 <_realloc_r+0xc8>
 80087d8:	f022 0203 	bic.w	r2, r2, #3
 80087dc:	459c      	cmp	ip, r3
 80087de:	eb06 0702 	add.w	r7, r6, r2
 80087e2:	d119      	bne.n	8008818 <_realloc_r+0xb8>
 80087e4:	f108 0010 	add.w	r0, r8, #16
 80087e8:	42b8      	cmp	r0, r7
 80087ea:	dc1f      	bgt.n	800882c <_realloc_r+0xcc>
 80087ec:	9a01      	ldr	r2, [sp, #4]
 80087ee:	eba7 0708 	sub.w	r7, r7, r8
 80087f2:	eb0a 0308 	add.w	r3, sl, r8
 80087f6:	f047 0701 	orr.w	r7, r7, #1
 80087fa:	6093      	str	r3, [r2, #8]
 80087fc:	605f      	str	r7, [r3, #4]
 80087fe:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008802:	4648      	mov	r0, r9
 8008804:	f003 0301 	and.w	r3, r3, #1
 8008808:	ea43 0308 	orr.w	r3, r3, r8
 800880c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008810:	f7fb fc12 	bl	8004038 <__malloc_unlock>
 8008814:	46a3      	mov	fp, r4
 8008816:	e7bf      	b.n	8008798 <_realloc_r+0x38>
 8008818:	45b8      	cmp	r8, r7
 800881a:	dc07      	bgt.n	800882c <_realloc_r+0xcc>
 800881c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8008820:	60da      	str	r2, [r3, #12]
 8008822:	6093      	str	r3, [r2, #8]
 8008824:	4655      	mov	r5, sl
 8008826:	e080      	b.n	800892a <_realloc_r+0x1ca>
 8008828:	2200      	movs	r2, #0
 800882a:	4613      	mov	r3, r2
 800882c:	07e8      	lsls	r0, r5, #31
 800882e:	f100 80e8 	bmi.w	8008a02 <_realloc_r+0x2a2>
 8008832:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008836:	ebaa 0505 	sub.w	r5, sl, r5
 800883a:	6868      	ldr	r0, [r5, #4]
 800883c:	f020 0003 	bic.w	r0, r0, #3
 8008840:	eb00 0b06 	add.w	fp, r0, r6
 8008844:	2b00      	cmp	r3, #0
 8008846:	f000 80a7 	beq.w	8008998 <_realloc_r+0x238>
 800884a:	459c      	cmp	ip, r3
 800884c:	eb02 070b 	add.w	r7, r2, fp
 8008850:	d14b      	bne.n	80088ea <_realloc_r+0x18a>
 8008852:	f108 0310 	add.w	r3, r8, #16
 8008856:	42bb      	cmp	r3, r7
 8008858:	f300 809e 	bgt.w	8008998 <_realloc_r+0x238>
 800885c:	46ab      	mov	fp, r5
 800885e:	68eb      	ldr	r3, [r5, #12]
 8008860:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8008864:	60d3      	str	r3, [r2, #12]
 8008866:	609a      	str	r2, [r3, #8]
 8008868:	1f32      	subs	r2, r6, #4
 800886a:	2a24      	cmp	r2, #36	; 0x24
 800886c:	d838      	bhi.n	80088e0 <_realloc_r+0x180>
 800886e:	2a13      	cmp	r2, #19
 8008870:	d934      	bls.n	80088dc <_realloc_r+0x17c>
 8008872:	6823      	ldr	r3, [r4, #0]
 8008874:	2a1b      	cmp	r2, #27
 8008876:	60ab      	str	r3, [r5, #8]
 8008878:	6863      	ldr	r3, [r4, #4]
 800887a:	60eb      	str	r3, [r5, #12]
 800887c:	d81b      	bhi.n	80088b6 <_realloc_r+0x156>
 800887e:	3408      	adds	r4, #8
 8008880:	f105 0310 	add.w	r3, r5, #16
 8008884:	6822      	ldr	r2, [r4, #0]
 8008886:	601a      	str	r2, [r3, #0]
 8008888:	6862      	ldr	r2, [r4, #4]
 800888a:	605a      	str	r2, [r3, #4]
 800888c:	68a2      	ldr	r2, [r4, #8]
 800888e:	609a      	str	r2, [r3, #8]
 8008890:	9a01      	ldr	r2, [sp, #4]
 8008892:	eba7 0708 	sub.w	r7, r7, r8
 8008896:	eb05 0308 	add.w	r3, r5, r8
 800889a:	f047 0701 	orr.w	r7, r7, #1
 800889e:	6093      	str	r3, [r2, #8]
 80088a0:	605f      	str	r7, [r3, #4]
 80088a2:	686b      	ldr	r3, [r5, #4]
 80088a4:	f003 0301 	and.w	r3, r3, #1
 80088a8:	ea43 0308 	orr.w	r3, r3, r8
 80088ac:	606b      	str	r3, [r5, #4]
 80088ae:	4648      	mov	r0, r9
 80088b0:	f7fb fbc2 	bl	8004038 <__malloc_unlock>
 80088b4:	e770      	b.n	8008798 <_realloc_r+0x38>
 80088b6:	68a3      	ldr	r3, [r4, #8]
 80088b8:	2a24      	cmp	r2, #36	; 0x24
 80088ba:	612b      	str	r3, [r5, #16]
 80088bc:	68e3      	ldr	r3, [r4, #12]
 80088be:	bf18      	it	ne
 80088c0:	3410      	addne	r4, #16
 80088c2:	616b      	str	r3, [r5, #20]
 80088c4:	bf09      	itett	eq
 80088c6:	6923      	ldreq	r3, [r4, #16]
 80088c8:	f105 0318 	addne.w	r3, r5, #24
 80088cc:	61ab      	streq	r3, [r5, #24]
 80088ce:	6962      	ldreq	r2, [r4, #20]
 80088d0:	bf02      	ittt	eq
 80088d2:	f105 0320 	addeq.w	r3, r5, #32
 80088d6:	61ea      	streq	r2, [r5, #28]
 80088d8:	3418      	addeq	r4, #24
 80088da:	e7d3      	b.n	8008884 <_realloc_r+0x124>
 80088dc:	465b      	mov	r3, fp
 80088de:	e7d1      	b.n	8008884 <_realloc_r+0x124>
 80088e0:	4621      	mov	r1, r4
 80088e2:	4658      	mov	r0, fp
 80088e4:	f7ff fbee 	bl	80080c4 <memmove>
 80088e8:	e7d2      	b.n	8008890 <_realloc_r+0x130>
 80088ea:	45b8      	cmp	r8, r7
 80088ec:	dc54      	bgt.n	8008998 <_realloc_r+0x238>
 80088ee:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 80088f2:	4628      	mov	r0, r5
 80088f4:	60da      	str	r2, [r3, #12]
 80088f6:	6093      	str	r3, [r2, #8]
 80088f8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80088fc:	68eb      	ldr	r3, [r5, #12]
 80088fe:	60d3      	str	r3, [r2, #12]
 8008900:	609a      	str	r2, [r3, #8]
 8008902:	1f32      	subs	r2, r6, #4
 8008904:	2a24      	cmp	r2, #36	; 0x24
 8008906:	d843      	bhi.n	8008990 <_realloc_r+0x230>
 8008908:	2a13      	cmp	r2, #19
 800890a:	d908      	bls.n	800891e <_realloc_r+0x1be>
 800890c:	6823      	ldr	r3, [r4, #0]
 800890e:	2a1b      	cmp	r2, #27
 8008910:	60ab      	str	r3, [r5, #8]
 8008912:	6863      	ldr	r3, [r4, #4]
 8008914:	60eb      	str	r3, [r5, #12]
 8008916:	d828      	bhi.n	800896a <_realloc_r+0x20a>
 8008918:	3408      	adds	r4, #8
 800891a:	f105 0010 	add.w	r0, r5, #16
 800891e:	6823      	ldr	r3, [r4, #0]
 8008920:	6003      	str	r3, [r0, #0]
 8008922:	6863      	ldr	r3, [r4, #4]
 8008924:	6043      	str	r3, [r0, #4]
 8008926:	68a3      	ldr	r3, [r4, #8]
 8008928:	6083      	str	r3, [r0, #8]
 800892a:	686a      	ldr	r2, [r5, #4]
 800892c:	eba7 0008 	sub.w	r0, r7, r8
 8008930:	280f      	cmp	r0, #15
 8008932:	f002 0201 	and.w	r2, r2, #1
 8008936:	eb05 0307 	add.w	r3, r5, r7
 800893a:	f240 80b3 	bls.w	8008aa4 <_realloc_r+0x344>
 800893e:	eb05 0108 	add.w	r1, r5, r8
 8008942:	ea48 0202 	orr.w	r2, r8, r2
 8008946:	f040 0001 	orr.w	r0, r0, #1
 800894a:	606a      	str	r2, [r5, #4]
 800894c:	6048      	str	r0, [r1, #4]
 800894e:	685a      	ldr	r2, [r3, #4]
 8008950:	4648      	mov	r0, r9
 8008952:	f042 0201 	orr.w	r2, r2, #1
 8008956:	605a      	str	r2, [r3, #4]
 8008958:	3108      	adds	r1, #8
 800895a:	f7ff f8f9 	bl	8007b50 <_free_r>
 800895e:	4648      	mov	r0, r9
 8008960:	f7fb fb6a 	bl	8004038 <__malloc_unlock>
 8008964:	f105 0b08 	add.w	fp, r5, #8
 8008968:	e716      	b.n	8008798 <_realloc_r+0x38>
 800896a:	68a3      	ldr	r3, [r4, #8]
 800896c:	2a24      	cmp	r2, #36	; 0x24
 800896e:	612b      	str	r3, [r5, #16]
 8008970:	68e3      	ldr	r3, [r4, #12]
 8008972:	bf18      	it	ne
 8008974:	f105 0018 	addne.w	r0, r5, #24
 8008978:	616b      	str	r3, [r5, #20]
 800897a:	bf09      	itett	eq
 800897c:	6923      	ldreq	r3, [r4, #16]
 800897e:	3410      	addne	r4, #16
 8008980:	61ab      	streq	r3, [r5, #24]
 8008982:	6963      	ldreq	r3, [r4, #20]
 8008984:	bf02      	ittt	eq
 8008986:	f105 0020 	addeq.w	r0, r5, #32
 800898a:	61eb      	streq	r3, [r5, #28]
 800898c:	3418      	addeq	r4, #24
 800898e:	e7c6      	b.n	800891e <_realloc_r+0x1be>
 8008990:	4621      	mov	r1, r4
 8008992:	f7ff fb97 	bl	80080c4 <memmove>
 8008996:	e7c8      	b.n	800892a <_realloc_r+0x1ca>
 8008998:	45d8      	cmp	r8, fp
 800899a:	dc32      	bgt.n	8008a02 <_realloc_r+0x2a2>
 800899c:	4628      	mov	r0, r5
 800899e:	68eb      	ldr	r3, [r5, #12]
 80089a0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80089a4:	60d3      	str	r3, [r2, #12]
 80089a6:	609a      	str	r2, [r3, #8]
 80089a8:	1f32      	subs	r2, r6, #4
 80089aa:	2a24      	cmp	r2, #36	; 0x24
 80089ac:	d825      	bhi.n	80089fa <_realloc_r+0x29a>
 80089ae:	2a13      	cmp	r2, #19
 80089b0:	d908      	bls.n	80089c4 <_realloc_r+0x264>
 80089b2:	6823      	ldr	r3, [r4, #0]
 80089b4:	2a1b      	cmp	r2, #27
 80089b6:	60ab      	str	r3, [r5, #8]
 80089b8:	6863      	ldr	r3, [r4, #4]
 80089ba:	60eb      	str	r3, [r5, #12]
 80089bc:	d80a      	bhi.n	80089d4 <_realloc_r+0x274>
 80089be:	3408      	adds	r4, #8
 80089c0:	f105 0010 	add.w	r0, r5, #16
 80089c4:	6823      	ldr	r3, [r4, #0]
 80089c6:	6003      	str	r3, [r0, #0]
 80089c8:	6863      	ldr	r3, [r4, #4]
 80089ca:	6043      	str	r3, [r0, #4]
 80089cc:	68a3      	ldr	r3, [r4, #8]
 80089ce:	6083      	str	r3, [r0, #8]
 80089d0:	465f      	mov	r7, fp
 80089d2:	e7aa      	b.n	800892a <_realloc_r+0x1ca>
 80089d4:	68a3      	ldr	r3, [r4, #8]
 80089d6:	2a24      	cmp	r2, #36	; 0x24
 80089d8:	612b      	str	r3, [r5, #16]
 80089da:	68e3      	ldr	r3, [r4, #12]
 80089dc:	bf18      	it	ne
 80089de:	f105 0018 	addne.w	r0, r5, #24
 80089e2:	616b      	str	r3, [r5, #20]
 80089e4:	bf09      	itett	eq
 80089e6:	6923      	ldreq	r3, [r4, #16]
 80089e8:	3410      	addne	r4, #16
 80089ea:	61ab      	streq	r3, [r5, #24]
 80089ec:	6963      	ldreq	r3, [r4, #20]
 80089ee:	bf02      	ittt	eq
 80089f0:	f105 0020 	addeq.w	r0, r5, #32
 80089f4:	61eb      	streq	r3, [r5, #28]
 80089f6:	3418      	addeq	r4, #24
 80089f8:	e7e4      	b.n	80089c4 <_realloc_r+0x264>
 80089fa:	4621      	mov	r1, r4
 80089fc:	f7ff fb62 	bl	80080c4 <memmove>
 8008a00:	e7e6      	b.n	80089d0 <_realloc_r+0x270>
 8008a02:	4648      	mov	r0, r9
 8008a04:	f7fb f8c8 	bl	8003b98 <_malloc_r>
 8008a08:	4683      	mov	fp, r0
 8008a0a:	2800      	cmp	r0, #0
 8008a0c:	f43f af4f 	beq.w	80088ae <_realloc_r+0x14e>
 8008a10:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008a14:	f1a0 0208 	sub.w	r2, r0, #8
 8008a18:	f023 0301 	bic.w	r3, r3, #1
 8008a1c:	4453      	add	r3, sl
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d105      	bne.n	8008a2e <_realloc_r+0x2ce>
 8008a22:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8008a26:	f027 0703 	bic.w	r7, r7, #3
 8008a2a:	4437      	add	r7, r6
 8008a2c:	e6fa      	b.n	8008824 <_realloc_r+0xc4>
 8008a2e:	1f32      	subs	r2, r6, #4
 8008a30:	2a24      	cmp	r2, #36	; 0x24
 8008a32:	d831      	bhi.n	8008a98 <_realloc_r+0x338>
 8008a34:	2a13      	cmp	r2, #19
 8008a36:	d92c      	bls.n	8008a92 <_realloc_r+0x332>
 8008a38:	6823      	ldr	r3, [r4, #0]
 8008a3a:	2a1b      	cmp	r2, #27
 8008a3c:	6003      	str	r3, [r0, #0]
 8008a3e:	6863      	ldr	r3, [r4, #4]
 8008a40:	6043      	str	r3, [r0, #4]
 8008a42:	d811      	bhi.n	8008a68 <_realloc_r+0x308>
 8008a44:	f104 0208 	add.w	r2, r4, #8
 8008a48:	f100 0308 	add.w	r3, r0, #8
 8008a4c:	6811      	ldr	r1, [r2, #0]
 8008a4e:	6019      	str	r1, [r3, #0]
 8008a50:	6851      	ldr	r1, [r2, #4]
 8008a52:	6059      	str	r1, [r3, #4]
 8008a54:	6892      	ldr	r2, [r2, #8]
 8008a56:	609a      	str	r2, [r3, #8]
 8008a58:	4621      	mov	r1, r4
 8008a5a:	4648      	mov	r0, r9
 8008a5c:	f7ff f878 	bl	8007b50 <_free_r>
 8008a60:	e725      	b.n	80088ae <_realloc_r+0x14e>
 8008a62:	bf00      	nop
 8008a64:	20000448 	.word	0x20000448
 8008a68:	68a3      	ldr	r3, [r4, #8]
 8008a6a:	2a24      	cmp	r2, #36	; 0x24
 8008a6c:	6083      	str	r3, [r0, #8]
 8008a6e:	68e3      	ldr	r3, [r4, #12]
 8008a70:	bf18      	it	ne
 8008a72:	f104 0210 	addne.w	r2, r4, #16
 8008a76:	60c3      	str	r3, [r0, #12]
 8008a78:	bf09      	itett	eq
 8008a7a:	6923      	ldreq	r3, [r4, #16]
 8008a7c:	f100 0310 	addne.w	r3, r0, #16
 8008a80:	6103      	streq	r3, [r0, #16]
 8008a82:	6961      	ldreq	r1, [r4, #20]
 8008a84:	bf02      	ittt	eq
 8008a86:	f104 0218 	addeq.w	r2, r4, #24
 8008a8a:	f100 0318 	addeq.w	r3, r0, #24
 8008a8e:	6141      	streq	r1, [r0, #20]
 8008a90:	e7dc      	b.n	8008a4c <_realloc_r+0x2ec>
 8008a92:	4603      	mov	r3, r0
 8008a94:	4622      	mov	r2, r4
 8008a96:	e7d9      	b.n	8008a4c <_realloc_r+0x2ec>
 8008a98:	4621      	mov	r1, r4
 8008a9a:	f7ff fb13 	bl	80080c4 <memmove>
 8008a9e:	e7db      	b.n	8008a58 <_realloc_r+0x2f8>
 8008aa0:	4637      	mov	r7, r6
 8008aa2:	e6bf      	b.n	8008824 <_realloc_r+0xc4>
 8008aa4:	4317      	orrs	r7, r2
 8008aa6:	606f      	str	r7, [r5, #4]
 8008aa8:	685a      	ldr	r2, [r3, #4]
 8008aaa:	f042 0201 	orr.w	r2, r2, #1
 8008aae:	605a      	str	r2, [r3, #4]
 8008ab0:	e755      	b.n	800895e <_realloc_r+0x1fe>
 8008ab2:	bf00      	nop

08008ab4 <frexp>:
 8008ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab6:	4617      	mov	r7, r2
 8008ab8:	2200      	movs	r2, #0
 8008aba:	603a      	str	r2, [r7, #0]
 8008abc:	4a14      	ldr	r2, [pc, #80]	; (8008b10 <frexp+0x5c>)
 8008abe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008ac2:	4296      	cmp	r6, r2
 8008ac4:	4604      	mov	r4, r0
 8008ac6:	460d      	mov	r5, r1
 8008ac8:	460b      	mov	r3, r1
 8008aca:	dc1e      	bgt.n	8008b0a <frexp+0x56>
 8008acc:	4602      	mov	r2, r0
 8008ace:	4332      	orrs	r2, r6
 8008ad0:	d01b      	beq.n	8008b0a <frexp+0x56>
 8008ad2:	4a10      	ldr	r2, [pc, #64]	; (8008b14 <frexp+0x60>)
 8008ad4:	400a      	ands	r2, r1
 8008ad6:	b952      	cbnz	r2, 8008aee <frexp+0x3a>
 8008ad8:	2200      	movs	r2, #0
 8008ada:	4b0f      	ldr	r3, [pc, #60]	; (8008b18 <frexp+0x64>)
 8008adc:	f7f7 fcfc 	bl	80004d8 <__aeabi_dmul>
 8008ae0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8008ae4:	4604      	mov	r4, r0
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008aec:	603a      	str	r2, [r7, #0]
 8008aee:	683a      	ldr	r2, [r7, #0]
 8008af0:	1536      	asrs	r6, r6, #20
 8008af2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008af6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8008afa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008afe:	4416      	add	r6, r2
 8008b00:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8008b04:	603e      	str	r6, [r7, #0]
 8008b06:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	4629      	mov	r1, r5
 8008b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b10:	7fefffff 	.word	0x7fefffff
 8008b14:	7ff00000 	.word	0x7ff00000
 8008b18:	43500000 	.word	0x43500000

08008b1c <__sread>:
 8008b1c:	b510      	push	{r4, lr}
 8008b1e:	460c      	mov	r4, r1
 8008b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b24:	f000 ff8c 	bl	8009a40 <_read_r>
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	bfab      	itete	ge
 8008b2c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8008b2e:	89a3      	ldrhlt	r3, [r4, #12]
 8008b30:	181b      	addge	r3, r3, r0
 8008b32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008b36:	bfac      	ite	ge
 8008b38:	6523      	strge	r3, [r4, #80]	; 0x50
 8008b3a:	81a3      	strhlt	r3, [r4, #12]
 8008b3c:	bd10      	pop	{r4, pc}

08008b3e <__swrite>:
 8008b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b42:	461f      	mov	r7, r3
 8008b44:	898b      	ldrh	r3, [r1, #12]
 8008b46:	4605      	mov	r5, r0
 8008b48:	05db      	lsls	r3, r3, #23
 8008b4a:	460c      	mov	r4, r1
 8008b4c:	4616      	mov	r6, r2
 8008b4e:	d505      	bpl.n	8008b5c <__swrite+0x1e>
 8008b50:	2302      	movs	r3, #2
 8008b52:	2200      	movs	r2, #0
 8008b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b58:	f000 ff4e 	bl	80099f8 <_lseek_r>
 8008b5c:	89a3      	ldrh	r3, [r4, #12]
 8008b5e:	4632      	mov	r2, r6
 8008b60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b64:	81a3      	strh	r3, [r4, #12]
 8008b66:	4628      	mov	r0, r5
 8008b68:	463b      	mov	r3, r7
 8008b6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b72:	f000 bd97 	b.w	80096a4 <_write_r>

08008b76 <__sseek>:
 8008b76:	b510      	push	{r4, lr}
 8008b78:	460c      	mov	r4, r1
 8008b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b7e:	f000 ff3b 	bl	80099f8 <_lseek_r>
 8008b82:	1c43      	adds	r3, r0, #1
 8008b84:	89a3      	ldrh	r3, [r4, #12]
 8008b86:	bf15      	itete	ne
 8008b88:	6520      	strne	r0, [r4, #80]	; 0x50
 8008b8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008b8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008b92:	81a3      	strheq	r3, [r4, #12]
 8008b94:	bf18      	it	ne
 8008b96:	81a3      	strhne	r3, [r4, #12]
 8008b98:	bd10      	pop	{r4, pc}

08008b9a <__sclose>:
 8008b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b9e:	f000 be1f 	b.w	80097e0 <_close_r>

08008ba2 <strncpy>:
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	b510      	push	{r4, lr}
 8008ba6:	3901      	subs	r1, #1
 8008ba8:	b132      	cbz	r2, 8008bb8 <strncpy+0x16>
 8008baa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008bae:	3a01      	subs	r2, #1
 8008bb0:	f803 4b01 	strb.w	r4, [r3], #1
 8008bb4:	2c00      	cmp	r4, #0
 8008bb6:	d1f7      	bne.n	8008ba8 <strncpy+0x6>
 8008bb8:	2100      	movs	r1, #0
 8008bba:	441a      	add	r2, r3
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d100      	bne.n	8008bc2 <strncpy+0x20>
 8008bc0:	bd10      	pop	{r4, pc}
 8008bc2:	f803 1b01 	strb.w	r1, [r3], #1
 8008bc6:	e7f9      	b.n	8008bbc <strncpy+0x1a>

08008bc8 <__ssprint_r>:
 8008bc8:	6893      	ldr	r3, [r2, #8]
 8008bca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bce:	4680      	mov	r8, r0
 8008bd0:	460c      	mov	r4, r1
 8008bd2:	4617      	mov	r7, r2
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d061      	beq.n	8008c9c <__ssprint_r+0xd4>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	469b      	mov	fp, r3
 8008bdc:	f8d2 a000 	ldr.w	sl, [r2]
 8008be0:	9301      	str	r3, [sp, #4]
 8008be2:	f1bb 0f00 	cmp.w	fp, #0
 8008be6:	d02b      	beq.n	8008c40 <__ssprint_r+0x78>
 8008be8:	68a6      	ldr	r6, [r4, #8]
 8008bea:	45b3      	cmp	fp, r6
 8008bec:	d342      	bcc.n	8008c74 <__ssprint_r+0xac>
 8008bee:	89a2      	ldrh	r2, [r4, #12]
 8008bf0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008bf4:	d03e      	beq.n	8008c74 <__ssprint_r+0xac>
 8008bf6:	6825      	ldr	r5, [r4, #0]
 8008bf8:	6921      	ldr	r1, [r4, #16]
 8008bfa:	eba5 0901 	sub.w	r9, r5, r1
 8008bfe:	6965      	ldr	r5, [r4, #20]
 8008c00:	f109 0001 	add.w	r0, r9, #1
 8008c04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c0c:	106d      	asrs	r5, r5, #1
 8008c0e:	4458      	add	r0, fp
 8008c10:	4285      	cmp	r5, r0
 8008c12:	bf38      	it	cc
 8008c14:	4605      	movcc	r5, r0
 8008c16:	0553      	lsls	r3, r2, #21
 8008c18:	d545      	bpl.n	8008ca6 <__ssprint_r+0xde>
 8008c1a:	4629      	mov	r1, r5
 8008c1c:	4640      	mov	r0, r8
 8008c1e:	f7fa ffbb 	bl	8003b98 <_malloc_r>
 8008c22:	4606      	mov	r6, r0
 8008c24:	b9a0      	cbnz	r0, 8008c50 <__ssprint_r+0x88>
 8008c26:	230c      	movs	r3, #12
 8008c28:	f8c8 3000 	str.w	r3, [r8]
 8008c2c:	89a3      	ldrh	r3, [r4, #12]
 8008c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c36:	81a3      	strh	r3, [r4, #12]
 8008c38:	2300      	movs	r3, #0
 8008c3a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8008c3e:	e02f      	b.n	8008ca0 <__ssprint_r+0xd8>
 8008c40:	f8da 3000 	ldr.w	r3, [sl]
 8008c44:	f8da b004 	ldr.w	fp, [sl, #4]
 8008c48:	9301      	str	r3, [sp, #4]
 8008c4a:	f10a 0a08 	add.w	sl, sl, #8
 8008c4e:	e7c8      	b.n	8008be2 <__ssprint_r+0x1a>
 8008c50:	464a      	mov	r2, r9
 8008c52:	6921      	ldr	r1, [r4, #16]
 8008c54:	f7ff fa28 	bl	80080a8 <memcpy>
 8008c58:	89a2      	ldrh	r2, [r4, #12]
 8008c5a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008c5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008c62:	81a2      	strh	r2, [r4, #12]
 8008c64:	6126      	str	r6, [r4, #16]
 8008c66:	444e      	add	r6, r9
 8008c68:	6026      	str	r6, [r4, #0]
 8008c6a:	465e      	mov	r6, fp
 8008c6c:	6165      	str	r5, [r4, #20]
 8008c6e:	eba5 0509 	sub.w	r5, r5, r9
 8008c72:	60a5      	str	r5, [r4, #8]
 8008c74:	455e      	cmp	r6, fp
 8008c76:	bf28      	it	cs
 8008c78:	465e      	movcs	r6, fp
 8008c7a:	9901      	ldr	r1, [sp, #4]
 8008c7c:	4632      	mov	r2, r6
 8008c7e:	6820      	ldr	r0, [r4, #0]
 8008c80:	f7ff fa20 	bl	80080c4 <memmove>
 8008c84:	68a2      	ldr	r2, [r4, #8]
 8008c86:	1b92      	subs	r2, r2, r6
 8008c88:	60a2      	str	r2, [r4, #8]
 8008c8a:	6822      	ldr	r2, [r4, #0]
 8008c8c:	4432      	add	r2, r6
 8008c8e:	6022      	str	r2, [r4, #0]
 8008c90:	68ba      	ldr	r2, [r7, #8]
 8008c92:	eba2 030b 	sub.w	r3, r2, fp
 8008c96:	60bb      	str	r3, [r7, #8]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d1d1      	bne.n	8008c40 <__ssprint_r+0x78>
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	6078      	str	r0, [r7, #4]
 8008ca0:	b003      	add	sp, #12
 8008ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca6:	462a      	mov	r2, r5
 8008ca8:	4640      	mov	r0, r8
 8008caa:	f7ff fd59 	bl	8008760 <_realloc_r>
 8008cae:	4606      	mov	r6, r0
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	d1d7      	bne.n	8008c64 <__ssprint_r+0x9c>
 8008cb4:	4640      	mov	r0, r8
 8008cb6:	6921      	ldr	r1, [r4, #16]
 8008cb8:	f7fe ff4a 	bl	8007b50 <_free_r>
 8008cbc:	e7b3      	b.n	8008c26 <__ssprint_r+0x5e>

08008cbe <__sprint_r>:
 8008cbe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc2:	6893      	ldr	r3, [r2, #8]
 8008cc4:	4680      	mov	r8, r0
 8008cc6:	460f      	mov	r7, r1
 8008cc8:	4614      	mov	r4, r2
 8008cca:	b91b      	cbnz	r3, 8008cd4 <__sprint_r+0x16>
 8008ccc:	4618      	mov	r0, r3
 8008cce:	6053      	str	r3, [r2, #4]
 8008cd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cd4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008cd6:	049d      	lsls	r5, r3, #18
 8008cd8:	d520      	bpl.n	8008d1c <__sprint_r+0x5e>
 8008cda:	6815      	ldr	r5, [r2, #0]
 8008cdc:	3508      	adds	r5, #8
 8008cde:	f04f 0900 	mov.w	r9, #0
 8008ce2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8008ce6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8008cea:	45ca      	cmp	sl, r9
 8008cec:	dc0b      	bgt.n	8008d06 <__sprint_r+0x48>
 8008cee:	68a0      	ldr	r0, [r4, #8]
 8008cf0:	f026 0603 	bic.w	r6, r6, #3
 8008cf4:	1b80      	subs	r0, r0, r6
 8008cf6:	60a0      	str	r0, [r4, #8]
 8008cf8:	3508      	adds	r5, #8
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	d1ef      	bne.n	8008cde <__sprint_r+0x20>
 8008cfe:	2300      	movs	r3, #0
 8008d00:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8008d04:	e7e4      	b.n	8008cd0 <__sprint_r+0x12>
 8008d06:	463a      	mov	r2, r7
 8008d08:	4640      	mov	r0, r8
 8008d0a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8008d0e:	f000 fe22 	bl	8009956 <_fputwc_r>
 8008d12:	1c43      	adds	r3, r0, #1
 8008d14:	d0f3      	beq.n	8008cfe <__sprint_r+0x40>
 8008d16:	f109 0901 	add.w	r9, r9, #1
 8008d1a:	e7e6      	b.n	8008cea <__sprint_r+0x2c>
 8008d1c:	f7fe ffd8 	bl	8007cd0 <__sfvwrite_r>
 8008d20:	e7ed      	b.n	8008cfe <__sprint_r+0x40>
	...

08008d24 <_vfiprintf_r>:
 8008d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d28:	b0bb      	sub	sp, #236	; 0xec
 8008d2a:	460f      	mov	r7, r1
 8008d2c:	461d      	mov	r5, r3
 8008d2e:	461c      	mov	r4, r3
 8008d30:	4681      	mov	r9, r0
 8008d32:	9202      	str	r2, [sp, #8]
 8008d34:	b118      	cbz	r0, 8008d3e <_vfiprintf_r+0x1a>
 8008d36:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008d38:	b90b      	cbnz	r3, 8008d3e <_vfiprintf_r+0x1a>
 8008d3a:	f7fe fe79 	bl	8007a30 <__sinit>
 8008d3e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d40:	07d8      	lsls	r0, r3, #31
 8008d42:	d405      	bmi.n	8008d50 <_vfiprintf_r+0x2c>
 8008d44:	89bb      	ldrh	r3, [r7, #12]
 8008d46:	0599      	lsls	r1, r3, #22
 8008d48:	d402      	bmi.n	8008d50 <_vfiprintf_r+0x2c>
 8008d4a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008d4c:	f7ff f930 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 8008d50:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008d54:	049a      	lsls	r2, r3, #18
 8008d56:	d406      	bmi.n	8008d66 <_vfiprintf_r+0x42>
 8008d58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008d5c:	81bb      	strh	r3, [r7, #12]
 8008d5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d60:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d64:	667b      	str	r3, [r7, #100]	; 0x64
 8008d66:	89bb      	ldrh	r3, [r7, #12]
 8008d68:	071e      	lsls	r6, r3, #28
 8008d6a:	d501      	bpl.n	8008d70 <_vfiprintf_r+0x4c>
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	b9ab      	cbnz	r3, 8008d9c <_vfiprintf_r+0x78>
 8008d70:	4639      	mov	r1, r7
 8008d72:	4648      	mov	r0, r9
 8008d74:	f7fd feae 	bl	8006ad4 <__swsetup_r>
 8008d78:	b180      	cbz	r0, 8008d9c <_vfiprintf_r+0x78>
 8008d7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008d7c:	07d8      	lsls	r0, r3, #31
 8008d7e:	d506      	bpl.n	8008d8e <_vfiprintf_r+0x6a>
 8008d80:	f04f 33ff 	mov.w	r3, #4294967295
 8008d84:	9303      	str	r3, [sp, #12]
 8008d86:	9803      	ldr	r0, [sp, #12]
 8008d88:	b03b      	add	sp, #236	; 0xec
 8008d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8e:	89bb      	ldrh	r3, [r7, #12]
 8008d90:	0599      	lsls	r1, r3, #22
 8008d92:	d4f5      	bmi.n	8008d80 <_vfiprintf_r+0x5c>
 8008d94:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008d96:	f7ff f90c 	bl	8007fb2 <__retarget_lock_release_recursive>
 8008d9a:	e7f1      	b.n	8008d80 <_vfiprintf_r+0x5c>
 8008d9c:	89bb      	ldrh	r3, [r7, #12]
 8008d9e:	f003 021a 	and.w	r2, r3, #26
 8008da2:	2a0a      	cmp	r2, #10
 8008da4:	d113      	bne.n	8008dce <_vfiprintf_r+0xaa>
 8008da6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008daa:	2a00      	cmp	r2, #0
 8008dac:	db0f      	blt.n	8008dce <_vfiprintf_r+0xaa>
 8008dae:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008db0:	07d2      	lsls	r2, r2, #31
 8008db2:	d404      	bmi.n	8008dbe <_vfiprintf_r+0x9a>
 8008db4:	059e      	lsls	r6, r3, #22
 8008db6:	d402      	bmi.n	8008dbe <_vfiprintf_r+0x9a>
 8008db8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008dba:	f7ff f8fa 	bl	8007fb2 <__retarget_lock_release_recursive>
 8008dbe:	462b      	mov	r3, r5
 8008dc0:	4639      	mov	r1, r7
 8008dc2:	4648      	mov	r0, r9
 8008dc4:	9a02      	ldr	r2, [sp, #8]
 8008dc6:	f000 fc2d 	bl	8009624 <__sbprintf>
 8008dca:	9003      	str	r0, [sp, #12]
 8008dcc:	e7db      	b.n	8008d86 <_vfiprintf_r+0x62>
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8008dd4:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8008dd8:	ae11      	add	r6, sp, #68	; 0x44
 8008dda:	960e      	str	r6, [sp, #56]	; 0x38
 8008ddc:	9308      	str	r3, [sp, #32]
 8008dde:	930a      	str	r3, [sp, #40]	; 0x28
 8008de0:	9303      	str	r3, [sp, #12]
 8008de2:	9b02      	ldr	r3, [sp, #8]
 8008de4:	461d      	mov	r5, r3
 8008de6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dea:	b10a      	cbz	r2, 8008df0 <_vfiprintf_r+0xcc>
 8008dec:	2a25      	cmp	r2, #37	; 0x25
 8008dee:	d1f9      	bne.n	8008de4 <_vfiprintf_r+0xc0>
 8008df0:	9b02      	ldr	r3, [sp, #8]
 8008df2:	ebb5 0803 	subs.w	r8, r5, r3
 8008df6:	d00d      	beq.n	8008e14 <_vfiprintf_r+0xf0>
 8008df8:	e9c6 3800 	strd	r3, r8, [r6]
 8008dfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008dfe:	4443      	add	r3, r8
 8008e00:	9310      	str	r3, [sp, #64]	; 0x40
 8008e02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e04:	3301      	adds	r3, #1
 8008e06:	2b07      	cmp	r3, #7
 8008e08:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e0a:	dc75      	bgt.n	8008ef8 <_vfiprintf_r+0x1d4>
 8008e0c:	3608      	adds	r6, #8
 8008e0e:	9b03      	ldr	r3, [sp, #12]
 8008e10:	4443      	add	r3, r8
 8008e12:	9303      	str	r3, [sp, #12]
 8008e14:	782b      	ldrb	r3, [r5, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	f000 83c6 	beq.w	80095a8 <_vfiprintf_r+0x884>
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	f04f 31ff 	mov.w	r1, #4294967295
 8008e22:	469a      	mov	sl, r3
 8008e24:	1c6a      	adds	r2, r5, #1
 8008e26:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8008e2a:	9101      	str	r1, [sp, #4]
 8008e2c:	9304      	str	r3, [sp, #16]
 8008e2e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008e32:	9202      	str	r2, [sp, #8]
 8008e34:	f1a3 0220 	sub.w	r2, r3, #32
 8008e38:	2a5a      	cmp	r2, #90	; 0x5a
 8008e3a:	f200 830e 	bhi.w	800945a <_vfiprintf_r+0x736>
 8008e3e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8008e42:	0098      	.short	0x0098
 8008e44:	030c030c 	.word	0x030c030c
 8008e48:	030c00a0 	.word	0x030c00a0
 8008e4c:	030c030c 	.word	0x030c030c
 8008e50:	030c0080 	.word	0x030c0080
 8008e54:	00a3030c 	.word	0x00a3030c
 8008e58:	030c00ad 	.word	0x030c00ad
 8008e5c:	00af00aa 	.word	0x00af00aa
 8008e60:	00ca030c 	.word	0x00ca030c
 8008e64:	00cd00cd 	.word	0x00cd00cd
 8008e68:	00cd00cd 	.word	0x00cd00cd
 8008e6c:	00cd00cd 	.word	0x00cd00cd
 8008e70:	00cd00cd 	.word	0x00cd00cd
 8008e74:	030c00cd 	.word	0x030c00cd
 8008e78:	030c030c 	.word	0x030c030c
 8008e7c:	030c030c 	.word	0x030c030c
 8008e80:	030c030c 	.word	0x030c030c
 8008e84:	030c030c 	.word	0x030c030c
 8008e88:	010500f7 	.word	0x010500f7
 8008e8c:	030c030c 	.word	0x030c030c
 8008e90:	030c030c 	.word	0x030c030c
 8008e94:	030c030c 	.word	0x030c030c
 8008e98:	030c030c 	.word	0x030c030c
 8008e9c:	030c030c 	.word	0x030c030c
 8008ea0:	030c014b 	.word	0x030c014b
 8008ea4:	030c030c 	.word	0x030c030c
 8008ea8:	030c0191 	.word	0x030c0191
 8008eac:	030c026f 	.word	0x030c026f
 8008eb0:	028d030c 	.word	0x028d030c
 8008eb4:	030c030c 	.word	0x030c030c
 8008eb8:	030c030c 	.word	0x030c030c
 8008ebc:	030c030c 	.word	0x030c030c
 8008ec0:	030c030c 	.word	0x030c030c
 8008ec4:	030c030c 	.word	0x030c030c
 8008ec8:	010700f7 	.word	0x010700f7
 8008ecc:	030c030c 	.word	0x030c030c
 8008ed0:	00dd030c 	.word	0x00dd030c
 8008ed4:	00f10107 	.word	0x00f10107
 8008ed8:	00ea030c 	.word	0x00ea030c
 8008edc:	012e030c 	.word	0x012e030c
 8008ee0:	0180014d 	.word	0x0180014d
 8008ee4:	030c00f1 	.word	0x030c00f1
 8008ee8:	00960191 	.word	0x00960191
 8008eec:	030c0271 	.word	0x030c0271
 8008ef0:	0065030c 	.word	0x0065030c
 8008ef4:	0096030c 	.word	0x0096030c
 8008ef8:	4639      	mov	r1, r7
 8008efa:	4648      	mov	r0, r9
 8008efc:	aa0e      	add	r2, sp, #56	; 0x38
 8008efe:	f7ff fede 	bl	8008cbe <__sprint_r>
 8008f02:	2800      	cmp	r0, #0
 8008f04:	f040 832f 	bne.w	8009566 <_vfiprintf_r+0x842>
 8008f08:	ae11      	add	r6, sp, #68	; 0x44
 8008f0a:	e780      	b.n	8008e0e <_vfiprintf_r+0xea>
 8008f0c:	4a94      	ldr	r2, [pc, #592]	; (8009160 <_vfiprintf_r+0x43c>)
 8008f0e:	f01a 0f20 	tst.w	sl, #32
 8008f12:	9206      	str	r2, [sp, #24]
 8008f14:	f000 8224 	beq.w	8009360 <_vfiprintf_r+0x63c>
 8008f18:	3407      	adds	r4, #7
 8008f1a:	f024 0b07 	bic.w	fp, r4, #7
 8008f1e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8008f22:	f01a 0f01 	tst.w	sl, #1
 8008f26:	d009      	beq.n	8008f3c <_vfiprintf_r+0x218>
 8008f28:	ea54 0205 	orrs.w	r2, r4, r5
 8008f2c:	bf1f      	itttt	ne
 8008f2e:	2230      	movne	r2, #48	; 0x30
 8008f30:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 8008f34:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 8008f38:	f04a 0a02 	orrne.w	sl, sl, #2
 8008f3c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8008f40:	e10b      	b.n	800915a <_vfiprintf_r+0x436>
 8008f42:	4648      	mov	r0, r9
 8008f44:	f7ff f82e 	bl	8007fa4 <_localeconv_r>
 8008f48:	6843      	ldr	r3, [r0, #4]
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	930a      	str	r3, [sp, #40]	; 0x28
 8008f4e:	f7f7 f8ff 	bl	8000150 <strlen>
 8008f52:	9008      	str	r0, [sp, #32]
 8008f54:	4648      	mov	r0, r9
 8008f56:	f7ff f825 	bl	8007fa4 <_localeconv_r>
 8008f5a:	6883      	ldr	r3, [r0, #8]
 8008f5c:	9307      	str	r3, [sp, #28]
 8008f5e:	9b08      	ldr	r3, [sp, #32]
 8008f60:	b12b      	cbz	r3, 8008f6e <_vfiprintf_r+0x24a>
 8008f62:	9b07      	ldr	r3, [sp, #28]
 8008f64:	b11b      	cbz	r3, 8008f6e <_vfiprintf_r+0x24a>
 8008f66:	781b      	ldrb	r3, [r3, #0]
 8008f68:	b10b      	cbz	r3, 8008f6e <_vfiprintf_r+0x24a>
 8008f6a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8008f6e:	9a02      	ldr	r2, [sp, #8]
 8008f70:	e75d      	b.n	8008e2e <_vfiprintf_r+0x10a>
 8008f72:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d1f9      	bne.n	8008f6e <_vfiprintf_r+0x24a>
 8008f7a:	2320      	movs	r3, #32
 8008f7c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8008f80:	e7f5      	b.n	8008f6e <_vfiprintf_r+0x24a>
 8008f82:	f04a 0a01 	orr.w	sl, sl, #1
 8008f86:	e7f2      	b.n	8008f6e <_vfiprintf_r+0x24a>
 8008f88:	f854 3b04 	ldr.w	r3, [r4], #4
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	9304      	str	r3, [sp, #16]
 8008f90:	daed      	bge.n	8008f6e <_vfiprintf_r+0x24a>
 8008f92:	425b      	negs	r3, r3
 8008f94:	9304      	str	r3, [sp, #16]
 8008f96:	f04a 0a04 	orr.w	sl, sl, #4
 8008f9a:	e7e8      	b.n	8008f6e <_vfiprintf_r+0x24a>
 8008f9c:	232b      	movs	r3, #43	; 0x2b
 8008f9e:	e7ed      	b.n	8008f7c <_vfiprintf_r+0x258>
 8008fa0:	9a02      	ldr	r2, [sp, #8]
 8008fa2:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008fa6:	2b2a      	cmp	r3, #42	; 0x2a
 8008fa8:	d112      	bne.n	8008fd0 <_vfiprintf_r+0x2ac>
 8008faa:	f854 0b04 	ldr.w	r0, [r4], #4
 8008fae:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8008fb2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008fb6:	e7da      	b.n	8008f6e <_vfiprintf_r+0x24a>
 8008fb8:	200a      	movs	r0, #10
 8008fba:	9b01      	ldr	r3, [sp, #4]
 8008fbc:	fb00 1303 	mla	r3, r0, r3, r1
 8008fc0:	9301      	str	r3, [sp, #4]
 8008fc2:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008fc6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008fca:	2909      	cmp	r1, #9
 8008fcc:	d9f4      	bls.n	8008fb8 <_vfiprintf_r+0x294>
 8008fce:	e730      	b.n	8008e32 <_vfiprintf_r+0x10e>
 8008fd0:	2100      	movs	r1, #0
 8008fd2:	9101      	str	r1, [sp, #4]
 8008fd4:	e7f7      	b.n	8008fc6 <_vfiprintf_r+0x2a2>
 8008fd6:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8008fda:	e7c8      	b.n	8008f6e <_vfiprintf_r+0x24a>
 8008fdc:	2100      	movs	r1, #0
 8008fde:	9a02      	ldr	r2, [sp, #8]
 8008fe0:	9104      	str	r1, [sp, #16]
 8008fe2:	200a      	movs	r0, #10
 8008fe4:	9904      	ldr	r1, [sp, #16]
 8008fe6:	3b30      	subs	r3, #48	; 0x30
 8008fe8:	fb00 3301 	mla	r3, r0, r1, r3
 8008fec:	9304      	str	r3, [sp, #16]
 8008fee:	f812 3b01 	ldrb.w	r3, [r2], #1
 8008ff2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008ff6:	2909      	cmp	r1, #9
 8008ff8:	d9f3      	bls.n	8008fe2 <_vfiprintf_r+0x2be>
 8008ffa:	e71a      	b.n	8008e32 <_vfiprintf_r+0x10e>
 8008ffc:	9b02      	ldr	r3, [sp, #8]
 8008ffe:	781b      	ldrb	r3, [r3, #0]
 8009000:	2b68      	cmp	r3, #104	; 0x68
 8009002:	bf01      	itttt	eq
 8009004:	9b02      	ldreq	r3, [sp, #8]
 8009006:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800900a:	3301      	addeq	r3, #1
 800900c:	9302      	streq	r3, [sp, #8]
 800900e:	bf18      	it	ne
 8009010:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009014:	e7ab      	b.n	8008f6e <_vfiprintf_r+0x24a>
 8009016:	9b02      	ldr	r3, [sp, #8]
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	2b6c      	cmp	r3, #108	; 0x6c
 800901c:	d105      	bne.n	800902a <_vfiprintf_r+0x306>
 800901e:	9b02      	ldr	r3, [sp, #8]
 8009020:	3301      	adds	r3, #1
 8009022:	9302      	str	r3, [sp, #8]
 8009024:	f04a 0a20 	orr.w	sl, sl, #32
 8009028:	e7a1      	b.n	8008f6e <_vfiprintf_r+0x24a>
 800902a:	f04a 0a10 	orr.w	sl, sl, #16
 800902e:	e79e      	b.n	8008f6e <_vfiprintf_r+0x24a>
 8009030:	46a3      	mov	fp, r4
 8009032:	2100      	movs	r1, #0
 8009034:	f85b 3b04 	ldr.w	r3, [fp], #4
 8009038:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800903c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009040:	2301      	movs	r3, #1
 8009042:	460d      	mov	r5, r1
 8009044:	9301      	str	r3, [sp, #4]
 8009046:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800904a:	e0a0      	b.n	800918e <_vfiprintf_r+0x46a>
 800904c:	f04a 0a10 	orr.w	sl, sl, #16
 8009050:	f01a 0f20 	tst.w	sl, #32
 8009054:	d010      	beq.n	8009078 <_vfiprintf_r+0x354>
 8009056:	3407      	adds	r4, #7
 8009058:	f024 0b07 	bic.w	fp, r4, #7
 800905c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8009060:	2c00      	cmp	r4, #0
 8009062:	f175 0300 	sbcs.w	r3, r5, #0
 8009066:	da05      	bge.n	8009074 <_vfiprintf_r+0x350>
 8009068:	232d      	movs	r3, #45	; 0x2d
 800906a:	4264      	negs	r4, r4
 800906c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8009070:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009074:	2301      	movs	r3, #1
 8009076:	e03f      	b.n	80090f8 <_vfiprintf_r+0x3d4>
 8009078:	f01a 0f10 	tst.w	sl, #16
 800907c:	f104 0b04 	add.w	fp, r4, #4
 8009080:	d002      	beq.n	8009088 <_vfiprintf_r+0x364>
 8009082:	6824      	ldr	r4, [r4, #0]
 8009084:	17e5      	asrs	r5, r4, #31
 8009086:	e7eb      	b.n	8009060 <_vfiprintf_r+0x33c>
 8009088:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800908c:	6824      	ldr	r4, [r4, #0]
 800908e:	d001      	beq.n	8009094 <_vfiprintf_r+0x370>
 8009090:	b224      	sxth	r4, r4
 8009092:	e7f7      	b.n	8009084 <_vfiprintf_r+0x360>
 8009094:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009098:	bf18      	it	ne
 800909a:	b264      	sxtbne	r4, r4
 800909c:	e7f2      	b.n	8009084 <_vfiprintf_r+0x360>
 800909e:	f01a 0f20 	tst.w	sl, #32
 80090a2:	f854 3b04 	ldr.w	r3, [r4], #4
 80090a6:	d005      	beq.n	80090b4 <_vfiprintf_r+0x390>
 80090a8:	9a03      	ldr	r2, [sp, #12]
 80090aa:	4610      	mov	r0, r2
 80090ac:	17d1      	asrs	r1, r2, #31
 80090ae:	e9c3 0100 	strd	r0, r1, [r3]
 80090b2:	e696      	b.n	8008de2 <_vfiprintf_r+0xbe>
 80090b4:	f01a 0f10 	tst.w	sl, #16
 80090b8:	d002      	beq.n	80090c0 <_vfiprintf_r+0x39c>
 80090ba:	9a03      	ldr	r2, [sp, #12]
 80090bc:	601a      	str	r2, [r3, #0]
 80090be:	e690      	b.n	8008de2 <_vfiprintf_r+0xbe>
 80090c0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80090c4:	d002      	beq.n	80090cc <_vfiprintf_r+0x3a8>
 80090c6:	9a03      	ldr	r2, [sp, #12]
 80090c8:	801a      	strh	r2, [r3, #0]
 80090ca:	e68a      	b.n	8008de2 <_vfiprintf_r+0xbe>
 80090cc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80090d0:	d0f3      	beq.n	80090ba <_vfiprintf_r+0x396>
 80090d2:	9a03      	ldr	r2, [sp, #12]
 80090d4:	701a      	strb	r2, [r3, #0]
 80090d6:	e684      	b.n	8008de2 <_vfiprintf_r+0xbe>
 80090d8:	f04a 0a10 	orr.w	sl, sl, #16
 80090dc:	f01a 0f20 	tst.w	sl, #32
 80090e0:	d01d      	beq.n	800911e <_vfiprintf_r+0x3fa>
 80090e2:	3407      	adds	r4, #7
 80090e4:	f024 0b07 	bic.w	fp, r4, #7
 80090e8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 80090ec:	2300      	movs	r3, #0
 80090ee:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80090f2:	2200      	movs	r2, #0
 80090f4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 80090f8:	9a01      	ldr	r2, [sp, #4]
 80090fa:	3201      	adds	r2, #1
 80090fc:	f000 8261 	beq.w	80095c2 <_vfiprintf_r+0x89e>
 8009100:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009104:	9205      	str	r2, [sp, #20]
 8009106:	ea54 0205 	orrs.w	r2, r4, r5
 800910a:	f040 8260 	bne.w	80095ce <_vfiprintf_r+0x8aa>
 800910e:	9a01      	ldr	r2, [sp, #4]
 8009110:	2a00      	cmp	r2, #0
 8009112:	f000 8197 	beq.w	8009444 <_vfiprintf_r+0x720>
 8009116:	2b01      	cmp	r3, #1
 8009118:	f040 825c 	bne.w	80095d4 <_vfiprintf_r+0x8b0>
 800911c:	e136      	b.n	800938c <_vfiprintf_r+0x668>
 800911e:	f01a 0f10 	tst.w	sl, #16
 8009122:	f104 0b04 	add.w	fp, r4, #4
 8009126:	d001      	beq.n	800912c <_vfiprintf_r+0x408>
 8009128:	6824      	ldr	r4, [r4, #0]
 800912a:	e003      	b.n	8009134 <_vfiprintf_r+0x410>
 800912c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009130:	d002      	beq.n	8009138 <_vfiprintf_r+0x414>
 8009132:	8824      	ldrh	r4, [r4, #0]
 8009134:	2500      	movs	r5, #0
 8009136:	e7d9      	b.n	80090ec <_vfiprintf_r+0x3c8>
 8009138:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800913c:	d0f4      	beq.n	8009128 <_vfiprintf_r+0x404>
 800913e:	7824      	ldrb	r4, [r4, #0]
 8009140:	e7f8      	b.n	8009134 <_vfiprintf_r+0x410>
 8009142:	f647 0330 	movw	r3, #30768	; 0x7830
 8009146:	46a3      	mov	fp, r4
 8009148:	2500      	movs	r5, #0
 800914a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800914e:	4b04      	ldr	r3, [pc, #16]	; (8009160 <_vfiprintf_r+0x43c>)
 8009150:	f85b 4b04 	ldr.w	r4, [fp], #4
 8009154:	f04a 0a02 	orr.w	sl, sl, #2
 8009158:	9306      	str	r3, [sp, #24]
 800915a:	2302      	movs	r3, #2
 800915c:	e7c9      	b.n	80090f2 <_vfiprintf_r+0x3ce>
 800915e:	bf00      	nop
 8009160:	0800a218 	.word	0x0800a218
 8009164:	46a3      	mov	fp, r4
 8009166:	2500      	movs	r5, #0
 8009168:	9b01      	ldr	r3, [sp, #4]
 800916a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800916e:	1c5c      	adds	r4, r3, #1
 8009170:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8009174:	f000 80cf 	beq.w	8009316 <_vfiprintf_r+0x5f2>
 8009178:	461a      	mov	r2, r3
 800917a:	4629      	mov	r1, r5
 800917c:	4640      	mov	r0, r8
 800917e:	f7fe ff85 	bl	800808c <memchr>
 8009182:	2800      	cmp	r0, #0
 8009184:	f000 8173 	beq.w	800946e <_vfiprintf_r+0x74a>
 8009188:	eba0 0308 	sub.w	r3, r0, r8
 800918c:	9301      	str	r3, [sp, #4]
 800918e:	9b01      	ldr	r3, [sp, #4]
 8009190:	42ab      	cmp	r3, r5
 8009192:	bfb8      	it	lt
 8009194:	462b      	movlt	r3, r5
 8009196:	9305      	str	r3, [sp, #20]
 8009198:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800919c:	b113      	cbz	r3, 80091a4 <_vfiprintf_r+0x480>
 800919e:	9b05      	ldr	r3, [sp, #20]
 80091a0:	3301      	adds	r3, #1
 80091a2:	9305      	str	r3, [sp, #20]
 80091a4:	f01a 0302 	ands.w	r3, sl, #2
 80091a8:	9309      	str	r3, [sp, #36]	; 0x24
 80091aa:	bf1e      	ittt	ne
 80091ac:	9b05      	ldrne	r3, [sp, #20]
 80091ae:	3302      	addne	r3, #2
 80091b0:	9305      	strne	r3, [sp, #20]
 80091b2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80091b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80091b8:	d11f      	bne.n	80091fa <_vfiprintf_r+0x4d6>
 80091ba:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80091be:	1a9c      	subs	r4, r3, r2
 80091c0:	2c00      	cmp	r4, #0
 80091c2:	dd1a      	ble.n	80091fa <_vfiprintf_r+0x4d6>
 80091c4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80091c8:	48b4      	ldr	r0, [pc, #720]	; (800949c <_vfiprintf_r+0x778>)
 80091ca:	2c10      	cmp	r4, #16
 80091cc:	f103 0301 	add.w	r3, r3, #1
 80091d0:	f106 0108 	add.w	r1, r6, #8
 80091d4:	6030      	str	r0, [r6, #0]
 80091d6:	f300 814c 	bgt.w	8009472 <_vfiprintf_r+0x74e>
 80091da:	6074      	str	r4, [r6, #4]
 80091dc:	2b07      	cmp	r3, #7
 80091de:	4414      	add	r4, r2
 80091e0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80091e4:	f340 8157 	ble.w	8009496 <_vfiprintf_r+0x772>
 80091e8:	4639      	mov	r1, r7
 80091ea:	4648      	mov	r0, r9
 80091ec:	aa0e      	add	r2, sp, #56	; 0x38
 80091ee:	f7ff fd66 	bl	8008cbe <__sprint_r>
 80091f2:	2800      	cmp	r0, #0
 80091f4:	f040 81b7 	bne.w	8009566 <_vfiprintf_r+0x842>
 80091f8:	ae11      	add	r6, sp, #68	; 0x44
 80091fa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80091fe:	b173      	cbz	r3, 800921e <_vfiprintf_r+0x4fa>
 8009200:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009204:	6032      	str	r2, [r6, #0]
 8009206:	2201      	movs	r2, #1
 8009208:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800920a:	6072      	str	r2, [r6, #4]
 800920c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800920e:	3301      	adds	r3, #1
 8009210:	3201      	adds	r2, #1
 8009212:	2b07      	cmp	r3, #7
 8009214:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009218:	f300 8146 	bgt.w	80094a8 <_vfiprintf_r+0x784>
 800921c:	3608      	adds	r6, #8
 800921e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009220:	b16b      	cbz	r3, 800923e <_vfiprintf_r+0x51a>
 8009222:	aa0d      	add	r2, sp, #52	; 0x34
 8009224:	6032      	str	r2, [r6, #0]
 8009226:	2202      	movs	r2, #2
 8009228:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800922a:	6072      	str	r2, [r6, #4]
 800922c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800922e:	3301      	adds	r3, #1
 8009230:	3202      	adds	r2, #2
 8009232:	2b07      	cmp	r3, #7
 8009234:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009238:	f300 813f 	bgt.w	80094ba <_vfiprintf_r+0x796>
 800923c:	3608      	adds	r6, #8
 800923e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009240:	2b80      	cmp	r3, #128	; 0x80
 8009242:	d11f      	bne.n	8009284 <_vfiprintf_r+0x560>
 8009244:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009248:	1a9c      	subs	r4, r3, r2
 800924a:	2c00      	cmp	r4, #0
 800924c:	dd1a      	ble.n	8009284 <_vfiprintf_r+0x560>
 800924e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009252:	4893      	ldr	r0, [pc, #588]	; (80094a0 <_vfiprintf_r+0x77c>)
 8009254:	2c10      	cmp	r4, #16
 8009256:	f103 0301 	add.w	r3, r3, #1
 800925a:	f106 0108 	add.w	r1, r6, #8
 800925e:	6030      	str	r0, [r6, #0]
 8009260:	f300 8134 	bgt.w	80094cc <_vfiprintf_r+0x7a8>
 8009264:	6074      	str	r4, [r6, #4]
 8009266:	2b07      	cmp	r3, #7
 8009268:	4414      	add	r4, r2
 800926a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800926e:	f340 813f 	ble.w	80094f0 <_vfiprintf_r+0x7cc>
 8009272:	4639      	mov	r1, r7
 8009274:	4648      	mov	r0, r9
 8009276:	aa0e      	add	r2, sp, #56	; 0x38
 8009278:	f7ff fd21 	bl	8008cbe <__sprint_r>
 800927c:	2800      	cmp	r0, #0
 800927e:	f040 8172 	bne.w	8009566 <_vfiprintf_r+0x842>
 8009282:	ae11      	add	r6, sp, #68	; 0x44
 8009284:	9b01      	ldr	r3, [sp, #4]
 8009286:	1aec      	subs	r4, r5, r3
 8009288:	2c00      	cmp	r4, #0
 800928a:	dd1a      	ble.n	80092c2 <_vfiprintf_r+0x59e>
 800928c:	4d84      	ldr	r5, [pc, #528]	; (80094a0 <_vfiprintf_r+0x77c>)
 800928e:	2c10      	cmp	r4, #16
 8009290:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 8009294:	f106 0208 	add.w	r2, r6, #8
 8009298:	f103 0301 	add.w	r3, r3, #1
 800929c:	6035      	str	r5, [r6, #0]
 800929e:	f300 8129 	bgt.w	80094f4 <_vfiprintf_r+0x7d0>
 80092a2:	6074      	str	r4, [r6, #4]
 80092a4:	2b07      	cmp	r3, #7
 80092a6:	440c      	add	r4, r1
 80092a8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80092ac:	f340 8133 	ble.w	8009516 <_vfiprintf_r+0x7f2>
 80092b0:	4639      	mov	r1, r7
 80092b2:	4648      	mov	r0, r9
 80092b4:	aa0e      	add	r2, sp, #56	; 0x38
 80092b6:	f7ff fd02 	bl	8008cbe <__sprint_r>
 80092ba:	2800      	cmp	r0, #0
 80092bc:	f040 8153 	bne.w	8009566 <_vfiprintf_r+0x842>
 80092c0:	ae11      	add	r6, sp, #68	; 0x44
 80092c2:	9b01      	ldr	r3, [sp, #4]
 80092c4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80092c6:	6073      	str	r3, [r6, #4]
 80092c8:	4418      	add	r0, r3
 80092ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092cc:	f8c6 8000 	str.w	r8, [r6]
 80092d0:	3301      	adds	r3, #1
 80092d2:	2b07      	cmp	r3, #7
 80092d4:	9010      	str	r0, [sp, #64]	; 0x40
 80092d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80092d8:	f300 811f 	bgt.w	800951a <_vfiprintf_r+0x7f6>
 80092dc:	f106 0308 	add.w	r3, r6, #8
 80092e0:	f01a 0f04 	tst.w	sl, #4
 80092e4:	f040 8121 	bne.w	800952a <_vfiprintf_r+0x806>
 80092e8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80092ec:	9905      	ldr	r1, [sp, #20]
 80092ee:	428a      	cmp	r2, r1
 80092f0:	bfac      	ite	ge
 80092f2:	189b      	addge	r3, r3, r2
 80092f4:	185b      	addlt	r3, r3, r1
 80092f6:	9303      	str	r3, [sp, #12]
 80092f8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092fa:	b13b      	cbz	r3, 800930c <_vfiprintf_r+0x5e8>
 80092fc:	4639      	mov	r1, r7
 80092fe:	4648      	mov	r0, r9
 8009300:	aa0e      	add	r2, sp, #56	; 0x38
 8009302:	f7ff fcdc 	bl	8008cbe <__sprint_r>
 8009306:	2800      	cmp	r0, #0
 8009308:	f040 812d 	bne.w	8009566 <_vfiprintf_r+0x842>
 800930c:	2300      	movs	r3, #0
 800930e:	465c      	mov	r4, fp
 8009310:	930f      	str	r3, [sp, #60]	; 0x3c
 8009312:	ae11      	add	r6, sp, #68	; 0x44
 8009314:	e565      	b.n	8008de2 <_vfiprintf_r+0xbe>
 8009316:	4640      	mov	r0, r8
 8009318:	f7f6 ff1a 	bl	8000150 <strlen>
 800931c:	9001      	str	r0, [sp, #4]
 800931e:	e736      	b.n	800918e <_vfiprintf_r+0x46a>
 8009320:	f04a 0a10 	orr.w	sl, sl, #16
 8009324:	f01a 0f20 	tst.w	sl, #32
 8009328:	d006      	beq.n	8009338 <_vfiprintf_r+0x614>
 800932a:	3407      	adds	r4, #7
 800932c:	f024 0b07 	bic.w	fp, r4, #7
 8009330:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 8009334:	2301      	movs	r3, #1
 8009336:	e6dc      	b.n	80090f2 <_vfiprintf_r+0x3ce>
 8009338:	f01a 0f10 	tst.w	sl, #16
 800933c:	f104 0b04 	add.w	fp, r4, #4
 8009340:	d001      	beq.n	8009346 <_vfiprintf_r+0x622>
 8009342:	6824      	ldr	r4, [r4, #0]
 8009344:	e003      	b.n	800934e <_vfiprintf_r+0x62a>
 8009346:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800934a:	d002      	beq.n	8009352 <_vfiprintf_r+0x62e>
 800934c:	8824      	ldrh	r4, [r4, #0]
 800934e:	2500      	movs	r5, #0
 8009350:	e7f0      	b.n	8009334 <_vfiprintf_r+0x610>
 8009352:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009356:	d0f4      	beq.n	8009342 <_vfiprintf_r+0x61e>
 8009358:	7824      	ldrb	r4, [r4, #0]
 800935a:	e7f8      	b.n	800934e <_vfiprintf_r+0x62a>
 800935c:	4a51      	ldr	r2, [pc, #324]	; (80094a4 <_vfiprintf_r+0x780>)
 800935e:	e5d6      	b.n	8008f0e <_vfiprintf_r+0x1ea>
 8009360:	f01a 0f10 	tst.w	sl, #16
 8009364:	f104 0b04 	add.w	fp, r4, #4
 8009368:	d001      	beq.n	800936e <_vfiprintf_r+0x64a>
 800936a:	6824      	ldr	r4, [r4, #0]
 800936c:	e003      	b.n	8009376 <_vfiprintf_r+0x652>
 800936e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009372:	d002      	beq.n	800937a <_vfiprintf_r+0x656>
 8009374:	8824      	ldrh	r4, [r4, #0]
 8009376:	2500      	movs	r5, #0
 8009378:	e5d3      	b.n	8008f22 <_vfiprintf_r+0x1fe>
 800937a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800937e:	d0f4      	beq.n	800936a <_vfiprintf_r+0x646>
 8009380:	7824      	ldrb	r4, [r4, #0]
 8009382:	e7f8      	b.n	8009376 <_vfiprintf_r+0x652>
 8009384:	2d00      	cmp	r5, #0
 8009386:	bf08      	it	eq
 8009388:	2c0a      	cmpeq	r4, #10
 800938a:	d205      	bcs.n	8009398 <_vfiprintf_r+0x674>
 800938c:	3430      	adds	r4, #48	; 0x30
 800938e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 8009392:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 8009396:	e13b      	b.n	8009610 <_vfiprintf_r+0x8ec>
 8009398:	f04f 0a00 	mov.w	sl, #0
 800939c:	ab3a      	add	r3, sp, #232	; 0xe8
 800939e:	9309      	str	r3, [sp, #36]	; 0x24
 80093a0:	9b05      	ldr	r3, [sp, #20]
 80093a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80093a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80093a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093aa:	220a      	movs	r2, #10
 80093ac:	4620      	mov	r0, r4
 80093ae:	4629      	mov	r1, r5
 80093b0:	f103 38ff 	add.w	r8, r3, #4294967295
 80093b4:	2300      	movs	r3, #0
 80093b6:	f7f7 fb67 	bl	8000a88 <__aeabi_uldivmod>
 80093ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093bc:	3230      	adds	r2, #48	; 0x30
 80093be:	f803 2c01 	strb.w	r2, [r3, #-1]
 80093c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093c4:	f10a 0a01 	add.w	sl, sl, #1
 80093c8:	b1d3      	cbz	r3, 8009400 <_vfiprintf_r+0x6dc>
 80093ca:	9b07      	ldr	r3, [sp, #28]
 80093cc:	781b      	ldrb	r3, [r3, #0]
 80093ce:	4553      	cmp	r3, sl
 80093d0:	d116      	bne.n	8009400 <_vfiprintf_r+0x6dc>
 80093d2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80093d6:	d013      	beq.n	8009400 <_vfiprintf_r+0x6dc>
 80093d8:	2d00      	cmp	r5, #0
 80093da:	bf08      	it	eq
 80093dc:	2c0a      	cmpeq	r4, #10
 80093de:	d30f      	bcc.n	8009400 <_vfiprintf_r+0x6dc>
 80093e0:	9b08      	ldr	r3, [sp, #32]
 80093e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80093e4:	eba8 0803 	sub.w	r8, r8, r3
 80093e8:	461a      	mov	r2, r3
 80093ea:	4640      	mov	r0, r8
 80093ec:	f7ff fbd9 	bl	8008ba2 <strncpy>
 80093f0:	9b07      	ldr	r3, [sp, #28]
 80093f2:	785b      	ldrb	r3, [r3, #1]
 80093f4:	b1a3      	cbz	r3, 8009420 <_vfiprintf_r+0x6fc>
 80093f6:	f04f 0a00 	mov.w	sl, #0
 80093fa:	9b07      	ldr	r3, [sp, #28]
 80093fc:	3301      	adds	r3, #1
 80093fe:	9307      	str	r3, [sp, #28]
 8009400:	220a      	movs	r2, #10
 8009402:	2300      	movs	r3, #0
 8009404:	4620      	mov	r0, r4
 8009406:	4629      	mov	r1, r5
 8009408:	f7f7 fb3e 	bl	8000a88 <__aeabi_uldivmod>
 800940c:	2d00      	cmp	r5, #0
 800940e:	bf08      	it	eq
 8009410:	2c0a      	cmpeq	r4, #10
 8009412:	f0c0 80fd 	bcc.w	8009610 <_vfiprintf_r+0x8ec>
 8009416:	4604      	mov	r4, r0
 8009418:	460d      	mov	r5, r1
 800941a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800941e:	e7c3      	b.n	80093a8 <_vfiprintf_r+0x684>
 8009420:	469a      	mov	sl, r3
 8009422:	e7ed      	b.n	8009400 <_vfiprintf_r+0x6dc>
 8009424:	9a06      	ldr	r2, [sp, #24]
 8009426:	f004 030f 	and.w	r3, r4, #15
 800942a:	5cd3      	ldrb	r3, [r2, r3]
 800942c:	092a      	lsrs	r2, r5, #4
 800942e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8009432:	0923      	lsrs	r3, r4, #4
 8009434:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8009438:	461c      	mov	r4, r3
 800943a:	4615      	mov	r5, r2
 800943c:	ea54 0305 	orrs.w	r3, r4, r5
 8009440:	d1f0      	bne.n	8009424 <_vfiprintf_r+0x700>
 8009442:	e0e5      	b.n	8009610 <_vfiprintf_r+0x8ec>
 8009444:	b933      	cbnz	r3, 8009454 <_vfiprintf_r+0x730>
 8009446:	f01a 0f01 	tst.w	sl, #1
 800944a:	d003      	beq.n	8009454 <_vfiprintf_r+0x730>
 800944c:	2330      	movs	r3, #48	; 0x30
 800944e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 8009452:	e79e      	b.n	8009392 <_vfiprintf_r+0x66e>
 8009454:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 8009458:	e0da      	b.n	8009610 <_vfiprintf_r+0x8ec>
 800945a:	2b00      	cmp	r3, #0
 800945c:	f000 80a4 	beq.w	80095a8 <_vfiprintf_r+0x884>
 8009460:	2100      	movs	r1, #0
 8009462:	46a3      	mov	fp, r4
 8009464:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 8009468:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800946c:	e5e8      	b.n	8009040 <_vfiprintf_r+0x31c>
 800946e:	4605      	mov	r5, r0
 8009470:	e68d      	b.n	800918e <_vfiprintf_r+0x46a>
 8009472:	2010      	movs	r0, #16
 8009474:	2b07      	cmp	r3, #7
 8009476:	4402      	add	r2, r0
 8009478:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800947c:	6070      	str	r0, [r6, #4]
 800947e:	dd07      	ble.n	8009490 <_vfiprintf_r+0x76c>
 8009480:	4639      	mov	r1, r7
 8009482:	4648      	mov	r0, r9
 8009484:	aa0e      	add	r2, sp, #56	; 0x38
 8009486:	f7ff fc1a 	bl	8008cbe <__sprint_r>
 800948a:	2800      	cmp	r0, #0
 800948c:	d16b      	bne.n	8009566 <_vfiprintf_r+0x842>
 800948e:	a911      	add	r1, sp, #68	; 0x44
 8009490:	460e      	mov	r6, r1
 8009492:	3c10      	subs	r4, #16
 8009494:	e696      	b.n	80091c4 <_vfiprintf_r+0x4a0>
 8009496:	460e      	mov	r6, r1
 8009498:	e6af      	b.n	80091fa <_vfiprintf_r+0x4d6>
 800949a:	bf00      	nop
 800949c:	0800a45c 	.word	0x0800a45c
 80094a0:	0800a46c 	.word	0x0800a46c
 80094a4:	0800a229 	.word	0x0800a229
 80094a8:	4639      	mov	r1, r7
 80094aa:	4648      	mov	r0, r9
 80094ac:	aa0e      	add	r2, sp, #56	; 0x38
 80094ae:	f7ff fc06 	bl	8008cbe <__sprint_r>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d157      	bne.n	8009566 <_vfiprintf_r+0x842>
 80094b6:	ae11      	add	r6, sp, #68	; 0x44
 80094b8:	e6b1      	b.n	800921e <_vfiprintf_r+0x4fa>
 80094ba:	4639      	mov	r1, r7
 80094bc:	4648      	mov	r0, r9
 80094be:	aa0e      	add	r2, sp, #56	; 0x38
 80094c0:	f7ff fbfd 	bl	8008cbe <__sprint_r>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d14e      	bne.n	8009566 <_vfiprintf_r+0x842>
 80094c8:	ae11      	add	r6, sp, #68	; 0x44
 80094ca:	e6b8      	b.n	800923e <_vfiprintf_r+0x51a>
 80094cc:	2010      	movs	r0, #16
 80094ce:	2b07      	cmp	r3, #7
 80094d0:	4402      	add	r2, r0
 80094d2:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 80094d6:	6070      	str	r0, [r6, #4]
 80094d8:	dd07      	ble.n	80094ea <_vfiprintf_r+0x7c6>
 80094da:	4639      	mov	r1, r7
 80094dc:	4648      	mov	r0, r9
 80094de:	aa0e      	add	r2, sp, #56	; 0x38
 80094e0:	f7ff fbed 	bl	8008cbe <__sprint_r>
 80094e4:	2800      	cmp	r0, #0
 80094e6:	d13e      	bne.n	8009566 <_vfiprintf_r+0x842>
 80094e8:	a911      	add	r1, sp, #68	; 0x44
 80094ea:	460e      	mov	r6, r1
 80094ec:	3c10      	subs	r4, #16
 80094ee:	e6ae      	b.n	800924e <_vfiprintf_r+0x52a>
 80094f0:	460e      	mov	r6, r1
 80094f2:	e6c7      	b.n	8009284 <_vfiprintf_r+0x560>
 80094f4:	2010      	movs	r0, #16
 80094f6:	2b07      	cmp	r3, #7
 80094f8:	4401      	add	r1, r0
 80094fa:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 80094fe:	6070      	str	r0, [r6, #4]
 8009500:	dd06      	ble.n	8009510 <_vfiprintf_r+0x7ec>
 8009502:	4639      	mov	r1, r7
 8009504:	4648      	mov	r0, r9
 8009506:	aa0e      	add	r2, sp, #56	; 0x38
 8009508:	f7ff fbd9 	bl	8008cbe <__sprint_r>
 800950c:	bb58      	cbnz	r0, 8009566 <_vfiprintf_r+0x842>
 800950e:	aa11      	add	r2, sp, #68	; 0x44
 8009510:	4616      	mov	r6, r2
 8009512:	3c10      	subs	r4, #16
 8009514:	e6bb      	b.n	800928e <_vfiprintf_r+0x56a>
 8009516:	4616      	mov	r6, r2
 8009518:	e6d3      	b.n	80092c2 <_vfiprintf_r+0x59e>
 800951a:	4639      	mov	r1, r7
 800951c:	4648      	mov	r0, r9
 800951e:	aa0e      	add	r2, sp, #56	; 0x38
 8009520:	f7ff fbcd 	bl	8008cbe <__sprint_r>
 8009524:	b9f8      	cbnz	r0, 8009566 <_vfiprintf_r+0x842>
 8009526:	ab11      	add	r3, sp, #68	; 0x44
 8009528:	e6da      	b.n	80092e0 <_vfiprintf_r+0x5bc>
 800952a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800952e:	1a54      	subs	r4, r2, r1
 8009530:	2c00      	cmp	r4, #0
 8009532:	f77f aed9 	ble.w	80092e8 <_vfiprintf_r+0x5c4>
 8009536:	2610      	movs	r6, #16
 8009538:	4d39      	ldr	r5, [pc, #228]	; (8009620 <_vfiprintf_r+0x8fc>)
 800953a:	2c10      	cmp	r4, #16
 800953c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 8009540:	601d      	str	r5, [r3, #0]
 8009542:	f102 0201 	add.w	r2, r2, #1
 8009546:	dc1d      	bgt.n	8009584 <_vfiprintf_r+0x860>
 8009548:	605c      	str	r4, [r3, #4]
 800954a:	2a07      	cmp	r2, #7
 800954c:	440c      	add	r4, r1
 800954e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 8009552:	f77f aec9 	ble.w	80092e8 <_vfiprintf_r+0x5c4>
 8009556:	4639      	mov	r1, r7
 8009558:	4648      	mov	r0, r9
 800955a:	aa0e      	add	r2, sp, #56	; 0x38
 800955c:	f7ff fbaf 	bl	8008cbe <__sprint_r>
 8009560:	2800      	cmp	r0, #0
 8009562:	f43f aec1 	beq.w	80092e8 <_vfiprintf_r+0x5c4>
 8009566:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009568:	07d9      	lsls	r1, r3, #31
 800956a:	d405      	bmi.n	8009578 <_vfiprintf_r+0x854>
 800956c:	89bb      	ldrh	r3, [r7, #12]
 800956e:	059a      	lsls	r2, r3, #22
 8009570:	d402      	bmi.n	8009578 <_vfiprintf_r+0x854>
 8009572:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009574:	f7fe fd1d 	bl	8007fb2 <__retarget_lock_release_recursive>
 8009578:	89bb      	ldrh	r3, [r7, #12]
 800957a:	065b      	lsls	r3, r3, #25
 800957c:	f57f ac03 	bpl.w	8008d86 <_vfiprintf_r+0x62>
 8009580:	f7ff bbfe 	b.w	8008d80 <_vfiprintf_r+0x5c>
 8009584:	3110      	adds	r1, #16
 8009586:	2a07      	cmp	r2, #7
 8009588:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800958c:	605e      	str	r6, [r3, #4]
 800958e:	dc02      	bgt.n	8009596 <_vfiprintf_r+0x872>
 8009590:	3308      	adds	r3, #8
 8009592:	3c10      	subs	r4, #16
 8009594:	e7d1      	b.n	800953a <_vfiprintf_r+0x816>
 8009596:	4639      	mov	r1, r7
 8009598:	4648      	mov	r0, r9
 800959a:	aa0e      	add	r2, sp, #56	; 0x38
 800959c:	f7ff fb8f 	bl	8008cbe <__sprint_r>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	d1e0      	bne.n	8009566 <_vfiprintf_r+0x842>
 80095a4:	ab11      	add	r3, sp, #68	; 0x44
 80095a6:	e7f4      	b.n	8009592 <_vfiprintf_r+0x86e>
 80095a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095aa:	b913      	cbnz	r3, 80095b2 <_vfiprintf_r+0x88e>
 80095ac:	2300      	movs	r3, #0
 80095ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80095b0:	e7d9      	b.n	8009566 <_vfiprintf_r+0x842>
 80095b2:	4639      	mov	r1, r7
 80095b4:	4648      	mov	r0, r9
 80095b6:	aa0e      	add	r2, sp, #56	; 0x38
 80095b8:	f7ff fb81 	bl	8008cbe <__sprint_r>
 80095bc:	2800      	cmp	r0, #0
 80095be:	d0f5      	beq.n	80095ac <_vfiprintf_r+0x888>
 80095c0:	e7d1      	b.n	8009566 <_vfiprintf_r+0x842>
 80095c2:	ea54 0205 	orrs.w	r2, r4, r5
 80095c6:	f8cd a014 	str.w	sl, [sp, #20]
 80095ca:	f43f ada4 	beq.w	8009116 <_vfiprintf_r+0x3f2>
 80095ce:	2b01      	cmp	r3, #1
 80095d0:	f43f aed8 	beq.w	8009384 <_vfiprintf_r+0x660>
 80095d4:	2b02      	cmp	r3, #2
 80095d6:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 80095da:	f43f af23 	beq.w	8009424 <_vfiprintf_r+0x700>
 80095de:	08e2      	lsrs	r2, r4, #3
 80095e0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 80095e4:	08e8      	lsrs	r0, r5, #3
 80095e6:	f004 0307 	and.w	r3, r4, #7
 80095ea:	4605      	mov	r5, r0
 80095ec:	4614      	mov	r4, r2
 80095ee:	3330      	adds	r3, #48	; 0x30
 80095f0:	ea54 0205 	orrs.w	r2, r4, r5
 80095f4:	4641      	mov	r1, r8
 80095f6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80095fa:	d1f0      	bne.n	80095de <_vfiprintf_r+0x8ba>
 80095fc:	9a05      	ldr	r2, [sp, #20]
 80095fe:	07d0      	lsls	r0, r2, #31
 8009600:	d506      	bpl.n	8009610 <_vfiprintf_r+0x8ec>
 8009602:	2b30      	cmp	r3, #48	; 0x30
 8009604:	d004      	beq.n	8009610 <_vfiprintf_r+0x8ec>
 8009606:	2330      	movs	r3, #48	; 0x30
 8009608:	f808 3c01 	strb.w	r3, [r8, #-1]
 800960c:	f1a1 0802 	sub.w	r8, r1, #2
 8009610:	ab3a      	add	r3, sp, #232	; 0xe8
 8009612:	eba3 0308 	sub.w	r3, r3, r8
 8009616:	9d01      	ldr	r5, [sp, #4]
 8009618:	f8dd a014 	ldr.w	sl, [sp, #20]
 800961c:	9301      	str	r3, [sp, #4]
 800961e:	e5b6      	b.n	800918e <_vfiprintf_r+0x46a>
 8009620:	0800a45c 	.word	0x0800a45c

08009624 <__sbprintf>:
 8009624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009626:	461f      	mov	r7, r3
 8009628:	898b      	ldrh	r3, [r1, #12]
 800962a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800962e:	f023 0302 	bic.w	r3, r3, #2
 8009632:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009636:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009638:	4615      	mov	r5, r2
 800963a:	9319      	str	r3, [sp, #100]	; 0x64
 800963c:	89cb      	ldrh	r3, [r1, #14]
 800963e:	4606      	mov	r6, r0
 8009640:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009644:	69cb      	ldr	r3, [r1, #28]
 8009646:	a816      	add	r0, sp, #88	; 0x58
 8009648:	9307      	str	r3, [sp, #28]
 800964a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800964c:	460c      	mov	r4, r1
 800964e:	9309      	str	r3, [sp, #36]	; 0x24
 8009650:	ab1a      	add	r3, sp, #104	; 0x68
 8009652:	9300      	str	r3, [sp, #0]
 8009654:	9304      	str	r3, [sp, #16]
 8009656:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800965a:	9302      	str	r3, [sp, #8]
 800965c:	9305      	str	r3, [sp, #20]
 800965e:	2300      	movs	r3, #0
 8009660:	9306      	str	r3, [sp, #24]
 8009662:	f7fe fca3 	bl	8007fac <__retarget_lock_init_recursive>
 8009666:	462a      	mov	r2, r5
 8009668:	463b      	mov	r3, r7
 800966a:	4669      	mov	r1, sp
 800966c:	4630      	mov	r0, r6
 800966e:	f7ff fb59 	bl	8008d24 <_vfiprintf_r>
 8009672:	1e05      	subs	r5, r0, #0
 8009674:	db07      	blt.n	8009686 <__sbprintf+0x62>
 8009676:	4669      	mov	r1, sp
 8009678:	4630      	mov	r0, r6
 800967a:	f7fe f96d 	bl	8007958 <_fflush_r>
 800967e:	2800      	cmp	r0, #0
 8009680:	bf18      	it	ne
 8009682:	f04f 35ff 	movne.w	r5, #4294967295
 8009686:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800968a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800968c:	065b      	lsls	r3, r3, #25
 800968e:	bf42      	ittt	mi
 8009690:	89a3      	ldrhmi	r3, [r4, #12]
 8009692:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009696:	81a3      	strhmi	r3, [r4, #12]
 8009698:	f7fe fc89 	bl	8007fae <__retarget_lock_close_recursive>
 800969c:	4628      	mov	r0, r5
 800969e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80096a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080096a4 <_write_r>:
 80096a4:	b538      	push	{r3, r4, r5, lr}
 80096a6:	4604      	mov	r4, r0
 80096a8:	4608      	mov	r0, r1
 80096aa:	4611      	mov	r1, r2
 80096ac:	2200      	movs	r2, #0
 80096ae:	4d05      	ldr	r5, [pc, #20]	; (80096c4 <_write_r+0x20>)
 80096b0:	602a      	str	r2, [r5, #0]
 80096b2:	461a      	mov	r2, r3
 80096b4:	f7f7 fe34 	bl	8001320 <_write>
 80096b8:	1c43      	adds	r3, r0, #1
 80096ba:	d102      	bne.n	80096c2 <_write_r+0x1e>
 80096bc:	682b      	ldr	r3, [r5, #0]
 80096be:	b103      	cbz	r3, 80096c2 <_write_r+0x1e>
 80096c0:	6023      	str	r3, [r4, #0]
 80096c2:	bd38      	pop	{r3, r4, r5, pc}
 80096c4:	20000ed4 	.word	0x20000ed4

080096c8 <__register_exitproc>:
 80096c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096cc:	4d1c      	ldr	r5, [pc, #112]	; (8009740 <__register_exitproc+0x78>)
 80096ce:	4606      	mov	r6, r0
 80096d0:	6828      	ldr	r0, [r5, #0]
 80096d2:	4698      	mov	r8, r3
 80096d4:	460f      	mov	r7, r1
 80096d6:	4691      	mov	r9, r2
 80096d8:	f7fe fc6a 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 80096dc:	4b19      	ldr	r3, [pc, #100]	; (8009744 <__register_exitproc+0x7c>)
 80096de:	4628      	mov	r0, r5
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 80096e6:	b91c      	cbnz	r4, 80096f0 <__register_exitproc+0x28>
 80096e8:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 80096ec:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 80096f0:	6865      	ldr	r5, [r4, #4]
 80096f2:	6800      	ldr	r0, [r0, #0]
 80096f4:	2d1f      	cmp	r5, #31
 80096f6:	dd05      	ble.n	8009704 <__register_exitproc+0x3c>
 80096f8:	f7fe fc5b 	bl	8007fb2 <__retarget_lock_release_recursive>
 80096fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009704:	b19e      	cbz	r6, 800972e <__register_exitproc+0x66>
 8009706:	2201      	movs	r2, #1
 8009708:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800970c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8009710:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8009714:	40aa      	lsls	r2, r5
 8009716:	4313      	orrs	r3, r2
 8009718:	2e02      	cmp	r6, #2
 800971a:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800971e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8009722:	bf02      	ittt	eq
 8009724:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8009728:	431a      	orreq	r2, r3
 800972a:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800972e:	1c6b      	adds	r3, r5, #1
 8009730:	3502      	adds	r5, #2
 8009732:	6063      	str	r3, [r4, #4]
 8009734:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8009738:	f7fe fc3b 	bl	8007fb2 <__retarget_lock_release_recursive>
 800973c:	2000      	movs	r0, #0
 800973e:	e7df      	b.n	8009700 <__register_exitproc+0x38>
 8009740:	20000858 	.word	0x20000858
 8009744:	0800a204 	.word	0x0800a204

08009748 <__assert_func>:
 8009748:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800974a:	4614      	mov	r4, r2
 800974c:	461a      	mov	r2, r3
 800974e:	4b09      	ldr	r3, [pc, #36]	; (8009774 <__assert_func+0x2c>)
 8009750:	4605      	mov	r5, r0
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	68d8      	ldr	r0, [r3, #12]
 8009756:	b14c      	cbz	r4, 800976c <__assert_func+0x24>
 8009758:	4b07      	ldr	r3, [pc, #28]	; (8009778 <__assert_func+0x30>)
 800975a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800975e:	9100      	str	r1, [sp, #0]
 8009760:	462b      	mov	r3, r5
 8009762:	4906      	ldr	r1, [pc, #24]	; (800977c <__assert_func+0x34>)
 8009764:	f000 f8a4 	bl	80098b0 <fiprintf>
 8009768:	f000 f9e9 	bl	8009b3e <abort>
 800976c:	4b04      	ldr	r3, [pc, #16]	; (8009780 <__assert_func+0x38>)
 800976e:	461c      	mov	r4, r3
 8009770:	e7f3      	b.n	800975a <__assert_func+0x12>
 8009772:	bf00      	nop
 8009774:	2000001c 	.word	0x2000001c
 8009778:	0800a47c 	.word	0x0800a47c
 800977c:	0800a489 	.word	0x0800a489
 8009780:	0800a4b7 	.word	0x0800a4b7

08009784 <_calloc_r>:
 8009784:	b510      	push	{r4, lr}
 8009786:	4351      	muls	r1, r2
 8009788:	f7fa fa06 	bl	8003b98 <_malloc_r>
 800978c:	4604      	mov	r4, r0
 800978e:	b198      	cbz	r0, 80097b8 <_calloc_r+0x34>
 8009790:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009794:	f022 0203 	bic.w	r2, r2, #3
 8009798:	3a04      	subs	r2, #4
 800979a:	2a24      	cmp	r2, #36	; 0x24
 800979c:	d81b      	bhi.n	80097d6 <_calloc_r+0x52>
 800979e:	2a13      	cmp	r2, #19
 80097a0:	d917      	bls.n	80097d2 <_calloc_r+0x4e>
 80097a2:	2100      	movs	r1, #0
 80097a4:	2a1b      	cmp	r2, #27
 80097a6:	e9c0 1100 	strd	r1, r1, [r0]
 80097aa:	d807      	bhi.n	80097bc <_calloc_r+0x38>
 80097ac:	f100 0308 	add.w	r3, r0, #8
 80097b0:	2200      	movs	r2, #0
 80097b2:	e9c3 2200 	strd	r2, r2, [r3]
 80097b6:	609a      	str	r2, [r3, #8]
 80097b8:	4620      	mov	r0, r4
 80097ba:	bd10      	pop	{r4, pc}
 80097bc:	2a24      	cmp	r2, #36	; 0x24
 80097be:	e9c0 1102 	strd	r1, r1, [r0, #8]
 80097c2:	bf11      	iteee	ne
 80097c4:	f100 0310 	addne.w	r3, r0, #16
 80097c8:	6101      	streq	r1, [r0, #16]
 80097ca:	f100 0318 	addeq.w	r3, r0, #24
 80097ce:	6141      	streq	r1, [r0, #20]
 80097d0:	e7ee      	b.n	80097b0 <_calloc_r+0x2c>
 80097d2:	4603      	mov	r3, r0
 80097d4:	e7ec      	b.n	80097b0 <_calloc_r+0x2c>
 80097d6:	2100      	movs	r1, #0
 80097d8:	f7fa fc20 	bl	800401c <memset>
 80097dc:	e7ec      	b.n	80097b8 <_calloc_r+0x34>
	...

080097e0 <_close_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	2300      	movs	r3, #0
 80097e4:	4d05      	ldr	r5, [pc, #20]	; (80097fc <_close_r+0x1c>)
 80097e6:	4604      	mov	r4, r0
 80097e8:	4608      	mov	r0, r1
 80097ea:	602b      	str	r3, [r5, #0]
 80097ec:	f000 fa6a 	bl	8009cc4 <_close>
 80097f0:	1c43      	adds	r3, r0, #1
 80097f2:	d102      	bne.n	80097fa <_close_r+0x1a>
 80097f4:	682b      	ldr	r3, [r5, #0]
 80097f6:	b103      	cbz	r3, 80097fa <_close_r+0x1a>
 80097f8:	6023      	str	r3, [r4, #0]
 80097fa:	bd38      	pop	{r3, r4, r5, pc}
 80097fc:	20000ed4 	.word	0x20000ed4

08009800 <_fclose_r>:
 8009800:	b570      	push	{r4, r5, r6, lr}
 8009802:	4606      	mov	r6, r0
 8009804:	460c      	mov	r4, r1
 8009806:	b911      	cbnz	r1, 800980e <_fclose_r+0xe>
 8009808:	2500      	movs	r5, #0
 800980a:	4628      	mov	r0, r5
 800980c:	bd70      	pop	{r4, r5, r6, pc}
 800980e:	b118      	cbz	r0, 8009818 <_fclose_r+0x18>
 8009810:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009812:	b90b      	cbnz	r3, 8009818 <_fclose_r+0x18>
 8009814:	f7fe f90c 	bl	8007a30 <__sinit>
 8009818:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800981a:	07d8      	lsls	r0, r3, #31
 800981c:	d405      	bmi.n	800982a <_fclose_r+0x2a>
 800981e:	89a3      	ldrh	r3, [r4, #12]
 8009820:	0599      	lsls	r1, r3, #22
 8009822:	d402      	bmi.n	800982a <_fclose_r+0x2a>
 8009824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009826:	f7fe fbc3 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 800982a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800982e:	b93b      	cbnz	r3, 8009840 <_fclose_r+0x40>
 8009830:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009832:	f015 0501 	ands.w	r5, r5, #1
 8009836:	d1e7      	bne.n	8009808 <_fclose_r+0x8>
 8009838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800983a:	f7fe fbba 	bl	8007fb2 <__retarget_lock_release_recursive>
 800983e:	e7e4      	b.n	800980a <_fclose_r+0xa>
 8009840:	4621      	mov	r1, r4
 8009842:	4630      	mov	r0, r6
 8009844:	f7fd fffa 	bl	800783c <__sflush_r>
 8009848:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800984a:	4605      	mov	r5, r0
 800984c:	b133      	cbz	r3, 800985c <_fclose_r+0x5c>
 800984e:	4630      	mov	r0, r6
 8009850:	69e1      	ldr	r1, [r4, #28]
 8009852:	4798      	blx	r3
 8009854:	2800      	cmp	r0, #0
 8009856:	bfb8      	it	lt
 8009858:	f04f 35ff 	movlt.w	r5, #4294967295
 800985c:	89a3      	ldrh	r3, [r4, #12]
 800985e:	061a      	lsls	r2, r3, #24
 8009860:	d503      	bpl.n	800986a <_fclose_r+0x6a>
 8009862:	4630      	mov	r0, r6
 8009864:	6921      	ldr	r1, [r4, #16]
 8009866:	f7fe f973 	bl	8007b50 <_free_r>
 800986a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800986c:	b141      	cbz	r1, 8009880 <_fclose_r+0x80>
 800986e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009872:	4299      	cmp	r1, r3
 8009874:	d002      	beq.n	800987c <_fclose_r+0x7c>
 8009876:	4630      	mov	r0, r6
 8009878:	f7fe f96a 	bl	8007b50 <_free_r>
 800987c:	2300      	movs	r3, #0
 800987e:	6323      	str	r3, [r4, #48]	; 0x30
 8009880:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009882:	b121      	cbz	r1, 800988e <_fclose_r+0x8e>
 8009884:	4630      	mov	r0, r6
 8009886:	f7fe f963 	bl	8007b50 <_free_r>
 800988a:	2300      	movs	r3, #0
 800988c:	6463      	str	r3, [r4, #68]	; 0x44
 800988e:	f7fe f8b7 	bl	8007a00 <__sfp_lock_acquire>
 8009892:	2300      	movs	r3, #0
 8009894:	81a3      	strh	r3, [r4, #12]
 8009896:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009898:	07db      	lsls	r3, r3, #31
 800989a:	d402      	bmi.n	80098a2 <_fclose_r+0xa2>
 800989c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800989e:	f7fe fb88 	bl	8007fb2 <__retarget_lock_release_recursive>
 80098a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80098a4:	f7fe fb83 	bl	8007fae <__retarget_lock_close_recursive>
 80098a8:	f7fe f8b0 	bl	8007a0c <__sfp_lock_release>
 80098ac:	e7ad      	b.n	800980a <_fclose_r+0xa>
	...

080098b0 <fiprintf>:
 80098b0:	b40e      	push	{r1, r2, r3}
 80098b2:	b503      	push	{r0, r1, lr}
 80098b4:	4601      	mov	r1, r0
 80098b6:	ab03      	add	r3, sp, #12
 80098b8:	4805      	ldr	r0, [pc, #20]	; (80098d0 <fiprintf+0x20>)
 80098ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80098be:	6800      	ldr	r0, [r0, #0]
 80098c0:	9301      	str	r3, [sp, #4]
 80098c2:	f7ff fa2f 	bl	8008d24 <_vfiprintf_r>
 80098c6:	b002      	add	sp, #8
 80098c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098cc:	b003      	add	sp, #12
 80098ce:	4770      	bx	lr
 80098d0:	2000001c 	.word	0x2000001c

080098d4 <__fputwc>:
 80098d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098d8:	4680      	mov	r8, r0
 80098da:	460e      	mov	r6, r1
 80098dc:	4615      	mov	r5, r2
 80098de:	f000 f885 	bl	80099ec <__locale_mb_cur_max>
 80098e2:	2801      	cmp	r0, #1
 80098e4:	4604      	mov	r4, r0
 80098e6:	d11b      	bne.n	8009920 <__fputwc+0x4c>
 80098e8:	1e73      	subs	r3, r6, #1
 80098ea:	2bfe      	cmp	r3, #254	; 0xfe
 80098ec:	d818      	bhi.n	8009920 <__fputwc+0x4c>
 80098ee:	f88d 6004 	strb.w	r6, [sp, #4]
 80098f2:	2700      	movs	r7, #0
 80098f4:	f10d 0904 	add.w	r9, sp, #4
 80098f8:	42a7      	cmp	r7, r4
 80098fa:	d020      	beq.n	800993e <__fputwc+0x6a>
 80098fc:	68ab      	ldr	r3, [r5, #8]
 80098fe:	f817 1009 	ldrb.w	r1, [r7, r9]
 8009902:	3b01      	subs	r3, #1
 8009904:	2b00      	cmp	r3, #0
 8009906:	60ab      	str	r3, [r5, #8]
 8009908:	da04      	bge.n	8009914 <__fputwc+0x40>
 800990a:	69aa      	ldr	r2, [r5, #24]
 800990c:	4293      	cmp	r3, r2
 800990e:	db1a      	blt.n	8009946 <__fputwc+0x72>
 8009910:	290a      	cmp	r1, #10
 8009912:	d018      	beq.n	8009946 <__fputwc+0x72>
 8009914:	682b      	ldr	r3, [r5, #0]
 8009916:	1c5a      	adds	r2, r3, #1
 8009918:	602a      	str	r2, [r5, #0]
 800991a:	7019      	strb	r1, [r3, #0]
 800991c:	3701      	adds	r7, #1
 800991e:	e7eb      	b.n	80098f8 <__fputwc+0x24>
 8009920:	4632      	mov	r2, r6
 8009922:	4640      	mov	r0, r8
 8009924:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8009928:	a901      	add	r1, sp, #4
 800992a:	f000 f8e5 	bl	8009af8 <_wcrtomb_r>
 800992e:	1c42      	adds	r2, r0, #1
 8009930:	4604      	mov	r4, r0
 8009932:	d1de      	bne.n	80098f2 <__fputwc+0x1e>
 8009934:	4606      	mov	r6, r0
 8009936:	89ab      	ldrh	r3, [r5, #12]
 8009938:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800993c:	81ab      	strh	r3, [r5, #12]
 800993e:	4630      	mov	r0, r6
 8009940:	b003      	add	sp, #12
 8009942:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009946:	462a      	mov	r2, r5
 8009948:	4640      	mov	r0, r8
 800994a:	f000 f88b 	bl	8009a64 <__swbuf_r>
 800994e:	1c43      	adds	r3, r0, #1
 8009950:	d1e4      	bne.n	800991c <__fputwc+0x48>
 8009952:	4606      	mov	r6, r0
 8009954:	e7f3      	b.n	800993e <__fputwc+0x6a>

08009956 <_fputwc_r>:
 8009956:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8009958:	b570      	push	{r4, r5, r6, lr}
 800995a:	07db      	lsls	r3, r3, #31
 800995c:	4605      	mov	r5, r0
 800995e:	460e      	mov	r6, r1
 8009960:	4614      	mov	r4, r2
 8009962:	d405      	bmi.n	8009970 <_fputwc_r+0x1a>
 8009964:	8993      	ldrh	r3, [r2, #12]
 8009966:	0598      	lsls	r0, r3, #22
 8009968:	d402      	bmi.n	8009970 <_fputwc_r+0x1a>
 800996a:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800996c:	f7fe fb20 	bl	8007fb0 <__retarget_lock_acquire_recursive>
 8009970:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009974:	0499      	lsls	r1, r3, #18
 8009976:	d406      	bmi.n	8009986 <_fputwc_r+0x30>
 8009978:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800997c:	81a3      	strh	r3, [r4, #12]
 800997e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009980:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009984:	6663      	str	r3, [r4, #100]	; 0x64
 8009986:	4622      	mov	r2, r4
 8009988:	4628      	mov	r0, r5
 800998a:	4631      	mov	r1, r6
 800998c:	f7ff ffa2 	bl	80098d4 <__fputwc>
 8009990:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009992:	4605      	mov	r5, r0
 8009994:	07da      	lsls	r2, r3, #31
 8009996:	d405      	bmi.n	80099a4 <_fputwc_r+0x4e>
 8009998:	89a3      	ldrh	r3, [r4, #12]
 800999a:	059b      	lsls	r3, r3, #22
 800999c:	d402      	bmi.n	80099a4 <_fputwc_r+0x4e>
 800999e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099a0:	f7fe fb07 	bl	8007fb2 <__retarget_lock_release_recursive>
 80099a4:	4628      	mov	r0, r5
 80099a6:	bd70      	pop	{r4, r5, r6, pc}

080099a8 <_fstat_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	2300      	movs	r3, #0
 80099ac:	4d06      	ldr	r5, [pc, #24]	; (80099c8 <_fstat_r+0x20>)
 80099ae:	4604      	mov	r4, r0
 80099b0:	4608      	mov	r0, r1
 80099b2:	4611      	mov	r1, r2
 80099b4:	602b      	str	r3, [r5, #0]
 80099b6:	f7f7 fbdb 	bl	8001170 <_fstat>
 80099ba:	1c43      	adds	r3, r0, #1
 80099bc:	d102      	bne.n	80099c4 <_fstat_r+0x1c>
 80099be:	682b      	ldr	r3, [r5, #0]
 80099c0:	b103      	cbz	r3, 80099c4 <_fstat_r+0x1c>
 80099c2:	6023      	str	r3, [r4, #0]
 80099c4:	bd38      	pop	{r3, r4, r5, pc}
 80099c6:	bf00      	nop
 80099c8:	20000ed4 	.word	0x20000ed4

080099cc <_isatty_r>:
 80099cc:	b538      	push	{r3, r4, r5, lr}
 80099ce:	2300      	movs	r3, #0
 80099d0:	4d05      	ldr	r5, [pc, #20]	; (80099e8 <_isatty_r+0x1c>)
 80099d2:	4604      	mov	r4, r0
 80099d4:	4608      	mov	r0, r1
 80099d6:	602b      	str	r3, [r5, #0]
 80099d8:	f000 f99a 	bl	8009d10 <_isatty>
 80099dc:	1c43      	adds	r3, r0, #1
 80099de:	d102      	bne.n	80099e6 <_isatty_r+0x1a>
 80099e0:	682b      	ldr	r3, [r5, #0]
 80099e2:	b103      	cbz	r3, 80099e6 <_isatty_r+0x1a>
 80099e4:	6023      	str	r3, [r4, #0]
 80099e6:	bd38      	pop	{r3, r4, r5, pc}
 80099e8:	20000ed4 	.word	0x20000ed4

080099ec <__locale_mb_cur_max>:
 80099ec:	4b01      	ldr	r3, [pc, #4]	; (80099f4 <__locale_mb_cur_max+0x8>)
 80099ee:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80099f2:	4770      	bx	lr
 80099f4:	2000085c 	.word	0x2000085c

080099f8 <_lseek_r>:
 80099f8:	b538      	push	{r3, r4, r5, lr}
 80099fa:	4604      	mov	r4, r0
 80099fc:	4608      	mov	r0, r1
 80099fe:	4611      	mov	r1, r2
 8009a00:	2200      	movs	r2, #0
 8009a02:	4d05      	ldr	r5, [pc, #20]	; (8009a18 <_lseek_r+0x20>)
 8009a04:	602a      	str	r2, [r5, #0]
 8009a06:	461a      	mov	r2, r3
 8009a08:	f000 f94c 	bl	8009ca4 <_lseek>
 8009a0c:	1c43      	adds	r3, r0, #1
 8009a0e:	d102      	bne.n	8009a16 <_lseek_r+0x1e>
 8009a10:	682b      	ldr	r3, [r5, #0]
 8009a12:	b103      	cbz	r3, 8009a16 <_lseek_r+0x1e>
 8009a14:	6023      	str	r3, [r4, #0]
 8009a16:	bd38      	pop	{r3, r4, r5, pc}
 8009a18:	20000ed4 	.word	0x20000ed4

08009a1c <__ascii_mbtowc>:
 8009a1c:	b082      	sub	sp, #8
 8009a1e:	b901      	cbnz	r1, 8009a22 <__ascii_mbtowc+0x6>
 8009a20:	a901      	add	r1, sp, #4
 8009a22:	b142      	cbz	r2, 8009a36 <__ascii_mbtowc+0x1a>
 8009a24:	b14b      	cbz	r3, 8009a3a <__ascii_mbtowc+0x1e>
 8009a26:	7813      	ldrb	r3, [r2, #0]
 8009a28:	600b      	str	r3, [r1, #0]
 8009a2a:	7812      	ldrb	r2, [r2, #0]
 8009a2c:	1e10      	subs	r0, r2, #0
 8009a2e:	bf18      	it	ne
 8009a30:	2001      	movne	r0, #1
 8009a32:	b002      	add	sp, #8
 8009a34:	4770      	bx	lr
 8009a36:	4610      	mov	r0, r2
 8009a38:	e7fb      	b.n	8009a32 <__ascii_mbtowc+0x16>
 8009a3a:	f06f 0001 	mvn.w	r0, #1
 8009a3e:	e7f8      	b.n	8009a32 <__ascii_mbtowc+0x16>

08009a40 <_read_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4604      	mov	r4, r0
 8009a44:	4608      	mov	r0, r1
 8009a46:	4611      	mov	r1, r2
 8009a48:	2200      	movs	r2, #0
 8009a4a:	4d05      	ldr	r5, [pc, #20]	; (8009a60 <_read_r+0x20>)
 8009a4c:	602a      	str	r2, [r5, #0]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	f7f7 fc28 	bl	80012a4 <_read>
 8009a54:	1c43      	adds	r3, r0, #1
 8009a56:	d102      	bne.n	8009a5e <_read_r+0x1e>
 8009a58:	682b      	ldr	r3, [r5, #0]
 8009a5a:	b103      	cbz	r3, 8009a5e <_read_r+0x1e>
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	bd38      	pop	{r3, r4, r5, pc}
 8009a60:	20000ed4 	.word	0x20000ed4

08009a64 <__swbuf_r>:
 8009a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a66:	460e      	mov	r6, r1
 8009a68:	4614      	mov	r4, r2
 8009a6a:	4605      	mov	r5, r0
 8009a6c:	b118      	cbz	r0, 8009a76 <__swbuf_r+0x12>
 8009a6e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009a70:	b90b      	cbnz	r3, 8009a76 <__swbuf_r+0x12>
 8009a72:	f7fd ffdd 	bl	8007a30 <__sinit>
 8009a76:	69a3      	ldr	r3, [r4, #24]
 8009a78:	60a3      	str	r3, [r4, #8]
 8009a7a:	89a3      	ldrh	r3, [r4, #12]
 8009a7c:	0719      	lsls	r1, r3, #28
 8009a7e:	d529      	bpl.n	8009ad4 <__swbuf_r+0x70>
 8009a80:	6923      	ldr	r3, [r4, #16]
 8009a82:	b33b      	cbz	r3, 8009ad4 <__swbuf_r+0x70>
 8009a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a88:	b2f6      	uxtb	r6, r6
 8009a8a:	049a      	lsls	r2, r3, #18
 8009a8c:	4637      	mov	r7, r6
 8009a8e:	d52a      	bpl.n	8009ae6 <__swbuf_r+0x82>
 8009a90:	6823      	ldr	r3, [r4, #0]
 8009a92:	6920      	ldr	r0, [r4, #16]
 8009a94:	1a18      	subs	r0, r3, r0
 8009a96:	6963      	ldr	r3, [r4, #20]
 8009a98:	4283      	cmp	r3, r0
 8009a9a:	dc04      	bgt.n	8009aa6 <__swbuf_r+0x42>
 8009a9c:	4621      	mov	r1, r4
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	f7fd ff5a 	bl	8007958 <_fflush_r>
 8009aa4:	b9e0      	cbnz	r0, 8009ae0 <__swbuf_r+0x7c>
 8009aa6:	68a3      	ldr	r3, [r4, #8]
 8009aa8:	3001      	adds	r0, #1
 8009aaa:	3b01      	subs	r3, #1
 8009aac:	60a3      	str	r3, [r4, #8]
 8009aae:	6823      	ldr	r3, [r4, #0]
 8009ab0:	1c5a      	adds	r2, r3, #1
 8009ab2:	6022      	str	r2, [r4, #0]
 8009ab4:	701e      	strb	r6, [r3, #0]
 8009ab6:	6963      	ldr	r3, [r4, #20]
 8009ab8:	4283      	cmp	r3, r0
 8009aba:	d004      	beq.n	8009ac6 <__swbuf_r+0x62>
 8009abc:	89a3      	ldrh	r3, [r4, #12]
 8009abe:	07db      	lsls	r3, r3, #31
 8009ac0:	d506      	bpl.n	8009ad0 <__swbuf_r+0x6c>
 8009ac2:	2e0a      	cmp	r6, #10
 8009ac4:	d104      	bne.n	8009ad0 <__swbuf_r+0x6c>
 8009ac6:	4621      	mov	r1, r4
 8009ac8:	4628      	mov	r0, r5
 8009aca:	f7fd ff45 	bl	8007958 <_fflush_r>
 8009ace:	b938      	cbnz	r0, 8009ae0 <__swbuf_r+0x7c>
 8009ad0:	4638      	mov	r0, r7
 8009ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ad4:	4621      	mov	r1, r4
 8009ad6:	4628      	mov	r0, r5
 8009ad8:	f7fc fffc 	bl	8006ad4 <__swsetup_r>
 8009adc:	2800      	cmp	r0, #0
 8009ade:	d0d1      	beq.n	8009a84 <__swbuf_r+0x20>
 8009ae0:	f04f 37ff 	mov.w	r7, #4294967295
 8009ae4:	e7f4      	b.n	8009ad0 <__swbuf_r+0x6c>
 8009ae6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009aea:	81a3      	strh	r3, [r4, #12]
 8009aec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009aee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009af2:	6663      	str	r3, [r4, #100]	; 0x64
 8009af4:	e7cc      	b.n	8009a90 <__swbuf_r+0x2c>
	...

08009af8 <_wcrtomb_r>:
 8009af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009afa:	4c09      	ldr	r4, [pc, #36]	; (8009b20 <_wcrtomb_r+0x28>)
 8009afc:	4605      	mov	r5, r0
 8009afe:	461e      	mov	r6, r3
 8009b00:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8009b04:	b085      	sub	sp, #20
 8009b06:	b909      	cbnz	r1, 8009b0c <_wcrtomb_r+0x14>
 8009b08:	460a      	mov	r2, r1
 8009b0a:	a901      	add	r1, sp, #4
 8009b0c:	47b8      	blx	r7
 8009b0e:	1c43      	adds	r3, r0, #1
 8009b10:	bf01      	itttt	eq
 8009b12:	2300      	moveq	r3, #0
 8009b14:	6033      	streq	r3, [r6, #0]
 8009b16:	238a      	moveq	r3, #138	; 0x8a
 8009b18:	602b      	streq	r3, [r5, #0]
 8009b1a:	b005      	add	sp, #20
 8009b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b1e:	bf00      	nop
 8009b20:	2000085c 	.word	0x2000085c

08009b24 <__ascii_wctomb>:
 8009b24:	4603      	mov	r3, r0
 8009b26:	4608      	mov	r0, r1
 8009b28:	b141      	cbz	r1, 8009b3c <__ascii_wctomb+0x18>
 8009b2a:	2aff      	cmp	r2, #255	; 0xff
 8009b2c:	d904      	bls.n	8009b38 <__ascii_wctomb+0x14>
 8009b2e:	228a      	movs	r2, #138	; 0x8a
 8009b30:	f04f 30ff 	mov.w	r0, #4294967295
 8009b34:	601a      	str	r2, [r3, #0]
 8009b36:	4770      	bx	lr
 8009b38:	2001      	movs	r0, #1
 8009b3a:	700a      	strb	r2, [r1, #0]
 8009b3c:	4770      	bx	lr

08009b3e <abort>:
 8009b3e:	2006      	movs	r0, #6
 8009b40:	b508      	push	{r3, lr}
 8009b42:	f000 f82d 	bl	8009ba0 <raise>
 8009b46:	2001      	movs	r0, #1
 8009b48:	f7f7 fb06 	bl	8001158 <_exit>

08009b4c <_raise_r>:
 8009b4c:	291f      	cmp	r1, #31
 8009b4e:	b538      	push	{r3, r4, r5, lr}
 8009b50:	4604      	mov	r4, r0
 8009b52:	460d      	mov	r5, r1
 8009b54:	d904      	bls.n	8009b60 <_raise_r+0x14>
 8009b56:	2316      	movs	r3, #22
 8009b58:	6003      	str	r3, [r0, #0]
 8009b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b5e:	bd38      	pop	{r3, r4, r5, pc}
 8009b60:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 8009b64:	b112      	cbz	r2, 8009b6c <_raise_r+0x20>
 8009b66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b6a:	b94b      	cbnz	r3, 8009b80 <_raise_r+0x34>
 8009b6c:	4620      	mov	r0, r4
 8009b6e:	f000 f831 	bl	8009bd4 <_getpid_r>
 8009b72:	462a      	mov	r2, r5
 8009b74:	4601      	mov	r1, r0
 8009b76:	4620      	mov	r0, r4
 8009b78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b7c:	f000 b818 	b.w	8009bb0 <_kill_r>
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d00a      	beq.n	8009b9a <_raise_r+0x4e>
 8009b84:	1c59      	adds	r1, r3, #1
 8009b86:	d103      	bne.n	8009b90 <_raise_r+0x44>
 8009b88:	2316      	movs	r3, #22
 8009b8a:	6003      	str	r3, [r0, #0]
 8009b8c:	2001      	movs	r0, #1
 8009b8e:	e7e6      	b.n	8009b5e <_raise_r+0x12>
 8009b90:	2400      	movs	r4, #0
 8009b92:	4628      	mov	r0, r5
 8009b94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009b98:	4798      	blx	r3
 8009b9a:	2000      	movs	r0, #0
 8009b9c:	e7df      	b.n	8009b5e <_raise_r+0x12>
	...

08009ba0 <raise>:
 8009ba0:	4b02      	ldr	r3, [pc, #8]	; (8009bac <raise+0xc>)
 8009ba2:	4601      	mov	r1, r0
 8009ba4:	6818      	ldr	r0, [r3, #0]
 8009ba6:	f7ff bfd1 	b.w	8009b4c <_raise_r>
 8009baa:	bf00      	nop
 8009bac:	2000001c 	.word	0x2000001c

08009bb0 <_kill_r>:
 8009bb0:	b538      	push	{r3, r4, r5, lr}
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	4d06      	ldr	r5, [pc, #24]	; (8009bd0 <_kill_r+0x20>)
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	4608      	mov	r0, r1
 8009bba:	4611      	mov	r1, r2
 8009bbc:	602b      	str	r3, [r5, #0]
 8009bbe:	f7f7 faed 	bl	800119c <_kill>
 8009bc2:	1c43      	adds	r3, r0, #1
 8009bc4:	d102      	bne.n	8009bcc <_kill_r+0x1c>
 8009bc6:	682b      	ldr	r3, [r5, #0]
 8009bc8:	b103      	cbz	r3, 8009bcc <_kill_r+0x1c>
 8009bca:	6023      	str	r3, [r4, #0]
 8009bcc:	bd38      	pop	{r3, r4, r5, pc}
 8009bce:	bf00      	nop
 8009bd0:	20000ed4 	.word	0x20000ed4

08009bd4 <_getpid_r>:
 8009bd4:	f7f7 badb 	b.w	800118e <_getpid>

08009bd8 <findslot>:
 8009bd8:	4b0a      	ldr	r3, [pc, #40]	; (8009c04 <findslot+0x2c>)
 8009bda:	b510      	push	{r4, lr}
 8009bdc:	4604      	mov	r4, r0
 8009bde:	6818      	ldr	r0, [r3, #0]
 8009be0:	b118      	cbz	r0, 8009bea <findslot+0x12>
 8009be2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009be4:	b90b      	cbnz	r3, 8009bea <findslot+0x12>
 8009be6:	f7fd ff23 	bl	8007a30 <__sinit>
 8009bea:	2c13      	cmp	r4, #19
 8009bec:	d807      	bhi.n	8009bfe <findslot+0x26>
 8009bee:	4806      	ldr	r0, [pc, #24]	; (8009c08 <findslot+0x30>)
 8009bf0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8009bf4:	3201      	adds	r2, #1
 8009bf6:	d002      	beq.n	8009bfe <findslot+0x26>
 8009bf8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8009bfc:	bd10      	pop	{r4, pc}
 8009bfe:	2000      	movs	r0, #0
 8009c00:	e7fc      	b.n	8009bfc <findslot+0x24>
 8009c02:	bf00      	nop
 8009c04:	2000001c 	.word	0x2000001c
 8009c08:	20000e24 	.word	0x20000e24

08009c0c <checkerror>:
 8009c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c0e:	1c43      	adds	r3, r0, #1
 8009c10:	4604      	mov	r4, r0
 8009c12:	d109      	bne.n	8009c28 <checkerror+0x1c>
 8009c14:	f7f9 ff8e 	bl	8003b34 <__errno>
 8009c18:	2613      	movs	r6, #19
 8009c1a:	4605      	mov	r5, r0
 8009c1c:	2700      	movs	r7, #0
 8009c1e:	4630      	mov	r0, r6
 8009c20:	4639      	mov	r1, r7
 8009c22:	beab      	bkpt	0x00ab
 8009c24:	4606      	mov	r6, r0
 8009c26:	602e      	str	r6, [r5, #0]
 8009c28:	4620      	mov	r0, r4
 8009c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c2c <_swilseek>:
 8009c2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c2e:	460c      	mov	r4, r1
 8009c30:	4616      	mov	r6, r2
 8009c32:	f7ff ffd1 	bl	8009bd8 <findslot>
 8009c36:	4605      	mov	r5, r0
 8009c38:	b940      	cbnz	r0, 8009c4c <_swilseek+0x20>
 8009c3a:	f7f9 ff7b 	bl	8003b34 <__errno>
 8009c3e:	2309      	movs	r3, #9
 8009c40:	6003      	str	r3, [r0, #0]
 8009c42:	f04f 34ff 	mov.w	r4, #4294967295
 8009c46:	4620      	mov	r0, r4
 8009c48:	b003      	add	sp, #12
 8009c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c4c:	2e02      	cmp	r6, #2
 8009c4e:	d903      	bls.n	8009c58 <_swilseek+0x2c>
 8009c50:	f7f9 ff70 	bl	8003b34 <__errno>
 8009c54:	2316      	movs	r3, #22
 8009c56:	e7f3      	b.n	8009c40 <_swilseek+0x14>
 8009c58:	2e01      	cmp	r6, #1
 8009c5a:	d112      	bne.n	8009c82 <_swilseek+0x56>
 8009c5c:	6843      	ldr	r3, [r0, #4]
 8009c5e:	18e4      	adds	r4, r4, r3
 8009c60:	d4f6      	bmi.n	8009c50 <_swilseek+0x24>
 8009c62:	682b      	ldr	r3, [r5, #0]
 8009c64:	260a      	movs	r6, #10
 8009c66:	466f      	mov	r7, sp
 8009c68:	e9cd 3400 	strd	r3, r4, [sp]
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	4639      	mov	r1, r7
 8009c70:	beab      	bkpt	0x00ab
 8009c72:	4606      	mov	r6, r0
 8009c74:	4630      	mov	r0, r6
 8009c76:	f7ff ffc9 	bl	8009c0c <checkerror>
 8009c7a:	2800      	cmp	r0, #0
 8009c7c:	dbe1      	blt.n	8009c42 <_swilseek+0x16>
 8009c7e:	606c      	str	r4, [r5, #4]
 8009c80:	e7e1      	b.n	8009c46 <_swilseek+0x1a>
 8009c82:	2e02      	cmp	r6, #2
 8009c84:	d1ed      	bne.n	8009c62 <_swilseek+0x36>
 8009c86:	6803      	ldr	r3, [r0, #0]
 8009c88:	260c      	movs	r6, #12
 8009c8a:	466f      	mov	r7, sp
 8009c8c:	9300      	str	r3, [sp, #0]
 8009c8e:	4630      	mov	r0, r6
 8009c90:	4639      	mov	r1, r7
 8009c92:	beab      	bkpt	0x00ab
 8009c94:	4606      	mov	r6, r0
 8009c96:	4630      	mov	r0, r6
 8009c98:	f7ff ffb8 	bl	8009c0c <checkerror>
 8009c9c:	1c43      	adds	r3, r0, #1
 8009c9e:	d0d0      	beq.n	8009c42 <_swilseek+0x16>
 8009ca0:	4404      	add	r4, r0
 8009ca2:	e7de      	b.n	8009c62 <_swilseek+0x36>

08009ca4 <_lseek>:
 8009ca4:	f7ff bfc2 	b.w	8009c2c <_swilseek>

08009ca8 <_swiclose>:
 8009ca8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009caa:	2402      	movs	r4, #2
 8009cac:	9001      	str	r0, [sp, #4]
 8009cae:	ad01      	add	r5, sp, #4
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	4629      	mov	r1, r5
 8009cb4:	beab      	bkpt	0x00ab
 8009cb6:	4604      	mov	r4, r0
 8009cb8:	4620      	mov	r0, r4
 8009cba:	f7ff ffa7 	bl	8009c0c <checkerror>
 8009cbe:	b003      	add	sp, #12
 8009cc0:	bd30      	pop	{r4, r5, pc}
	...

08009cc4 <_close>:
 8009cc4:	b538      	push	{r3, r4, r5, lr}
 8009cc6:	4605      	mov	r5, r0
 8009cc8:	f7ff ff86 	bl	8009bd8 <findslot>
 8009ccc:	4604      	mov	r4, r0
 8009cce:	b930      	cbnz	r0, 8009cde <_close+0x1a>
 8009cd0:	f7f9 ff30 	bl	8003b34 <__errno>
 8009cd4:	2309      	movs	r3, #9
 8009cd6:	6003      	str	r3, [r0, #0]
 8009cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cdc:	bd38      	pop	{r3, r4, r5, pc}
 8009cde:	3d01      	subs	r5, #1
 8009ce0:	2d01      	cmp	r5, #1
 8009ce2:	d809      	bhi.n	8009cf8 <_close+0x34>
 8009ce4:	4b09      	ldr	r3, [pc, #36]	; (8009d0c <_close+0x48>)
 8009ce6:	689a      	ldr	r2, [r3, #8]
 8009ce8:	691b      	ldr	r3, [r3, #16]
 8009cea:	429a      	cmp	r2, r3
 8009cec:	d104      	bne.n	8009cf8 <_close+0x34>
 8009cee:	f04f 33ff 	mov.w	r3, #4294967295
 8009cf2:	6003      	str	r3, [r0, #0]
 8009cf4:	2000      	movs	r0, #0
 8009cf6:	e7f1      	b.n	8009cdc <_close+0x18>
 8009cf8:	6820      	ldr	r0, [r4, #0]
 8009cfa:	f7ff ffd5 	bl	8009ca8 <_swiclose>
 8009cfe:	2800      	cmp	r0, #0
 8009d00:	d1ec      	bne.n	8009cdc <_close+0x18>
 8009d02:	f04f 33ff 	mov.w	r3, #4294967295
 8009d06:	6023      	str	r3, [r4, #0]
 8009d08:	e7e8      	b.n	8009cdc <_close+0x18>
 8009d0a:	bf00      	nop
 8009d0c:	20000e24 	.word	0x20000e24

08009d10 <_isatty>:
 8009d10:	b570      	push	{r4, r5, r6, lr}
 8009d12:	f7ff ff61 	bl	8009bd8 <findslot>
 8009d16:	2509      	movs	r5, #9
 8009d18:	4604      	mov	r4, r0
 8009d1a:	b920      	cbnz	r0, 8009d26 <_isatty+0x16>
 8009d1c:	f7f9 ff0a 	bl	8003b34 <__errno>
 8009d20:	6005      	str	r5, [r0, #0]
 8009d22:	4620      	mov	r0, r4
 8009d24:	bd70      	pop	{r4, r5, r6, pc}
 8009d26:	4628      	mov	r0, r5
 8009d28:	4621      	mov	r1, r4
 8009d2a:	beab      	bkpt	0x00ab
 8009d2c:	4604      	mov	r4, r0
 8009d2e:	2c01      	cmp	r4, #1
 8009d30:	d0f7      	beq.n	8009d22 <_isatty+0x12>
 8009d32:	f7f9 feff 	bl	8003b34 <__errno>
 8009d36:	2400      	movs	r4, #0
 8009d38:	4605      	mov	r5, r0
 8009d3a:	2613      	movs	r6, #19
 8009d3c:	4630      	mov	r0, r6
 8009d3e:	4621      	mov	r1, r4
 8009d40:	beab      	bkpt	0x00ab
 8009d42:	4606      	mov	r6, r0
 8009d44:	602e      	str	r6, [r5, #0]
 8009d46:	e7ec      	b.n	8009d22 <_isatty+0x12>

08009d48 <_init>:
 8009d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d4a:	bf00      	nop
 8009d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d4e:	bc08      	pop	{r3}
 8009d50:	469e      	mov	lr, r3
 8009d52:	4770      	bx	lr

08009d54 <_fini>:
 8009d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d56:	bf00      	nop
 8009d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d5a:	bc08      	pop	{r3}
 8009d5c:	469e      	mov	lr, r3
 8009d5e:	4770      	bx	lr
