Real time: Nov/24/2014 12:46:08

Profiler Stats
--------------
Elapsed_time_in_seconds: 93
Elapsed_time_in_minutes: 1.55
Elapsed_time_in_hours: 0.0258333
Elapsed_time_in_days: 0.00107639

Virtual_time_in_seconds: 91.89
Virtual_time_in_minutes: 1.5315
Virtual_time_in_hours:   0.025525
Virtual_time_in_days:    0.025525

Ruby_current_time: 2171592
Ruby_start_time: 1
Ruby_cycles: 2171591

mbytes_resident: 109.25
mbytes_total: 161.141
resident_ratio: 0.677979

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.17159e+06 [ 2.17159e+06 2.17159e+06 2.17159e+06 2.17159e+06 2.17159e+06 2.17159e+06 2.17159e+06 2.17159e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 74388
  L1D_cache_total_misses: 9630	(12.9456%)
  L1D_cache_total_demand_misses: 9630
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 9630
  L1D_cache_misses_per_instruction: 9630
  L1D_cache_instructions_per_misses: 0.000103842

  L1D_cache_request_type_LD:   41112	(55.267)%
  L1D_cache_request_type_ST:   33276	(44.733)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 74388 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 74388 ]

  L1D_cache_miss_type_LD:   4906	(50.945)%
  L1D_cache_miss_type_ST:   4724	(49.055)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 160022
  L1T_cache_total_misses: 62223	(38.884%)
  L1T_cache_total_demand_misses: 62223
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 62223
  L1T_cache_misses_per_instruction: 62223
  L1T_cache_instructions_per_misses: 1.60712e-05

  L1T_cache_request_type_LD:   83278	(52.0416)%
  L1T_cache_request_type_ST:   76744	(47.9584)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 160022 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 160022 ]

  L1T_cache_miss_type_LD:   12242	(19.6744)%
  L1T_cache_miss_type_ST:   49981	(80.3256)%

L2_cache cache stats: 
  L2_cache_total_requests: 11112
  L2_cache_total_misses: 8472	(76.2419%)
  L2_cache_total_demand_misses: 8472
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 8472
  L2_cache_misses_per_instruction: 8472
  L2_cache_instructions_per_misses: 0.000118036

  L2_cache_request_type_LD:   4906	(44.1505)%
  L2_cache_request_type_ST:   6206	(55.8495)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 11112 average:     8 | standard deviation: 0 | 0 0 0 0 11112 ]

  L2_cache_miss_type_LD:   4526	(53.423)%
  L2_cache_miss_type_ST:   3946	(46.577)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 88986
  L2T_cache_total_misses: 1482	(1.66543%)
  L2T_cache_total_demand_misses: 1482
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1482
  L2T_cache_misses_per_instruction: 1482
  L2T_cache_instructions_per_misses: 0.000674764

  L2T_cache_request_type_LD:   12242	(13.7572)%
  L2T_cache_request_type_ST:   76744	(86.2428)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 88986 average: 28.6983 | standard deviation: 8.26686 | 0 0 0 0 12242 0 76744 ]

  L2T_cache_miss_type_LD:   1204	(81.2416)%
  L2T_cache_miss_type_ST:   278	(18.7584)%


TBE Queries: 116208
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:1  L1TCache-2:1  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:146  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 126 count: 116208 average: 10.5906 | standard deviation: 22.3269 | 76615 13804 3950 2164 1844 1740 1552 1548 1247 852 737 719 708 726 832 1101 347 357 379 467 600 758 875 647 341 223 201 198 195 192 192 97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 127 count: 234410 average: 11.7898 | standard deviation: 16.7815 | 77415 88389 14648 6028 4380 4164 4092 3961 3799 3491 3499 3473 3457 3419 3442 4297 1100 144 162 138 107 104 98 90 99 97 110 72 61 52 18 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1013 count: 234410 average: 36.9191 | standard deviation: 102.948 | 135787 3 2 2 84500 1572 674 592 143 8 3 2 0 1 14 63 163 69 44 41 57 58 31 29 25 23 24 24 24 27 26 24 18 35 95 57 137 194 217 244 243 209 220 222 184 260 262 157 183 178 172 182 198 180 195 200 209 214 201 224 227 212 233 228 245 245 254 291 262 229 189 194 181 157 166 137 131 116 110 121 107 92 81 56 81 60 62 47 48 46 36 49 38 37 31 33 38 34 33 32 24 19 18 24 14 18 12 8 16 12 13 17 13 13 19 11 10 5 8 3 7 2 2 2 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 1013 count: 124390 average: 29.24 | standard deviation: 104.598 | 118311 494 1597 1608 1696 441 181 62 0 0 ]
miss_latency_ST: [binsize: 128 max: 961 count: 110020 average: 45.6011 | standard deviation: 100.345 | 105055 195 1157 1628 1332 463 151 39 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1013 count: 38552 average: 63.7963 | standard deviation: 166.354 | 33655 0 0 0 0 0 0 0 1 0 0 1 0 0 2 9 37 23 17 11 19 19 4 9 4 5 5 2 9 6 5 3 4 8 45 26 95 111 151 152 141 132 107 95 85 99 94 75 87 81 84 81 98 72 72 106 84 85 83 99 81 90 86 71 78 72 77 86 79 100 98 98 100 87 95 67 68 67 53 66 47 43 31 23 38 24 22 22 24 20 15 19 17 16 15 18 13 18 19 13 12 12 9 19 11 13 9 4 8 8 6 5 10 6 9 4 6 3 4 2 6 2 2 2 2 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 961 count: 195858 average: 31.6286 | standard deviation: 84.0665 | 102132 3 2 2 84500 1572 674 592 142 8 3 1 0 1 12 54 126 46 27 30 38 39 27 20 21 18 19 22 15 21 21 21 14 27 50 31 42 83 66 92 102 77 113 127 99 161 168 82 96 97 88 101 100 108 123 94 125 129 118 125 146 122 147 157 167 173 177 205 183 129 91 96 81 70 71 70 63 49 57 55 60 49 50 33 43 36 40 25 24 26 21 30 21 21 16 15 25 16 14 19 12 7 9 5 3 5 3 4 8 4 7 12 3 7 10 7 4 2 4 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 127 count: 234410 average: 11.7898 | standard deviation: 16.7815 | 77415 88389 14648 6028 4380 4164 4092 3961 3799 3491 3499 3473 3457 3419 3442 4297 1100 144 162 138 107 104 98 90 99 97 110 72 61 52 18 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 4 count: 5919 average: 2.59402 | standard deviation: 0.777992 | 0 645 1545 3297 432 ]
Sequencer_1: [binsize: 4 max: 127 count: 68469 average: 29.9951 | standard deviation: 21.1867 | 6604 6496 4209 4305 4284 4088 4043 3917 3745 3446 3446 3418 3396 3349 3359 4067 941 144 162 138 107 104 98 90 99 97 110 72 61 52 18 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 44777 average: 4.86933 | standard deviation: 5.00597 | 8131 7661 13385 10500 2948 1326 339 88 18 11 19 24 10 7 8 8 15 9 6 7 12 6 8 7 7 7 9 14 13 10 17 55 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 11469 average: 4.64513 | standard deviation: 6.67885 | 4013 1364 3138 1388 688 470 210 6 7 7 5 4 5 4 4 4 4 5 4 4 4 4 4 5 6 12 8 6 6 7 16 32 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 42595 average: 4.51206 | standard deviation: 3.97794 | 4983 10085 16037 8874 1583 224 585 18 7 4 4 4 4 5 4 4 4 5 4 4 4 4 8 5 8 8 7 7 7 13 16 39 27 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 64 count: 14459 average: 3.01971 | standard deviation: 3.45298 | 6270 2630 4477 438 236 300 48 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 4 3 2 2 2 6 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 64 count: 14459 average: 3.0693 | standard deviation: 3.50579 | 6241 2731 4119 709 227 316 51 7 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 4 4 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 2 max: 64 count: 32263 average: 4.43303 | standard deviation: 3.86398 | 6329 4886 12893 5503 1452 669 313 56 19 15 6 2 4 2 2 2 2 2 4 3 4 6 4 6 2 3 4 4 6 11 23 14 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 684 count: 55540 average: 79.3852 | standard deviation: 110.944 | 7578 24372 5350 2225 1449 1196 1133 1054 965 937 867 825 729 677 646 555 529 574 488 359 353 331 276 223 213 201 215 195 140 125 104 99 83 69 56 56 55 60 59 58 36 18 7 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 486 count: 26645 average: 41.5023 | standard deviation: 59.7986 | 3333 15698 3366 1016 556 382 315 295 243 237 169 144 135 93 90 66 38 29 16 21 19 26 41 47 36 72 84 54 14 9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 684 count: 28895 average: 114.318 | standard deviation: 133.483 | 4245 8674 1984 1209 893 814 818 759 722 700 698 681 594 584 556 489 491 545 472 338 334 305 235 176 177 129 131 141 126 116 103 99 83 69 56 56 55 60 59 58 36 18 7 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 1288 average: 15.4697 | standard deviation: 4.73107 | 0 0 0 0 0 0 0 0 0 420 2 42 0 0 0 0 0 0 0 818 5 1 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 486 count: 25357 average: 42.8247 | standard deviation: 60.9935 | 2869 14874 3366 1016 556 382 315 295 243 237 169 144 135 93 90 66 38 29 16 21 19 26 41 47 36 72 84 54 14 9 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 86
system_time: 5
page_reclaims: 28187
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 936

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 42360
L2_TO_L2T_MSG = 1350
L2_DATA_GX = 18760
L2T_TO_L1T_DATA = 48968
L1_DATA_GX = 0
L2_TO_L2T_ACK = 1350
L2T_TO_L1T_MSG = 76744
L2_DATA_S = 29390
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 1288
L1_DATA_F = 0
L1_DATA_PX = 36275
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 306976
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 6288
L2_ATOMIC = 0
L2_TO_L2T_DATA = 7410
L1_DATA = 0
L1_COHMSG = 22607
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 12242
----------------------
total_flits_messages = 612008
----------------------

DMA = 192760
DATA_GX_OW = 18896
DATA_PX_C = 29020
DATA_PX_D = 7255
DATA_GX_C = 4724
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:5919 full:0 size:[binsize: 1 max: 4 count: 5919 average: 2.36476 | standard deviation: 0.716012 | 0 734 2389 2699 97 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:68469 full:0 size:[binsize: 2 max: 64 count: 68469 average: 25.7821 | standard deviation: 19.4326 | 4403 5970 4094 3416 2303 2214 2067 2028 2049 1986 1965 2010 2064 1997 1936 1908 1824 1672 1641 1608 1634 1659 1634 1621 1653 1575 1545 1537 1473 1468 1437 1391 687 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=82267 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=28263 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=76924 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=37732 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=37730 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=56302 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=72192 [L2TCache]=0 [L2Cache]=2972 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=8272 [L2TCache]=0 [L2Cache]=2741 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=45248 [L2TCache]=0 [L2Cache]=2469 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=1413 [L2Cache]=0 [L1Cache]=17030 [Directory]=2396 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=1124 [L2Cache]=0 [L1Cache]=25848 [Directory]=4096 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=1133 [L2Cache]=0 [L1Cache]=12848 [Directory]=1980 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=210 [L2Cache]=96 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=6230 [L2Cache]=50604 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10590 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10595 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10590 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10585 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.010221 flits/cycle
total_flits_on_link = 1464932
-------------
Total VC Load [0] = 36301 flits
Total VC Load [1] = 34234 flits
Total VC Load [2] = 31694 flits
Total VC Load [3] = 29043 flits
Total VC Load [4] = 2480 flits
Total VC Load [5] = 2427 flits
Total VC Load [6] = 2387 flits
Total VC Load [7] = 2330 flits
Total VC Load [8] = 7414 flits
Total VC Load [9] = 7423 flits
Total VC Load [10] = 7387 flits
Total VC Load [11] = 7432 flits
Total VC Load [12] = 96849 flits
Total VC Load [13] = 94211 flits
Total VC Load [14] = 90999 flits
Total VC Load [15] = 87021 flits
Total VC Load [16] = 8913 flits
Total VC Load [17] = 8899 flits
Total VC Load [18] = 8819 flits
Total VC Load [19] = 8809 flits
Total VC Load [20] = 159870 flits
Total VC Load [21] = 159999 flits
Total VC Load [22] = 159492 flits
Total VC Load [23] = 159075 flits
Total VC Load [24] = 63014 flits
Total VC Load [25] = 62915 flits
Total VC Load [26] = 62832 flits
Total VC Load [27] = 62663 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0167163 flits/cycle 
Average VC Load [1] = 0.0157645 flits/cycle 
Average VC Load [2] = 0.0145948 flits/cycle 
Average VC Load [3] = 0.0133741 flits/cycle 
Average VC Load [4] = 0.00114202 flits/cycle 
Average VC Load [5] = 0.00111761 flits/cycle 
Average VC Load [6] = 0.00109919 flits/cycle 
Average VC Load [7] = 0.00107295 flits/cycle 
Average VC Load [8] = 0.00341409 flits/cycle 
Average VC Load [9] = 0.00341823 flits/cycle 
Average VC Load [10] = 0.00340165 flits/cycle 
Average VC Load [11] = 0.00342238 flits/cycle 
Average VC Load [12] = 0.0445982 flits/cycle 
Average VC Load [13] = 0.0433834 flits/cycle 
Average VC Load [14] = 0.0419043 flits/cycle 
Average VC Load [15] = 0.0400725 flits/cycle 
Average VC Load [16] = 0.00410436 flits/cycle 
Average VC Load [17] = 0.00409792 flits/cycle 
Average VC Load [18] = 0.00406108 flits/cycle 
Average VC Load [19] = 0.00405647 flits/cycle 
Average VC Load [20] = 0.0736188 flits/cycle 
Average VC Load [21] = 0.0736782 flits/cycle 
Average VC Load [22] = 0.0734448 flits/cycle 
Average VC Load [23] = 0.0732527 flits/cycle 
Average VC Load [24] = 0.0290174 flits/cycle 
Average VC Load [25] = 0.0289718 flits/cycle 
Average VC Load [26] = 0.0289336 flits/cycle 
Average VC Load [27] = 0.0288558 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 13.901
-------------
Dynamic_Link_Power = 0.0747503
Static_Link_Power = 0.733365
Total_Link_Power = 0.808116
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00360584, Crossbar: 0.00529012, VC allocator: 0.000567643, SW allocator: 0.00191659, Clock: 0.153216, Total: 0.164596
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.7035
Dynamic_Router_Power = 0.164596
Static_Router_Power = 1.53891
Total_Router_Power = 1.7035
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.239347
Total_Static_Power = 2.27227
Total_Power = 2.51162
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  83278
L1_WThru  76744
L1_Atomic  0
L1_Replacement  160
Data  0
Data_Done  12242
Ack  0
Ack_Done  76744
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  12242
I  L1_WThru  49981
I  L1_Atomic  0 <-- 
I  L1_Replacement  146

S  Load  71036
S  L1_WThru  26763
S  L1_Atomic  0 <-- 
S  L1_Replacement  14

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  12242

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  52164
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  24580

 --- L2TCache ---
 - Event Counts -
L1_GETS  12242
L1_Write  49981
L1_Upgrade_T  25992
L1_Upgrade_NT  771
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  1482
Ack  0
Ack_all  0
WB_Ack  1350
Fwd_GETX  972
Fwd_GETS  378
Inv  0

 - Transitions -
NP  L1_GETS  1204
NP  L1_Write  278
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  11032
E  L1_Write  49703
E  L1_Upgrade_NT  771
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  972
E  Fwd_GETS  378
E  Inv  0 <-- 

S  L1_GETS  6
S  L1_Upgrade_T  25992
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  1204
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  278
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1350
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  4906
L1_GETX  6206
L1_UPGRADE  0
L1_PUTX  6288
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  8472
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  11112
PUTX_ACC  383
DATA_ACC  967

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  4526
NP  L1_GETX  3946
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  2
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  378
MT  L1_GETX  2260
MT  L1_PUTX  6288
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  4526

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  3946

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  11112
MT_MB  PUTX_ACC  5
MT_MB  DATA_ACC  967

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  378
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  41112
Ifetch  0
Store  33276
Inv  0
L1_Replacement  6416
Fwd_GETX  1288
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  5878
DataS_fromL1  0
Data_all_Acks  3752
Ack  0
Ack_all  0
WB_Ack  6288

 - Transitions -
NP  Load  4528
NP  Ifetch  0 <-- 
NP  Store  3943
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  378
I  Ifetch  0 <-- 
I  Store  781
I  Inv  0 <-- 
I  L1_Replacement  128

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  5604
E  Ifetch  0 <-- 
E  Store  4254
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  519
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  30602
M  Ifetch  0 <-- 
M  Store  24298
M  Inv  0 <-- 
M  L1_Replacement  6288
M  Fwd_GETX  769
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  4906
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  972
IM  Data_all_Acks  3752
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  6288

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  8472
Data  0

 - Transitions -
I  Fetch  8472
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:23065 full:0 size:[binsize: 2 max: 60 count: 23065 average: 1.45502 | standard deviation: 2.74108 | 18153 4454 254 30 19 16 9 9 10 10 9 7 6 5 4 4 4 4 4 4 4 4 6 8 6 4 4 4 4 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:7821 full:0 size:[binsize: 2 max: 60 count: 7821 average: 1.86741 | standard deviation: 4.58458 | 6692 558 196 172 90 6 5 4 4 4 4 4 4 4 5 6 5 4 4 4 4 4 4 4 4 4 4 4 5 6 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:22708 full:0 size:[binsize: 2 max: 60 count: 22708 average: 1.48093 | standard deviation: 2.71012 | 17833 4287 184 161 130 6 5 4 4 4 4 4 4 4 5 6 5 4 4 4 4 4 5 6 4 4 4 5 4 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:10012 full:0 size:[binsize: 2 max: 60 count: 10012 average: 1.34628 | standard deviation: 2.78434 | 9100 675 88 74 18 4 2 2 2 2 2 2 2 2 3 4 3 2 2 2 2 2 2 2 2 2 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:10010 full:0 size:[binsize: 2 max: 60 count: 10010 average: 1.34166 | standard deviation: 2.78941 | 9155 616 83 77 21 4 3 2 2 2 2 2 2 2 3 4 3 2 2 2 2 2 2 2 2 2 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:15370 full:0 size:[binsize: 2 max: 60 count: 15370 average: 1.29759 | standard deviation: 2.251 | 13217 1984 83 17 6 4 4 4 4 2 2 2 2 2 3 4 3 2 2 2 2 2 2 2 2 2 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:23065 full:0 size:[binsize: 1 max: 2 count: 23065 average: 1.02224 | standard deviation: 0.147531 | 0 22552 513 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:7821 full:0 size:[binsize: 1 max: 2 count: 7821 average: 1.01969 | standard deviation: 0.138958 | 0 7667 154 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:22708 full:0 size:[binsize: 1 max: 2 count: 22708 average: 1.02625 | standard deviation: 0.159959 | 0 22112 596 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:10012 full:0 size:[binsize: 1 max: 2 count: 10012 average: 1.01219 | standard deviation: 0.10994 | 0 9890 122 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:10010 full:0 size:[binsize: 1 max: 2 count: 10010 average: 1.01009 | standard deviation: 0.099955 | 0 9909 101 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:15370 full:0 size:[binsize: 1 max: 2 count: 15370 average: 1.00807 | standard deviation: 0.0894602 | 0 15246 124 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:55542 full:0 size:[binsize: 1 max: 4 count: 55542 average: 1.14751 | standard deviation: 0.384683 | 0 47917 7106 470 49 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:3988 full:0 size:[binsize: 1 max: 5 count: 3988 average: 1.26705 | standard deviation: 0.561493 | 0 3133 672 157 25 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:29456 full:0 size:[binsize: 1 max: 6 count: 29456 average: 1.54098 | standard deviation: 0.791934 | 0 16948 10678 726 673 369 62 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:55542 full:0 size:[binsize: 1 max: 2 count: 55542 average: 1.01284 | standard deviation: 0.112585 | 0 54829 713 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:3988 full:0 size:[binsize: 1 max: 2 count: 3988 average: 1.04714 | standard deviation: 0.212478 | 0 3800 188 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:29456 full:0 size:[binsize: 1 max: 4 count: 29456 average: 1.03816 | standard deviation: 0.193249 | 0 28339 1112 3 2 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:829 full:0 size:[binsize: 1 max: 36 count: 829 average: 10.3848 | standard deviation: 10.3714 | 0 214 86 60 34 14 21 34 36 12 10 10 7 14 13 15 10 6 7 10 24 15 10 9 10 25 25 22 20 14 13 12 10 4 1 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:556 full:0 size:[binsize: 1 max: 33 count: 556 average: 4.96763 | standard deviation: 6.28168 | 0 195 102 51 25 27 32 25 12 6 7 6 6 7 7 9 3 3 2 1 1 6 2 2 2 2 2 3 1 2 2 2 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:480 full:0 size:[binsize: 1 max: 35 count: 480 average: 6.01042 | standard deviation: 9.11891 | 0 227 95 35 9 2 2 5 8 2 3 2 2 4 4 5 3 2 2 2 8 4 2 2 3 7 6 6 4 3 4 5 3 4 3 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:308 full:0 size:[binsize: 1 max: 24 count: 308 average: 10.5065 | standard deviation: 7.39641 | 0 43 15 22 22 9 7 7 13 13 14 8 11 9 9 8 9 8 11 19 13 16 15 4 3 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:341 full:0 size:[binsize: 1 max: 46 count: 341 average: 17.6041 | standard deviation: 12.1326 | 0 21 14 13 14 9 8 11 9 10 8 11 9 8 8 8 8 8 12 11 13 9 6 7 7 10 6 9 6 4 4 5 4 7 7 6 7 1 1 1 1 2 6 4 5 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:318 full:0 size:[binsize: 1 max: 47 count: 318 average: 23.6981 | standard deviation: 15.7071 | 0 20 16 13 10 6 5 6 7 6 6 6 5 4 4 4 4 4 5 5 6 6 4 4 4 4 4 4 4 4 4 4 4 5 7 7 7 7 8 7 10 8 14 18 11 8 5 4 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:603 full:0 size:[binsize: 1 max: 3 count: 603 average: 1.04975 | standard deviation: 0.234131 | 0 575 26 2 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:480 full:0 size:[binsize: 1 max: 2 count: 480 average: 1.03542 | standard deviation: 0.18839 | 0 463 17 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:399 full:0 size:[binsize: 1 max: 2 count: 399 average: 1.0802 | standard deviation: 0.274549 | 0 367 32 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:534 full:0 size:[binsize: 1 max: 2 count: 534 average: 1.28839 | standard deviation: 0.45429 | 0 380 154 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:417 full:0 size:[binsize: 1 max: 2 count: 417 average: 1.2494 | standard deviation: 0.43578 | 0 313 104 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:399 full:0 size:[binsize: 1 max: 2 count: 399 average: 1.17544 | standard deviation: 0.381744 | 0 329 70 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:1137 full:0 size:[binsize: 1 max: 2 count: 1137 average: 1.04398 | standard deviation: 0.205557 | 0 1087 50 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:897 full:0 size:[binsize: 1 max: 2 count: 897 average: 1.0301 | standard deviation: 0.173591 | 0 870 27 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:798 full:0 size:[binsize: 1 max: 2 count: 798 average: 1.04887 | standard deviation: 0.218355 | 0 759 39 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:2396 full:0 size:[binsize: 1 max: 3 count: 2396 average: 1.42613 | standard deviation: 0.610281 | 0 1528 715 153 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:4096 full:0 size:[binsize: 1 max: 4 count: 4096 average: 1.21826 | standard deviation: 0.466457 | 0 3297 705 93 1 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:1980 full:0 size:[binsize: 1 max: 3 count: 1980 average: 1.11111 | standard deviation: 0.317901 | 0 1762 216 2 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:1068 full:0 size:[binsize: 1 max: 27 count: 1068 average: 4.81461 | standard deviation: 5.86253 | 0 359 270 135 11 19 26 10 10 19 31 35 16 13 13 14 11 7 10 10 12 5 3 11 10 5 1 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:839 full:0 size:[binsize: 1 max: 25 count: 839 average: 4.43385 | standard deviation: 5.83126 | 0 303 262 79 8 11 13 9 6 8 10 12 9 8 11 12 12 14 6 9 8 6 6 9 4 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:731 full:0 size:[binsize: 1 max: 18 count: 731 average: 2.12722 | standard deviation: 2.17898 | 0 343 234 103 8 7 8 5 2 3 3 2 2 2 2 3 2 1 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:5655 full:0 size:[binsize: 2 max: 65 count: 5655 average: 4.10168 | standard deviation: 8.11431 | 2448 2037 432 175 94 77 56 39 29 21 15 16 17 14 24 16 11 10 10 13 13 8 9 10 7 10 5 10 6 7 4 8 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:8077 full:0 size:[binsize: 2 max: 55 count: 8077 average: 2.01189 | standard deviation: 3.79716 | 4254 3497 210 18 3 7 2 3 2 6 5 3 2 3 6 3 3 3 9 2 4 5 5 5 3 6 4 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:3730 full:0 size:[binsize: 1 max: 6 count: 3730 average: 1.69732 | standard deviation: 0.927804 | 0 1943 1250 355 112 45 25 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:3464 full:0 size:[binsize: 1 max: 2 count: 3464 average: 1.13626 | standard deviation: 0.343245 | 0 2992 472 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:4936 full:0 size:[binsize: 1 max: 2 count: 4936 average: 1.10798 | standard deviation: 0.31057 | 0 4403 533 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:2712 full:0 size:[binsize: 1 max: 2 count: 2712 average: 1.10066 | standard deviation: 0.301233 | 0 2439 273 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:5881 full:0 size:[binsize: 1 max: 2 count: 5881 average: 1.16851 | standard deviation: 0.374575 | 0 4890 991 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:8158 full:0 size:[binsize: 1 max: 2 count: 8158 average: 1.13079 | standard deviation: 0.337294 | 0 7091 1067 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:3744 full:0 size:[binsize: 1 max: 2 count: 3744 average: 1.09268 | standard deviation: 0.290098 | 0 3397 347 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:2704 full:0 size:[binsize: 1 max: 2 count: 2704 average: 1.07138 | standard deviation: 0.258056 | 0 2511 193 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:4437 full:0 size:[binsize: 1 max: 2 count: 4437 average: 1.05815 | standard deviation: 0.234049 | 0 4179 258 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:2298 full:0 size:[binsize: 1 max: 2 count: 2298 average: 1.04178 | standard deviation: 0.200131 | 0 2202 96 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 2 count: 48 average: 1.04167 | standard deviation: 0.206284 | 0 46 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:15870 full:0 size:[binsize: 4 max: 122 count: 15870 average: 42.4447 | standard deviation: 30.8677 | 1322 1028 744 674 617 613 679 748 799 768 836 949 826 720 589 441 395 370 340 281 196 193 215 258 188 188 188 188 188 188 141 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 1 count: 42 average:     1 | standard deviation: 0 | 0 42 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:1246 full:0 size:[binsize: 1 max: 48 count: 1246 average: 18.7961 | standard deviation: 14.7523 | 0 130 117 54 22 33 24 17 23 21 26 25 21 20 25 28 26 25 24 27 28 29 29 26 31 19 18 17 17 17 17 9 9 13 21 14 15 20 25 16 20 20 19 25 25 22 13 15 9 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:9582 full:0 size:[binsize: 1 max: 3 count: 9582 average: 1.17209 | standard deviation: 0.400396 | 0 8018 1479 85 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 1 count: 42 average:     1 | standard deviation: 0 | 0 42 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:1246 full:0 size:[binsize: 1 max: 2 count: 1246 average: 1.26164 | standard deviation: 0.439971 | 0 920 326 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:15870 full:0 size:[binsize: 1 max: 2 count: 15870 average: 1.09483 | standard deviation: 0.293071 | 0 14365 1505 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 2 count: 2118 average: 1.00567 | standard deviation: 0.0752888 | 0 2106 12 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:2119 full:0 size:[binsize: 1 max: 2 count: 2119 average: 1.0033 | standard deviation: 0.0574892 | 0 2112 7 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 2 count: 2118 average: 1.00661 | standard deviation: 0.0813212 | 0 2104 14 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 2 count: 2117 average: 1.00472 | standard deviation: 0.0687452 | 0 2107 10 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 16 count: 2118 average: 5.22899 | standard deviation: 2.8479 | 0 220 191 216 277 299 234 235 194 89 69 56 10 9 9 9 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:2119 full:0 size:[binsize: 1 max: 21 count: 2119 average: 6.04011 | standard deviation: 3.56512 | 0 223 205 142 149 192 253 300 233 164 114 25 18 19 16 17 16 8 8 8 8 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 21 count: 2118 average: 6.43343 | standard deviation: 3.65655 | 0 188 171 129 143 184 236 310 261 203 128 30 17 17 18 20 21 10 8 8 9 7 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 16 count: 2117 average: 5.23807 | standard deviation: 2.90679 | 0 218 203 218 274 283 226 266 178 82 68 54 13 9 9 9 7 ]
