(pcb /home/eddie/work/68000/hardware/amiga_ocs_fpga/amiga_ocs.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~86~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  249000 -139000  172000 -139000  172000 -148000  91000 -148000
            91000 -140000  85000 -140000  85000 -148000  37000 -148000  37000 -139000
            30000 -139000  30000 -21000  250000 -21000  249000 -139000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place J5 162000 -48000 front 90 (PN Conn_02x20_Odd_Even))
    )
    (component Capacitor_SMD:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder
      (place C18 87000 -127000 front 90 (PN 100nF))
      (place C17 98000 -127000 front 90 (PN 100nF))
      (place C16 120000 -127000 front 90 (PN 100nF))
      (place C15 131000 -127000 front 90 (PN 100nF))
      (place C14 76000 -127000 back 90 (PN 100nF))
      (place C13 109000 -127025 back 90 (PN 100nF))
      (place C12 65000 -127000 front 90 (PN 100nF))
      (place C11 54000 -127000 front 270 (PN 100nF))
      (place C9 135000 -132000 front 0 (PN 100nF))
      (place C8 124000 -132000 front 0 (PN 100nF))
      (place C7 102000 -132000 front 0 (PN 100nF))
      (place C6 91000 -132000 front 0 (PN 100nF))
      (place C5 112975 -132000 back 0 (PN 100nF))
      (place C4 79975 -132000 back 0 (PN 100nF))
      (place C3 69000 -132000 front 0 (PN 100nF))
      (place C2 58000 -132000 front 0 (PN 100nF))
    )
    (component Capacitor_SMD:CP_Elec_6.3x7.7
      (place C10 44000 -34000 front 270 (PN 220uF))
      (place C1 40945 -127999 front 270 (PN 220uF))
    )
    (component Connector_PCBEdge:BUS_AT
      (place J1 169364 -144000 front 0 (PN Passive_Bus_ISA_16bit))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x32_P2.54mm_Vertical
      (place J2 42000 -109000 front 90 (PN Conn_02x32_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x32_P2.54mm_Vertical::1
      (place J3 42000 -48000 front 90 (PN Conn_02x32_Odd_Even))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x20_P2.54mm_Horizontal
      (place J4 118000 -34000 front 270 (PN Conn_02x20_Odd_Even))
    )
    (component "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm"
      (place U1 80224.3 -127491 front 270 (PN TXS0108EPW))
      (place U3 124493 -127618 back 90 (PN TXS0108EPW))
      (place U4 58090 -127237 back 90 (PN TXS0108EPW))
      (place U5 91291.4 -127618 back 90 (PN TXS0108EPW))
    )
    (component "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm::1"
      (place U2 113426 -127618 front 270 (PN TXS0108EPW))
      (place U6 102359 -127618 back 90 (PN TXS0108EPW))
      (place U7 135560 -127618 back 90 (PN TXS0108EPW))
      (place U8 69157.1 -127364 back 90 (PN TXS0108EPW))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric_Pad1.15x1.40mm_HandSolder
      (outline (path signal 100  -1000 -600  -1000 600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 120  -261.252 710  261.252 710))
      (outline (path signal 120  -261.252 -710  261.252 -710))
      (outline (path signal 50  -1850 -950  -1850 950))
      (outline (path signal 50  -1850 950  1850 950))
      (outline (path signal 50  1850 950  1850 -950))
      (outline (path signal 50  1850 -950  -1850 -950))
      (pin RoundRect[T]Pad_1150x1400_250.95_um 2 1025 0)
      (pin RoundRect[T]Pad_1150x1400_250.95_um 1 -1025 0)
    )
    (image Capacitor_SMD:CP_Elec_6.3x7.7
      (outline (path signal 100  3150 0  3071.02 -700.941  2838.05 -1366.73  2462.77 -1963.99
            1963.99 -2462.77  1366.73 -2838.05  700.941 -3071.02  0 -3150
            -700.941 -3071.02  -1366.73 -2838.05  -1963.99 -2462.77  -2462.77 -1963.99
            -2838.05 -1366.73  -3071.02 -700.941  -3150 0  -3071.02 700.941
            -2838.05 1366.73  -2462.77 1963.99  -1963.99 2462.77  -1366.73 2838.05
            -700.941 3071.02  0 3150  700.941 3071.02  1366.73 2838.05  1963.99 2462.77
            2462.77 1963.99  2838.05 1366.73  3071.02 700.941  3150 0))
      (outline (path signal 100  3300 3300  3300 -3300))
      (outline (path signal 100  -2300 3300  3300 3300))
      (outline (path signal 100  -2300 -3300  3300 -3300))
      (outline (path signal 100  -3300 2300  -3300 -2300))
      (outline (path signal 100  -3300 2300  -2300 3300))
      (outline (path signal 100  -3300 -2300  -2300 -3300))
      (outline (path signal 100  -2704.84 1330  -2074.84 1330))
      (outline (path signal 100  -2389.84 1645  -2389.84 1015))
      (outline (path signal 120  3410 -3410  3410 -1060))
      (outline (path signal 120  3410 3410  3410 1060))
      (outline (path signal 120  -2345.56 3410  3410 3410))
      (outline (path signal 120  -2345.56 -3410  3410 -3410))
      (outline (path signal 120  -3410 -2345.56  -3410 -1060))
      (outline (path signal 120  -3410 2345.56  -3410 1060))
      (outline (path signal 120  -3410 2345.56  -2345.56 3410))
      (outline (path signal 120  -3410 -2345.56  -2345.56 -3410))
      (outline (path signal 120  -4437.5 1847.5  -3650 1847.5))
      (outline (path signal 120  -4043.75 2241.25  -4043.75 1453.75))
      (outline (path signal 50  3550 3550  3550 1050))
      (outline (path signal 50  3550 1050  4700 1050))
      (outline (path signal 50  4700 1050  4700 -1050))
      (outline (path signal 50  4700 -1050  3550 -1050))
      (outline (path signal 50  3550 -1050  3550 -3550))
      (outline (path signal 50  -2400 -3550  3550 -3550))
      (outline (path signal 50  -2400 3550  3550 3550))
      (outline (path signal 50  -3550 -2400  -2400 -3550))
      (outline (path signal 50  -3550 2400  -2400 3550))
      (outline (path signal 50  -3550 2400  -3550 1050))
      (outline (path signal 50  -3550 -1050  -3550 -2400))
      (outline (path signal 50  -3550 1050  -4700 1050))
      (outline (path signal 50  -4700 1050  -4700 -1050))
      (outline (path signal 50  -4700 -1050  -3550 -1050))
      (pin RoundRect[T]Pad_3500x1600_250.951_um 2 2700 0)
      (pin RoundRect[T]Pad_3500x1600_250.951_um 1 -2700 0)
    )
    (image Connector_PCBEdge:BUS_AT
      (outline (path signal 50  2790 -4060  -132330 -4060))
      (outline (path signal 50  2790 -4060  2790 5330))
      (outline (path signal 50  -132330 5330  -132330 -4060))
      (outline (path signal 50  -132330 5330  2790 5330))
      (outline (path signal 100  2540 5080  2540 -3810))
      (outline (path signal 100  -132080 5080  2540 5080))
      (outline (path signal 100  -132080 -3810  -132080 5080))
      (outline (path signal 100  -83820 -3810  -132080 -3810))
      (outline (path signal 100  -83820 3810  -83820 -3810))
      (outline (path signal 100  -78740 3810  -83820 3810))
      (outline (path signal 100  -78740 -3810  -78740 3810))
      (outline (path signal 100  2540 -3810  -78740 -3810))
      (outline (path signal 120  -132150 5100  -132550 5100))
      (outline (path signal 120  -132150 -3850  -132150 5100))
      (outline (path signal 120  -78800 3750  -78800 -3850))
      (outline (path signal 120  -83750 3750  -78800 3750))
      (outline (path signal 120  -83750 -3850  -83750 3750))
      (outline (path signal 120  2600 5100  3000 5100))
      (outline (path signal 120  2600 -3850  2600 5100))
      (pin Rect[B]Pad_1780x7620_um 1 0 0)
      (pin Rect[B]Pad_1780x7620_um 2 -2540 0)
      (pin Rect[B]Pad_1780x7620_um 3 -5080 0)
      (pin Rect[B]Pad_1780x7620_um 4 -7620 0)
      (pin Rect[B]Pad_1780x7620_um 5 -10160 0)
      (pin Rect[B]Pad_1780x7620_um 6 -12700 0)
      (pin Rect[B]Pad_1780x7620_um 7 -15240 0)
      (pin Rect[B]Pad_1780x7620_um 8 -17780 0)
      (pin Rect[B]Pad_1780x7620_um 9 -20320 0)
      (pin Rect[B]Pad_1780x7620_um 10 -22860 0)
      (pin Rect[B]Pad_1780x7620_um 11 -25400 0)
      (pin Rect[B]Pad_1780x7620_um 12 -27940 0)
      (pin Rect[B]Pad_1780x7620_um 13 -30480 0)
      (pin Rect[B]Pad_1780x7620_um 14 -33020 0)
      (pin Rect[B]Pad_1780x7620_um 15 -35560 0)
      (pin Rect[B]Pad_1780x7620_um 16 -38100 0)
      (pin Rect[B]Pad_1780x7620_um 17 -40640 0)
      (pin Rect[B]Pad_1780x7620_um 18 -43180 0)
      (pin Rect[B]Pad_1780x7620_um 19 -45720 0)
      (pin Rect[B]Pad_1780x7620_um 20 -48260 0)
      (pin Rect[B]Pad_1780x7620_um 21 -50800 0)
      (pin Rect[B]Pad_1780x7620_um 22 -53340 0)
      (pin Rect[B]Pad_1780x7620_um 23 -55880 0)
      (pin Rect[B]Pad_1780x7620_um 24 -58420 0)
      (pin Rect[B]Pad_1780x7620_um 25 -60960 0)
      (pin Rect[B]Pad_1780x7620_um 26 -63500 0)
      (pin Rect[B]Pad_1780x7620_um 27 -66040 0)
      (pin Rect[B]Pad_1780x7620_um 28 -68580 0)
      (pin Rect[B]Pad_1780x7620_um 29 -71120 0)
      (pin Rect[B]Pad_1780x7620_um 30 -73660 0)
      (pin Rect[B]Pad_1780x7620_um 31 -76200 0)
      (pin Rect[T]Pad_1780x7620_um 32 0 0)
      (pin Rect[T]Pad_1780x7620_um 33 -2540 0)
      (pin Rect[T]Pad_1780x7620_um 34 -5080 0)
      (pin Rect[T]Pad_1780x7620_um 35 -7620 0)
      (pin Rect[T]Pad_1780x7620_um 36 -10160 0)
      (pin Rect[T]Pad_1780x7620_um 37 -12700 0)
      (pin Rect[T]Pad_1780x7620_um 38 -15240 0)
      (pin Rect[T]Pad_1780x7620_um 39 -17780 0)
      (pin Rect[T]Pad_1780x7620_um 40 -20320 0)
      (pin Rect[T]Pad_1780x7620_um 41 -22860 0)
      (pin Rect[T]Pad_1780x7620_um 42 -25400 0)
      (pin Rect[T]Pad_1780x7620_um 43 -27940 0)
      (pin Rect[T]Pad_1780x7620_um 44 -30480 0)
      (pin Rect[T]Pad_1780x7620_um 45 -33020 0)
      (pin Rect[T]Pad_1780x7620_um 46 -35560 0)
      (pin Rect[T]Pad_1780x7620_um 47 -38100 0)
      (pin Rect[T]Pad_1780x7620_um 48 -40640 0)
      (pin Rect[T]Pad_1780x7620_um 49 -43180 0)
      (pin Rect[T]Pad_1780x7620_um 50 -45720 0)
      (pin Rect[T]Pad_1780x7620_um 51 -48260 0)
      (pin Rect[T]Pad_1780x7620_um 52 -50800 0)
      (pin Rect[T]Pad_1780x7620_um 53 -53340 0)
      (pin Rect[T]Pad_1780x7620_um 54 -55880 0)
      (pin Rect[T]Pad_1780x7620_um 55 -58420 0)
      (pin Rect[T]Pad_1780x7620_um 56 -60960 0)
      (pin Rect[T]Pad_1780x7620_um 57 -63500 0)
      (pin Rect[T]Pad_1780x7620_um 58 -66040 0)
      (pin Rect[T]Pad_1780x7620_um 59 -68580 0)
      (pin Rect[T]Pad_1780x7620_um 60 -71120 0)
      (pin Rect[T]Pad_1780x7620_um 61 -73660 0)
      (pin Rect[T]Pad_1780x7620_um 62 -76200 0)
      (pin Rect[B]Pad_1780x7620_um 63 -86360 0)
      (pin Rect[B]Pad_1780x7620_um 64 -88900 0)
      (pin Rect[B]Pad_1780x7620_um 65 -91440 0)
      (pin Rect[B]Pad_1780x7620_um 66 -93980 0)
      (pin Rect[B]Pad_1780x7620_um 67 -96520 0)
      (pin Rect[B]Pad_1780x7620_um 68 -99060 0)
      (pin Rect[B]Pad_1780x7620_um 69 -101600 0)
      (pin Rect[B]Pad_1780x7620_um 70 -104140 0)
      (pin Rect[B]Pad_1780x7620_um 71 -106680 0)
      (pin Rect[B]Pad_1780x7620_um 72 -109220 0)
      (pin Rect[B]Pad_1780x7620_um 73 -111760 0)
      (pin Rect[B]Pad_1780x7620_um 74 -114300 0)
      (pin Rect[B]Pad_1780x7620_um 75 -116840 0)
      (pin Rect[B]Pad_1780x7620_um 76 -119380 0)
      (pin Rect[B]Pad_1780x7620_um 77 -121920 0)
      (pin Rect[B]Pad_1780x7620_um 78 -124460 0)
      (pin Rect[B]Pad_1780x7620_um 79 -127000 0)
      (pin Rect[B]Pad_1780x7620_um 80 -129540 0)
      (pin Rect[T]Pad_1780x7620_um 81 -86360 0)
      (pin Rect[T]Pad_1780x7620_um 82 -88900 0)
      (pin Rect[T]Pad_1780x7620_um 83 -91440 0)
      (pin Rect[T]Pad_1780x7620_um 84 -93980 0)
      (pin Rect[T]Pad_1780x7620_um 85 -96520 0)
      (pin Rect[T]Pad_1780x7620_um 86 -99060 0)
      (pin Rect[T]Pad_1780x7620_um 87 -101600 0)
      (pin Rect[T]Pad_1780x7620_um 88 -104140 0)
      (pin Rect[T]Pad_1780x7620_um 89 -106680 0)
      (pin Rect[T]Pad_1780x7620_um 90 -109220 0)
      (pin Rect[T]Pad_1780x7620_um 91 -111760 0)
      (pin Rect[T]Pad_1780x7620_um 92 -114300 0)
      (pin Rect[T]Pad_1780x7620_um 93 -116840 0)
      (pin Rect[T]Pad_1780x7620_um 94 -119380 0)
      (pin Rect[T]Pad_1780x7620_um 95 -121920 0)
      (pin Rect[T]Pad_1780x7620_um 96 -124460 0)
      (pin Rect[T]Pad_1780x7620_um 97 -127000 0)
      (pin Rect[T]Pad_1780x7620_um 98 -129540 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x32_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -80010))
      (outline (path signal 100  3810 -80010  -1270 -80010))
      (outline (path signal 100  -1270 -80010  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -80070  3870 -80070))
      (outline (path signal 120  -1330 -1270  -1330 -80070))
      (outline (path signal 120  3870 1330  3870 -80070))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -80550))
      (outline (path signal 50  -1800 -80550  4350 -80550))
      (outline (path signal 50  4350 -80550  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 64 2540 -78740)
      (pin Oval[A]Pad_1700x1700_um 63 0 -78740)
      (pin Oval[A]Pad_1700x1700_um 62 2540 -76200)
      (pin Oval[A]Pad_1700x1700_um 61 0 -76200)
      (pin Oval[A]Pad_1700x1700_um 60 2540 -73660)
      (pin Oval[A]Pad_1700x1700_um 59 0 -73660)
      (pin Oval[A]Pad_1700x1700_um 58 2540 -71120)
      (pin Oval[A]Pad_1700x1700_um 57 0 -71120)
      (pin Oval[A]Pad_1700x1700_um 56 2540 -68580)
      (pin Oval[A]Pad_1700x1700_um 55 0 -68580)
      (pin Oval[A]Pad_1700x1700_um 54 2540 -66040)
      (pin Oval[A]Pad_1700x1700_um 53 0 -66040)
      (pin Oval[A]Pad_1700x1700_um 52 2540 -63500)
      (pin Oval[A]Pad_1700x1700_um 51 0 -63500)
      (pin Oval[A]Pad_1700x1700_um 50 2540 -60960)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 48 2540 -58420)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 46 2540 -55880)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 44 2540 -53340)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 42 2540 -50800)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x32_P2.54mm_Vertical::1
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -80550  4350 1800))
      (outline (path signal 50  -1800 -80550  4350 -80550))
      (outline (path signal 50  -1800 1800  -1800 -80550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -80070))
      (outline (path signal 120  -1330 -1270  -1330 -80070))
      (outline (path signal 120  -1330 -80070  3870 -80070))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -80010  -1270 0))
      (outline (path signal 100  3810 -80010  -1270 -80010))
      (outline (path signal 100  3810 1270  3810 -80010))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 42 2540 -50800)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 44 2540 -53340)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 46 2540 -55880)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 48 2540 -58420)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 50 2540 -60960)
      (pin Oval[A]Pad_1700x1700_um 51 0 -63500)
      (pin Oval[A]Pad_1700x1700_um 52 2540 -63500)
      (pin Oval[A]Pad_1700x1700_um 53 0 -66040)
      (pin Oval[A]Pad_1700x1700_um 54 2540 -66040)
      (pin Oval[A]Pad_1700x1700_um 55 0 -68580)
      (pin Oval[A]Pad_1700x1700_um 56 2540 -68580)
      (pin Oval[A]Pad_1700x1700_um 57 0 -71120)
      (pin Oval[A]Pad_1700x1700_um 58 2540 -71120)
      (pin Oval[A]Pad_1700x1700_um 59 0 -73660)
      (pin Oval[A]Pad_1700x1700_um 60 2540 -73660)
      (pin Oval[A]Pad_1700x1700_um 61 0 -76200)
      (pin Oval[A]Pad_1700x1700_um 62 2540 -76200)
      (pin Oval[A]Pad_1700x1700_um 63 0 -78740)
      (pin Oval[A]Pad_1700x1700_um 64 2540 -78740)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x20_P2.54mm_Horizontal
      (outline (path signal 50  1800 -50050  1800 1750))
      (outline (path signal 50  -13050 -50050  1800 -50050))
      (outline (path signal 50  -13050 1750  -13050 -50050))
      (outline (path signal 50  1800 1750  -13050 1750))
      (outline (path signal 120  0 1330  1110 1330))
      (outline (path signal 120  1110 1330  1110 0))
      (outline (path signal 120  -12630 1330  -12630 -49590))
      (outline (path signal 120  -12630 -49590  -4000 -49590))
      (outline (path signal 120  -4000 1330  -4000 -49590))
      (outline (path signal 120  -12630 1330  -4000 1330))
      (outline (path signal 120  -12630 -46990  -4000 -46990))
      (outline (path signal 120  -12630 -44450  -4000 -44450))
      (outline (path signal 120  -12630 -41910  -4000 -41910))
      (outline (path signal 120  -12630 -39370  -4000 -39370))
      (outline (path signal 120  -12630 -36830  -4000 -36830))
      (outline (path signal 120  -12630 -34290  -4000 -34290))
      (outline (path signal 120  -12630 -31750  -4000 -31750))
      (outline (path signal 120  -12630 -29210  -4000 -29210))
      (outline (path signal 120  -12630 -26670  -4000 -26670))
      (outline (path signal 120  -12630 -24130  -4000 -24130))
      (outline (path signal 120  -12630 -21590  -4000 -21590))
      (outline (path signal 120  -12630 -19050  -4000 -19050))
      (outline (path signal 120  -12630 -16510  -4000 -16510))
      (outline (path signal 120  -12630 -13970  -4000 -13970))
      (outline (path signal 120  -12630 -11430  -4000 -11430))
      (outline (path signal 120  -12630 -8890  -4000 -8890))
      (outline (path signal 120  -12630 -6350  -4000 -6350))
      (outline (path signal 120  -12630 -3810  -4000 -3810))
      (outline (path signal 120  -12630 -1270  -4000 -1270))
      (outline (path signal 120  -1490 -48620  -1050 -48620))
      (outline (path signal 120  -4000 -48620  -3590 -48620))
      (outline (path signal 120  -1490 -47900  -1050 -47900))
      (outline (path signal 120  -4000 -47900  -3590 -47900))
      (outline (path signal 120  -1490 -46080  -1050 -46080))
      (outline (path signal 120  -4000 -46080  -3590 -46080))
      (outline (path signal 120  -1490 -45360  -1050 -45360))
      (outline (path signal 120  -4000 -45360  -3590 -45360))
      (outline (path signal 120  -1490 -43540  -1050 -43540))
      (outline (path signal 120  -4000 -43540  -3590 -43540))
      (outline (path signal 120  -1490 -42820  -1050 -42820))
      (outline (path signal 120  -4000 -42820  -3590 -42820))
      (outline (path signal 120  -1490 -41000  -1050 -41000))
      (outline (path signal 120  -4000 -41000  -3590 -41000))
      (outline (path signal 120  -1490 -40280  -1050 -40280))
      (outline (path signal 120  -4000 -40280  -3590 -40280))
      (outline (path signal 120  -1490 -38460  -1050 -38460))
      (outline (path signal 120  -4000 -38460  -3590 -38460))
      (outline (path signal 120  -1490 -37740  -1050 -37740))
      (outline (path signal 120  -4000 -37740  -3590 -37740))
      (outline (path signal 120  -1490 -35920  -1050 -35920))
      (outline (path signal 120  -4000 -35920  -3590 -35920))
      (outline (path signal 120  -1490 -35200  -1050 -35200))
      (outline (path signal 120  -4000 -35200  -3590 -35200))
      (outline (path signal 120  -1490 -33380  -1050 -33380))
      (outline (path signal 120  -4000 -33380  -3590 -33380))
      (outline (path signal 120  -1490 -32660  -1050 -32660))
      (outline (path signal 120  -4000 -32660  -3590 -32660))
      (outline (path signal 120  -1490 -30840  -1050 -30840))
      (outline (path signal 120  -4000 -30840  -3590 -30840))
      (outline (path signal 120  -1490 -30120  -1050 -30120))
      (outline (path signal 120  -4000 -30120  -3590 -30120))
      (outline (path signal 120  -1490 -28300  -1050 -28300))
      (outline (path signal 120  -4000 -28300  -3590 -28300))
      (outline (path signal 120  -1490 -27580  -1050 -27580))
      (outline (path signal 120  -4000 -27580  -3590 -27580))
      (outline (path signal 120  -1490 -25760  -1050 -25760))
      (outline (path signal 120  -4000 -25760  -3590 -25760))
      (outline (path signal 120  -1490 -25040  -1050 -25040))
      (outline (path signal 120  -4000 -25040  -3590 -25040))
      (outline (path signal 120  -1490 -23220  -1050 -23220))
      (outline (path signal 120  -4000 -23220  -3590 -23220))
      (outline (path signal 120  -1490 -22500  -1050 -22500))
      (outline (path signal 120  -4000 -22500  -3590 -22500))
      (outline (path signal 120  -1490 -20680  -1050 -20680))
      (outline (path signal 120  -4000 -20680  -3590 -20680))
      (outline (path signal 120  -1490 -19960  -1050 -19960))
      (outline (path signal 120  -4000 -19960  -3590 -19960))
      (outline (path signal 120  -1490 -18140  -1050 -18140))
      (outline (path signal 120  -4000 -18140  -3590 -18140))
      (outline (path signal 120  -1490 -17420  -1050 -17420))
      (outline (path signal 120  -4000 -17420  -3590 -17420))
      (outline (path signal 120  -1490 -15600  -1050 -15600))
      (outline (path signal 120  -4000 -15600  -3590 -15600))
      (outline (path signal 120  -1490 -14880  -1050 -14880))
      (outline (path signal 120  -4000 -14880  -3590 -14880))
      (outline (path signal 120  -1490 -13060  -1050 -13060))
      (outline (path signal 120  -4000 -13060  -3590 -13060))
      (outline (path signal 120  -1490 -12340  -1050 -12340))
      (outline (path signal 120  -4000 -12340  -3590 -12340))
      (outline (path signal 120  -1490 -10520  -1050 -10520))
      (outline (path signal 120  -4000 -10520  -3590 -10520))
      (outline (path signal 120  -1490 -9800  -1050 -9800))
      (outline (path signal 120  -4000 -9800  -3590 -9800))
      (outline (path signal 120  -1490 -7980  -1050 -7980))
      (outline (path signal 120  -4000 -7980  -3590 -7980))
      (outline (path signal 120  -1490 -7260  -1050 -7260))
      (outline (path signal 120  -4000 -7260  -3590 -7260))
      (outline (path signal 120  -1490 -5440  -1050 -5440))
      (outline (path signal 120  -4000 -5440  -3590 -5440))
      (outline (path signal 120  -1490 -4720  -1050 -4720))
      (outline (path signal 120  -4000 -4720  -3590 -4720))
      (outline (path signal 120  -1490 -2900  -1050 -2900))
      (outline (path signal 120  -4000 -2900  -3590 -2900))
      (outline (path signal 120  -1490 -2180  -1050 -2180))
      (outline (path signal 120  -4000 -2180  -3590 -2180))
      (outline (path signal 120  -1490 -360  -1110 -360))
      (outline (path signal 120  -4000 -360  -3590 -360))
      (outline (path signal 120  -1490 360  -1110 360))
      (outline (path signal 120  -4000 360  -3590 360))
      (outline (path signal 120  -12630 -1151.9  -4000 -1151.9))
      (outline (path signal 120  -12630 -1033.81  -4000 -1033.81))
      (outline (path signal 120  -12630 -915.71  -4000 -915.71))
      (outline (path signal 120  -12630 -797.615  -4000 -797.615))
      (outline (path signal 120  -12630 -679.52  -4000 -679.52))
      (outline (path signal 120  -12630 -561.425  -4000 -561.425))
      (outline (path signal 120  -12630 -443.33  -4000 -443.33))
      (outline (path signal 120  -12630 -325.235  -4000 -325.235))
      (outline (path signal 120  -12630 -207.14  -4000 -207.14))
      (outline (path signal 120  -12630 -89.045  -4000 -89.045))
      (outline (path signal 120  -12630 29.05  -4000 29.05))
      (outline (path signal 120  -12630 147.145  -4000 147.145))
      (outline (path signal 120  -12630 265.24  -4000 265.24))
      (outline (path signal 120  -12630 383.335  -4000 383.335))
      (outline (path signal 120  -12630 501.43  -4000 501.43))
      (outline (path signal 120  -12630 619.525  -4000 619.525))
      (outline (path signal 120  -12630 737.62  -4000 737.62))
      (outline (path signal 120  -12630 855.715  -4000 855.715))
      (outline (path signal 120  -12630 973.81  -4000 973.81))
      (outline (path signal 120  -12630 1091.9  -4000 1091.9))
      (outline (path signal 120  -12630 1210  -4000 1210))
      (outline (path signal 100  0 -48560  0 -47960))
      (outline (path signal 100  -4060 -48560  0 -48560))
      (outline (path signal 100  0 -47960  -4060 -47960))
      (outline (path signal 100  0 -46020  0 -45420))
      (outline (path signal 100  -4060 -46020  0 -46020))
      (outline (path signal 100  0 -45420  -4060 -45420))
      (outline (path signal 100  0 -43480  0 -42880))
      (outline (path signal 100  -4060 -43480  0 -43480))
      (outline (path signal 100  0 -42880  -4060 -42880))
      (outline (path signal 100  0 -40940  0 -40340))
      (outline (path signal 100  -4060 -40940  0 -40940))
      (outline (path signal 100  0 -40340  -4060 -40340))
      (outline (path signal 100  0 -38400  0 -37800))
      (outline (path signal 100  -4060 -38400  0 -38400))
      (outline (path signal 100  0 -37800  -4060 -37800))
      (outline (path signal 100  0 -35860  0 -35260))
      (outline (path signal 100  -4060 -35860  0 -35860))
      (outline (path signal 100  0 -35260  -4060 -35260))
      (outline (path signal 100  0 -33320  0 -32720))
      (outline (path signal 100  -4060 -33320  0 -33320))
      (outline (path signal 100  0 -32720  -4060 -32720))
      (outline (path signal 100  0 -30780  0 -30180))
      (outline (path signal 100  -4060 -30780  0 -30780))
      (outline (path signal 100  0 -30180  -4060 -30180))
      (outline (path signal 100  0 -28240  0 -27640))
      (outline (path signal 100  -4060 -28240  0 -28240))
      (outline (path signal 100  0 -27640  -4060 -27640))
      (outline (path signal 100  0 -25700  0 -25100))
      (outline (path signal 100  -4060 -25700  0 -25700))
      (outline (path signal 100  0 -25100  -4060 -25100))
      (outline (path signal 100  0 -23160  0 -22560))
      (outline (path signal 100  -4060 -23160  0 -23160))
      (outline (path signal 100  0 -22560  -4060 -22560))
      (outline (path signal 100  0 -20620  0 -20020))
      (outline (path signal 100  -4060 -20620  0 -20620))
      (outline (path signal 100  0 -20020  -4060 -20020))
      (outline (path signal 100  0 -18080  0 -17480))
      (outline (path signal 100  -4060 -18080  0 -18080))
      (outline (path signal 100  0 -17480  -4060 -17480))
      (outline (path signal 100  0 -15540  0 -14940))
      (outline (path signal 100  -4060 -15540  0 -15540))
      (outline (path signal 100  0 -14940  -4060 -14940))
      (outline (path signal 100  0 -13000  0 -12400))
      (outline (path signal 100  -4060 -13000  0 -13000))
      (outline (path signal 100  0 -12400  -4060 -12400))
      (outline (path signal 100  0 -10460  0 -9860))
      (outline (path signal 100  -4060 -10460  0 -10460))
      (outline (path signal 100  0 -9860  -4060 -9860))
      (outline (path signal 100  0 -7920  0 -7320))
      (outline (path signal 100  -4060 -7920  0 -7920))
      (outline (path signal 100  0 -7320  -4060 -7320))
      (outline (path signal 100  0 -5380  0 -4780))
      (outline (path signal 100  -4060 -5380  0 -5380))
      (outline (path signal 100  0 -4780  -4060 -4780))
      (outline (path signal 100  0 -2840  0 -2240))
      (outline (path signal 100  -4060 -2840  0 -2840))
      (outline (path signal 100  0 -2240  -4060 -2240))
      (outline (path signal 100  0 -300  0 300))
      (outline (path signal 100  -4060 -300  0 -300))
      (outline (path signal 100  0 300  -4060 300))
      (outline (path signal 100  -12570 -49530  -12570 1270))
      (outline (path signal 100  -4060 -49530  -12570 -49530))
      (outline (path signal 100  -4060 300  -4060 -49530))
      (outline (path signal 100  -5030 1270  -4060 300))
      (outline (path signal 100  -12570 1270  -5030 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 -2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 -2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 -2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 -2540 -48260)
    )
    (image "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm"
      (outline (path signal 50  3850 3500  -3850 3500))
      (outline (path signal 50  3850 -3500  3850 3500))
      (outline (path signal 50  -3850 -3500  3850 -3500))
      (outline (path signal 50  -3850 3500  -3850 -3500))
      (outline (path signal 100  -2200 2250  -1200 3250))
      (outline (path signal 100  -2200 -3250  -2200 2250))
      (outline (path signal 100  2200 -3250  -2200 -3250))
      (outline (path signal 100  2200 3250  2200 -3250))
      (outline (path signal 100  -1200 3250  2200 3250))
      (outline (path signal 120  0 3385  -3600 3385))
      (outline (path signal 120  0 3385  2200 3385))
      (outline (path signal 120  0 -3385  -2200 -3385))
      (outline (path signal 120  0 -3385  2200 -3385))
      (pin RoundRect[T]Pad_1475x400_100.381_um 1 -2862.5 2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um 2 -2862.5 2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um 3 -2862.5 1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um 4 -2862.5 975)
      (pin RoundRect[T]Pad_1475x400_100.381_um 5 -2862.5 325)
      (pin RoundRect[T]Pad_1475x400_100.381_um 6 -2862.5 -325)
      (pin RoundRect[T]Pad_1475x400_100.381_um 7 -2862.5 -975)
      (pin RoundRect[T]Pad_1475x400_100.381_um 8 -2862.5 -1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um 9 -2862.5 -2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um 10 -2862.5 -2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um 11 2862.5 -2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um 12 2862.5 -2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um 13 2862.5 -1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um 14 2862.5 -975)
      (pin RoundRect[T]Pad_1475x400_100.381_um 15 2862.5 -325)
      (pin RoundRect[T]Pad_1475x400_100.381_um 16 2862.5 325)
      (pin RoundRect[T]Pad_1475x400_100.381_um 17 2862.5 975)
      (pin RoundRect[T]Pad_1475x400_100.381_um 18 2862.5 1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um 19 2862.5 2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um 20 2862.5 2925)
    )
    (image "Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm::1"
      (outline (path signal 120  0 -3385  2200 -3385))
      (outline (path signal 120  0 -3385  -2200 -3385))
      (outline (path signal 120  0 3385  2200 3385))
      (outline (path signal 120  0 3385  -3600 3385))
      (outline (path signal 100  -1200 3250  2200 3250))
      (outline (path signal 100  2200 3250  2200 -3250))
      (outline (path signal 100  2200 -3250  -2200 -3250))
      (outline (path signal 100  -2200 -3250  -2200 2250))
      (outline (path signal 100  -2200 2250  -1200 3250))
      (outline (path signal 50  -3850 3500  -3850 -3500))
      (outline (path signal 50  -3850 -3500  3850 -3500))
      (outline (path signal 50  3850 -3500  3850 3500))
      (outline (path signal 50  3850 3500  -3850 3500))
      (pin RoundRect[T]Pad_1475x400_100.381_um 20 2862.5 2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um 19 2862.5 2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um 18 2862.5 1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um 17 2862.5 975)
      (pin RoundRect[T]Pad_1475x400_100.381_um 16 2862.5 325)
      (pin RoundRect[T]Pad_1475x400_100.381_um 15 2862.5 -325)
      (pin RoundRect[T]Pad_1475x400_100.381_um 14 2862.5 -975)
      (pin RoundRect[T]Pad_1475x400_100.381_um 13 2862.5 -1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um 12 2862.5 -2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um 11 2862.5 -2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um 10 -2862.5 -2925)
      (pin RoundRect[T]Pad_1475x400_100.381_um 9 -2862.5 -2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um 8 -2862.5 -1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um 7 -2862.5 -975)
      (pin RoundRect[T]Pad_1475x400_100.381_um 6 -2862.5 -325)
      (pin RoundRect[T]Pad_1475x400_100.381_um 5 -2862.5 325)
      (pin RoundRect[T]Pad_1475x400_100.381_um 4 -2862.5 975)
      (pin RoundRect[T]Pad_1475x400_100.381_um 3 -2862.5 1625)
      (pin RoundRect[T]Pad_1475x400_100.381_um 2 -2862.5 2275)
      (pin RoundRect[T]Pad_1475x400_100.381_um 1 -2862.5 2925)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_3500x1600_250.951_um
      (shape (polygon F.Cu 0  1543.58 797.138  1585.83 785.817  1625.47 767.33  1661.31 742.24
            1692.24 711.308  1717.33 675.476  1735.82 635.83  1747.14 593.577
            1750.95 550  1750.95 -550  1747.14 -593.577  1735.82 -635.83
            1717.33 -675.475  1692.24 -711.308  1661.31 -742.24  1625.48 -767.33
            1585.83 -785.817  1543.58 -797.138  1500 -800.951  -1500 -800.951
            -1543.58 -797.138  -1585.83 -785.817  -1625.47 -767.33  -1661.31 -742.24
            -1692.24 -711.308  -1717.33 -675.476  -1735.82 -635.83  -1747.14 -593.577
            -1750.95 -550  -1750.95 550  -1747.14 593.577  -1735.82 635.83
            -1717.33 675.475  -1692.24 711.308  -1661.31 742.24  -1625.48 767.33
            -1585.83 785.817  -1543.58 797.138  -1500 800.951  1500 800.951
            1543.58 797.138))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1150x1400_250.95_um
      (shape (polygon F.Cu 0  368.578 697.139  410.831 685.817  450.476 667.33  486.309 642.24
            517.24 611.309  542.33 575.476  560.817 535.831  572.139 493.578
            575.951 450.001  575.951 -450.001  572.139 -493.578  560.817 -535.831
            542.33 -575.476  517.24 -611.309  486.309 -642.24  450.476 -667.33
            410.831 -685.817  368.578 -697.139  325.001 -700.951  -325.001 -700.951
            -368.578 -697.139  -410.831 -685.817  -450.476 -667.33  -486.309 -642.24
            -517.24 -611.309  -542.33 -575.476  -560.817 -535.831  -572.139 -493.578
            -575.951 -450.001  -575.951 450.001  -572.139 493.578  -560.817 535.831
            -542.33 575.476  -517.24 611.309  -486.309 642.24  -450.476 667.33
            -410.831 685.817  -368.578 697.139  -325.001 700.951  325.001 700.951
            368.578 697.139))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1475x400_100.381_um
      (shape (polygon F.Cu 0  654.931 198.856  671.832 194.327  687.69 186.932  702.024 176.896
            714.396 164.524  724.432 150.191  731.827 134.332  736.356 117.431
            737.881 100  737.881 -100  736.356 -117.431  731.827 -134.332
            724.432 -150.19  714.396 -164.524  702.024 -176.896  687.691 -186.932
            671.832 -194.327  654.931 -198.856  637.5 -200.381  -637.5 -200.381
            -654.931 -198.856  -671.832 -194.327  -687.69 -186.932  -702.024 -176.896
            -714.396 -164.524  -724.432 -150.191  -731.827 -134.332  -736.356 -117.431
            -737.881 -100  -737.881 100  -736.356 117.431  -731.827 134.332
            -724.432 150.19  -714.396 164.524  -702.024 176.896  -687.691 186.932
            -671.832 194.327  -654.931 198.856  -637.5 200.381  637.5 200.381
            654.931 198.856))
      (attach off)
    )
    (padstack Rect[B]Pad_1780x7620_um
      (shape (rect B.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1780x7620_um
      (shape (rect F.Cu -890 -3810 890 3810))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins J5-4 J5-2 C9-1 C8-1 C7-1 C6-1 C5-1 C4-1 C3-1 C2-1 C1-1 J1-3 J1-29 J1-78
        J2-64 J2-63 J3-63 J3-64 U1-19 U2-19 U3-19 U4-19 U5-19 U6-19 U7-19 U8-19)
    )
    (net +3V3
      (pins J5-17 J5-1 C18-1 C17-1 C16-1 C15-1 C14-1 C13-1 C12-1 C11-1 C10-1 J2-4
        J2-3 J3-3 J3-4 J4-1 J4-2 J4-37 J4-38 U1-2 U1-10 U2-10 U2-2 U3-2 U3-10 U4-2
        U4-10 U5-2 U5-10 U6-10 U6-2 U7-10 U7-2 U8-10 U8-2)
    )
    (net WIRE2_1
      (pins J1-2 U2-20)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9)
    )
    (net "Net-(J1-Pad11)"
      (pins J1-11)
    )
    (net "Net-(J1-Pad12)"
      (pins J1-12)
    )
    (net "Net-(J1-Pad13)"
      (pins J1-13)
    )
    (net "Net-(J1-Pad14)"
      (pins J1-14)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16)
    )
    (net "Net-(J1-Pad17)"
      (pins J1-17)
    )
    (net "Net-(J1-Pad18)"
      (pins J1-18)
    )
    (net "Net-(J1-Pad19)"
      (pins J1-19)
    )
    (net WIRE2_2
      (pins J1-20 U2-18)
    )
    (net "Net-(J1-Pad21)"
      (pins J1-21)
    )
    (net "Net-(J1-Pad22)"
      (pins J1-22)
    )
    (net WIRE2_3
      (pins J1-23 U2-17)
    )
    (net WIRE2_4
      (pins J1-24 U2-16)
    )
    (net WIRE2_5
      (pins J1-25 U2-15)
    )
    (net WIRE2_6
      (pins J1-26 U2-14)
    )
    (net WIRE2_7
      (pins J1-27 U2-13)
    )
    (net WIRE2_8
      (pins J1-28 U2-12)
    )
    (net "Net-(J1-Pad30)"
      (pins J1-30)
    )
    (net "Net-(J1-Pad32)"
      (pins J1-32)
    )
    (net WIRE3_1
      (pins J1-33 U3-12)
    )
    (net WIRE3_2
      (pins J1-34 U3-13)
    )
    (net WIRE3_3
      (pins J1-35 U3-14)
    )
    (net WIRE3_4
      (pins J1-36 U3-15)
    )
    (net WIRE3_5
      (pins J1-37 U3-16)
    )
    (net WIRE3_6
      (pins J1-38 U3-17)
    )
    (net WIRE3_7
      (pins J1-39 U3-18)
    )
    (net WIRE3_8
      (pins J1-40 U3-20)
    )
    (net "Net-(J1-Pad41)"
      (pins J1-41)
    )
    (net WIRE7_1
      (pins J1-42 U7-12)
    )
    (net "Net-(J1-Pad43)"
      (pins J1-43)
    )
    (net "Net-(J1-Pad44)"
      (pins J1-44)
    )
    (net "Net-(J1-Pad45)"
      (pins J1-45)
    )
    (net WIRE7_2
      (pins J1-46 U7-13)
    )
    (net WIRE7_3
      (pins J1-47 U7-14)
    )
    (net WIRE7_4
      (pins J1-48 U7-15)
    )
    (net WIRE7_5
      (pins J1-49 U7-16)
    )
    (net WIRE7_6
      (pins J1-50 U7-17)
    )
    (net WIRE7_7
      (pins J1-51 U7-18)
    )
    (net WIRE7_8
      (pins J1-52 U7-20)
    )
    (net WIRE5_1
      (pins J1-53 U5-12)
    )
    (net WIRE5_2
      (pins J1-54 U5-13)
    )
    (net WIRE5_3
      (pins J1-55 U5-14)
    )
    (net WIRE5_4
      (pins J1-56 U5-15)
    )
    (net WIRE5_5
      (pins J1-57 U5-16)
    )
    (net WIRE5_6
      (pins J1-58 U5-17)
    )
    (net WIRE5_7
      (pins J1-59 U5-18)
    )
    (net WIRE5_8
      (pins J1-60 U5-20)
    )
    (net WIRE8_1
      (pins J1-61 U8-12)
    )
    (net "Net-(J1-Pad62)"
      (pins J1-62)
    )
    (net "Net-(J1-Pad63)"
      (pins J1-63)
    )
    (net WIRE1_1
      (pins J1-64 U1-20)
    )
    (net WIRE1_2
      (pins J1-65 U1-18)
    )
    (net WIRE1_3
      (pins J1-66 U1-17)
    )
    (net WIRE1_4
      (pins J1-67 U1-16)
    )
    (net WIRE1_5
      (pins J1-68 U1-15)
    )
    (net WIRE1_6
      (pins J1-69 U1-14)
    )
    (net WIRE1_7
      (pins J1-70 U1-13)
    )
    (net WIRE1_8
      (pins J1-71 U1-12)
    )
    (net "Net-(J1-Pad72)"
      (pins J1-72)
    )
    (net "Net-(J1-Pad73)"
      (pins J1-73)
    )
    (net "Net-(J1-Pad74)"
      (pins J1-74)
    )
    (net "Net-(J1-Pad75)"
      (pins J1-75)
    )
    (net "Net-(J1-Pad76)"
      (pins J1-76)
    )
    (net "Net-(J1-Pad77)"
      (pins J1-77)
    )
    (net "Net-(J1-Pad79)"
      (pins J1-79)
    )
    (net WIRE8_2
      (pins J1-81 U8-13)
    )
    (net WIRE8_3
      (pins J1-82 U8-14)
    )
    (net WIRE8_4
      (pins J1-83 U8-15)
    )
    (net WIRE8_5
      (pins J1-84 U8-16)
    )
    (net WIRE8_6
      (pins J1-85 U8-17)
    )
    (net WIRE8_7
      (pins J1-86 U8-18)
    )
    (net WIRE8_8
      (pins J1-87 U8-20)
    )
    (net WIRE6_1
      (pins J1-88 U6-17)
    )
    (net WIRE6_2
      (pins J1-89 U6-18)
    )
    (net WIRE6_3
      (pins J1-90 U6-20)
    )
    (net WIRE4_1
      (pins J1-91 U4-12)
    )
    (net WIRE4_2
      (pins J1-92 U4-13)
    )
    (net WIRE4_3
      (pins J1-93 U4-14)
    )
    (net WIRE4_4
      (pins J1-94 U4-15)
    )
    (net WIRE4_5
      (pins J1-95 U4-16)
    )
    (net WIRE4_6
      (pins J1-96 U4-17)
    )
    (net WIRE4_7
      (pins J1-97 U4-18)
    )
    (net WIRE4_8
      (pins J1-98 U4-20)
    )
    (net IPL2
      (pins J2-60 U1-7)
    )
    (net BERR
      (pins J2-59 U1-9)
    )
    (net IPL1
      (pins J2-58 U1-6)
    )
    (net VPA
      (pins J2-57 U1-4)
    )
    (net IPL0
      (pins J2-56 U1-5)
    )
    (net E
      (pins J2-55 U1-3)
    )
    (net AS
      (pins J2-54 U7-9)
    )
    (net VMA
      (pins J2-53 U1-1)
    )
    (net A23
      (pins J2-52 U8-7)
    )
    (net BGACK
      (pins J2-51 U2-7)
    )
    (net A22
      (pins J2-50 U8-6)
    )
    (net DTACK
      (pins J2-49 U1-8)
    )
    (net A21
      (pins J2-48 U8-5)
    )
    (net UDS
      (pins J2-47 U6-3)
    )
    (net A20
      (pins J2-46 U8-4)
    )
    (net LDS
      (pins J2-45 U6-1)
    )
    (net A19
      (pins J2-44 U8-3)
    )
    (net RST
      (pins J2-43 U2-1)
    )
    (net A18
      (pins J2-42 U8-1)
    )
    (net CPU_CLK
      (pins J2-41 U2-3)
    )
    (net A17
      (pins J2-40 U6-4)
    )
    (net RW
      (pins J2-39 U8-8)
    )
    (net A16
      (pins J2-38 U7-8)
    )
    (net D15
      (pins J2-37 U4-9)
    )
    (net A15
      (pins J2-36 U7-7)
    )
    (net D14
      (pins J2-35 U4-8)
    )
    (net A14
      (pins J2-34 U7-6)
    )
    (net D13
      (pins J2-33 U4-7)
    )
    (net A13
      (pins J2-32 U7-5)
    )
    (net D12
      (pins J2-31 U4-6)
    )
    (net A12
      (pins J2-30 U7-4)
    )
    (net D11
      (pins J2-29 U4-5)
    )
    (net A11
      (pins J2-28 U7-3)
    )
    (net D10
      (pins J2-27 U4-4)
    )
    (net A10
      (pins J2-26 U7-1)
    )
    (net D9
      (pins J2-25 U4-3)
    )
    (net A9
      (pins J2-24 U5-9)
    )
    (net D8
      (pins J2-23 U4-1)
    )
    (net A8
      (pins J2-22 U5-8)
    )
    (net D7
      (pins J2-21 U3-9)
    )
    (net A7
      (pins J2-20 U5-7)
    )
    (net D6
      (pins J2-19 U3-8)
    )
    (net A6
      (pins J2-18 U5-6)
    )
    (net D5
      (pins J2-17 U3-7)
    )
    (net A5
      (pins J2-16 U5-5)
    )
    (net D4
      (pins J2-15 U3-6)
    )
    (net A4
      (pins J2-14 U5-4)
    )
    (net D3
      (pins J2-13 U3-5)
    )
    (net A3
      (pins J2-12 U5-3)
    )
    (net D2
      (pins J2-11 U3-4)
    )
    (net A2
      (pins J2-10 U5-1)
    )
    (net D1
      (pins J2-9 U3-3)
    )
    (net A1
      (pins J2-8 U8-9)
    )
    (net D0
      (pins J2-7 U3-1)
    )
    (net GPIO0
      (pins J5-27 J3-7)
    )
    (net GPIO27
      (pins J5-13 J3-28 J4-5)
    )
    (net GPIO1
      (pins J5-28 J3-9)
    )
    (net GPIO28
      (pins J3-26 J4-7)
    )
    (net GPIO2
      (pins J5-3 J3-11)
    )
    (net GPIO29
      (pins J3-24 J4-9)
    )
    (net GPIO3
      (pins J5-5 J3-13)
    )
    (net GPIO30
      (pins J3-22 J4-11)
    )
    (net GPIO4
      (pins J5-7 J3-15)
    )
    (net GPIO31
      (pins J3-20 J4-13)
    )
    (net GPIO5
      (pins J5-29 J3-17)
    )
    (net GPIO32
      (pins J3-18 J4-15)
    )
    (net GPIO6
      (pins J5-31 J3-19)
    )
    (net GPIO33
      (pins J3-16 J4-17)
    )
    (net GPIO7
      (pins J5-26 J3-21)
    )
    (net GPIO34
      (pins J3-14 J4-19)
    )
    (net GPIO8
      (pins J5-24 J3-23)
    )
    (net GPIO35
      (pins J3-12 J4-21)
    )
    (net GPIO9
      (pins J5-21 J3-25)
    )
    (net GPIO36
      (pins J3-10 J4-23)
    )
    (net GPIO10
      (pins J5-19 J3-27)
    )
    (net GPIO37
      (pins J3-8 J4-25)
    )
    (net GPIO11
      (pins J5-23 J3-29)
    )
    (net GPIO38
      (pins J3-30 J4-26)
    )
    (net GPIO12
      (pins J5-32 J3-31)
    )
    (net GPIO39
      (pins J3-32 J4-24)
    )
    (net GPIO13
      (pins J5-33 J3-33)
    )
    (net GPIO40
      (pins J3-34 J4-22)
    )
    (net GPIO14
      (pins J5-8 J3-35)
    )
    (net GPIO41
      (pins J3-36 J4-20)
    )
    (net GPIO15
      (pins J5-10 J3-37)
    )
    (net GPIO42
      (pins J3-38 J4-18)
    )
    (net GPIO16
      (pins J5-36 J3-39)
    )
    (net GPIO43
      (pins J3-40 J4-16)
    )
    (net GPIO17
      (pins J5-11 J3-41)
    )
    (net GPIO44
      (pins J3-42 J4-14)
    )
    (net GPIO18
      (pins J5-12 J3-43)
    )
    (net GPIO45
      (pins J3-44 J4-12)
    )
    (net GPIO19
      (pins J5-35 J3-45)
    )
    (net GPIO46
      (pins J3-46 J4-10)
    )
    (net GPIO20
      (pins J5-38 J3-47)
    )
    (net GPIO47
      (pins J3-48 J4-8)
    )
    (net GPIO21
      (pins J5-40 J3-49)
    )
    (net GPIO48
      (pins J3-50 J4-6)
    )
    (net GPIO22
      (pins J5-15 J3-59 J4-27)
    )
    (net BR
      (pins J3-52 U2-9)
    )
    (net GPIO23
      (pins J5-16 J3-57 J4-29)
    )
    (net BG
      (pins J3-54 U2-8)
    )
    (net GPIO24
      (pins J5-18 J3-55 J4-31)
    )
    (net FC0
      (pins J3-56 U2-6)
    )
    (net GPIO25
      (pins J5-22 J3-53 J4-33)
    )
    (net FC1
      (pins J3-58 U2-5)
    )
    (net GPIO26
      (pins J5-37 J3-51 J4-35)
    )
    (net FC2
      (pins J3-60 U2-4)
    )
    (net "Net-(J4-Pad28)"
      (pins J4-28)
    )
    (net "Net-(J4-Pad30)"
      (pins J4-30)
    )
    (net "Net-(J4-Pad32)"
      (pins J4-32)
    )
    (net "Net-(J4-Pad34)"
      (pins J4-34)
    )
    (net "Net-(J4-Pad36)"
      (pins J4-36)
    )
    (net "Net-(U6-Pad16)"
      (pins U6-16)
    )
    (net "Net-(U6-Pad15)"
      (pins U6-15)
    )
    (net "Net-(U6-Pad14)"
      (pins U6-14)
    )
    (net "Net-(U6-Pad13)"
      (pins U6-13)
    )
    (net "Net-(U6-Pad12)"
      (pins U6-12)
    )
    (net "Net-(U6-Pad9)"
      (pins U6-9)
    )
    (net "Net-(U6-Pad8)"
      (pins U6-8)
    )
    (net "Net-(U6-Pad7)"
      (pins U6-7)
    )
    (net "Net-(U6-Pad6)"
      (pins U6-6)
    )
    (net "Net-(U6-Pad5)"
      (pins U6-5)
    )
    (net GND
      (pins J5-39 J5-34 J5-30 J5-25 J5-20 J5-14 J5-9 J5-6 C18-2 C17-2 C16-2 C15-2
        C14-2 C13-2 C12-2 C11-2 C10-2 C9-2 C8-2 C7-2 C6-2 C5-2 C4-2 C3-2 C2-2 C1-2
        J1-1 J1-10 J1-31 J1-80 J2-62 J2-61 J2-6 J2-5 J2-2 J2-1 J3-1 J3-2 J3-5 J3-6
        J3-61 J3-62 J4-3 J4-4 J4-39 J4-40 U1-11 U2-11 U3-11 U4-11 U5-11 U6-11 U7-11
        U8-11)
    )
    (class kicad_default "" +3V3 +5V A1 A10 A11 A12 A13 A14 A15 A16 A17 A18
      A19 A2 A20 A21 A22 A23 A3 A4 A5 A6 A7 A8 A9 AS BERR BG BGACK BR CPU_CLK
      D0 D1 D10 D11 D12 D13 D14 D15 D2 D3 D4 D5 D6 D7 D8 D9 DTACK E FC0 FC1
      FC2 GND GPIO0 GPIO1 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16
      GPIO17 GPIO18 GPIO19 GPIO2 GPIO20 GPIO21 GPIO22 GPIO23 GPIO24 GPIO25
      GPIO26 GPIO27 GPIO28 GPIO29 GPIO3 GPIO30 GPIO31 GPIO32 GPIO33 GPIO34
      GPIO35 GPIO36 GPIO37 GPIO38 GPIO39 GPIO4 GPIO40 GPIO41 GPIO42 GPIO43
      GPIO44 GPIO45 GPIO46 GPIO47 GPIO48 GPIO5 GPIO6 GPIO7 GPIO8 GPIO9 IPL0
      IPL1 IPL2 LDS "Net-(J1-Pad11)" "Net-(J1-Pad12)" "Net-(J1-Pad13)" "Net-(J1-Pad14)"
      "Net-(J1-Pad15)" "Net-(J1-Pad16)" "Net-(J1-Pad17)" "Net-(J1-Pad18)"
      "Net-(J1-Pad19)" "Net-(J1-Pad21)" "Net-(J1-Pad22)" "Net-(J1-Pad30)"
      "Net-(J1-Pad32)" "Net-(J1-Pad4)" "Net-(J1-Pad41)" "Net-(J1-Pad43)" "Net-(J1-Pad44)"
      "Net-(J1-Pad45)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad62)" "Net-(J1-Pad63)"
      "Net-(J1-Pad7)" "Net-(J1-Pad72)" "Net-(J1-Pad73)" "Net-(J1-Pad74)" "Net-(J1-Pad75)"
      "Net-(J1-Pad76)" "Net-(J1-Pad77)" "Net-(J1-Pad79)" "Net-(J1-Pad8)" "Net-(J1-Pad9)"
      "Net-(J4-Pad28)" "Net-(J4-Pad30)" "Net-(J4-Pad32)" "Net-(J4-Pad34)"
      "Net-(J4-Pad36)" "Net-(U6-Pad12)" "Net-(U6-Pad13)" "Net-(U6-Pad14)"
      "Net-(U6-Pad15)" "Net-(U6-Pad16)" "Net-(U6-Pad5)" "Net-(U6-Pad6)" "Net-(U6-Pad7)"
      "Net-(U6-Pad8)" "Net-(U6-Pad9)" RST RW UDS VMA VPA WIRE1_1 WIRE1_2 WIRE1_3
      WIRE1_4 WIRE1_5 WIRE1_6 WIRE1_7 WIRE1_8 WIRE2_1 WIRE2_2 WIRE2_3 WIRE2_4
      WIRE2_5 WIRE2_6 WIRE2_7 WIRE2_8 WIRE3_1 WIRE3_2 WIRE3_3 WIRE3_4 WIRE3_5
      WIRE3_6 WIRE3_7 WIRE3_8 WIRE4_1 WIRE4_2 WIRE4_3 WIRE4_4 WIRE4_5 WIRE4_6
      WIRE4_7 WIRE4_8 WIRE5_1 WIRE5_2 WIRE5_3 WIRE5_4 WIRE5_5 WIRE5_6 WIRE5_7
      WIRE5_8 WIRE6_1 WIRE6_2 WIRE6_3 WIRE7_1 WIRE7_2 WIRE7_3 WIRE7_4 WIRE7_5
      WIRE7_6 WIRE7_7 WIRE7_8 WIRE8_1 WIRE8_2 WIRE8_3 WIRE8_4 WIRE8_5 WIRE8_6
      WIRE8_7 WIRE8_8
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
