/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [9:0] _03_;
  wire [26:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [29:0] celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [15:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_12z | celloutsig_1_14z[3]);
  assign celloutsig_0_13z = ~(celloutsig_0_12z | celloutsig_0_6z[12]);
  assign celloutsig_0_17z = ~(_00_ | _01_);
  assign celloutsig_1_8z = ~(celloutsig_1_3z | celloutsig_1_7z[1]);
  assign celloutsig_1_11z = ~(celloutsig_1_0z | celloutsig_1_7z[14]);
  assign celloutsig_1_0z = ~in_data[127];
  assign celloutsig_1_9z = ~in_data[145];
  reg [9:0] _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 10'h000;
    else _11_ <= in_data[47:38];
  assign { _03_[9:3], _00_, _03_[1:0] } = _11_;
  reg [5:0] _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 6'h00;
    else _12_ <= { celloutsig_0_5z[1:0], celloutsig_0_4z };
  assign { _02_[5:3], _01_, _02_[1:0] } = _12_;
  assign celloutsig_0_5z = celloutsig_0_3z[4:0] & in_data[35:31];
  assign celloutsig_0_12z = in_data[45:43] == { _00_, _03_[1:0] };
  assign celloutsig_1_15z = { celloutsig_1_6z[4], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z } % { 1'h1, celloutsig_1_5z[17:16], celloutsig_1_11z };
  assign celloutsig_0_9z = { celloutsig_0_4z[3:1], celloutsig_0_5z } % { 1'h1, _02_[3], _01_, _02_[1], celloutsig_0_4z };
  assign celloutsig_1_14z = { in_data[107], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[3:1], in_data[96] };
  assign celloutsig_0_6z = { in_data[18:11], celloutsig_0_5z } % { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_1z[2:0], celloutsig_0_6z, _03_[9:3], _00_, _03_[1:0], celloutsig_0_2z } % { 1'h1, in_data[77:64], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[111:107] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[132:117] % { 1'h1, celloutsig_1_5z[15:8], celloutsig_1_6z };
  assign celloutsig_0_4z = celloutsig_0_1z | celloutsig_0_1z;
  assign celloutsig_1_2z = { celloutsig_1_1z[2:1], celloutsig_1_0z, celloutsig_1_0z } | { in_data[174:172], celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[184:157], celloutsig_1_3z, celloutsig_1_0z } | { in_data[150:125], celloutsig_1_2z };
  assign celloutsig_1_3z = celloutsig_1_1z[2] & celloutsig_1_1z[1];
  assign celloutsig_1_17z = | { celloutsig_1_15z[1], celloutsig_1_1z };
  assign celloutsig_1_12z = | { celloutsig_1_8z, celloutsig_1_5z[11], celloutsig_1_3z };
  assign celloutsig_1_13z = | { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z[3], celloutsig_1_1z };
  assign celloutsig_0_3z = { _03_[9:3], _00_, _03_[1:0] } >> { in_data[79:71], celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[78:75] >> _03_[8:5];
  assign celloutsig_1_5z = celloutsig_1_4z[27:6] >>> celloutsig_1_4z[26:5];
  assign celloutsig_1_18z = { celloutsig_1_7z[10:8], celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_12z } ~^ { in_data[157:152], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_17z };
  assign celloutsig_0_16z = { celloutsig_0_10z[21:19], celloutsig_0_13z } ~^ in_data[43:40];
  assign celloutsig_1_6z = { celloutsig_1_4z[7:5], celloutsig_1_2z } ~^ { celloutsig_1_4z[15:10], celloutsig_1_0z };
  assign celloutsig_0_2z = ~((celloutsig_0_1z[3] & in_data[54]) | celloutsig_0_1z[0]);
  assign _02_[2] = _01_;
  assign _03_[2] = _00_;
  assign { out_data[142:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
