
bin/ctimer_stepper_synch_32bit_pattern.axf:     file format elf32-littlearm


Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 10 00 10 bd d1 00 00 25 d2 00 00 51 c3 00 00     ........%...Q...
    c010:	27 d2 00 00 27 d2 00 00 27 d2 00 00 00 00 00 00     '...'...'.......
	...
    c02c:	29 d2 00 00 29 d2 00 00 00 00 00 00 29 d2 00 00     )...).......)...
    c03c:	29 d2 00 00 29 d2 00 00 29 d2 00 00 29 d2 00 00     )...)...)...)...
    c04c:	29 d2 00 00 29 d2 00 00 29 d2 00 00 29 d2 00 00     )...)...)...)...
    c05c:	29 d2 00 00 29 d2 00 00 29 d2 00 00 29 d2 00 00     )...)...)...)...
    c06c:	29 d2 00 00 29 d2 00 00 29 d2 00 00 29 d2 00 00     )...)...)...)...
    c07c:	29 d2 00 00 29 d2 00 00 29 d2 00 00 29 d2 00 00     )...)...)...)...
    c08c:	29 d2 00 00 29 d2 00 00 29 d2 00 00 29 d2 00 00     )...)...)...)...
    c09c:	29 d2 00 00 29 d2 00 00 29 d2 00 00 29 d2 00 00     )...)...)...)...
    c0ac:	29 d2 00 00 29 d2 00 00 29 d2 00 00 29 d2 00 00     )...)...)...)...
    c0bc:	29 d2 00 00                                         )...

0000c0c0 <__Patchable>:
	...

0000c100 <__aeabi_d2f>:
    c100:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c104:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    c108:	bf24      	itt	cs
    c10a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    c10e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    c112:	d90d      	bls.n	c130 <__aeabi_d2f+0x30>
    c114:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    c118:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c11c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c120:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c124:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c128:	bf08      	it	eq
    c12a:	f020 0001 	biceq.w	r0, r0, #1
    c12e:	4770      	bx	lr
    c130:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    c134:	d121      	bne.n	c17a <__aeabi_d2f+0x7a>
    c136:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    c13a:	bfbc      	itt	lt
    c13c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    c140:	4770      	bxlt	lr
    c142:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c146:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c14a:	f1c2 0218 	rsb	r2, r2, #24
    c14e:	f1c2 0c20 	rsb	ip, r2, #32
    c152:	fa10 f30c 	lsls.w	r3, r0, ip
    c156:	fa20 f002 	lsr.w	r0, r0, r2
    c15a:	bf18      	it	ne
    c15c:	f040 0001 	orrne.w	r0, r0, #1
    c160:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c164:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c168:	fa03 fc0c 	lsl.w	ip, r3, ip
    c16c:	ea40 000c 	orr.w	r0, r0, ip
    c170:	fa23 f302 	lsr.w	r3, r3, r2
    c174:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c178:	e7cc      	b.n	c114 <__aeabi_d2f+0x14>
    c17a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c17e:	d107      	bne.n	c190 <__aeabi_d2f+0x90>
    c180:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c184:	bf1e      	ittt	ne
    c186:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    c18a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    c18e:	4770      	bxne	lr
    c190:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    c194:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    c198:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c19c:	4770      	bx	lr
    c19e:	bf00      	nop

0000c1a0 <initialize_trigger_counter>:
// Stepper Pattern helper functions.
//
//*****************************************************************************
void
initialize_trigger_counter(void)
{
    c1a0:	b500      	push	{lr}
    c1a2:	b083      	sub	sp, #12
    //
    // Set up timer A0.
    //
    am_hal_ctimer_clear(0, AM_HAL_CTIMER_TIMERA);
    c1a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c1a8:	2000      	movs	r0, #0
    c1aa:	f001 fb37 	bl	d81c <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(0, AM_HAL_CTIMER_TIMERA,
    c1ae:	2256      	movs	r2, #86	; 0x56
    c1b0:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c1b4:	2000      	movs	r0, #0
    c1b6:	f001 fa9b 	bl	d6f0 <am_hal_ctimer_config_single>
                               AM_HAL_CTIMER_LFRC_32HZ) );

    //
    // Set the A0 Timer period to /32 or 1Hz.
    //
    am_hal_ctimer_period_set(0, AM_HAL_CTIMER_TIMERA, 32, 0);
    c1ba:	2300      	movs	r3, #0
    c1bc:	2220      	movs	r2, #32
    c1be:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c1c2:	2000      	movs	r0, #0
    c1c4:	f001 fcbc 	bl	db40 <am_hal_ctimer_period_set>

    //
    // Configure timer A0 output on pin #12.
    //
    am_hal_ctimer_output_config(0, AM_HAL_CTIMER_TIMERA, TRIG_GPIO, 
    c1c8:	2303      	movs	r3, #3
    c1ca:	9300      	str	r3, [sp, #0]
    c1cc:	2300      	movs	r3, #0
    c1ce:	220c      	movs	r2, #12
    c1d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c1d4:	2000      	movs	r0, #0
    c1d6:	f001 fb37 	bl	d848 <am_hal_ctimer_output_config>
                              AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA);

    //
    // Start the timer.
    //
    am_hal_ctimer_start(0, AM_HAL_CTIMER_TIMERA);
    c1da:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c1de:	2000      	movs	r0, #0
    c1e0:	f001 faee 	bl	d7c0 <am_hal_ctimer_start>
}
    c1e4:	bf00      	nop
    c1e6:	b003      	add	sp, #12
    c1e8:	f85d fb04 	ldr.w	pc, [sp], #4

0000c1ec <initialize_pattern_counter>:
                           uint64_t ui64Pattern,
                           uint32_t ui32PatternLen,
                           uint32_t ui32Trigger,
                           uint32_t ui32OutputPin,
                           uint32_t ui32PatternClock)
{
    c1ec:	b500      	push	{lr}
    c1ee:	b087      	sub	sp, #28
    c1f0:	9005      	str	r0, [sp, #20]
    c1f2:	9104      	str	r1, [sp, #16]
    c1f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    //
    // Set up timer.
    //
    am_hal_ctimer_clear(ui32TimerNumber, ui32TimerSegment);
    c1f8:	9904      	ldr	r1, [sp, #16]
    c1fa:	9805      	ldr	r0, [sp, #20]
    c1fc:	f001 fb0e 	bl	d81c <am_hal_ctimer_clear>

    am_hal_ctimer_config_single(ui32TimerNumber, ui32TimerSegment,
    c200:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    c206:	461a      	mov	r2, r3
    c208:	9904      	ldr	r1, [sp, #16]
    c20a:	9805      	ldr	r0, [sp, #20]
    c20c:	f001 fa70 	bl	d6f0 <am_hal_ctimer_config_single>
                               ui32PatternClock) );

    //
    // Set the pattern in the CMPR registers.
    //
    am_hal_ctimer_compare_set(ui32TimerNumber, ui32TimerSegment, 0, 
    c210:	9b02      	ldr	r3, [sp, #8]
    c212:	b29b      	uxth	r3, r3
    c214:	2200      	movs	r2, #0
    c216:	9904      	ldr	r1, [sp, #16]
    c218:	9805      	ldr	r0, [sp, #20]
    c21a:	f001 fc4f 	bl	dabc <am_hal_ctimer_compare_set>
                            (uint32_t)(ui64Pattern & 0xFFFF));
    am_hal_ctimer_compare_set(ui32TimerNumber, ui32TimerSegment, 1, 
                            (uint32_t)((ui64Pattern >> 16) & 0xFFFF));
    c21e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    c222:	f04f 0200 	mov.w	r2, #0
    c226:	f04f 0300 	mov.w	r3, #0
    c22a:	0c02      	lsrs	r2, r0, #16
    c22c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    c230:	0c0b      	lsrs	r3, r1, #16
    am_hal_ctimer_compare_set(ui32TimerNumber, ui32TimerSegment, 1, 
    c232:	4613      	mov	r3, r2
    c234:	b29b      	uxth	r3, r3
    c236:	2201      	movs	r2, #1
    c238:	9904      	ldr	r1, [sp, #16]
    c23a:	9805      	ldr	r0, [sp, #20]
    c23c:	f001 fc3e 	bl	dabc <am_hal_ctimer_compare_set>
    //
    // Set the timer trigger and pattern length.
    //
    am_hal_ctimer_config_trigger(ui32TimerNumber, ui32TimerSegment,
                               ( (ui32PatternLen << CTIMER_AUX0_TMRA0LMT_Pos) |
                                 ( ui32Trigger << CTIMER_AUX0_TMRA0TRIG_Pos) ) );
    c240:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c242:	01da      	lsls	r2, r3, #7
    am_hal_ctimer_config_trigger(ui32TimerNumber, ui32TimerSegment,
    c244:	9b08      	ldr	r3, [sp, #32]
    c246:	4313      	orrs	r3, r2
    c248:	461a      	mov	r2, r3
    c24a:	9904      	ldr	r1, [sp, #16]
    c24c:	9805      	ldr	r0, [sp, #20]
    c24e:	f001 fa9d 	bl	d78c <am_hal_ctimer_config_trigger>

    //
    // Configure timer output pin.
    //
    am_hal_ctimer_output_config(ui32TimerNumber, ui32TimerSegment, ui32OutputPin, 
    c252:	2303      	movs	r3, #3
    c254:	9300      	str	r3, [sp, #0]
    c256:	2300      	movs	r3, #0
    c258:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    c25a:	9904      	ldr	r1, [sp, #16]
    c25c:	9805      	ldr	r0, [sp, #20]
    c25e:	f001 faf3 	bl	d848 <am_hal_ctimer_output_config>
                              AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA);

    //
    // Start the timer.
    //
    am_hal_ctimer_start(ui32TimerNumber, ui32TimerSegment);
    c262:	9904      	ldr	r1, [sp, #16]
    c264:	9805      	ldr	r0, [sp, #20]
    c266:	f001 faab 	bl	d7c0 <am_hal_ctimer_start>
}
    c26a:	bf00      	nop
    c26c:	b007      	add	sp, #28
    c26e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0000c274 <global_disable>:

void
global_disable(void)
{
    CTIMER->GLOBEN = 0x0;
    c274:	4b02      	ldr	r3, [pc, #8]	; (c280 <global_disable+0xc>)
    c276:	2200      	movs	r2, #0
    c278:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    c27c:	bf00      	nop
    c27e:	4770      	bx	lr
    c280:	40008000 	.word	0x40008000

0000c284 <global_enable>:

void
global_enable(void)
{
    CTIMER->GLOBEN = 0xffff;
    c284:	4b03      	ldr	r3, [pc, #12]	; (c294 <global_enable+0x10>)
    c286:	f64f 72ff 	movw	r2, #65535	; 0xffff
    c28a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    c28e:	bf00      	nop
    c290:	4770      	bx	lr
    c292:	bf00      	nop
    c294:	40008000 	.word	0x40008000

0000c298 <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
    c298:	b500      	push	{lr}
    c29a:	b085      	sub	sp, #20
    //
    // Set the clock frequency.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    c29c:	2100      	movs	r1, #0
    c29e:	2000      	movs	r0, #0
    c2a0:	f001 f96c 	bl	d57c <am_hal_clkgen_control>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    c2a4:	4827      	ldr	r0, [pc, #156]	; (c344 <main+0xac>)
    c2a6:	f000 ffc1 	bl	d22c <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    c2aa:	f000 ffe3 	bl	d274 <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
    c2ae:	f001 ff47 	bl	e140 <am_bsp_low_power_init>

    //
    // Among other things, am_bsp_low_power_init() stops the XT oscillator,
    // which is needed for this example.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_LFRC_START, 0);
    c2b2:	2100      	movs	r1, #0
    c2b4:	2002      	movs	r0, #2
    c2b6:	f001 f961 	bl	d57c <am_hal_clkgen_control>

    //
    // Initialize the printf interface for ITM/SWO output.
    //
    am_bsp_itm_printf_enable();
    c2ba:	f001 ff97 	bl	e1ec <am_bsp_itm_printf_enable>

    //
    // Clear the terminal and print the banner.
    //
    am_util_stdio_terminal_clear();
    c2be:	f000 ff75 	bl	d1ac <am_util_stdio_terminal_clear>
    am_util_stdio_printf("CTimer 32 bits pattern example\n");
    c2c2:	4821      	ldr	r0, [pc, #132]	; (c348 <main+0xb0>)
    c2c4:	f000 ff52 	bl	d16c <am_util_stdio_printf>

    //
    // We are done printing. Disable debug printf messages on ITM.
    //
    am_bsp_debug_printf_disable();
    c2c8:	f001 ff5a 	bl	e180 <am_bsp_debug_printf_disable>

    //
    // Disable all the counters.
    //
    global_disable();
    c2cc:	f7ff ffd2 	bl	c274 <global_disable>

    //
    // Set up the base counter controlling the pattern overall period (1Hz).
    //
    initialize_trigger_counter();
    c2d0:	f7ff ff66 	bl	c1a0 <initialize_trigger_counter>

    //
    // Set B0 CTimer with 1st pattern
    //
    initialize_pattern_counter(0, AM_HAL_CTIMER_TIMERB, 0x11111111, 
    c2d4:	2314      	movs	r3, #20
    c2d6:	9303      	str	r3, [sp, #12]
    c2d8:	230d      	movs	r3, #13
    c2da:	9302      	str	r3, [sp, #8]
    c2dc:	2301      	movs	r3, #1
    c2de:	9301      	str	r3, [sp, #4]
    c2e0:	231f      	movs	r3, #31
    c2e2:	9300      	str	r3, [sp, #0]
    c2e4:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
    c2e8:	f04f 0300 	mov.w	r3, #0
    c2ec:	4917      	ldr	r1, [pc, #92]	; (c34c <main+0xb4>)
    c2ee:	2000      	movs	r0, #0
    c2f0:	f7ff ff7c 	bl	c1ec <initialize_pattern_counter>
                               AM_HAL_CTIMER_LFRC_512HZ);

    //
    // Set A1 CTimer with 2nd pattern.
    //
    initialize_pattern_counter(1, AM_HAL_CTIMER_TIMERA, 0x22222222, 
    c2f4:	2314      	movs	r3, #20
    c2f6:	9303      	str	r3, [sp, #12]
    c2f8:	2312      	movs	r3, #18
    c2fa:	9302      	str	r3, [sp, #8]
    c2fc:	2304      	movs	r3, #4
    c2fe:	9301      	str	r3, [sp, #4]
    c300:	231f      	movs	r3, #31
    c302:	9300      	str	r3, [sp, #0]
    c304:	f04f 3222 	mov.w	r2, #572662306	; 0x22222222
    c308:	f04f 0300 	mov.w	r3, #0
    c30c:	f64f 71ff 	movw	r1, #65535	; 0xffff
    c310:	2001      	movs	r0, #1
    c312:	f7ff ff6b 	bl	c1ec <initialize_pattern_counter>
                               AM_HAL_CTIMER_LFRC_512HZ);

    //
    // Set B1 CTimer with 3rd pattern.
    //
    initialize_pattern_counter(1, AM_HAL_CTIMER_TIMERB, 0x44444444, 
    c316:	2314      	movs	r3, #20
    c318:	9303      	str	r3, [sp, #12]
    c31a:	2313      	movs	r3, #19
    c31c:	9302      	str	r3, [sp, #8]
    c31e:	2306      	movs	r3, #6
    c320:	9301      	str	r3, [sp, #4]
    c322:	231f      	movs	r3, #31
    c324:	9300      	str	r3, [sp, #0]
    c326:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
    c32a:	f04f 0300 	mov.w	r3, #0
    c32e:	4907      	ldr	r1, [pc, #28]	; (c34c <main+0xb4>)
    c330:	2001      	movs	r0, #1
    c332:	f7ff ff5b 	bl	c1ec <initialize_pattern_counter>
                               31, CTIMER_AUX1_TMRB1TRIG_A0OUT, PATTERN3_GPIO,
                               AM_HAL_CTIMER_LFRC_512HZ);
    //
    // Enable all the counters.
    //
    global_enable();
    c336:	f7ff ffa5 	bl	c284 <global_enable>
    while (1)
    {
        //
        // Go to Deep Sleep.
        //
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
    c33a:	2001      	movs	r0, #1
    c33c:	f001 fec8 	bl	e0d0 <am_hal_sysctrl_sleep>
    c340:	e7fb      	b.n	c33a <main+0xa2>
    c342:	bf00      	nop
    c344:	0000e810 	.word	0x0000e810
    c348:	0000e7dc 	.word	0x0000e7dc
    c34c:	ffff0000 	.word	0xffff0000

0000c350 <HardFault_Handler>:
HardFault_Handler(void)
#else // AM_CMSIS_REGS
am_fault_isr(void)
#endif // AM_CMSIS_REGS
{
    __asm("    push    {r0,lr}");       // Always pushes to MSP stack
    c350:	b501      	push	{r0, lr}
    __asm("    tst     lr, #4");        // Check if we should use MSP or PSP
    c352:	f01e 0f04 	tst.w	lr, #4
    __asm("    itet    eq");            // Instrs executed when: eq,ne,eq
    c356:	bf0a      	itet	eq
    __asm("    mrseq   r0, msp");       //    bit2=0 indicating MSP stack
    c358:	f3ef 8008 	mrseq	r0, MSP
    __asm("    mrsne   r0, psp");       // e: bit2=1 indicating PSP stack
    c35c:	f3ef 8009 	mrsne	r0, PSP
    __asm("    addseq  r0, r0, #8");    // t: bit2=0, adjust for pushes to MSP stack
    c360:	f110 0008 	addseq.w	r0, r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    c364:	f000 f80a 	bl	c37c <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");       // Restore from MSP stack
    c368:	bd01      	pop	{r0, pc}
}
    c36a:	bf00      	nop
    c36c:	4618      	mov	r0, r3

0000c36e <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    c36e:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    c370:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    c372:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    c374:	4770      	bx	lr
}
    c376:	bf00      	nop
    c378:	4618      	mov	r0, r3
	...

0000c37c <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    c37c:	b500      	push	{lr}
    c37e:	b097      	sub	sp, #92	; 0x5c
    c380:	9001      	str	r0, [sp, #4]
    volatile am_fault_t sFaultData;
#if (defined(AM_PART_APOLLO4) || defined(AM_PART_APOLLO4B))
    am_hal_fault_status_t  sHalFaultData = {0};
#else
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    c382:	ab03      	add	r3, sp, #12
    c384:	2200      	movs	r2, #0
    c386:	601a      	str	r2, [r3, #0]
    c388:	605a      	str	r2, [r3, #4]
    c38a:	609a      	str	r2, [r3, #8]
    c38c:	60da      	str	r2, [r3, #12]
    c38e:	611a      	str	r2, [r3, #16]
    c390:	615a      	str	r2, [r3, #20]
#endif // if defined(AM_PART_APOLLO4)

    uint32_t u32Mask = 0;
    c392:	2300      	movs	r3, #0
    c394:	9315      	str	r3, [sp, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    c396:	9b15      	ldr	r3, [sp, #84]	; 0x54
    c398:	9313      	str	r3, [sp, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    c39a:	4b2e      	ldr	r3, [pc, #184]	; (c454 <am_util_faultisr_collect_data+0xd8>)
    c39c:	681b      	ldr	r3, [r3, #0]
    c39e:	9313      	str	r3, [sp, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    c3a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    c3a2:	b2db      	uxtb	r3, r3
    c3a4:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    c3a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    c3aa:	0a1b      	lsrs	r3, r3, #8
    c3ac:	b2db      	uxtb	r3, r3
    c3ae:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    c3b2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    c3b4:	0c1b      	lsrs	r3, r3, #16
    c3b6:	b29b      	uxth	r3, r3
    c3b8:	f8ad 3052 	strh.w	r3, [sp, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    c3bc:	4b26      	ldr	r3, [pc, #152]	; (c458 <am_util_faultisr_collect_data+0xdc>)
    c3be:	681b      	ldr	r3, [r3, #0]
    c3c0:	9312      	str	r3, [sp, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    c3c2:	f89d 3051 	ldrb.w	r3, [sp, #81]	; 0x51
    c3c6:	b2db      	uxtb	r3, r3
    c3c8:	f003 0302 	and.w	r3, r3, #2
    c3cc:	2b00      	cmp	r3, #0
    c3ce:	d005      	beq.n	c3dc <am_util_faultisr_collect_data+0x60>
    c3d0:	9901      	ldr	r1, [sp, #4]
    c3d2:	2006      	movs	r0, #6
    c3d4:	f7ff ffcb 	bl	c36e <getStackedReg>
    c3d8:	4603      	mov	r3, r0
    c3da:	e001      	b.n	c3e0 <am_util_faultisr_collect_data+0x64>
    c3dc:	f04f 33ff 	mov.w	r3, #4294967295
    c3e0:	9311      	str	r3, [sp, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    c3e2:	9901      	ldr	r1, [sp, #4]
    c3e4:	2000      	movs	r0, #0
    c3e6:	f7ff ffc2 	bl	c36e <getStackedReg>
    c3ea:	4603      	mov	r3, r0
    c3ec:	9309      	str	r3, [sp, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    c3ee:	9901      	ldr	r1, [sp, #4]
    c3f0:	2001      	movs	r0, #1
    c3f2:	f7ff ffbc 	bl	c36e <getStackedReg>
    c3f6:	4603      	mov	r3, r0
    c3f8:	930a      	str	r3, [sp, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    c3fa:	9901      	ldr	r1, [sp, #4]
    c3fc:	2002      	movs	r0, #2
    c3fe:	f7ff ffb6 	bl	c36e <getStackedReg>
    c402:	4603      	mov	r3, r0
    c404:	930b      	str	r3, [sp, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    c406:	9901      	ldr	r1, [sp, #4]
    c408:	2003      	movs	r0, #3
    c40a:	f7ff ffb0 	bl	c36e <getStackedReg>
    c40e:	4603      	mov	r3, r0
    c410:	930c      	str	r3, [sp, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    c412:	9901      	ldr	r1, [sp, #4]
    c414:	2004      	movs	r0, #4
    c416:	f7ff ffaa 	bl	c36e <getStackedReg>
    c41a:	4603      	mov	r3, r0
    c41c:	930d      	str	r3, [sp, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    c41e:	9901      	ldr	r1, [sp, #4]
    c420:	2005      	movs	r0, #5
    c422:	f7ff ffa4 	bl	c36e <getStackedReg>
    c426:	4603      	mov	r3, r0
    c428:	930e      	str	r3, [sp, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    c42a:	9901      	ldr	r1, [sp, #4]
    c42c:	2006      	movs	r0, #6
    c42e:	f7ff ff9e 	bl	c36e <getStackedReg>
    c432:	4603      	mov	r3, r0
    c434:	930f      	str	r3, [sp, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    c436:	9901      	ldr	r1, [sp, #4]
    c438:	2007      	movs	r0, #7
    c43a:	f7ff ff98 	bl	c36e <getStackedReg>
    c43e:	4603      	mov	r3, r0
    c440:	9310      	str	r3, [sp, #64]	; 0x40
    //
#if (defined(AM_PART_APOLLO4) || defined(AM_PART_APOLLO4B))
    am_hal_fault_status_get(&sHalFaultData);
#else
#if AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    c442:	ab03      	add	r3, sp, #12
    c444:	4619      	mov	r1, r3
    c446:	2002      	movs	r0, #2
    c448:	f001 fda6 	bl	df98 <am_hal_mcuctrl_info_get>
      am_util_stdio_printf("   SYS Fault Address: 0x%08X\n", sHalFaultData.ui32SYS);
    }

#endif

    u32Mask = 0;
    c44c:	2300      	movs	r3, #0
    c44e:	9315      	str	r3, [sp, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    c450:	e7fe      	b.n	c450 <am_util_faultisr_collect_data+0xd4>
    c452:	bf00      	nop
    c454:	e000ed28 	.word	0xe000ed28
    c458:	e000ed38 	.word	0xe000ed38

0000c45c <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    c45c:	b082      	sub	sp, #8
    c45e:	9001      	str	r0, [sp, #4]
    g_pfnCharPrint = pfnCharPrint;
    c460:	4a02      	ldr	r2, [pc, #8]	; (c46c <am_util_stdio_printf_init+0x10>)
    c462:	9b01      	ldr	r3, [sp, #4]
    c464:	6013      	str	r3, [r2, #0]
}
    c466:	bf00      	nop
    c468:	b002      	add	sp, #8
    c46a:	4770      	bx	lr
    c46c:	10001044 	.word	0x10001044

0000c470 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
    c470:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c474:	b098      	sub	sp, #96	; 0x60
    c476:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
    c47a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    c47e:	f04f 0000 	mov.w	r0, #0
    c482:	f04f 0100 	mov.w	r1, #0
    c486:	0018      	movs	r0, r3
    c488:	2100      	movs	r1, #0
    c48a:	ea50 0301 	orrs.w	r3, r0, r1
    c48e:	f000 80b0 	beq.w	c5f2 <divu64_10+0x182>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
    c492:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    c496:	f04f 0400 	mov.w	r4, #0
    c49a:	f04f 0500 	mov.w	r5, #0
    c49e:	0854      	lsrs	r4, r2, #1
    c4a0:	ea44 74c3 	orr.w	r4, r4, r3, lsl #31
    c4a4:	085d      	lsrs	r5, r3, #1
    c4a6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    c4aa:	f04f 0000 	mov.w	r0, #0
    c4ae:	f04f 0100 	mov.w	r1, #0
    c4b2:	0890      	lsrs	r0, r2, #2
    c4b4:	ea40 7083 	orr.w	r0, r0, r3, lsl #30
    c4b8:	0899      	lsrs	r1, r3, #2
    c4ba:	eb14 0a00 	adds.w	sl, r4, r0
    c4be:	eb45 0b01 	adc.w	fp, r5, r1
    c4c2:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
        q64 += (q64 >> 4);
    c4c6:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    c4ca:	f04f 0000 	mov.w	r0, #0
    c4ce:	f04f 0100 	mov.w	r1, #0
    c4d2:	0910      	lsrs	r0, r2, #4
    c4d4:	ea40 7003 	orr.w	r0, r0, r3, lsl #28
    c4d8:	0919      	lsrs	r1, r3, #4
    c4da:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    c4de:	1814      	adds	r4, r2, r0
    c4e0:	9402      	str	r4, [sp, #8]
    c4e2:	414b      	adcs	r3, r1
    c4e4:	9303      	str	r3, [sp, #12]
    c4e6:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
    c4ea:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
        q64 += (q64 >> 8);
    c4ee:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    c4f2:	f04f 0000 	mov.w	r0, #0
    c4f6:	f04f 0100 	mov.w	r1, #0
    c4fa:	0a10      	lsrs	r0, r2, #8
    c4fc:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
    c500:	0a19      	lsrs	r1, r3, #8
    c502:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    c506:	1814      	adds	r4, r2, r0
    c508:	9404      	str	r4, [sp, #16]
    c50a:	414b      	adcs	r3, r1
    c50c:	9305      	str	r3, [sp, #20]
    c50e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    c512:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
        q64 += (q64 >> 16);
    c516:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    c51a:	f04f 0000 	mov.w	r0, #0
    c51e:	f04f 0100 	mov.w	r1, #0
    c522:	0c10      	lsrs	r0, r2, #16
    c524:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
    c528:	0c19      	lsrs	r1, r3, #16
    c52a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    c52e:	1814      	adds	r4, r2, r0
    c530:	9406      	str	r4, [sp, #24]
    c532:	414b      	adcs	r3, r1
    c534:	9307      	str	r3, [sp, #28]
    c536:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
    c53a:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
        q64 += (q64 >> 32);
    c53e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    c542:	f04f 0000 	mov.w	r0, #0
    c546:	f04f 0100 	mov.w	r1, #0
    c54a:	0018      	movs	r0, r3
    c54c:	2100      	movs	r1, #0
    c54e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    c552:	1814      	adds	r4, r2, r0
    c554:	9408      	str	r4, [sp, #32]
    c556:	414b      	adcs	r3, r1
    c558:	9309      	str	r3, [sp, #36]	; 0x24
    c55a:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
    c55e:	e9cd 3412 	strd	r3, r4, [sp, #72]	; 0x48
        q64 >>= 3;
    c562:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    c566:	f04f 0200 	mov.w	r2, #0
    c56a:	f04f 0300 	mov.w	r3, #0
    c56e:	08c2      	lsrs	r2, r0, #3
    c570:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
    c574:	08cb      	lsrs	r3, r1, #3
    c576:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
        r64 = ui64Val - q64*10;
    c57a:	e9dd 4512 	ldrd	r4, r5, [sp, #72]	; 0x48
    c57e:	4622      	mov	r2, r4
    c580:	462b      	mov	r3, r5
    c582:	f04f 0000 	mov.w	r0, #0
    c586:	f04f 0100 	mov.w	r1, #0
    c58a:	0099      	lsls	r1, r3, #2
    c58c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
    c590:	0090      	lsls	r0, r2, #2
    c592:	4602      	mov	r2, r0
    c594:	460b      	mov	r3, r1
    c596:	1916      	adds	r6, r2, r4
    c598:	eb43 0705 	adc.w	r7, r3, r5
    c59c:	19b3      	adds	r3, r6, r6
    c59e:	930a      	str	r3, [sp, #40]	; 0x28
    c5a0:	eb47 0307 	adc.w	r3, r7, r7
    c5a4:	930b      	str	r3, [sp, #44]	; 0x2c
    c5a6:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
    c5aa:	4630      	mov	r0, r6
    c5ac:	4639      	mov	r1, r7
    c5ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    c5b2:	1a14      	subs	r4, r2, r0
    c5b4:	940c      	str	r4, [sp, #48]	; 0x30
    c5b6:	eb63 0301 	sbc.w	r3, r3, r1
    c5ba:	930d      	str	r3, [sp, #52]	; 0x34
    c5bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    c5c0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
        return q64 + ((r64 + 6) >> 4);
    c5c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    c5c8:	f112 0806 	adds.w	r8, r2, #6
    c5cc:	f143 0900 	adc.w	r9, r3, #0
    c5d0:	f04f 0200 	mov.w	r2, #0
    c5d4:	f04f 0300 	mov.w	r3, #0
    c5d8:	ea4f 1218 	mov.w	r2, r8, lsr #4
    c5dc:	ea42 7209 	orr.w	r2, r2, r9, lsl #28
    c5e0:	ea4f 1319 	mov.w	r3, r9, lsr #4
    c5e4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    c5e8:	1814      	adds	r4, r2, r0
    c5ea:	9400      	str	r4, [sp, #0]
    c5ec:	414b      	adcs	r3, r1
    c5ee:	9301      	str	r3, [sp, #4]
    c5f0:	e02a      	b.n	c648 <divu64_10+0x1d8>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
    c5f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    c5f4:	9317      	str	r3, [sp, #92]	; 0x5c
        q32 = (ui32Val>>1) + (ui32Val>>2);
    c5f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    c5f8:	085a      	lsrs	r2, r3, #1
    c5fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    c5fc:	089b      	lsrs	r3, r3, #2
    c5fe:	4413      	add	r3, r2
    c600:	9316      	str	r3, [sp, #88]	; 0x58
        q32 += (q32 >> 4);
    c602:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c604:	091b      	lsrs	r3, r3, #4
    c606:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c608:	4413      	add	r3, r2
    c60a:	9316      	str	r3, [sp, #88]	; 0x58
        q32 += (q32 >> 8);
    c60c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c60e:	0a1b      	lsrs	r3, r3, #8
    c610:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c612:	4413      	add	r3, r2
    c614:	9316      	str	r3, [sp, #88]	; 0x58
        q32 += (q32 >> 16);
    c616:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c618:	0c1b      	lsrs	r3, r3, #16
    c61a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c61c:	4413      	add	r3, r2
    c61e:	9316      	str	r3, [sp, #88]	; 0x58
        q32 >>= 3;
    c620:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c622:	08db      	lsrs	r3, r3, #3
    c624:	9316      	str	r3, [sp, #88]	; 0x58
        r32 = ui32Val - q32*10;
    c626:	9a16      	ldr	r2, [sp, #88]	; 0x58
    c628:	4613      	mov	r3, r2
    c62a:	009b      	lsls	r3, r3, #2
    c62c:	4413      	add	r3, r2
    c62e:	005b      	lsls	r3, r3, #1
    c630:	461a      	mov	r2, r3
    c632:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    c634:	1a9b      	subs	r3, r3, r2
    c636:	9315      	str	r3, [sp, #84]	; 0x54
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    c638:	9b15      	ldr	r3, [sp, #84]	; 0x54
    c63a:	3306      	adds	r3, #6
    c63c:	091a      	lsrs	r2, r3, #4
    c63e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    c640:	4413      	add	r3, r2
    c642:	2200      	movs	r2, #0
    c644:	9300      	str	r3, [sp, #0]
    c646:	9201      	str	r2, [sp, #4]
    }
}
    c648:	e9dd 2300 	ldrd	r2, r3, [sp]
    c64c:	4610      	mov	r0, r2
    c64e:	4619      	mov	r1, r3
    c650:	b018      	add	sp, #96	; 0x60
    c652:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    c656:	4770      	bx	lr

0000c658 <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
    c658:	b500      	push	{lr}
    c65a:	b085      	sub	sp, #20
    c65c:	e9cd 0100 	strd	r0, r1, [sp]
    int iNDigits = ui64Val ? 0 : 1;
    c660:	9a00      	ldr	r2, [sp, #0]
    c662:	9b01      	ldr	r3, [sp, #4]
    c664:	4313      	orrs	r3, r2
    c666:	2b00      	cmp	r3, #0
    c668:	bf0c      	ite	eq
    c66a:	2301      	moveq	r3, #1
    c66c:	2300      	movne	r3, #0
    c66e:	b2db      	uxtb	r3, r3
    c670:	9303      	str	r3, [sp, #12]

    while ( ui64Val )
    c672:	e008      	b.n	c686 <ndigits_in_u64+0x2e>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
    c674:	e9dd 0100 	ldrd	r0, r1, [sp]
    c678:	f7ff fefa 	bl	c470 <divu64_10>
    c67c:	e9cd 0100 	strd	r0, r1, [sp]
        ++iNDigits;
    c680:	9b03      	ldr	r3, [sp, #12]
    c682:	3301      	adds	r3, #1
    c684:	9303      	str	r3, [sp, #12]
    while ( ui64Val )
    c686:	e9dd 2300 	ldrd	r2, r3, [sp]
    c68a:	4313      	orrs	r3, r2
    c68c:	d1f2      	bne.n	c674 <ndigits_in_u64+0x1c>
    }

    return iNDigits;
    c68e:	9b03      	ldr	r3, [sp, #12]
}
    c690:	4618      	mov	r0, r3
    c692:	b005      	add	sp, #20
    c694:	f85d fb04 	ldr.w	pc, [sp], #4

0000c698 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
    c698:	b530      	push	{r4, r5, lr}
    c69a:	b083      	sub	sp, #12
    c69c:	e9cd 0100 	strd	r0, r1, [sp]
    if ( i64Val < 0 )
    c6a0:	e9dd 2300 	ldrd	r2, r3, [sp]
    c6a4:	2b00      	cmp	r3, #0
    c6a6:	da07      	bge.n	c6b8 <ndigits_in_i64+0x20>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
    c6a8:	e9dd 2300 	ldrd	r2, r3, [sp]
    c6ac:	2100      	movs	r1, #0
    c6ae:	4254      	negs	r4, r2
    c6b0:	eb61 0503 	sbc.w	r5, r1, r3
    c6b4:	e9cd 4500 	strd	r4, r5, [sp]
    }

    return ndigits_in_u64((uint64_t) i64Val);
    c6b8:	e9dd 2300 	ldrd	r2, r3, [sp]
    c6bc:	4610      	mov	r0, r2
    c6be:	4619      	mov	r1, r3
    c6c0:	f7ff ffca 	bl	c658 <ndigits_in_u64>
    c6c4:	4603      	mov	r3, r0
}
    c6c6:	4618      	mov	r0, r3
    c6c8:	b003      	add	sp, #12
    c6ca:	bd30      	pop	{r4, r5, pc}

0000c6cc <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
    c6cc:	b084      	sub	sp, #16
    c6ce:	e9cd 0100 	strd	r0, r1, [sp]
    int iDigits = ui64Val ? 0 : 1;
    c6d2:	9a00      	ldr	r2, [sp, #0]
    c6d4:	9b01      	ldr	r3, [sp, #4]
    c6d6:	4313      	orrs	r3, r2
    c6d8:	2b00      	cmp	r3, #0
    c6da:	bf0c      	ite	eq
    c6dc:	2301      	moveq	r3, #1
    c6de:	2300      	movne	r3, #0
    c6e0:	b2db      	uxtb	r3, r3
    c6e2:	9303      	str	r3, [sp, #12]

    while ( ui64Val )
    c6e4:	e00e      	b.n	c704 <ndigits_in_hex+0x38>
    {
        ui64Val >>= 4;
    c6e6:	e9dd 0100 	ldrd	r0, r1, [sp]
    c6ea:	f04f 0200 	mov.w	r2, #0
    c6ee:	f04f 0300 	mov.w	r3, #0
    c6f2:	0902      	lsrs	r2, r0, #4
    c6f4:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
    c6f8:	090b      	lsrs	r3, r1, #4
    c6fa:	e9cd 2300 	strd	r2, r3, [sp]
        ++iDigits;
    c6fe:	9b03      	ldr	r3, [sp, #12]
    c700:	3301      	adds	r3, #1
    c702:	9303      	str	r3, [sp, #12]
    while ( ui64Val )
    c704:	e9dd 2300 	ldrd	r2, r3, [sp]
    c708:	4313      	orrs	r3, r2
    c70a:	d1ec      	bne.n	c6e6 <ndigits_in_hex+0x1a>
    }

    return iDigits;
    c70c:	9b03      	ldr	r3, [sp, #12]
}
    c70e:	4618      	mov	r0, r3
    c710:	b004      	add	sp, #16
    c712:	4770      	bx	lr

0000c714 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
    c714:	b086      	sub	sp, #24
    c716:	9001      	str	r0, [sp, #4]
    c718:	9100      	str	r1, [sp, #0]
    bool bNeg = false;
    c71a:	2300      	movs	r3, #0
    c71c:	f88d 3017 	strb.w	r3, [sp, #23]
    uint32_t ui32Val = 0, uCnt = 0;
    c720:	2300      	movs	r3, #0
    c722:	9304      	str	r3, [sp, #16]
    c724:	2300      	movs	r3, #0
    c726:	9303      	str	r3, [sp, #12]

    if ( *pcStr == '-')
    c728:	9b01      	ldr	r3, [sp, #4]
    c72a:	781b      	ldrb	r3, [r3, #0]
    c72c:	2b2d      	cmp	r3, #45	; 0x2d
    c72e:	d11c      	bne.n	c76a <decstr_to_int+0x56>
    {
        bNeg = true;
    c730:	2301      	movs	r3, #1
    c732:	f88d 3017 	strb.w	r3, [sp, #23]
        pcStr++;
    c736:	9b01      	ldr	r3, [sp, #4]
    c738:	3301      	adds	r3, #1
    c73a:	9301      	str	r3, [sp, #4]
        uCnt++;
    c73c:	9b03      	ldr	r3, [sp, #12]
    c73e:	3301      	adds	r3, #1
    c740:	9303      	str	r3, [sp, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c742:	e012      	b.n	c76a <decstr_to_int+0x56>
    {
        ++uCnt;
    c744:	9b03      	ldr	r3, [sp, #12]
    c746:	3301      	adds	r3, #1
    c748:	9303      	str	r3, [sp, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
    c74a:	9a04      	ldr	r2, [sp, #16]
    c74c:	4613      	mov	r3, r2
    c74e:	009b      	lsls	r3, r3, #2
    c750:	4413      	add	r3, r2
    c752:	005b      	lsls	r3, r3, #1
    c754:	9304      	str	r3, [sp, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
    c756:	9b01      	ldr	r3, [sp, #4]
    c758:	781b      	ldrb	r3, [r3, #0]
    c75a:	461a      	mov	r2, r3
    c75c:	9b04      	ldr	r3, [sp, #16]
    c75e:	4413      	add	r3, r2
    c760:	3b30      	subs	r3, #48	; 0x30
    c762:	9304      	str	r3, [sp, #16]
        pcStr++;
    c764:	9b01      	ldr	r3, [sp, #4]
    c766:	3301      	adds	r3, #1
    c768:	9301      	str	r3, [sp, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    c76a:	9b01      	ldr	r3, [sp, #4]
    c76c:	781b      	ldrb	r3, [r3, #0]
    c76e:	2b2f      	cmp	r3, #47	; 0x2f
    c770:	d903      	bls.n	c77a <decstr_to_int+0x66>
    c772:	9b01      	ldr	r3, [sp, #4]
    c774:	781b      	ldrb	r3, [r3, #0]
    c776:	2b39      	cmp	r3, #57	; 0x39
    c778:	d9e4      	bls.n	c744 <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
    c77a:	9b00      	ldr	r3, [sp, #0]
    c77c:	2b00      	cmp	r3, #0
    c77e:	d002      	beq.n	c786 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
    c780:	9b00      	ldr	r3, [sp, #0]
    c782:	9a03      	ldr	r2, [sp, #12]
    c784:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
    c786:	f89d 3017 	ldrb.w	r3, [sp, #23]
    c78a:	2b00      	cmp	r3, #0
    c78c:	d002      	beq.n	c794 <decstr_to_int+0x80>
    c78e:	9b04      	ldr	r3, [sp, #16]
    c790:	425b      	negs	r3, r3
    c792:	e000      	b.n	c796 <decstr_to_int+0x82>
    c794:	9b04      	ldr	r3, [sp, #16]
}
    c796:	4618      	mov	r0, r3
    c798:	b006      	add	sp, #24
    c79a:	4770      	bx	lr

0000c79c <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    c79c:	b500      	push	{lr}
    c79e:	b091      	sub	sp, #68	; 0x44
    c7a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
    c7a4:	9201      	str	r2, [sp, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
    c7a6:	2300      	movs	r3, #0
    c7a8:	930f      	str	r3, [sp, #60]	; 0x3c
    c7aa:	2300      	movs	r3, #0
    c7ac:	930e      	str	r3, [sp, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
    c7ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    c7b2:	f7ff fe5d 	bl	c470 <divu64_10>
    c7b6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
    c7ba:	9902      	ldr	r1, [sp, #8]
    c7bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    c7be:	4613      	mov	r3, r2
    c7c0:	009b      	lsls	r3, r3, #2
    c7c2:	4413      	add	r3, r2
    c7c4:	005b      	lsls	r3, r3, #1
    c7c6:	1acb      	subs	r3, r1, r3
    c7c8:	930b      	str	r3, [sp, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
    c7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c7cc:	b2da      	uxtb	r2, r3
    c7ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    c7d0:	1c59      	adds	r1, r3, #1
    c7d2:	910f      	str	r1, [sp, #60]	; 0x3c
    c7d4:	3230      	adds	r2, #48	; 0x30
    c7d6:	b2d2      	uxtb	r2, r2
    c7d8:	3340      	adds	r3, #64	; 0x40
    c7da:	446b      	add	r3, sp
    c7dc:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
    c7e0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c7e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    } while ( ui64Val );
    c7e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    c7ec:	4313      	orrs	r3, r2
    c7ee:	d1de      	bne.n	c7ae <uint64_to_str+0x12>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    c7f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    c7f2:	930e      	str	r3, [sp, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    c7f4:	9b01      	ldr	r3, [sp, #4]
    c7f6:	2b00      	cmp	r3, #0
    c7f8:	d010      	beq.n	c81c <uint64_to_str+0x80>
    {
        while ( ix-- )
    c7fa:	e007      	b.n	c80c <uint64_to_str+0x70>
        {
            *pcBuf++ = tbuf[ix];
    c7fc:	9b01      	ldr	r3, [sp, #4]
    c7fe:	1c5a      	adds	r2, r3, #1
    c800:	9201      	str	r2, [sp, #4]
    c802:	a904      	add	r1, sp, #16
    c804:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    c806:	440a      	add	r2, r1
    c808:	7812      	ldrb	r2, [r2, #0]
    c80a:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
    c80c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    c80e:	1e5a      	subs	r2, r3, #1
    c810:	920f      	str	r2, [sp, #60]	; 0x3c
    c812:	2b00      	cmp	r3, #0
    c814:	d1f2      	bne.n	c7fc <uint64_to_str+0x60>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    c816:	9b01      	ldr	r3, [sp, #4]
    c818:	2200      	movs	r2, #0
    c81a:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    c81c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
}
    c81e:	4618      	mov	r0, r3
    c820:	b011      	add	sp, #68	; 0x44
    c822:	f85d fb04 	ldr.w	pc, [sp], #4

0000c826 <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
    c826:	b08c      	sub	sp, #48	; 0x30
    c828:	e9cd 0102 	strd	r0, r1, [sp, #8]
    c82c:	9201      	str	r2, [sp, #4]
    c82e:	f88d 3003 	strb.w	r3, [sp, #3]
    int iNumDig, ix = 0;
    c832:	2300      	movs	r3, #0
    c834:	930b      	str	r3, [sp, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
    c836:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    c83a:	4313      	orrs	r3, r2
    c83c:	d135      	bne.n	c8aa <uint64_to_hexstr+0x84>
    {
        tbuf[ix++] = '0';   // Print a '0'
    c83e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c840:	1c5a      	adds	r2, r3, #1
    c842:	920b      	str	r2, [sp, #44]	; 0x2c
    c844:	3330      	adds	r3, #48	; 0x30
    c846:	446b      	add	r3, sp
    c848:	2230      	movs	r2, #48	; 0x30
    c84a:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
    c84e:	e02c      	b.n	c8aa <uint64_to_hexstr+0x84>
    {
        cCh = ui64Val & 0xf;
    c850:	f89d 3008 	ldrb.w	r3, [sp, #8]
    c854:	f003 030f 	and.w	r3, r3, #15
    c858:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
    c85c:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    c860:	2b09      	cmp	r3, #9
    c862:	d90b      	bls.n	c87c <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
    c864:	f89d 3003 	ldrb.w	r3, [sp, #3]
    c868:	2b00      	cmp	r3, #0
    c86a:	d001      	beq.n	c870 <uint64_to_hexstr+0x4a>
    c86c:	2227      	movs	r2, #39	; 0x27
    c86e:	e000      	b.n	c872 <uint64_to_hexstr+0x4c>
    c870:	2207      	movs	r2, #7
    c872:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
    c876:	4413      	add	r3, r2
    c878:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
    c87c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c87e:	1c5a      	adds	r2, r3, #1
    c880:	920b      	str	r2, [sp, #44]	; 0x2c
    c882:	f89d 202b 	ldrb.w	r2, [sp, #43]	; 0x2b
    c886:	3230      	adds	r2, #48	; 0x30
    c888:	b2d2      	uxtb	r2, r2
    c88a:	3330      	adds	r3, #48	; 0x30
    c88c:	446b      	add	r3, sp
    c88e:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
    c892:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    c896:	f04f 0200 	mov.w	r2, #0
    c89a:	f04f 0300 	mov.w	r3, #0
    c89e:	0902      	lsrs	r2, r0, #4
    c8a0:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
    c8a4:	090b      	lsrs	r3, r1, #4
    c8a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
    while ( ui64Val )
    c8aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    c8ae:	4313      	orrs	r3, r2
    c8b0:	d1ce      	bne.n	c850 <uint64_to_hexstr+0x2a>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    c8b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c8b4:	9309      	str	r3, [sp, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    c8b6:	9b01      	ldr	r3, [sp, #4]
    c8b8:	2b00      	cmp	r3, #0
    c8ba:	d010      	beq.n	c8de <uint64_to_hexstr+0xb8>
    {
        while (ix--)
    c8bc:	e007      	b.n	c8ce <uint64_to_hexstr+0xa8>
        {
            *pcBuf++ = tbuf[ix];
    c8be:	9b01      	ldr	r3, [sp, #4]
    c8c0:	1c5a      	adds	r2, r3, #1
    c8c2:	9201      	str	r2, [sp, #4]
    c8c4:	a904      	add	r1, sp, #16
    c8c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    c8c8:	440a      	add	r2, r1
    c8ca:	7812      	ldrb	r2, [r2, #0]
    c8cc:	701a      	strb	r2, [r3, #0]
        while (ix--)
    c8ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c8d0:	1e5a      	subs	r2, r3, #1
    c8d2:	920b      	str	r2, [sp, #44]	; 0x2c
    c8d4:	2b00      	cmp	r3, #0
    c8d6:	d1f2      	bne.n	c8be <uint64_to_hexstr+0x98>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
    c8d8:	9b01      	ldr	r3, [sp, #4]
    c8da:	2200      	movs	r2, #0
    c8dc:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    c8de:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
    c8e0:	4618      	mov	r0, r3
    c8e2:	b00c      	add	sp, #48	; 0x30
    c8e4:	4770      	bx	lr

0000c8e6 <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
    c8e6:	b084      	sub	sp, #16
    c8e8:	9001      	str	r0, [sp, #4]
    uint32_t ui32RetVal = 0;
    c8ea:	2300      	movs	r3, #0
    c8ec:	9303      	str	r3, [sp, #12]
    if ( !pcBuf )
    c8ee:	9b01      	ldr	r3, [sp, #4]
    c8f0:	2b00      	cmp	r3, #0
    c8f2:	d104      	bne.n	c8fe <simple_strlen+0x18>
    {
        return ui32RetVal;
    c8f4:	9b03      	ldr	r3, [sp, #12]
    c8f6:	e009      	b.n	c90c <simple_strlen+0x26>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
    c8f8:	9b03      	ldr	r3, [sp, #12]
    c8fa:	3301      	adds	r3, #1
    c8fc:	9303      	str	r3, [sp, #12]
    while ( *pcBuf++ )
    c8fe:	9b01      	ldr	r3, [sp, #4]
    c900:	1c5a      	adds	r2, r3, #1
    c902:	9201      	str	r2, [sp, #4]
    c904:	781b      	ldrb	r3, [r3, #0]
    c906:	2b00      	cmp	r3, #0
    c908:	d1f6      	bne.n	c8f8 <simple_strlen+0x12>
    }
    return ui32RetVal;
    c90a:	9b03      	ldr	r3, [sp, #12]
}
    c90c:	4618      	mov	r0, r3
    c90e:	b004      	add	sp, #16
    c910:	4770      	bx	lr

0000c912 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
    c912:	b086      	sub	sp, #24
    c914:	9003      	str	r0, [sp, #12]
    c916:	460b      	mov	r3, r1
    c918:	9201      	str	r2, [sp, #4]
    c91a:	f88d 300b 	strb.w	r3, [sp, #11]
    int32_t i32Cnt = 0;
    c91e:	2300      	movs	r3, #0
    c920:	9305      	str	r3, [sp, #20]

    if ( i32NumChars <= 0 )
    c922:	9b01      	ldr	r3, [sp, #4]
    c924:	2b00      	cmp	r3, #0
    c926:	dc0d      	bgt.n	c944 <padbuffer+0x32>
    {
        return i32Cnt;
    c928:	9b05      	ldr	r3, [sp, #20]
    c92a:	e011      	b.n	c950 <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
    c92c:	9b03      	ldr	r3, [sp, #12]
    c92e:	2b00      	cmp	r3, #0
    c930:	d005      	beq.n	c93e <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
    c932:	9b03      	ldr	r3, [sp, #12]
    c934:	1c5a      	adds	r2, r3, #1
    c936:	9203      	str	r2, [sp, #12]
    c938:	f89d 200b 	ldrb.w	r2, [sp, #11]
    c93c:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
    c93e:	9b05      	ldr	r3, [sp, #20]
    c940:	3301      	adds	r3, #1
    c942:	9305      	str	r3, [sp, #20]
    while ( i32NumChars-- )
    c944:	9b01      	ldr	r3, [sp, #4]
    c946:	1e5a      	subs	r2, r3, #1
    c948:	9201      	str	r2, [sp, #4]
    c94a:	2b00      	cmp	r3, #0
    c94c:	d1ee      	bne.n	c92c <padbuffer+0x1a>
    }

    return i32Cnt;
    c94e:	9b05      	ldr	r3, [sp, #20]
}
    c950:	4618      	mov	r0, r3
    c952:	b006      	add	sp, #24
    c954:	4770      	bx	lr
	...

0000c958 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
    c958:	b5f0      	push	{r4, r5, r6, r7, lr}
    c95a:	b08f      	sub	sp, #60	; 0x3c
    c95c:	ed8d 0a03 	vstr	s0, [sp, #12]
    c960:	9002      	str	r0, [sp, #8]
    c962:	9101      	str	r1, [sp, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
    c964:	9b02      	ldr	r3, [sp, #8]
    c966:	681b      	ldr	r3, [r3, #0]
    c968:	9309      	str	r3, [sp, #36]	; 0x24
    if (iBufSize < 4)
    c96a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c96c:	2b03      	cmp	r3, #3
    c96e:	dc02      	bgt.n	c976 <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
    c970:	f06f 0302 	mvn.w	r3, #2
    c974:	e0e9      	b.n	cb4a <ftoa+0x1f2>
    }

    if (fValue == 0.0f)
    c976:	eddd 7a03 	vldr	s15, [sp, #12]
    c97a:	eef5 7a40 	vcmp.f32	s15, #0.0
    c97e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    c982:	d104      	bne.n	c98e <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    c984:	9b02      	ldr	r3, [sp, #8]
    c986:	4a72      	ldr	r2, [pc, #456]	; (cb50 <ftoa+0x1f8>)
    c988:	601a      	str	r2, [r3, #0]
        return 3;
    c98a:	2303      	movs	r3, #3
    c98c:	e0dd      	b.n	cb4a <ftoa+0x1f2>
    }

    pcBufInitial = pcBuf;
    c98e:	9b02      	ldr	r3, [sp, #8]
    c990:	9308      	str	r3, [sp, #32]

    unFloatValue.F = fValue;
    c992:	9b03      	ldr	r3, [sp, #12]
    c994:	9304      	str	r3, [sp, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    c996:	9b04      	ldr	r3, [sp, #16]
    c998:	15db      	asrs	r3, r3, #23
    c99a:	b2db      	uxtb	r3, r3
    c99c:	3b7f      	subs	r3, #127	; 0x7f
    c99e:	9307      	str	r3, [sp, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    c9a0:	9b04      	ldr	r3, [sp, #16]
    c9a2:	f3c3 0316 	ubfx	r3, r3, #0, #23
    c9a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    c9aa:	9306      	str	r3, [sp, #24]
    i32FracPart = 0;
    c9ac:	2300      	movs	r3, #0
    c9ae:	930c      	str	r3, [sp, #48]	; 0x30
    i32IntPart = 0;
    c9b0:	2300      	movs	r3, #0
    c9b2:	930d      	str	r3, [sp, #52]	; 0x34

    if (iExp2 >= 31)
    c9b4:	9b07      	ldr	r3, [sp, #28]
    c9b6:	2b1e      	cmp	r3, #30
    c9b8:	dd02      	ble.n	c9c0 <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
    c9ba:	f06f 0301 	mvn.w	r3, #1
    c9be:	e0c4      	b.n	cb4a <ftoa+0x1f2>
    }
    else if (iExp2 < -23)
    c9c0:	9b07      	ldr	r3, [sp, #28]
    c9c2:	f113 0f17 	cmn.w	r3, #23
    c9c6:	da02      	bge.n	c9ce <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
    c9c8:	f04f 33ff 	mov.w	r3, #4294967295
    c9cc:	e0bd      	b.n	cb4a <ftoa+0x1f2>
    }
    else if (iExp2 >= 23)
    c9ce:	9b07      	ldr	r3, [sp, #28]
    c9d0:	2b16      	cmp	r3, #22
    c9d2:	dd06      	ble.n	c9e2 <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
    c9d4:	9b07      	ldr	r3, [sp, #28]
    c9d6:	3b17      	subs	r3, #23
    c9d8:	9a06      	ldr	r2, [sp, #24]
    c9da:	fa02 f303 	lsl.w	r3, r2, r3
    c9de:	930d      	str	r3, [sp, #52]	; 0x34
    c9e0:	e01a      	b.n	ca18 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
    c9e2:	9b07      	ldr	r3, [sp, #28]
    c9e4:	2b00      	cmp	r3, #0
    c9e6:	db0f      	blt.n	ca08 <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
    c9e8:	9b07      	ldr	r3, [sp, #28]
    c9ea:	f1c3 0317 	rsb	r3, r3, #23
    c9ee:	9a06      	ldr	r2, [sp, #24]
    c9f0:	fa42 f303 	asr.w	r3, r2, r3
    c9f4:	930d      	str	r3, [sp, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    c9f6:	9b07      	ldr	r3, [sp, #28]
    c9f8:	3301      	adds	r3, #1
    c9fa:	9a06      	ldr	r2, [sp, #24]
    c9fc:	fa02 f303 	lsl.w	r3, r2, r3
    ca00:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    ca04:	930c      	str	r3, [sp, #48]	; 0x30
    ca06:	e007      	b.n	ca18 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    ca08:	9b06      	ldr	r3, [sp, #24]
    ca0a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
    ca0e:	9b07      	ldr	r3, [sp, #28]
    ca10:	43db      	mvns	r3, r3
    ca12:	fa42 f303 	asr.w	r3, r2, r3
    ca16:	930c      	str	r3, [sp, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
    ca18:	9b04      	ldr	r3, [sp, #16]
    ca1a:	2b00      	cmp	r3, #0
    ca1c:	da04      	bge.n	ca28 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
    ca1e:	9b02      	ldr	r3, [sp, #8]
    ca20:	1c5a      	adds	r2, r3, #1
    ca22:	9202      	str	r2, [sp, #8]
    ca24:	222d      	movs	r2, #45	; 0x2d
    ca26:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
    ca28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    ca2a:	2b00      	cmp	r3, #0
    ca2c:	d105      	bne.n	ca3a <ftoa+0xe2>
    {
        *pcBuf++ = '0';
    ca2e:	9b02      	ldr	r3, [sp, #8]
    ca30:	1c5a      	adds	r2, r3, #1
    ca32:	9202      	str	r2, [sp, #8]
    ca34:	2230      	movs	r2, #48	; 0x30
    ca36:	701a      	strb	r2, [r3, #0]
    ca38:	e023      	b.n	ca82 <ftoa+0x12a>
    }
    else
    {
        if (i32IntPart > 0)
    ca3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    ca3c:	2b00      	cmp	r3, #0
    ca3e:	dd09      	ble.n	ca54 <ftoa+0xfc>
        {
            uint64_to_str(i32IntPart, pcBuf);
    ca40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    ca42:	17da      	asrs	r2, r3, #31
    ca44:	461e      	mov	r6, r3
    ca46:	4617      	mov	r7, r2
    ca48:	9a02      	ldr	r2, [sp, #8]
    ca4a:	4630      	mov	r0, r6
    ca4c:	4639      	mov	r1, r7
    ca4e:	f7ff fea5 	bl	c79c <uint64_to_str>
    ca52:	e012      	b.n	ca7a <ftoa+0x122>
        }
        else
        {
            *pcBuf++ = '-';
    ca54:	9b02      	ldr	r3, [sp, #8]
    ca56:	1c5a      	adds	r2, r3, #1
    ca58:	9202      	str	r2, [sp, #8]
    ca5a:	222d      	movs	r2, #45	; 0x2d
    ca5c:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    ca5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    ca60:	425b      	negs	r3, r3
    ca62:	17da      	asrs	r2, r3, #31
    ca64:	461c      	mov	r4, r3
    ca66:	4615      	mov	r5, r2
    ca68:	9a02      	ldr	r2, [sp, #8]
    ca6a:	4620      	mov	r0, r4
    ca6c:	4629      	mov	r1, r5
    ca6e:	f7ff fe95 	bl	c79c <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
    ca72:	e002      	b.n	ca7a <ftoa+0x122>
        {
            pcBuf++;
    ca74:	9b02      	ldr	r3, [sp, #8]
    ca76:	3301      	adds	r3, #1
    ca78:	9302      	str	r3, [sp, #8]
        while (*pcBuf)    // Get to end of new string
    ca7a:	9b02      	ldr	r3, [sp, #8]
    ca7c:	781b      	ldrb	r3, [r3, #0]
    ca7e:	2b00      	cmp	r3, #0
    ca80:	d1f8      	bne.n	ca74 <ftoa+0x11c>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
    ca82:	9b02      	ldr	r3, [sp, #8]
    ca84:	1c5a      	adds	r2, r3, #1
    ca86:	9202      	str	r2, [sp, #8]
    ca88:	222e      	movs	r2, #46	; 0x2e
    ca8a:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
    ca8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    ca8e:	2b00      	cmp	r3, #0
    ca90:	d105      	bne.n	ca9e <ftoa+0x146>
    {
        *pcBuf++ = '0';
    ca92:	9b02      	ldr	r3, [sp, #8]
    ca94:	1c5a      	adds	r2, r3, #1
    ca96:	9202      	str	r2, [sp, #8]
    ca98:	2230      	movs	r2, #48	; 0x30
    ca9a:	701a      	strb	r2, [r3, #0]
    ca9c:	e04f      	b.n	cb3e <ftoa+0x1e6>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    ca9e:	9a02      	ldr	r2, [sp, #8]
    caa0:	9b08      	ldr	r3, [sp, #32]
    caa2:	1ad3      	subs	r3, r2, r3
    caa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    caa6:	1ad3      	subs	r3, r2, r3
    caa8:	3b01      	subs	r3, #1
    caaa:	9305      	str	r3, [sp, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    caac:	9a05      	ldr	r2, [sp, #20]
    caae:	9b01      	ldr	r3, [sp, #4]
    cab0:	4293      	cmp	r3, r2
    cab2:	bfa8      	it	ge
    cab4:	4613      	movge	r3, r2
    cab6:	9305      	str	r3, [sp, #20]

        for (jx = 0; jx < iMax; jx++)
    cab8:	2300      	movs	r3, #0
    caba:	930a      	str	r3, [sp, #40]	; 0x28
    cabc:	e015      	b.n	caea <ftoa+0x192>
        {
            i32FracPart *= 10;
    cabe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    cac0:	4613      	mov	r3, r2
    cac2:	009b      	lsls	r3, r3, #2
    cac4:	4413      	add	r3, r2
    cac6:	005b      	lsls	r3, r3, #1
    cac8:	930c      	str	r3, [sp, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
    caca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    cacc:	161b      	asrs	r3, r3, #24
    cace:	b2da      	uxtb	r2, r3
    cad0:	9b02      	ldr	r3, [sp, #8]
    cad2:	1c59      	adds	r1, r3, #1
    cad4:	9102      	str	r1, [sp, #8]
    cad6:	3230      	adds	r2, #48	; 0x30
    cad8:	b2d2      	uxtb	r2, r2
    cada:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
    cadc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    cade:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cae2:	930c      	str	r3, [sp, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
    cae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    cae6:	3301      	adds	r3, #1
    cae8:	930a      	str	r3, [sp, #40]	; 0x28
    caea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    caec:	9b05      	ldr	r3, [sp, #20]
    caee:	429a      	cmp	r2, r3
    caf0:	dbe5      	blt.n	cabe <ftoa+0x166>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    caf2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    caf4:	4613      	mov	r3, r2
    caf6:	009b      	lsls	r3, r3, #2
    caf8:	4413      	add	r3, r2
    cafa:	005b      	lsls	r3, r3, #1
    cafc:	161b      	asrs	r3, r3, #24
    cafe:	2b04      	cmp	r3, #4
    cb00:	dd1d      	ble.n	cb3e <ftoa+0x1e6>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
    cb02:	9b02      	ldr	r3, [sp, #8]
    cb04:	3b01      	subs	r3, #1
    cb06:	930b      	str	r3, [sp, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cb08:	e015      	b.n	cb36 <ftoa+0x1de>
            {
                if ( *pcBuftmp == '.' )
    cb0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cb0c:	781b      	ldrb	r3, [r3, #0]
    cb0e:	2b2e      	cmp	r3, #46	; 0x2e
    cb10:	d00e      	beq.n	cb30 <ftoa+0x1d8>
                {
                }
                else if ( *pcBuftmp == '9' )
    cb12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cb14:	781b      	ldrb	r3, [r3, #0]
    cb16:	2b39      	cmp	r3, #57	; 0x39
    cb18:	d103      	bne.n	cb22 <ftoa+0x1ca>
                {
                    *pcBuftmp = '0';
    cb1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cb1c:	2230      	movs	r2, #48	; 0x30
    cb1e:	701a      	strb	r2, [r3, #0]
    cb20:	e006      	b.n	cb30 <ftoa+0x1d8>
                }
                else
                {
                    *pcBuftmp += 1;
    cb22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cb24:	781b      	ldrb	r3, [r3, #0]
    cb26:	3301      	adds	r3, #1
    cb28:	b2da      	uxtb	r2, r3
    cb2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cb2c:	701a      	strb	r2, [r3, #0]
                    break;
    cb2e:	e006      	b.n	cb3e <ftoa+0x1e6>
                }
                pcBuftmp--;
    cb30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cb32:	3b01      	subs	r3, #1
    cb34:	930b      	str	r3, [sp, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    cb36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    cb38:	9b08      	ldr	r3, [sp, #32]
    cb3a:	429a      	cmp	r2, r3
    cb3c:	d2e5      	bcs.n	cb0a <ftoa+0x1b2>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
    cb3e:	9b02      	ldr	r3, [sp, #8]
    cb40:	2200      	movs	r2, #0
    cb42:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
    cb44:	9a02      	ldr	r2, [sp, #8]
    cb46:	9b08      	ldr	r3, [sp, #32]
    cb48:	1ad3      	subs	r3, r2, r3
} // ftoa()
    cb4a:	4618      	mov	r0, r3
    cb4c:	b00f      	add	sp, #60	; 0x3c
    cb4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cb50:	00302e30 	.word	0x00302e30

0000cb54 <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    cb54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cb58:	b097      	sub	sp, #92	; 0x5c
    cb5a:	9003      	str	r0, [sp, #12]
    cb5c:	9102      	str	r1, [sp, #8]
    cb5e:	9201      	str	r2, [sp, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    cb60:	2300      	movs	r3, #0
    cb62:	9311      	str	r3, [sp, #68]	; 0x44
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
    cb64:	2300      	movs	r3, #0
    cb66:	930b      	str	r3, [sp, #44]	; 0x2c

    while ( *pcFmt != 0x0 )
    cb68:	e2e9      	b.n	d13e <am_util_stdio_vsprintf+0x5ea>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
    cb6a:	2306      	movs	r3, #6
    cb6c:	930e      	str	r3, [sp, #56]	; 0x38

        if ( *pcFmt != '%' )
    cb6e:	9b02      	ldr	r3, [sp, #8]
    cb70:	781b      	ldrb	r3, [r3, #0]
    cb72:	2b25      	cmp	r3, #37	; 0x25
    cb74:	d01f      	beq.n	cbb6 <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    cb76:	9b03      	ldr	r3, [sp, #12]
    cb78:	2b00      	cmp	r3, #0
    cb7a:	d015      	beq.n	cba8 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    cb7c:	9b02      	ldr	r3, [sp, #8]
    cb7e:	781b      	ldrb	r3, [r3, #0]
    cb80:	2b0a      	cmp	r3, #10
    cb82:	d10b      	bne.n	cb9c <am_util_stdio_vsprintf+0x48>
    cb84:	4ba8      	ldr	r3, [pc, #672]	; (ce28 <am_util_stdio_vsprintf+0x2d4>)
    cb86:	781b      	ldrb	r3, [r3, #0]
    cb88:	2b00      	cmp	r3, #0
    cb8a:	d007      	beq.n	cb9c <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
    cb8c:	9b03      	ldr	r3, [sp, #12]
    cb8e:	1c5a      	adds	r2, r3, #1
    cb90:	9203      	str	r2, [sp, #12]
    cb92:	220d      	movs	r2, #13
    cb94:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
    cb96:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cb98:	3301      	adds	r3, #1
    cb9a:	9311      	str	r3, [sp, #68]	; 0x44
                }
                *pcBuf++ = *pcFmt;
    cb9c:	9b03      	ldr	r3, [sp, #12]
    cb9e:	1c5a      	adds	r2, r3, #1
    cba0:	9203      	str	r2, [sp, #12]
    cba2:	9a02      	ldr	r2, [sp, #8]
    cba4:	7812      	ldrb	r2, [r2, #0]
    cba6:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
    cba8:	9b02      	ldr	r3, [sp, #8]
    cbaa:	3301      	adds	r3, #1
    cbac:	9302      	str	r3, [sp, #8]
            ++ui32CharCnt;
    cbae:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cbb0:	3301      	adds	r3, #1
    cbb2:	9311      	str	r3, [sp, #68]	; 0x44
            continue;
    cbb4:	e2c3      	b.n	d13e <am_util_stdio_vsprintf+0x5ea>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
    cbb6:	9b02      	ldr	r3, [sp, #8]
    cbb8:	3301      	adds	r3, #1
    cbba:	9302      	str	r3, [sp, #8]
        bLower = bLongLong = false;
    cbbc:	2300      	movs	r3, #0
    cbbe:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
    cbc2:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
    cbc6:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
    cbca:	2320      	movs	r3, #32
    cbcc:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37

        if ( *pcFmt == '0' )
    cbd0:	9b02      	ldr	r3, [sp, #8]
    cbd2:	781b      	ldrb	r3, [r3, #0]
    cbd4:	2b30      	cmp	r3, #48	; 0x30
    cbd6:	d105      	bne.n	cbe4 <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
    cbd8:	2330      	movs	r3, #48	; 0x30
    cbda:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
            ++pcFmt;
    cbde:	9b02      	ldr	r3, [sp, #8]
    cbe0:	3301      	adds	r3, #1
    cbe2:	9302      	str	r3, [sp, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
    cbe4:	ab05      	add	r3, sp, #20
    cbe6:	4619      	mov	r1, r3
    cbe8:	9802      	ldr	r0, [sp, #8]
    cbea:	f7ff fd93 	bl	c714 <decstr_to_int>
    cbee:	4603      	mov	r3, r0
    cbf0:	9310      	str	r3, [sp, #64]	; 0x40
        pcFmt += ui32NumChars;
    cbf2:	9b05      	ldr	r3, [sp, #20]
    cbf4:	9a02      	ldr	r2, [sp, #8]
    cbf6:	4413      	add	r3, r2
    cbf8:	9302      	str	r3, [sp, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    cbfa:	9b02      	ldr	r3, [sp, #8]
    cbfc:	781b      	ldrb	r3, [r3, #0]
    cbfe:	2b73      	cmp	r3, #115	; 0x73
    cc00:	d005      	beq.n	cc0e <am_util_stdio_vsprintf+0xba>
    cc02:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cc04:	2b00      	cmp	r3, #0
    cc06:	da02      	bge.n	cc0e <am_util_stdio_vsprintf+0xba>
        {
            iWidth = -iWidth;
    cc08:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cc0a:	425b      	negs	r3, r3
    cc0c:	9310      	str	r3, [sp, #64]	; 0x40
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
    cc0e:	9b02      	ldr	r3, [sp, #8]
    cc10:	781b      	ldrb	r3, [r3, #0]
    cc12:	2b2e      	cmp	r3, #46	; 0x2e
    cc14:	d10d      	bne.n	cc32 <am_util_stdio_vsprintf+0xde>
        {
            ++pcFmt;
    cc16:	9b02      	ldr	r3, [sp, #8]
    cc18:	3301      	adds	r3, #1
    cc1a:	9302      	str	r3, [sp, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
    cc1c:	ab05      	add	r3, sp, #20
    cc1e:	4619      	mov	r1, r3
    cc20:	9802      	ldr	r0, [sp, #8]
    cc22:	f7ff fd77 	bl	c714 <decstr_to_int>
    cc26:	4603      	mov	r3, r0
    cc28:	930e      	str	r3, [sp, #56]	; 0x38
            pcFmt += ui32NumChars;
    cc2a:	9b05      	ldr	r3, [sp, #20]
    cc2c:	9a02      	ldr	r2, [sp, #8]
    cc2e:	4413      	add	r3, r2
    cc30:	9302      	str	r3, [sp, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
    cc32:	9b02      	ldr	r3, [sp, #8]
    cc34:	781b      	ldrb	r3, [r3, #0]
    cc36:	2b6c      	cmp	r3, #108	; 0x6c
    cc38:	d10c      	bne.n	cc54 <am_util_stdio_vsprintf+0x100>
        {
            pcFmt++;
    cc3a:	9b02      	ldr	r3, [sp, #8]
    cc3c:	3301      	adds	r3, #1
    cc3e:	9302      	str	r3, [sp, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
    cc40:	9b02      	ldr	r3, [sp, #8]
    cc42:	781b      	ldrb	r3, [r3, #0]
    cc44:	2b6c      	cmp	r3, #108	; 0x6c
    cc46:	d105      	bne.n	cc54 <am_util_stdio_vsprintf+0x100>
            {
                pcFmt++;
    cc48:	9b02      	ldr	r3, [sp, #8]
    cc4a:	3301      	adds	r3, #1
    cc4c:	9302      	str	r3, [sp, #8]
                bLongLong = true;
    cc4e:	2301      	movs	r3, #1
    cc50:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
            }
        }

        switch ( *pcFmt )
    cc54:	9b02      	ldr	r3, [sp, #8]
    cc56:	781b      	ldrb	r3, [r3, #0]
    cc58:	3b46      	subs	r3, #70	; 0x46
    cc5a:	2b32      	cmp	r3, #50	; 0x32
    cc5c:	f200 825c 	bhi.w	d118 <am_util_stdio_vsprintf+0x5c4>
    cc60:	a201      	add	r2, pc, #4	; (adr r2, cc68 <am_util_stdio_vsprintf+0x114>)
    cc62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cc66:	bf00      	nop
    cc68:	0000d09f 	.word	0x0000d09f
    cc6c:	0000d119 	.word	0x0000d119
    cc70:	0000d119 	.word	0x0000d119
    cc74:	0000d119 	.word	0x0000d119
    cc78:	0000d119 	.word	0x0000d119
    cc7c:	0000d119 	.word	0x0000d119
    cc80:	0000d119 	.word	0x0000d119
    cc84:	0000d119 	.word	0x0000d119
    cc88:	0000d119 	.word	0x0000d119
    cc8c:	0000d119 	.word	0x0000d119
    cc90:	0000d119 	.word	0x0000d119
    cc94:	0000d119 	.word	0x0000d119
    cc98:	0000d119 	.word	0x0000d119
    cc9c:	0000d119 	.word	0x0000d119
    cca0:	0000d119 	.word	0x0000d119
    cca4:	0000d119 	.word	0x0000d119
    cca8:	0000d119 	.word	0x0000d119
    ccac:	0000d119 	.word	0x0000d119
    ccb0:	0000ce33 	.word	0x0000ce33
    ccb4:	0000d119 	.word	0x0000d119
    ccb8:	0000d119 	.word	0x0000d119
    ccbc:	0000d119 	.word	0x0000d119
    ccc0:	0000d119 	.word	0x0000d119
    ccc4:	0000d119 	.word	0x0000d119
    ccc8:	0000d119 	.word	0x0000d119
    cccc:	0000d119 	.word	0x0000d119
    ccd0:	0000d119 	.word	0x0000d119
    ccd4:	0000d119 	.word	0x0000d119
    ccd8:	0000d119 	.word	0x0000d119
    ccdc:	0000cd35 	.word	0x0000cd35
    cce0:	0000cf63 	.word	0x0000cf63
    cce4:	0000d119 	.word	0x0000d119
    cce8:	0000d09f 	.word	0x0000d09f
    ccec:	0000d119 	.word	0x0000d119
    ccf0:	0000d119 	.word	0x0000d119
    ccf4:	0000cf63 	.word	0x0000cf63
    ccf8:	0000d119 	.word	0x0000d119
    ccfc:	0000d119 	.word	0x0000d119
    cd00:	0000d119 	.word	0x0000d119
    cd04:	0000d119 	.word	0x0000d119
    cd08:	0000d119 	.word	0x0000d119
    cd0c:	0000d119 	.word	0x0000d119
    cd10:	0000d119 	.word	0x0000d119
    cd14:	0000d119 	.word	0x0000d119
    cd18:	0000d119 	.word	0x0000d119
    cd1c:	0000cd5b 	.word	0x0000cd5b
    cd20:	0000d119 	.word	0x0000d119
    cd24:	0000cecd 	.word	0x0000cecd
    cd28:	0000d119 	.word	0x0000d119
    cd2c:	0000d119 	.word	0x0000d119
    cd30:	0000ce2d 	.word	0x0000ce2d
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    cd34:	9b01      	ldr	r3, [sp, #4]
    cd36:	1d1a      	adds	r2, r3, #4
    cd38:	9201      	str	r2, [sp, #4]
    cd3a:	681b      	ldr	r3, [r3, #0]
    cd3c:	f88d 301f 	strb.w	r3, [sp, #31]

                if ( pcBuf )
    cd40:	9b03      	ldr	r3, [sp, #12]
    cd42:	2b00      	cmp	r3, #0
    cd44:	d005      	beq.n	cd52 <am_util_stdio_vsprintf+0x1fe>
                {
                    *pcBuf++ = ui8CharSpecifier;
    cd46:	9b03      	ldr	r3, [sp, #12]
    cd48:	1c5a      	adds	r2, r3, #1
    cd4a:	9203      	str	r2, [sp, #12]
    cd4c:	f89d 201f 	ldrb.w	r2, [sp, #31]
    cd50:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    cd52:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cd54:	3301      	adds	r3, #1
    cd56:	9311      	str	r3, [sp, #68]	; 0x44
                break;
    cd58:	e1ee      	b.n	d138 <am_util_stdio_vsprintf+0x5e4>

            case 's':
                pcStr = va_arg(pArgs, char *);
    cd5a:	9b01      	ldr	r3, [sp, #4]
    cd5c:	1d1a      	adds	r2, r3, #4
    cd5e:	9201      	str	r2, [sp, #4]
    cd60:	681b      	ldr	r3, [r3, #0]
    cd62:	9315      	str	r3, [sp, #84]	; 0x54
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    cd64:	9815      	ldr	r0, [sp, #84]	; 0x54
    cd66:	f7ff fdbe 	bl	c8e6 <simple_strlen>
    cd6a:	900b      	str	r0, [sp, #44]	; 0x2c
                if ( iWidth > 0 )
    cd6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cd6e:	2b00      	cmp	r3, #0
    cd70:	dd2e      	ble.n	cdd0 <am_util_stdio_vsprintf+0x27c>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    cd72:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cd74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    cd76:	429a      	cmp	r2, r3
    cd78:	d22a      	bcs.n	cdd0 <am_util_stdio_vsprintf+0x27c>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    cd7a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cd7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cd7e:	1ad3      	subs	r3, r2, r3
    cd80:	9310      	str	r3, [sp, #64]	; 0x40
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    cd82:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    cd86:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cd88:	4619      	mov	r1, r3
    cd8a:	9803      	ldr	r0, [sp, #12]
    cd8c:	f7ff fdc1 	bl	c912 <padbuffer>
    cd90:	9010      	str	r0, [sp, #64]	; 0x40
                        pcBuf += pcBuf ? iWidth : 0;
    cd92:	9b03      	ldr	r3, [sp, #12]
    cd94:	2b00      	cmp	r3, #0
    cd96:	d001      	beq.n	cd9c <am_util_stdio_vsprintf+0x248>
    cd98:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cd9a:	e000      	b.n	cd9e <am_util_stdio_vsprintf+0x24a>
    cd9c:	2300      	movs	r3, #0
    cd9e:	9a03      	ldr	r2, [sp, #12]
    cda0:	4413      	add	r3, r2
    cda2:	9303      	str	r3, [sp, #12]
                        ui32CharCnt += iWidth;
    cda4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cda6:	9a11      	ldr	r2, [sp, #68]	; 0x44
    cda8:	4413      	add	r3, r2
    cdaa:	9311      	str	r3, [sp, #68]	; 0x44
                        iWidth = 0;
    cdac:	2300      	movs	r3, #0
    cdae:	9310      	str	r3, [sp, #64]	; 0x40
                    }
                }

                while (*pcStr != 0x0)
    cdb0:	e00e      	b.n	cdd0 <am_util_stdio_vsprintf+0x27c>
                {
                    if ( pcBuf )
    cdb2:	9b03      	ldr	r3, [sp, #12]
    cdb4:	2b00      	cmp	r3, #0
    cdb6:	d005      	beq.n	cdc4 <am_util_stdio_vsprintf+0x270>
                    {
                        *pcBuf++ = *pcStr;
    cdb8:	9b03      	ldr	r3, [sp, #12]
    cdba:	1c5a      	adds	r2, r3, #1
    cdbc:	9203      	str	r2, [sp, #12]
    cdbe:	9a15      	ldr	r2, [sp, #84]	; 0x54
    cdc0:	7812      	ldrb	r2, [r2, #0]
    cdc2:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    cdc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
    cdc6:	3301      	adds	r3, #1
    cdc8:	9315      	str	r3, [sp, #84]	; 0x54
                    ++ui32CharCnt;
    cdca:	9b11      	ldr	r3, [sp, #68]	; 0x44
    cdcc:	3301      	adds	r3, #1
    cdce:	9311      	str	r3, [sp, #68]	; 0x44
                while (*pcStr != 0x0)
    cdd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
    cdd2:	781b      	ldrb	r3, [r3, #0]
    cdd4:	2b00      	cmp	r3, #0
    cdd6:	d1ec      	bne.n	cdb2 <am_util_stdio_vsprintf+0x25e>
                }

                if ( iWidth )
    cdd8:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cdda:	2b00      	cmp	r3, #0
    cddc:	f000 81a9 	beq.w	d132 <am_util_stdio_vsprintf+0x5de>
                {
                    iWidth = -iWidth;
    cde0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cde2:	425b      	negs	r3, r3
    cde4:	9310      	str	r3, [sp, #64]	; 0x40

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    cde6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cde8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    cdea:	429a      	cmp	r2, r3
    cdec:	f080 81a1 	bcs.w	d132 <am_util_stdio_vsprintf+0x5de>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    cdf0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cdf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    cdf4:	1ad3      	subs	r3, r2, r3
    cdf6:	9310      	str	r3, [sp, #64]	; 0x40
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    cdf8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    cdfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cdfe:	4619      	mov	r1, r3
    ce00:	9803      	ldr	r0, [sp, #12]
    ce02:	f7ff fd86 	bl	c912 <padbuffer>
    ce06:	9010      	str	r0, [sp, #64]	; 0x40
                        pcBuf += pcBuf ? iWidth : 0;
    ce08:	9b03      	ldr	r3, [sp, #12]
    ce0a:	2b00      	cmp	r3, #0
    ce0c:	d001      	beq.n	ce12 <am_util_stdio_vsprintf+0x2be>
    ce0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ce10:	e000      	b.n	ce14 <am_util_stdio_vsprintf+0x2c0>
    ce12:	2300      	movs	r3, #0
    ce14:	9a03      	ldr	r2, [sp, #12]
    ce16:	4413      	add	r3, r2
    ce18:	9303      	str	r3, [sp, #12]
                        ui32CharCnt += iWidth;
    ce1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ce1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ce1e:	4413      	add	r3, r2
    ce20:	9311      	str	r3, [sp, #68]	; 0x44
                        iWidth = 0;
    ce22:	2300      	movs	r3, #0
    ce24:	9310      	str	r3, [sp, #64]	; 0x40
                    }
                }
                break;
    ce26:	e184      	b.n	d132 <am_util_stdio_vsprintf+0x5de>
    ce28:	10001148 	.word	0x10001148

            case 'x':
                bLower = true;
    ce2c:	2301      	movs	r3, #1
    ce2e:	f88d 3036 	strb.w	r3, [sp, #54]	; 0x36
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    ce32:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
    ce36:	2b00      	cmp	r3, #0
    ce38:	d009      	beq.n	ce4e <am_util_stdio_vsprintf+0x2fa>
    ce3a:	9b01      	ldr	r3, [sp, #4]
    ce3c:	3307      	adds	r3, #7
    ce3e:	f023 0307 	bic.w	r3, r3, #7
    ce42:	f103 0208 	add.w	r2, r3, #8
    ce46:	9201      	str	r2, [sp, #4]
    ce48:	e9d3 4500 	ldrd	r4, r5, [r3]
    ce4c:	e006      	b.n	ce5c <am_util_stdio_vsprintf+0x308>
                                      va_arg(pArgs, uint32_t);
    ce4e:	9b01      	ldr	r3, [sp, #4]
    ce50:	1d1a      	adds	r2, r3, #4
    ce52:	9201      	str	r2, [sp, #4]
    ce54:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    ce56:	2200      	movs	r2, #0
    ce58:	461c      	mov	r4, r3
    ce5a:	4615      	mov	r5, r2
    ce5c:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48

                if ( iWidth )
    ce60:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ce62:	2b00      	cmp	r3, #0
    ce64:	d01e      	beq.n	cea4 <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    ce66:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    ce6a:	f7ff fc2f 	bl	c6cc <ndigits_in_hex>
    ce6e:	4602      	mov	r2, r0
    ce70:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ce72:	1a9b      	subs	r3, r3, r2
    ce74:	9310      	str	r3, [sp, #64]	; 0x40

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    ce76:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    ce7a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    ce7c:	4619      	mov	r1, r3
    ce7e:	9803      	ldr	r0, [sp, #12]
    ce80:	f7ff fd47 	bl	c912 <padbuffer>
    ce84:	9010      	str	r0, [sp, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    ce86:	9b03      	ldr	r3, [sp, #12]
    ce88:	2b00      	cmp	r3, #0
    ce8a:	d001      	beq.n	ce90 <am_util_stdio_vsprintf+0x33c>
    ce8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ce8e:	e000      	b.n	ce92 <am_util_stdio_vsprintf+0x33e>
    ce90:	2300      	movs	r3, #0
    ce92:	9a03      	ldr	r2, [sp, #12]
    ce94:	4413      	add	r3, r2
    ce96:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
    ce98:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ce9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    ce9c:	4413      	add	r3, r2
    ce9e:	9311      	str	r3, [sp, #68]	; 0x44
                    iWidth = 0;
    cea0:	2300      	movs	r3, #0
    cea2:	9310      	str	r3, [sp, #64]	; 0x40
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    cea4:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
    cea8:	9a03      	ldr	r2, [sp, #12]
    ceaa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    ceae:	f7ff fcba 	bl	c826 <uint64_to_hexstr>
    ceb2:	900f      	str	r0, [sp, #60]	; 0x3c

                if ( pcBuf )
    ceb4:	9b03      	ldr	r3, [sp, #12]
    ceb6:	2b00      	cmp	r3, #0
    ceb8:	d003      	beq.n	cec2 <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    ceba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cebc:	9a03      	ldr	r2, [sp, #12]
    cebe:	4413      	add	r3, r2
    cec0:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
    cec2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cec4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    cec6:	4413      	add	r3, r2
    cec8:	9311      	str	r3, [sp, #68]	; 0x44
                break;
    ceca:	e135      	b.n	d138 <am_util_stdio_vsprintf+0x5e4>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    cecc:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
    ced0:	2b00      	cmp	r3, #0
    ced2:	d009      	beq.n	cee8 <am_util_stdio_vsprintf+0x394>
    ced4:	9b01      	ldr	r3, [sp, #4]
    ced6:	3307      	adds	r3, #7
    ced8:	f023 0307 	bic.w	r3, r3, #7
    cedc:	f103 0208 	add.w	r2, r3, #8
    cee0:	9201      	str	r2, [sp, #4]
    cee2:	e9d3 6700 	ldrd	r6, r7, [r3]
    cee6:	e006      	b.n	cef6 <am_util_stdio_vsprintf+0x3a2>
                                      va_arg(pArgs, uint32_t);
    cee8:	9b01      	ldr	r3, [sp, #4]
    ceea:	1d1a      	adds	r2, r3, #4
    ceec:	9201      	str	r2, [sp, #4]
    ceee:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    cef0:	2200      	movs	r2, #0
    cef2:	461e      	mov	r6, r3
    cef4:	4617      	mov	r7, r2
    cef6:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48

                if ( iWidth )
    cefa:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cefc:	2b00      	cmp	r3, #0
    cefe:	d01e      	beq.n	cf3e <am_util_stdio_vsprintf+0x3ea>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    cf00:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    cf04:	f7ff fba8 	bl	c658 <ndigits_in_u64>
    cf08:	4602      	mov	r2, r0
    cf0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cf0c:	1a9b      	subs	r3, r3, r2
    cf0e:	9310      	str	r3, [sp, #64]	; 0x40

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    cf10:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    cf14:	9a10      	ldr	r2, [sp, #64]	; 0x40
    cf16:	4619      	mov	r1, r3
    cf18:	9803      	ldr	r0, [sp, #12]
    cf1a:	f7ff fcfa 	bl	c912 <padbuffer>
    cf1e:	9010      	str	r0, [sp, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    cf20:	9b03      	ldr	r3, [sp, #12]
    cf22:	2b00      	cmp	r3, #0
    cf24:	d001      	beq.n	cf2a <am_util_stdio_vsprintf+0x3d6>
    cf26:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cf28:	e000      	b.n	cf2c <am_util_stdio_vsprintf+0x3d8>
    cf2a:	2300      	movs	r3, #0
    cf2c:	9a03      	ldr	r2, [sp, #12]
    cf2e:	4413      	add	r3, r2
    cf30:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
    cf32:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cf34:	9a11      	ldr	r2, [sp, #68]	; 0x44
    cf36:	4413      	add	r3, r2
    cf38:	9311      	str	r3, [sp, #68]	; 0x44
                    iWidth = 0;
    cf3a:	2300      	movs	r3, #0
    cf3c:	9310      	str	r3, [sp, #64]	; 0x40
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    cf3e:	9a03      	ldr	r2, [sp, #12]
    cf40:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    cf44:	f7ff fc2a 	bl	c79c <uint64_to_str>
    cf48:	900f      	str	r0, [sp, #60]	; 0x3c

                if ( pcBuf )
    cf4a:	9b03      	ldr	r3, [sp, #12]
    cf4c:	2b00      	cmp	r3, #0
    cf4e:	d003      	beq.n	cf58 <am_util_stdio_vsprintf+0x404>
                {
                    pcBuf += iVal;
    cf50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cf52:	9a03      	ldr	r2, [sp, #12]
    cf54:	4413      	add	r3, r2
    cf56:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
    cf58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    cf5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    cf5c:	4413      	add	r3, r2
    cf5e:	9311      	str	r3, [sp, #68]	; 0x44
                break;
    cf60:	e0ea      	b.n	d138 <am_util_stdio_vsprintf+0x5e4>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    cf62:	f89d 3035 	ldrb.w	r3, [sp, #53]	; 0x35
    cf66:	2b00      	cmp	r3, #0
    cf68:	d009      	beq.n	cf7e <am_util_stdio_vsprintf+0x42a>
    cf6a:	9b01      	ldr	r3, [sp, #4]
    cf6c:	3307      	adds	r3, #7
    cf6e:	f023 0307 	bic.w	r3, r3, #7
    cf72:	f103 0208 	add.w	r2, r3, #8
    cf76:	9201      	str	r2, [sp, #4]
    cf78:	e9d3 8900 	ldrd	r8, r9, [r3]
    cf7c:	e006      	b.n	cf8c <am_util_stdio_vsprintf+0x438>
                                     va_arg(pArgs, int32_t);
    cf7e:	9b01      	ldr	r3, [sp, #4]
    cf80:	1d1a      	adds	r2, r3, #4
    cf82:	9201      	str	r2, [sp, #4]
    cf84:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    cf86:	17da      	asrs	r2, r3, #31
    cf88:	4698      	mov	r8, r3
    cf8a:	4691      	mov	r9, r2
    cf8c:	e9cd 8908 	strd	r8, r9, [sp, #32]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    cf90:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    cf94:	2b00      	cmp	r3, #0
    cf96:	da0c      	bge.n	cfb2 <am_util_stdio_vsprintf+0x45e>
                {
                    ui64Val = -i64Val;          // Get absolute value
    cf98:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    cf9c:	2100      	movs	r1, #0
    cf9e:	f1d2 0a00 	rsbs	sl, r2, #0
    cfa2:	eb61 0b03 	sbc.w	fp, r1, r3
    cfa6:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
                    bNeg = true;
    cfaa:	2301      	movs	r3, #1
    cfac:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
    cfb0:	e006      	b.n	cfc0 <am_util_stdio_vsprintf+0x46c>
                }
                else
                {
                    ui64Val = i64Val;
    cfb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    cfb6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
                    bNeg = false;
    cfba:	2300      	movs	r3, #0
    cfbc:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
                }

                if ( iWidth )
    cfc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cfc2:	2b00      	cmp	r3, #0
    cfc4:	d04a      	beq.n	d05c <am_util_stdio_vsprintf+0x508>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    cfc6:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
    cfca:	4610      	mov	r0, r2
    cfcc:	4619      	mov	r1, r3
    cfce:	f7ff fb63 	bl	c698 <ndigits_in_i64>
    cfd2:	4602      	mov	r2, r0
    cfd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cfd6:	1a9b      	subs	r3, r3, r2
    cfd8:	9310      	str	r3, [sp, #64]	; 0x40

                    if ( bNeg )
    cfda:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    cfde:	2b00      	cmp	r3, #0
    cfe0:	d011      	beq.n	d006 <am_util_stdio_vsprintf+0x4b2>
                    {
                        --iWidth;
    cfe2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    cfe4:	3b01      	subs	r3, #1
    cfe6:	9310      	str	r3, [sp, #64]	; 0x40

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    cfe8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    cfec:	2b30      	cmp	r3, #48	; 0x30
    cfee:	d10a      	bne.n	d006 <am_util_stdio_vsprintf+0x4b2>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    cff0:	9b03      	ldr	r3, [sp, #12]
    cff2:	2b00      	cmp	r3, #0
    cff4:	d004      	beq.n	d000 <am_util_stdio_vsprintf+0x4ac>
                            {
                                *pcBuf++ = '-';
    cff6:	9b03      	ldr	r3, [sp, #12]
    cff8:	1c5a      	adds	r2, r3, #1
    cffa:	9203      	str	r2, [sp, #12]
    cffc:	222d      	movs	r2, #45	; 0x2d
    cffe:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    d000:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d002:	3301      	adds	r3, #1
    d004:	9311      	str	r3, [sp, #68]	; 0x44
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    d006:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    d00a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    d00c:	4619      	mov	r1, r3
    d00e:	9803      	ldr	r0, [sp, #12]
    d010:	f7ff fc7f 	bl	c912 <padbuffer>
    d014:	9010      	str	r0, [sp, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    d016:	9b03      	ldr	r3, [sp, #12]
    d018:	2b00      	cmp	r3, #0
    d01a:	d001      	beq.n	d020 <am_util_stdio_vsprintf+0x4cc>
    d01c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    d01e:	e000      	b.n	d022 <am_util_stdio_vsprintf+0x4ce>
    d020:	2300      	movs	r3, #0
    d022:	9a03      	ldr	r2, [sp, #12]
    d024:	4413      	add	r3, r2
    d026:	9303      	str	r3, [sp, #12]
                    ui32CharCnt += iWidth;
    d028:	9b10      	ldr	r3, [sp, #64]	; 0x40
    d02a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d02c:	4413      	add	r3, r2
    d02e:	9311      	str	r3, [sp, #68]	; 0x44
                    iWidth = 0;
    d030:	2300      	movs	r3, #0
    d032:	9310      	str	r3, [sp, #64]	; 0x40

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    d034:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    d038:	2b00      	cmp	r3, #0
    d03a:	d01e      	beq.n	d07a <am_util_stdio_vsprintf+0x526>
    d03c:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    d040:	2b20      	cmp	r3, #32
    d042:	d11a      	bne.n	d07a <am_util_stdio_vsprintf+0x526>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    d044:	9b03      	ldr	r3, [sp, #12]
    d046:	2b00      	cmp	r3, #0
    d048:	d004      	beq.n	d054 <am_util_stdio_vsprintf+0x500>
                        {
                            *pcBuf++ = '-';
    d04a:	9b03      	ldr	r3, [sp, #12]
    d04c:	1c5a      	adds	r2, r3, #1
    d04e:	9203      	str	r2, [sp, #12]
    d050:	222d      	movs	r2, #45	; 0x2d
    d052:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    d054:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d056:	3301      	adds	r3, #1
    d058:	9311      	str	r3, [sp, #68]	; 0x44
    d05a:	e00e      	b.n	d07a <am_util_stdio_vsprintf+0x526>
                    }
                }
                else
                {
                    if ( bNeg )
    d05c:	f89d 3034 	ldrb.w	r3, [sp, #52]	; 0x34
    d060:	2b00      	cmp	r3, #0
    d062:	d00a      	beq.n	d07a <am_util_stdio_vsprintf+0x526>
                    {
                        if ( pcBuf )
    d064:	9b03      	ldr	r3, [sp, #12]
    d066:	2b00      	cmp	r3, #0
    d068:	d004      	beq.n	d074 <am_util_stdio_vsprintf+0x520>
                        {
                            *pcBuf++ = '-';
    d06a:	9b03      	ldr	r3, [sp, #12]
    d06c:	1c5a      	adds	r2, r3, #1
    d06e:	9203      	str	r2, [sp, #12]
    d070:	222d      	movs	r2, #45	; 0x2d
    d072:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    d074:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d076:	3301      	adds	r3, #1
    d078:	9311      	str	r3, [sp, #68]	; 0x44
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    d07a:	9a03      	ldr	r2, [sp, #12]
    d07c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    d080:	f7ff fb8c 	bl	c79c <uint64_to_str>
    d084:	900f      	str	r0, [sp, #60]	; 0x3c

                if ( pcBuf )
    d086:	9b03      	ldr	r3, [sp, #12]
    d088:	2b00      	cmp	r3, #0
    d08a:	d003      	beq.n	d094 <am_util_stdio_vsprintf+0x540>
                {
                    pcBuf += iVal;
    d08c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d08e:	9a03      	ldr	r2, [sp, #12]
    d090:	4413      	add	r3, r2
    d092:	9303      	str	r3, [sp, #12]
                }

                ui32CharCnt += iVal;
    d094:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d096:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d098:	4413      	add	r3, r2
    d09a:	9311      	str	r3, [sp, #68]	; 0x44
                break;
    d09c:	e04c      	b.n	d138 <am_util_stdio_vsprintf+0x5e4>


            case 'f':
            case 'F':
                if ( pcBuf )
    d09e:	9b03      	ldr	r3, [sp, #12]
    d0a0:	2b00      	cmp	r3, #0
    d0a2:	d048      	beq.n	d136 <am_util_stdio_vsprintf+0x5e2>
                {
                    float fValue = va_arg(pArgs, double);
    d0a4:	9b01      	ldr	r3, [sp, #4]
    d0a6:	3307      	adds	r3, #7
    d0a8:	f023 0307 	bic.w	r3, r3, #7
    d0ac:	f103 0208 	add.w	r2, r3, #8
    d0b0:	9201      	str	r2, [sp, #4]
    d0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
    d0b6:	4610      	mov	r0, r2
    d0b8:	4619      	mov	r1, r3
    d0ba:	f7ff f821 	bl	c100 <__aeabi_d2f>
    d0be:	4603      	mov	r3, r0
    d0c0:	9306      	str	r3, [sp, #24]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    d0c2:	9b03      	ldr	r3, [sp, #12]
    d0c4:	2214      	movs	r2, #20
    d0c6:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    d0c8:	990e      	ldr	r1, [sp, #56]	; 0x38
    d0ca:	9803      	ldr	r0, [sp, #12]
    d0cc:	ed9d 0a06 	vldr	s0, [sp, #24]
    d0d0:	f7ff fc42 	bl	c958 <ftoa>
    d0d4:	900f      	str	r0, [sp, #60]	; 0x3c
                    if ( iVal < 0 )
    d0d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d0d8:	2b00      	cmp	r3, #0
    d0da:	da14      	bge.n	d106 <am_util_stdio_vsprintf+0x5b2>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    d0dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d0de:	f1b3 3fff 	cmp.w	r3, #4294967295
    d0e2:	d102      	bne.n	d0ea <am_util_stdio_vsprintf+0x596>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    d0e4:	4b1e      	ldr	r3, [pc, #120]	; (d160 <am_util_stdio_vsprintf+0x60c>)
    d0e6:	930c      	str	r3, [sp, #48]	; 0x30
    d0e8:	e008      	b.n	d0fc <am_util_stdio_vsprintf+0x5a8>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    d0ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d0ec:	f113 0f02 	cmn.w	r3, #2
    d0f0:	d102      	bne.n	d0f8 <am_util_stdio_vsprintf+0x5a4>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    d0f2:	4b1c      	ldr	r3, [pc, #112]	; (d164 <am_util_stdio_vsprintf+0x610>)
    d0f4:	930c      	str	r3, [sp, #48]	; 0x30
    d0f6:	e001      	b.n	d0fc <am_util_stdio_vsprintf+0x5a8>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    d0f8:	4b1b      	ldr	r3, [pc, #108]	; (d168 <am_util_stdio_vsprintf+0x614>)
    d0fa:	930c      	str	r3, [sp, #48]	; 0x30
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    d0fc:	9b03      	ldr	r3, [sp, #12]
    d0fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    d100:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    d102:	2303      	movs	r3, #3
    d104:	930f      	str	r3, [sp, #60]	; 0x3c
                    }
                    ui32CharCnt += iVal;
    d106:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d108:	9a11      	ldr	r2, [sp, #68]	; 0x44
    d10a:	4413      	add	r3, r2
    d10c:	9311      	str	r3, [sp, #68]	; 0x44
                    pcBuf += iVal;
    d10e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    d110:	9a03      	ldr	r2, [sp, #12]
    d112:	4413      	add	r3, r2
    d114:	9303      	str	r3, [sp, #12]
                }
                break;
    d116:	e00e      	b.n	d136 <am_util_stdio_vsprintf+0x5e2>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    d118:	9b03      	ldr	r3, [sp, #12]
    d11a:	2b00      	cmp	r3, #0
    d11c:	d005      	beq.n	d12a <am_util_stdio_vsprintf+0x5d6>
                {
                    *pcBuf++ = *pcFmt;
    d11e:	9b03      	ldr	r3, [sp, #12]
    d120:	1c5a      	adds	r2, r3, #1
    d122:	9203      	str	r2, [sp, #12]
    d124:	9a02      	ldr	r2, [sp, #8]
    d126:	7812      	ldrb	r2, [r2, #0]
    d128:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    d12a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    d12c:	3301      	adds	r3, #1
    d12e:	9311      	str	r3, [sp, #68]	; 0x44
                break;
    d130:	e002      	b.n	d138 <am_util_stdio_vsprintf+0x5e4>
                break;
    d132:	bf00      	nop
    d134:	e000      	b.n	d138 <am_util_stdio_vsprintf+0x5e4>
                break;
    d136:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    d138:	9b02      	ldr	r3, [sp, #8]
    d13a:	3301      	adds	r3, #1
    d13c:	9302      	str	r3, [sp, #8]
    while ( *pcFmt != 0x0 )
    d13e:	9b02      	ldr	r3, [sp, #8]
    d140:	781b      	ldrb	r3, [r3, #0]
    d142:	2b00      	cmp	r3, #0
    d144:	f47f ad11 	bne.w	cb6a <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    d148:	9b03      	ldr	r3, [sp, #12]
    d14a:	2b00      	cmp	r3, #0
    d14c:	d002      	beq.n	d154 <am_util_stdio_vsprintf+0x600>
    {
        *pcBuf = 0x0;
    d14e:	9b03      	ldr	r3, [sp, #12]
    d150:	2200      	movs	r2, #0
    d152:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    d154:	9b11      	ldr	r3, [sp, #68]	; 0x44
}
    d156:	4618      	mov	r0, r3
    d158:	b017      	add	sp, #92	; 0x5c
    d15a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d15e:	bf00      	nop
    d160:	00302e30 	.word	0x00302e30
    d164:	00232e23 	.word	0x00232e23
    d168:	003f2e3f 	.word	0x003f2e3f

0000d16c <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    d16c:	b40f      	push	{r0, r1, r2, r3}
    d16e:	b500      	push	{lr}
    d170:	b083      	sub	sp, #12
    uint32_t ui32NumChars;

    if (!g_pfnCharPrint)
    d172:	4b0c      	ldr	r3, [pc, #48]	; (d1a4 <am_util_stdio_printf+0x38>)
    d174:	681b      	ldr	r3, [r3, #0]
    d176:	2b00      	cmp	r3, #0
    d178:	d101      	bne.n	d17e <am_util_stdio_printf+0x12>
    {
        return 0;
    d17a:	2300      	movs	r3, #0
    d17c:	e00c      	b.n	d198 <am_util_stdio_printf+0x2c>

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    d17e:	ab05      	add	r3, sp, #20
    d180:	9300      	str	r3, [sp, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    d182:	9a00      	ldr	r2, [sp, #0]
    d184:	9904      	ldr	r1, [sp, #16]
    d186:	4808      	ldr	r0, [pc, #32]	; (d1a8 <am_util_stdio_printf+0x3c>)
    d188:	f7ff fce4 	bl	cb54 <am_util_stdio_vsprintf>
    d18c:	9001      	str	r0, [sp, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    d18e:	4b05      	ldr	r3, [pc, #20]	; (d1a4 <am_util_stdio_printf+0x38>)
    d190:	681b      	ldr	r3, [r3, #0]
    d192:	4805      	ldr	r0, [pc, #20]	; (d1a8 <am_util_stdio_printf+0x3c>)
    d194:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    d196:	9b01      	ldr	r3, [sp, #4]
}
    d198:	4618      	mov	r0, r3
    d19a:	b003      	add	sp, #12
    d19c:	f85d eb04 	ldr.w	lr, [sp], #4
    d1a0:	b004      	add	sp, #16
    d1a2:	4770      	bx	lr
    d1a4:	10001044 	.word	0x10001044
    d1a8:	10001048 	.word	0x10001048

0000d1ac <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    d1ac:	b508      	push	{r3, lr}
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    d1ae:	4802      	ldr	r0, [pc, #8]	; (d1b8 <am_util_stdio_terminal_clear+0xc>)
    d1b0:	f7ff ffdc 	bl	d16c <am_util_stdio_printf>
}
    d1b4:	bf00      	nop
    d1b6:	bd08      	pop	{r3, pc}
    d1b8:	0000e7fc 	.word	0x0000e7fc

0000d1bc <Reset_Handler>:
Reset_Handler(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
    d1bc:	4811      	ldr	r0, [pc, #68]	; (d204 <zero_loop+0x12>)
    d1be:	4912      	ldr	r1, [pc, #72]	; (d208 <zero_loop+0x16>)
    d1c0:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
    d1c2:	f8d1 d000 	ldr.w	sp, [r1]

#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
    d1c6:	4811      	ldr	r0, [pc, #68]	; (d20c <zero_loop+0x1a>)
    d1c8:	6801      	ldr	r1, [r0, #0]
    d1ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    d1ce:	6001      	str	r1, [r0, #0]
    d1d0:	f3bf 8f4f 	dsb	sy
    d1d4:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
    d1d8:	480d      	ldr	r0, [pc, #52]	; (d210 <zero_loop+0x1e>)
    d1da:	490e      	ldr	r1, [pc, #56]	; (d214 <zero_loop+0x22>)
    d1dc:	4a0e      	ldr	r2, [pc, #56]	; (d218 <zero_loop+0x26>)

0000d1de <copy_loop>:
    d1de:	f850 3b04 	ldr.w	r3, [r0], #4
    d1e2:	f841 3b04 	str.w	r3, [r1], #4
    d1e6:	4291      	cmp	r1, r2
    d1e8:	dbf9      	blt.n	d1de <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    d1ea:	480c      	ldr	r0, [pc, #48]	; (d21c <zero_loop+0x2a>)
    d1ec:	490c      	ldr	r1, [pc, #48]	; (d220 <zero_loop+0x2e>)
    d1ee:	f04f 0200 	mov.w	r2, #0

0000d1f2 <zero_loop>:
    d1f2:	4288      	cmp	r0, r1
    d1f4:	bfb8      	it	lt
    d1f6:	f840 2b04 	strlt.w	r2, [r0], #4
    d1fa:	dbfa      	blt.n	d1f2 <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    d1fc:	f7ff f84c 	bl	c298 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    d200:	be00      	bkpt	0x0000
}
    d202:	bf00      	nop
    d204:	e000ed08 	.word	0xe000ed08
    d208:	0000c000 	.word	0x0000c000
    d20c:	e000ed88 	.word	0xe000ed88
    d210:	0000eb78 	.word	0x0000eb78
    d214:	10001000 	.word	0x10001000
    d218:	10001044 	.word	0x10001044
    d21c:	10001044 	.word	0x10001044
    d220:	1000115c 	.word	0x1000115c

0000d224 <NMI_Handler>:
NMI_Handler(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
    d224:	e7fe      	b.n	d224 <NMI_Handler>

0000d226 <BusFault_Handler>:
HardFault_Handler(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
    d226:	e7fe      	b.n	d226 <BusFault_Handler>

0000d228 <DebugMon_Handler>:
am_default_isr(void)
{
    //
    // Go into an infinite loop.
    //
    while(1)
    d228:	e7fe      	b.n	d228 <DebugMon_Handler>
	...

0000d22c <am_hal_cachectrl_config>:
    d22c:	b530      	push	{r4, r5, lr}
    d22e:	b083      	sub	sp, #12
    d230:	4604      	mov	r4, r0
    d232:	f000 fea9 	bl	df88 <am_hal_interrupt_master_disable>
    d236:	4d0e      	ldr	r5, [pc, #56]	; (d270 <am_hal_cachectrl_config+0x44>)
    d238:	9001      	str	r0, [sp, #4]
    d23a:	682b      	ldr	r3, [r5, #0]
    d23c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    d240:	602b      	str	r3, [r5, #0]
    d242:	9801      	ldr	r0, [sp, #4]
    d244:	f000 fea4 	bl	df90 <am_hal_interrupt_master_set>
    d248:	7863      	ldrb	r3, [r4, #1]
    d24a:	7822      	ldrb	r2, [r4, #0]
    d24c:	78a1      	ldrb	r1, [r4, #2]
    d24e:	021b      	lsls	r3, r3, #8
    d250:	f403 7340 	and.w	r3, r3, #768	; 0x300
    d254:	0112      	lsls	r2, r2, #4
    d256:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    d25a:	b2d2      	uxtb	r2, r2
    d25c:	4313      	orrs	r3, r2
    d25e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    d262:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    d266:	2000      	movs	r0, #0
    d268:	602b      	str	r3, [r5, #0]
    d26a:	b003      	add	sp, #12
    d26c:	bd30      	pop	{r4, r5, pc}
    d26e:	bf00      	nop
    d270:	40018000 	.word	0x40018000

0000d274 <am_hal_cachectrl_enable>:
    d274:	4a03      	ldr	r2, [pc, #12]	; (d284 <am_hal_cachectrl_enable+0x10>)
    d276:	6813      	ldr	r3, [r2, #0]
    d278:	f043 0301 	orr.w	r3, r3, #1
    d27c:	2000      	movs	r0, #0
    d27e:	6013      	str	r3, [r2, #0]
    d280:	4770      	bx	lr
    d282:	bf00      	nop
    d284:	40018000 	.word	0x40018000

0000d288 <am_hal_cachectrl_control>:
    d288:	b510      	push	{r4, lr}
    d28a:	3801      	subs	r0, #1
    d28c:	b08e      	sub	sp, #56	; 0x38
    d28e:	2810      	cmp	r0, #16
    d290:	f200 815e 	bhi.w	d550 <am_hal_cachectrl_control+0x2c8>
    d294:	e8df f010 	tbh	[pc, r0, lsl #1]
    d298:	00360018 	.word	0x00360018
    d29c:	0040003d 	.word	0x0040003d
    d2a0:	00450043 	.word	0x00450043
    d2a4:	0011001a 	.word	0x0011001a
    d2a8:	00540047 	.word	0x00540047
    d2ac:	009a0061 	.word	0x009a0061
    d2b0:	010c00d3 	.word	0x010c00d3
    d2b4:	013f0126 	.word	0x013f0126
    d2b8:	001d      	.short	0x001d
    d2ba:	f44f 7300 	mov.w	r3, #512	; 0x200
    d2be:	4aac      	ldr	r2, [pc, #688]	; (d570 <am_hal_cachectrl_control+0x2e8>)
    d2c0:	2000      	movs	r0, #0
    d2c2:	6093      	str	r3, [r2, #8]
    d2c4:	b00e      	add	sp, #56	; 0x38
    d2c6:	bd10      	pop	{r4, pc}
    d2c8:	2301      	movs	r3, #1
    d2ca:	e7f8      	b.n	d2be <am_hal_cachectrl_control+0x36>
    d2cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    d2d0:	e7f5      	b.n	d2be <am_hal_cachectrl_control+0x36>
    d2d2:	2900      	cmp	r1, #0
    d2d4:	f000 813c 	beq.w	d550 <am_hal_cachectrl_control+0x2c8>
    d2d8:	684a      	ldr	r2, [r1, #4]
    d2da:	48a6      	ldr	r0, [pc, #664]	; (d574 <am_hal_cachectrl_control+0x2ec>)
    d2dc:	4202      	tst	r2, r0
    d2de:	f040 8137 	bne.w	d550 <am_hal_cachectrl_control+0x2c8>
    d2e2:	688b      	ldr	r3, [r1, #8]
    d2e4:	4018      	ands	r0, r3
    d2e6:	f040 8133 	bne.w	d550 <am_hal_cachectrl_control+0x2c8>
    d2ea:	780c      	ldrb	r4, [r1, #0]
    d2ec:	2c00      	cmp	r4, #0
    d2ee:	f040 8133 	bne.w	d558 <am_hal_cachectrl_control+0x2d0>
    d2f2:	4c9f      	ldr	r4, [pc, #636]	; (d570 <am_hal_cachectrl_control+0x2e8>)
    d2f4:	7849      	ldrb	r1, [r1, #1]
    d2f6:	6122      	str	r2, [r4, #16]
    d2f8:	6163      	str	r3, [r4, #20]
    d2fa:	6823      	ldr	r3, [r4, #0]
    d2fc:	f361 0382 	bfi	r3, r1, #2, #1
    d300:	6023      	str	r3, [r4, #0]
    d302:	e7df      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d304:	4b9a      	ldr	r3, [pc, #616]	; (d570 <am_hal_cachectrl_control+0x2e8>)
    d306:	681b      	ldr	r3, [r3, #0]
    d308:	01db      	lsls	r3, r3, #7
    d30a:	f140 811f 	bpl.w	d54c <am_hal_cachectrl_control+0x2c4>
    d30e:	2302      	movs	r3, #2
    d310:	e7d5      	b.n	d2be <am_hal_cachectrl_control+0x36>
    d312:	f44f 6388 	mov.w	r3, #1088	; 0x440
    d316:	e7d2      	b.n	d2be <am_hal_cachectrl_control+0x36>
    d318:	f44f 7308 	mov.w	r3, #544	; 0x220
    d31c:	e7cf      	b.n	d2be <am_hal_cachectrl_control+0x36>
    d31e:	2340      	movs	r3, #64	; 0x40
    d320:	e7cd      	b.n	d2be <am_hal_cachectrl_control+0x36>
    d322:	2320      	movs	r3, #32
    d324:	e7cb      	b.n	d2be <am_hal_cachectrl_control+0x36>
    d326:	f000 fe2f 	bl	df88 <am_hal_interrupt_master_disable>
    d32a:	4a91      	ldr	r2, [pc, #580]	; (d570 <am_hal_cachectrl_control+0x2e8>)
    d32c:	9000      	str	r0, [sp, #0]
    d32e:	6813      	ldr	r3, [r2, #0]
    d330:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    d334:	6013      	str	r3, [r2, #0]
    d336:	9800      	ldr	r0, [sp, #0]
    d338:	f000 fe2a 	bl	df90 <am_hal_interrupt_master_set>
    d33c:	2000      	movs	r0, #0
    d33e:	e7c1      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d340:	f000 fe22 	bl	df88 <am_hal_interrupt_master_disable>
    d344:	4a8a      	ldr	r2, [pc, #552]	; (d570 <am_hal_cachectrl_control+0x2e8>)
    d346:	9001      	str	r0, [sp, #4]
    d348:	6813      	ldr	r3, [r2, #0]
    d34a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    d34e:	6013      	str	r3, [r2, #0]
    d350:	9801      	ldr	r0, [sp, #4]
    d352:	f000 fe1d 	bl	df90 <am_hal_interrupt_master_set>
    d356:	2000      	movs	r0, #0
    d358:	e7b4      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d35a:	f000 fe15 	bl	df88 <am_hal_interrupt_master_disable>
    d35e:	4603      	mov	r3, r0
    d360:	4885      	ldr	r0, [pc, #532]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d362:	9302      	str	r3, [sp, #8]
    d364:	f000 fc8c 	bl	dc80 <am_hal_flash_load_ui32>
    d368:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
    d36c:	f440 61e0 	orr.w	r1, r0, #1792	; 0x700
    d370:	4881      	ldr	r0, [pc, #516]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d372:	f000 fc89 	bl	dc88 <am_hal_flash_store_ui32>
    d376:	9802      	ldr	r0, [sp, #8]
    d378:	f000 fe0a 	bl	df90 <am_hal_interrupt_master_set>
    d37c:	f000 fe04 	bl	df88 <am_hal_interrupt_master_disable>
    d380:	4603      	mov	r3, r0
    d382:	487d      	ldr	r0, [pc, #500]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d384:	9303      	str	r3, [sp, #12]
    d386:	f000 fc7b 	bl	dc80 <am_hal_flash_load_ui32>
    d38a:	f420 6077 	bic.w	r0, r0, #3952	; 0xf70
    d38e:	f440 61ee 	orr.w	r1, r0, #1904	; 0x770
    d392:	4879      	ldr	r0, [pc, #484]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d394:	f000 fc78 	bl	dc88 <am_hal_flash_store_ui32>
    d398:	9803      	ldr	r0, [sp, #12]
    d39a:	f000 fdf9 	bl	df90 <am_hal_interrupt_master_set>
    d39e:	f000 fdf3 	bl	df88 <am_hal_interrupt_master_disable>
    d3a2:	4603      	mov	r3, r0
    d3a4:	4874      	ldr	r0, [pc, #464]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d3a6:	9304      	str	r3, [sp, #16]
    d3a8:	f000 fc6a 	bl	dc80 <am_hal_flash_load_ui32>
    d3ac:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    d3b0:	f020 000f 	bic.w	r0, r0, #15
    d3b4:	f440 61e0 	orr.w	r1, r0, #1792	; 0x700
    d3b8:	f041 0103 	orr.w	r1, r1, #3
    d3bc:	486e      	ldr	r0, [pc, #440]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d3be:	f000 fc63 	bl	dc88 <am_hal_flash_store_ui32>
    d3c2:	9804      	ldr	r0, [sp, #16]
    d3c4:	f000 fde4 	bl	df90 <am_hal_interrupt_master_set>
    d3c8:	2000      	movs	r0, #0
    d3ca:	e77b      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d3cc:	f000 fddc 	bl	df88 <am_hal_interrupt_master_disable>
    d3d0:	4603      	mov	r3, r0
    d3d2:	4869      	ldr	r0, [pc, #420]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d3d4:	9305      	str	r3, [sp, #20]
    d3d6:	f000 fc53 	bl	dc80 <am_hal_flash_load_ui32>
    d3da:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
    d3de:	f440 51b8 	orr.w	r1, r0, #5888	; 0x1700
    d3e2:	4865      	ldr	r0, [pc, #404]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d3e4:	f000 fc50 	bl	dc88 <am_hal_flash_store_ui32>
    d3e8:	9805      	ldr	r0, [sp, #20]
    d3ea:	f000 fdd1 	bl	df90 <am_hal_interrupt_master_set>
    d3ee:	f000 fdcb 	bl	df88 <am_hal_interrupt_master_disable>
    d3f2:	4603      	mov	r3, r0
    d3f4:	4860      	ldr	r0, [pc, #384]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d3f6:	9306      	str	r3, [sp, #24]
    d3f8:	f000 fc42 	bl	dc80 <am_hal_flash_load_ui32>
    d3fc:	f420 6077 	bic.w	r0, r0, #3952	; 0xf70
    d400:	f440 61ea 	orr.w	r1, r0, #1872	; 0x750
    d404:	485c      	ldr	r0, [pc, #368]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d406:	f000 fc3f 	bl	dc88 <am_hal_flash_store_ui32>
    d40a:	9806      	ldr	r0, [sp, #24]
    d40c:	f000 fdc0 	bl	df90 <am_hal_interrupt_master_set>
    d410:	f000 fdba 	bl	df88 <am_hal_interrupt_master_disable>
    d414:	4603      	mov	r3, r0
    d416:	4858      	ldr	r0, [pc, #352]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d418:	9307      	str	r3, [sp, #28]
    d41a:	f000 fc31 	bl	dc80 <am_hal_flash_load_ui32>
    d41e:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    d422:	f020 000f 	bic.w	r0, r0, #15
    d426:	f440 61e0 	orr.w	r1, r0, #1792	; 0x700
    d42a:	f041 0101 	orr.w	r1, r1, #1
    d42e:	4852      	ldr	r0, [pc, #328]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d430:	f000 fc2a 	bl	dc88 <am_hal_flash_store_ui32>
    d434:	9807      	ldr	r0, [sp, #28]
    d436:	f000 fdab 	bl	df90 <am_hal_interrupt_master_set>
    d43a:	2000      	movs	r0, #0
    d43c:	e742      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d43e:	f000 fda3 	bl	df88 <am_hal_interrupt_master_disable>
    d442:	4603      	mov	r3, r0
    d444:	484c      	ldr	r0, [pc, #304]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d446:	9308      	str	r3, [sp, #32]
    d448:	f000 fc1a 	bl	dc80 <am_hal_flash_load_ui32>
    d44c:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
    d450:	f440 51b8 	orr.w	r1, r0, #5888	; 0x1700
    d454:	4848      	ldr	r0, [pc, #288]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d456:	f000 fc17 	bl	dc88 <am_hal_flash_store_ui32>
    d45a:	9808      	ldr	r0, [sp, #32]
    d45c:	f000 fd98 	bl	df90 <am_hal_interrupt_master_set>
    d460:	f000 fd92 	bl	df88 <am_hal_interrupt_master_disable>
    d464:	4603      	mov	r3, r0
    d466:	4844      	ldr	r0, [pc, #272]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d468:	9309      	str	r3, [sp, #36]	; 0x24
    d46a:	f000 fc09 	bl	dc80 <am_hal_flash_load_ui32>
    d46e:	f420 6077 	bic.w	r0, r0, #3952	; 0xf70
    d472:	f440 61ec 	orr.w	r1, r0, #1888	; 0x760
    d476:	4840      	ldr	r0, [pc, #256]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d478:	f000 fc06 	bl	dc88 <am_hal_flash_store_ui32>
    d47c:	9809      	ldr	r0, [sp, #36]	; 0x24
    d47e:	f000 fd87 	bl	df90 <am_hal_interrupt_master_set>
    d482:	f000 fd81 	bl	df88 <am_hal_interrupt_master_disable>
    d486:	4603      	mov	r3, r0
    d488:	483b      	ldr	r0, [pc, #236]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d48a:	930a      	str	r3, [sp, #40]	; 0x28
    d48c:	f000 fbf8 	bl	dc80 <am_hal_flash_load_ui32>
    d490:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    d494:	f020 000f 	bic.w	r0, r0, #15
    d498:	f440 61e0 	orr.w	r1, r0, #1792	; 0x700
    d49c:	f041 0101 	orr.w	r1, r1, #1
    d4a0:	4835      	ldr	r0, [pc, #212]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d4a2:	f000 fbf1 	bl	dc88 <am_hal_flash_store_ui32>
    d4a6:	980a      	ldr	r0, [sp, #40]	; 0x28
    d4a8:	f000 fd72 	bl	df90 <am_hal_interrupt_master_set>
    d4ac:	2000      	movs	r0, #0
    d4ae:	e709      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d4b0:	2900      	cmp	r1, #0
    d4b2:	d04d      	beq.n	d550 <am_hal_cachectrl_control+0x2c8>
    d4b4:	680c      	ldr	r4, [r1, #0]
    d4b6:	2c03      	cmp	r4, #3
    d4b8:	d84c      	bhi.n	d554 <am_hal_cachectrl_control+0x2cc>
    d4ba:	f000 fd65 	bl	df88 <am_hal_interrupt_master_disable>
    d4be:	4603      	mov	r3, r0
    d4c0:	482d      	ldr	r0, [pc, #180]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d4c2:	930b      	str	r3, [sp, #44]	; 0x2c
    d4c4:	f000 fbdc 	bl	dc80 <am_hal_flash_load_ui32>
    d4c8:	f420 507c 	bic.w	r0, r0, #16128	; 0x3f00
    d4cc:	ea40 3104 	orr.w	r1, r0, r4, lsl #12
    d4d0:	f441 61e0 	orr.w	r1, r1, #1792	; 0x700
    d4d4:	4828      	ldr	r0, [pc, #160]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d4d6:	f000 fbd7 	bl	dc88 <am_hal_flash_store_ui32>
    d4da:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d4dc:	f000 fd58 	bl	df90 <am_hal_interrupt_master_set>
    d4e0:	2000      	movs	r0, #0
    d4e2:	e6ef      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d4e4:	b3a1      	cbz	r1, d550 <am_hal_cachectrl_control+0x2c8>
    d4e6:	680c      	ldr	r4, [r1, #0]
    d4e8:	2c07      	cmp	r4, #7
    d4ea:	d833      	bhi.n	d554 <am_hal_cachectrl_control+0x2cc>
    d4ec:	f000 fd4c 	bl	df88 <am_hal_interrupt_master_disable>
    d4f0:	4603      	mov	r3, r0
    d4f2:	4821      	ldr	r0, [pc, #132]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d4f4:	930c      	str	r3, [sp, #48]	; 0x30
    d4f6:	f000 fbc3 	bl	dc80 <am_hal_flash_load_ui32>
    d4fa:	f420 6077 	bic.w	r0, r0, #3952	; 0xf70
    d4fe:	ea40 1104 	orr.w	r1, r0, r4, lsl #4
    d502:	f441 61e0 	orr.w	r1, r1, #1792	; 0x700
    d506:	481c      	ldr	r0, [pc, #112]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d508:	f000 fbbe 	bl	dc88 <am_hal_flash_store_ui32>
    d50c:	980c      	ldr	r0, [sp, #48]	; 0x30
    d50e:	f000 fd3f 	bl	df90 <am_hal_interrupt_master_set>
    d512:	2000      	movs	r0, #0
    d514:	e6d6      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d516:	b1d9      	cbz	r1, d550 <am_hal_cachectrl_control+0x2c8>
    d518:	680c      	ldr	r4, [r1, #0]
    d51a:	2c0f      	cmp	r4, #15
    d51c:	d81a      	bhi.n	d554 <am_hal_cachectrl_control+0x2cc>
    d51e:	f000 fd33 	bl	df88 <am_hal_interrupt_master_disable>
    d522:	4603      	mov	r3, r0
    d524:	4814      	ldr	r0, [pc, #80]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d526:	930d      	str	r3, [sp, #52]	; 0x34
    d528:	f000 fbaa 	bl	dc80 <am_hal_flash_load_ui32>
    d52c:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    d530:	f020 000f 	bic.w	r0, r0, #15
    d534:	ea40 0104 	orr.w	r1, r0, r4
    d538:	f441 61e0 	orr.w	r1, r1, #1792	; 0x700
    d53c:	480e      	ldr	r0, [pc, #56]	; (d578 <am_hal_cachectrl_control+0x2f0>)
    d53e:	f000 fba3 	bl	dc88 <am_hal_flash_store_ui32>
    d542:	980d      	ldr	r0, [sp, #52]	; 0x34
    d544:	f000 fd24 	bl	df90 <am_hal_interrupt_master_set>
    d548:	2000      	movs	r0, #0
    d54a:	e6bb      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d54c:	2007      	movs	r0, #7
    d54e:	e6b9      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d550:	2006      	movs	r0, #6
    d552:	e6b7      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d554:	2001      	movs	r0, #1
    d556:	e6b5      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d558:	2c01      	cmp	r4, #1
    d55a:	d1f9      	bne.n	d550 <am_hal_cachectrl_control+0x2c8>
    d55c:	4c04      	ldr	r4, [pc, #16]	; (d570 <am_hal_cachectrl_control+0x2e8>)
    d55e:	7849      	ldrb	r1, [r1, #1]
    d560:	61a2      	str	r2, [r4, #24]
    d562:	61e3      	str	r3, [r4, #28]
    d564:	6823      	ldr	r3, [r4, #0]
    d566:	f361 03c3 	bfi	r3, r1, #3, #1
    d56a:	6023      	str	r3, [r4, #0]
    d56c:	e6aa      	b.n	d2c4 <am_hal_cachectrl_control+0x3c>
    d56e:	bf00      	nop
    d570:	40018000 	.word	0x40018000
    d574:	f800000f 	.word	0xf800000f
    d578:	40018004 	.word	0x40018004

0000d57c <am_hal_clkgen_control>:
    d57c:	4b49      	ldr	r3, [pc, #292]	; (d6a4 <am_hal_clkgen_control+0x128>)
    d57e:	681a      	ldr	r2, [r3, #0]
    d580:	b912      	cbnz	r2, d588 <am_hal_clkgen_control+0xc>
    d582:	4a49      	ldr	r2, [pc, #292]	; (d6a8 <am_hal_clkgen_control+0x12c>)
    d584:	6812      	ldr	r2, [r2, #0]
    d586:	601a      	str	r2, [r3, #0]
    d588:	2809      	cmp	r0, #9
    d58a:	f200 8089 	bhi.w	d6a0 <am_hal_clkgen_control+0x124>
    d58e:	e8df f000 	tbb	[pc, r0]
    d592:	160d      	.short	0x160d
    d594:	423a261e 	.word	0x423a261e
    d598:	055c544c 	.word	0x055c544c
    d59c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    d5a0:	2000      	movs	r0, #0
    d5a2:	6a1a      	ldr	r2, [r3, #32]
    d5a4:	f36f 0200 	bfc	r2, #0, #1
    d5a8:	621a      	str	r2, [r3, #32]
    d5aa:	4770      	bx	lr
    d5ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    d5b0:	2200      	movs	r2, #0
    d5b2:	2147      	movs	r1, #71	; 0x47
    d5b4:	6159      	str	r1, [r3, #20]
    d5b6:	4610      	mov	r0, r2
    d5b8:	619a      	str	r2, [r3, #24]
    d5ba:	615a      	str	r2, [r3, #20]
    d5bc:	4770      	bx	lr
    d5be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    d5c2:	2000      	movs	r0, #0
    d5c4:	899a      	ldrh	r2, [r3, #12]
    d5c6:	f36f 0200 	bfc	r2, #0, #1
    d5ca:	819a      	strh	r2, [r3, #12]
    d5cc:	4770      	bx	lr
    d5ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    d5d2:	2000      	movs	r0, #0
    d5d4:	899a      	ldrh	r2, [r3, #12]
    d5d6:	f36f 0241 	bfc	r2, #1, #1
    d5da:	819a      	strh	r2, [r3, #12]
    d5dc:	4770      	bx	lr
    d5de:	4a33      	ldr	r2, [pc, #204]	; (d6ac <am_hal_clkgen_control+0x130>)
    d5e0:	68d3      	ldr	r3, [r2, #12]
    d5e2:	b2db      	uxtb	r3, r3
    d5e4:	2b21      	cmp	r3, #33	; 0x21
    d5e6:	d106      	bne.n	d5f6 <am_hal_clkgen_control+0x7a>
    d5e8:	f8b2 3120 	ldrh.w	r3, [r2, #288]	; 0x120
    d5ec:	2101      	movs	r1, #1
    d5ee:	f361 2309 	bfi	r3, r1, #8, #2
    d5f2:	f8a2 3120 	strh.w	r3, [r2, #288]	; 0x120
    d5f6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    d5fa:	2000      	movs	r0, #0
    d5fc:	8993      	ldrh	r3, [r2, #12]
    d5fe:	f043 0301 	orr.w	r3, r3, #1
    d602:	8193      	strh	r3, [r2, #12]
    d604:	4770      	bx	lr
    d606:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    d60a:	2000      	movs	r0, #0
    d60c:	8993      	ldrh	r3, [r2, #12]
    d60e:	f043 0302 	orr.w	r3, r3, #2
    d612:	8193      	strh	r3, [r2, #12]
    d614:	4770      	bx	lr
    d616:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    d61a:	2200      	movs	r2, #0
    d61c:	2047      	movs	r0, #71	; 0x47
    d61e:	2101      	movs	r1, #1
    d620:	6158      	str	r0, [r3, #20]
    d622:	6199      	str	r1, [r3, #24]
    d624:	4610      	mov	r0, r2
    d626:	615a      	str	r2, [r3, #20]
    d628:	4770      	bx	lr
    d62a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    d62e:	2000      	movs	r0, #0
    d630:	899a      	ldrh	r2, [r3, #12]
    d632:	f36f 12c7 	bfc	r2, #7, #1
    d636:	819a      	strh	r2, [r3, #12]
    d638:	4770      	bx	lr
    d63a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    d63e:	2000      	movs	r0, #0
    d640:	8993      	ldrh	r3, [r2, #12]
    d642:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d646:	8193      	strh	r3, [r2, #12]
    d648:	4770      	bx	lr
    d64a:	4a18      	ldr	r2, [pc, #96]	; (d6ac <am_hal_clkgen_control+0x130>)
    d64c:	68d3      	ldr	r3, [r2, #12]
    d64e:	b2db      	uxtb	r3, r3
    d650:	2b21      	cmp	r3, #33	; 0x21
    d652:	d00a      	beq.n	d66a <am_hal_clkgen_control+0xee>
    d654:	b139      	cbz	r1, d666 <am_hal_clkgen_control+0xea>
    d656:	680b      	ldr	r3, [r1, #0]
    d658:	f043 0301 	orr.w	r3, r3, #1
    d65c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    d660:	2000      	movs	r0, #0
    d662:	6213      	str	r3, [r2, #32]
    d664:	4770      	bx	lr
    d666:	4b12      	ldr	r3, [pc, #72]	; (d6b0 <am_hal_clkgen_control+0x134>)
    d668:	e7f8      	b.n	d65c <am_hal_clkgen_control+0xe0>
    d66a:	b500      	push	{lr}
    d66c:	b083      	sub	sp, #12
    d66e:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
    d672:	9101      	str	r1, [sp, #4]
    d674:	f8b2 3120 	ldrh.w	r3, [r2, #288]	; 0x120
    d678:	f443 7340 	orr.w	r3, r3, #768	; 0x300
    d67c:	f8a2 3120 	strh.w	r3, [r2, #288]	; 0x120
    d680:	f000 fab8 	bl	dbf4 <am_hal_flash_delay>
    d684:	9901      	ldr	r1, [sp, #4]
    d686:	b149      	cbz	r1, d69c <am_hal_clkgen_control+0x120>
    d688:	680b      	ldr	r3, [r1, #0]
    d68a:	f043 0301 	orr.w	r3, r3, #1
    d68e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    d692:	2000      	movs	r0, #0
    d694:	6213      	str	r3, [r2, #32]
    d696:	b003      	add	sp, #12
    d698:	f85d fb04 	ldr.w	pc, [sp], #4
    d69c:	4b04      	ldr	r3, [pc, #16]	; (d6b0 <am_hal_clkgen_control+0x134>)
    d69e:	e7f6      	b.n	d68e <am_hal_clkgen_control+0x112>
    d6a0:	2006      	movs	r0, #6
    d6a2:	4770      	bx	lr
    d6a4:	1000114c 	.word	0x1000114c
    d6a8:	4ffff000 	.word	0x4ffff000
    d6ac:	40020000 	.word	0x40020000
    d6b0:	0025b801 	.word	0x0025b801

0000d6b4 <am_hal_clkgen_status_get>:
    d6b4:	b1b0      	cbz	r0, d6e4 <am_hal_clkgen_status_get+0x30>
    d6b6:	b410      	push	{r4}
    d6b8:	f04f 2140 	mov.w	r1, #1073758208	; 0x40004000
    d6bc:	4603      	mov	r3, r0
    d6be:	698c      	ldr	r4, [r1, #24]
    d6c0:	4809      	ldr	r0, [pc, #36]	; (d6e8 <am_hal_clkgen_status_get+0x34>)
    d6c2:	4a0a      	ldr	r2, [pc, #40]	; (d6ec <am_hal_clkgen_status_get+0x38>)
    d6c4:	f014 0f01 	tst.w	r4, #1
    d6c8:	bf08      	it	eq
    d6ca:	4602      	moveq	r2, r0
    d6cc:	601a      	str	r2, [r3, #0]
    d6ce:	69ca      	ldr	r2, [r1, #28]
    d6d0:	f85d 4b04 	ldr.w	r4, [sp], #4
    d6d4:	f002 0101 	and.w	r1, r2, #1
    d6d8:	f3c2 0240 	ubfx	r2, r2, #1, #1
    d6dc:	2000      	movs	r0, #0
    d6de:	6059      	str	r1, [r3, #4]
    d6e0:	721a      	strb	r2, [r3, #8]
    d6e2:	4770      	bx	lr
    d6e4:	2006      	movs	r0, #6
    d6e6:	4770      	bx	lr
    d6e8:	02dc6c00 	.word	0x02dc6c00
    d6ec:	016e3600 	.word	0x016e3600

0000d6f0 <am_hal_ctimer_config_single>:
    d6f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d6f4:	b082      	sub	sp, #8
    d6f6:	460e      	mov	r6, r1
    d6f8:	4605      	mov	r5, r0
    d6fa:	4614      	mov	r4, r2
    d6fc:	f000 fc44 	bl	df88 <am_hal_interrupt_master_disable>
    d700:	4f20      	ldr	r7, [pc, #128]	; (d784 <am_hal_ctimer_config_single+0x94>)
    d702:	9001      	str	r0, [sp, #4]
    d704:	ea4f 1845 	mov.w	r8, r5, lsl #5
    d708:	f006 2308 	and.w	r3, r6, #134219776	; 0x8000800
    d70c:	f858 2007 	ldr.w	r2, [r8, r7]
    d710:	4313      	orrs	r3, r2
    d712:	f848 3007 	str.w	r3, [r8, r7]
    d716:	9801      	ldr	r0, [sp, #4]
    d718:	f000 fc3a 	bl	df90 <am_hal_interrupt_master_set>
    d71c:	f000 fc34 	bl	df88 <am_hal_interrupt_master_disable>
    d720:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
    d724:	9000      	str	r0, [sp, #0]
    d726:	f858 3007 	ldr.w	r3, [r8, r7]
    d72a:	d021      	beq.n	d770 <am_hal_ctimer_config_single+0x80>
    d72c:	ea23 0306 	bic.w	r3, r3, r6
    d730:	1c72      	adds	r2, r6, #1
    d732:	ea43 0304 	orr.w	r3, r3, r4
    d736:	d110      	bne.n	d75a <am_hal_ctimer_config_single+0x6a>
    d738:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    d73c:	f848 3007 	str.w	r3, [r8, r7]
    d740:	9800      	ldr	r0, [sp, #0]
    d742:	f000 fc25 	bl	df90 <am_hal_interrupt_master_set>
    d746:	2300      	movs	r3, #0
    d748:	480f      	ldr	r0, [pc, #60]	; (d788 <am_hal_ctimer_config_single+0x98>)
    d74a:	eb00 0545 	add.w	r5, r0, r5, lsl #1
    d74e:	f3c4 0444 	ubfx	r4, r4, #1, #5
    d752:	54ec      	strb	r4, [r5, r3]
    d754:	b002      	add	sp, #8
    d756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d75a:	f848 3007 	str.w	r3, [r8, r7]
    d75e:	9800      	ldr	r0, [sp, #0]
    d760:	f000 fc16 	bl	df90 <am_hal_interrupt_master_set>
    d764:	f64f 73ff 	movw	r3, #65535	; 0xffff
    d768:	429e      	cmp	r6, r3
    d76a:	d1f3      	bne.n	d754 <am_hal_ctimer_config_single+0x64>
    d76c:	2300      	movs	r3, #0
    d76e:	e7eb      	b.n	d748 <am_hal_ctimer_config_single+0x58>
    d770:	b29b      	uxth	r3, r3
    d772:	0424      	lsls	r4, r4, #16
    d774:	4323      	orrs	r3, r4
    d776:	f848 3007 	str.w	r3, [r8, r7]
    d77a:	9800      	ldr	r0, [sp, #0]
    d77c:	f000 fc08 	bl	df90 <am_hal_interrupt_master_set>
    d780:	2301      	movs	r3, #1
    d782:	e7e1      	b.n	d748 <am_hal_ctimer_config_single+0x58>
    d784:	4000800c 	.word	0x4000800c
    d788:	10001000 	.word	0x10001000

0000d78c <am_hal_ctimer_config_trigger>:
    d78c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d78e:	b083      	sub	sp, #12
    d790:	460d      	mov	r5, r1
    d792:	0144      	lsls	r4, r0, #5
    d794:	4616      	mov	r6, r2
    d796:	f000 fbf7 	bl	df88 <am_hal_interrupt_master_disable>
    d79a:	4f08      	ldr	r7, [pc, #32]	; (d7bc <am_hal_ctimer_config_trigger+0x30>)
    d79c:	9001      	str	r0, [sp, #4]
    d79e:	59e1      	ldr	r1, [r4, r7]
    d7a0:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
    d7a4:	bf08      	it	eq
    d7a6:	0436      	lsleq	r6, r6, #16
    d7a8:	ea21 0105 	bic.w	r1, r1, r5
    d7ac:	4331      	orrs	r1, r6
    d7ae:	51e1      	str	r1, [r4, r7]
    d7b0:	9801      	ldr	r0, [sp, #4]
    d7b2:	b003      	add	sp, #12
    d7b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    d7b8:	f000 bbea 	b.w	df90 <am_hal_interrupt_master_set>
    d7bc:	4000801c 	.word	0x4000801c

0000d7c0 <am_hal_ctimer_start>:
    d7c0:	b530      	push	{r4, r5, lr}
    d7c2:	b083      	sub	sp, #12
    d7c4:	460c      	mov	r4, r1
    d7c6:	4605      	mov	r5, r0
    d7c8:	f000 fbde 	bl	df88 <am_hal_interrupt_master_disable>
    d7cc:	ea4f 1c45 	mov.w	ip, r5, lsl #5
    d7d0:	4910      	ldr	r1, [pc, #64]	; (d814 <am_hal_ctimer_start+0x54>)
    d7d2:	9001      	str	r0, [sp, #4]
    d7d4:	f85c 3001 	ldr.w	r3, [ip, r1]
    d7d8:	f004 2208 	and.w	r2, r4, #134219776	; 0x8000800
    d7dc:	ea23 0202 	bic.w	r2, r3, r2
    d7e0:	f004 1301 	and.w	r3, r4, #65537	; 0x10001
    d7e4:	4313      	orrs	r3, r2
    d7e6:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    d7ea:	f84c 3001 	str.w	r3, [ip, r1]
    d7ee:	bf0c      	ite	eq
    d7f0:	f3c3 4444 	ubfxeq	r4, r3, #17, #5
    d7f4:	f3c3 0444 	ubfxne	r4, r3, #1, #5
    d7f8:	4b07      	ldr	r3, [pc, #28]	; (d818 <am_hal_ctimer_start+0x58>)
    d7fa:	9801      	ldr	r0, [sp, #4]
    d7fc:	bf0c      	ite	eq
    d7fe:	2201      	moveq	r2, #1
    d800:	2200      	movne	r2, #0
    d802:	eb03 0545 	add.w	r5, r3, r5, lsl #1
    d806:	54ac      	strb	r4, [r5, r2]
    d808:	b003      	add	sp, #12
    d80a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    d80e:	f000 bbbf 	b.w	df90 <am_hal_interrupt_master_set>
    d812:	bf00      	nop
    d814:	4000800c 	.word	0x4000800c
    d818:	10001000 	.word	0x10001000

0000d81c <am_hal_ctimer_clear>:
    d81c:	b530      	push	{r4, r5, lr}
    d81e:	b083      	sub	sp, #12
    d820:	0145      	lsls	r5, r0, #5
    d822:	460c      	mov	r4, r1
    d824:	f000 fbb0 	bl	df88 <am_hal_interrupt_master_disable>
    d828:	4b06      	ldr	r3, [pc, #24]	; (d844 <am_hal_ctimer_clear+0x28>)
    d82a:	9001      	str	r0, [sp, #4]
    d82c:	58e9      	ldr	r1, [r5, r3]
    d82e:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
    d832:	430c      	orrs	r4, r1
    d834:	50ec      	str	r4, [r5, r3]
    d836:	9801      	ldr	r0, [sp, #4]
    d838:	b003      	add	sp, #12
    d83a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    d83e:	f000 bba7 	b.w	df90 <am_hal_interrupt_master_set>
    d842:	bf00      	nop
    d844:	4000800c 	.word	0x4000800c

0000d848 <am_hal_ctimer_output_config>:
    d848:	2a32      	cmp	r2, #50	; 0x32
    d84a:	d84d      	bhi.n	d8e8 <am_hal_ctimer_output_config+0xa0>
    d84c:	2807      	cmp	r0, #7
    d84e:	d84b      	bhi.n	d8e8 <am_hal_ctimer_output_config+0xa0>
    d850:	2b03      	cmp	r3, #3
    d852:	d849      	bhi.n	d8e8 <am_hal_ctimer_output_config+0xa0>
    d854:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    d858:	f64f 74ff 	movw	r4, #65535	; 0xffff
    d85c:	42a1      	cmp	r1, r4
    d85e:	b083      	sub	sp, #12
    d860:	f04f 0800 	mov.w	r8, #0
    d864:	d005      	beq.n	d872 <am_hal_ctimer_output_config+0x2a>
    d866:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
    d86a:	d002      	beq.n	d872 <am_hal_ctimer_output_config+0x2a>
    d86c:	1c4c      	adds	r4, r1, #1
    d86e:	f040 80a7 	bne.w	d9c0 <am_hal_ctimer_output_config+0x178>
    d872:	4f8d      	ldr	r7, [pc, #564]	; (daa8 <am_hal_ctimer_output_config+0x260>)
    d874:	2400      	movs	r4, #0
    d876:	e003      	b.n	d880 <am_hal_ctimer_output_config+0x38>
    d878:	3401      	adds	r4, #1
    d87a:	2c20      	cmp	r4, #32
    d87c:	f000 80ac 	beq.w	d9d8 <am_hal_ctimer_output_config+0x190>
    d880:	f837 5b02 	ldrh.w	r5, [r7], #2
    d884:	f005 063f 	and.w	r6, r5, #63	; 0x3f
    d888:	42b2      	cmp	r2, r6
    d88a:	d1f5      	bne.n	d878 <am_hal_ctimer_output_config+0x30>
    d88c:	2e32      	cmp	r6, #50	; 0x32
    d88e:	f000 80a3 	beq.w	d9d8 <am_hal_ctimer_output_config+0x190>
    d892:	2805      	cmp	r0, #5
    d894:	d92a      	bls.n	d8ec <am_hal_ctimer_output_config+0xa4>
    d896:	f64f 72ff 	movw	r2, #65535	; 0xffff
    d89a:	4291      	cmp	r1, r2
    d89c:	d126      	bne.n	d8ec <am_hal_ctimer_output_config+0xa4>
    d89e:	2b01      	cmp	r3, #1
    d8a0:	d027      	beq.n	d8f2 <am_hal_ctimer_output_config+0xaa>
    d8a2:	d825      	bhi.n	d8f0 <am_hal_ctimer_output_config+0xa8>
    d8a4:	4a81      	ldr	r2, [pc, #516]	; (daac <am_hal_ctimer_output_config+0x264>)
    d8a6:	f812 1024 	ldrb.w	r1, [r2, r4, lsl #2]
    d8aa:	f001 0707 	and.w	r7, r1, #7
    d8ae:	42b8      	cmp	r0, r7
    d8b0:	f000 80ed 	beq.w	da8e <am_hal_ctimer_output_config+0x246>
    d8b4:	eb02 0184 	add.w	r1, r2, r4, lsl #2
    d8b8:	784f      	ldrb	r7, [r1, #1]
    d8ba:	f007 0c07 	and.w	ip, r7, #7
    d8be:	4560      	cmp	r0, ip
    d8c0:	ea4f 0184 	mov.w	r1, r4, lsl #2
    d8c4:	f000 80d8 	beq.w	da78 <am_hal_ctimer_output_config+0x230>
    d8c8:	1857      	adds	r7, r2, r1
    d8ca:	78bf      	ldrb	r7, [r7, #2]
    d8cc:	f007 0c07 	and.w	ip, r7, #7
    d8d0:	4560      	cmp	r0, ip
    d8d2:	f000 80c6 	beq.w	da62 <am_hal_ctimer_output_config+0x21a>
    d8d6:	440a      	add	r2, r1
    d8d8:	78d2      	ldrb	r2, [r2, #3]
    d8da:	f002 0107 	and.w	r1, r2, #7
    d8de:	4288      	cmp	r0, r1
    d8e0:	f000 80b4 	beq.w	da4c <am_hal_ctimer_output_config+0x204>
    d8e4:	2007      	movs	r0, #7
    d8e6:	e03e      	b.n	d966 <am_hal_ctimer_output_config+0x11e>
    d8e8:	2006      	movs	r0, #6
    d8ea:	4770      	bx	lr
    d8ec:	2b01      	cmp	r3, #1
    d8ee:	d93d      	bls.n	d96c <am_hal_ctimer_output_config+0x124>
    d8f0:	1e98      	subs	r0, r3, #2
    d8f2:	4b6f      	ldr	r3, [pc, #444]	; (dab0 <am_hal_ctimer_output_config+0x268>)
    d8f4:	fba3 2304 	umull	r2, r3, r3, r4
    d8f8:	08db      	lsrs	r3, r3, #3
    d8fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    d8fe:	eba4 0343 	sub.w	r3, r4, r3, lsl #1
    d902:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    d906:	2b04      	cmp	r3, #4
    d908:	bf88      	it	hi
    d90a:	3201      	addhi	r2, #1
    d90c:	f04f 0907 	mov.w	r9, #7
    d910:	fa00 f702 	lsl.w	r7, r0, r2
    d914:	fa09 f902 	lsl.w	r9, r9, r2
    d918:	f000 fb36 	bl	df88 <am_hal_interrupt_master_disable>
    d91c:	2c09      	cmp	r4, #9
    d91e:	4b65      	ldr	r3, [pc, #404]	; (dab4 <am_hal_ctimer_output_config+0x26c>)
    d920:	9001      	str	r0, [sp, #4]
    d922:	d84f      	bhi.n	d9c4 <am_hal_ctimer_output_config+0x17c>
    d924:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    d928:	ea22 0209 	bic.w	r2, r2, r9
    d92c:	433a      	orrs	r2, r7
    d92e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    d932:	4a61      	ldr	r2, [pc, #388]	; (dab8 <am_hal_ctimer_output_config+0x270>)
    d934:	2301      	movs	r3, #1
    d936:	40a3      	lsls	r3, r4
    d938:	f8d2 4118 	ldr.w	r4, [r2, #280]	; 0x118
    d93c:	ea24 0403 	bic.w	r4, r4, r3
    d940:	f8c2 4118 	str.w	r4, [r2, #280]	; 0x118
    d944:	9801      	ldr	r0, [sp, #4]
    d946:	f000 fb23 	bl	df90 <am_hal_interrupt_master_set>
    d94a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    d94c:	f3c5 2502 	ubfx	r5, r5, #8, #3
    d950:	f003 0303 	and.w	r3, r3, #3
    d954:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    d958:	f365 080f 	bfi	r8, r5, #0, #16
    d95c:	4641      	mov	r1, r8
    d95e:	4630      	mov	r0, r6
    d960:	f000 f998 	bl	dc94 <am_hal_gpio_pinconfig>
    d964:	2000      	movs	r0, #0
    d966:	b003      	add	sp, #12
    d968:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    d96c:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
    d970:	d152      	bne.n	da18 <am_hal_ctimer_output_config+0x1d0>
    d972:	4a4e      	ldr	r2, [pc, #312]	; (daac <am_hal_ctimer_output_config+0x264>)
    d974:	f812 1024 	ldrb.w	r1, [r2, r4, lsl #2]
    d978:	f001 0707 	and.w	r7, r1, #7
    d97c:	42b8      	cmp	r0, r7
    d97e:	d041      	beq.n	da04 <am_hal_ctimer_output_config+0x1bc>
    d980:	eb02 0184 	add.w	r1, r2, r4, lsl #2
    d984:	784f      	ldrb	r7, [r1, #1]
    d986:	f007 0c07 	and.w	ip, r7, #7
    d98a:	4560      	cmp	r0, ip
    d98c:	ea4f 0184 	mov.w	r1, r4, lsl #2
    d990:	d052      	beq.n	da38 <am_hal_ctimer_output_config+0x1f0>
    d992:	1857      	adds	r7, r2, r1
    d994:	78bf      	ldrb	r7, [r7, #2]
    d996:	f007 0c07 	and.w	ip, r7, #7
    d99a:	4560      	cmp	r0, ip
    d99c:	d042      	beq.n	da24 <am_hal_ctimer_output_config+0x1dc>
    d99e:	440a      	add	r2, r1
    d9a0:	78d2      	ldrb	r2, [r2, #3]
    d9a2:	f002 0107 	and.w	r1, r2, #7
    d9a6:	4288      	cmp	r0, r1
    d9a8:	d19c      	bne.n	d8e4 <am_hal_ctimer_output_config+0x9c>
    d9aa:	f3c2 1100 	ubfx	r1, r2, #4, #1
    d9ae:	0712      	lsls	r2, r2, #28
    d9b0:	f003 0301 	and.w	r3, r3, #1
    d9b4:	d596      	bpl.n	d8e4 <am_hal_ctimer_output_config+0x9c>
    d9b6:	4299      	cmp	r1, r3
    d9b8:	d194      	bne.n	d8e4 <am_hal_ctimer_output_config+0x9c>
    d9ba:	2003      	movs	r0, #3
    d9bc:	3002      	adds	r0, #2
    d9be:	e798      	b.n	d8f2 <am_hal_ctimer_output_config+0xaa>
    d9c0:	2006      	movs	r0, #6
    d9c2:	e7d0      	b.n	d966 <am_hal_ctimer_output_config+0x11e>
    d9c4:	2c13      	cmp	r4, #19
    d9c6:	d80b      	bhi.n	d9e0 <am_hal_ctimer_output_config+0x198>
    d9c8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    d9cc:	ea22 0209 	bic.w	r2, r2, r9
    d9d0:	433a      	orrs	r2, r7
    d9d2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    d9d6:	e7ac      	b.n	d932 <am_hal_ctimer_output_config+0xea>
    d9d8:	2005      	movs	r0, #5
    d9da:	b003      	add	sp, #12
    d9dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    d9e0:	2c1d      	cmp	r4, #29
    d9e2:	d807      	bhi.n	d9f4 <am_hal_ctimer_output_config+0x1ac>
    d9e4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    d9e8:	ea22 0209 	bic.w	r2, r2, r9
    d9ec:	433a      	orrs	r2, r7
    d9ee:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    d9f2:	e79e      	b.n	d932 <am_hal_ctimer_output_config+0xea>
    d9f4:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    d9f8:	ea22 0209 	bic.w	r2, r2, r9
    d9fc:	433a      	orrs	r2, r7
    d9fe:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    da02:	e796      	b.n	d932 <am_hal_ctimer_output_config+0xea>
    da04:	f3c1 1c00 	ubfx	ip, r1, #4, #1
    da08:	0709      	lsls	r1, r1, #28
    da0a:	f003 0701 	and.w	r7, r3, #1
    da0e:	d5b7      	bpl.n	d980 <am_hal_ctimer_output_config+0x138>
    da10:	45bc      	cmp	ip, r7
    da12:	d1b5      	bne.n	d980 <am_hal_ctimer_output_config+0x138>
    da14:	2000      	movs	r0, #0
    da16:	e7d1      	b.n	d9bc <am_hal_ctimer_output_config+0x174>
    da18:	f64f 72ff 	movw	r2, #65535	; 0xffff
    da1c:	4291      	cmp	r1, r2
    da1e:	f47f af61 	bne.w	d8e4 <am_hal_ctimer_output_config+0x9c>
    da22:	e73f      	b.n	d8a4 <am_hal_ctimer_output_config+0x5c>
    da24:	f3c7 1e00 	ubfx	lr, r7, #4, #1
    da28:	073f      	lsls	r7, r7, #28
    da2a:	f003 0c01 	and.w	ip, r3, #1
    da2e:	d5b6      	bpl.n	d99e <am_hal_ctimer_output_config+0x156>
    da30:	45e6      	cmp	lr, ip
    da32:	d1b4      	bne.n	d99e <am_hal_ctimer_output_config+0x156>
    da34:	2002      	movs	r0, #2
    da36:	e7c1      	b.n	d9bc <am_hal_ctimer_output_config+0x174>
    da38:	f3c7 1e00 	ubfx	lr, r7, #4, #1
    da3c:	073f      	lsls	r7, r7, #28
    da3e:	f003 0c01 	and.w	ip, r3, #1
    da42:	d5a6      	bpl.n	d992 <am_hal_ctimer_output_config+0x14a>
    da44:	45e6      	cmp	lr, ip
    da46:	d1a4      	bne.n	d992 <am_hal_ctimer_output_config+0x14a>
    da48:	2001      	movs	r0, #1
    da4a:	e7b7      	b.n	d9bc <am_hal_ctimer_output_config+0x174>
    da4c:	0710      	lsls	r0, r2, #28
    da4e:	f003 0301 	and.w	r3, r3, #1
    da52:	f3c2 1100 	ubfx	r1, r2, #4, #1
    da56:	f53f af45 	bmi.w	d8e4 <am_hal_ctimer_output_config+0x9c>
    da5a:	428b      	cmp	r3, r1
    da5c:	f47f af42 	bne.w	d8e4 <am_hal_ctimer_output_config+0x9c>
    da60:	e7ab      	b.n	d9ba <am_hal_ctimer_output_config+0x172>
    da62:	f3c7 1e00 	ubfx	lr, r7, #4, #1
    da66:	073f      	lsls	r7, r7, #28
    da68:	f003 0c01 	and.w	ip, r3, #1
    da6c:	f53f af33 	bmi.w	d8d6 <am_hal_ctimer_output_config+0x8e>
    da70:	45e6      	cmp	lr, ip
    da72:	f47f af30 	bne.w	d8d6 <am_hal_ctimer_output_config+0x8e>
    da76:	e7dd      	b.n	da34 <am_hal_ctimer_output_config+0x1ec>
    da78:	f3c7 1e00 	ubfx	lr, r7, #4, #1
    da7c:	073f      	lsls	r7, r7, #28
    da7e:	f003 0c01 	and.w	ip, r3, #1
    da82:	f53f af21 	bmi.w	d8c8 <am_hal_ctimer_output_config+0x80>
    da86:	45e6      	cmp	lr, ip
    da88:	f47f af1e 	bne.w	d8c8 <am_hal_ctimer_output_config+0x80>
    da8c:	e7dc      	b.n	da48 <am_hal_ctimer_output_config+0x200>
    da8e:	f3c1 1c00 	ubfx	ip, r1, #4, #1
    da92:	f011 0108 	ands.w	r1, r1, #8
    da96:	f003 0701 	and.w	r7, r3, #1
    da9a:	f47f af0b 	bne.w	d8b4 <am_hal_ctimer_output_config+0x6c>
    da9e:	45bc      	cmp	ip, r7
    daa0:	f47f af08 	bne.w	d8b4 <am_hal_ctimer_output_config+0x6c>
    daa4:	e7b6      	b.n	da14 <am_hal_ctimer_output_config+0x1cc>
    daa6:	bf00      	nop
    daa8:	0000e814 	.word	0x0000e814
    daac:	0000e854 	.word	0x0000e854
    dab0:	cccccccd 	.word	0xcccccccd
    dab4:	40008000 	.word	0x40008000
    dab8:	40010000 	.word	0x40010000

0000dabc <am_hal_ctimer_compare_set>:
    dabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    dac0:	460e      	mov	r6, r1
    dac2:	b082      	sub	sp, #8
    dac4:	3101      	adds	r1, #1
    dac6:	ea4f 1540 	mov.w	r5, r0, lsl #5
    daca:	bf0c      	ite	eq
    dacc:	0c1f      	lsreq	r7, r3, #16
    dace:	b29f      	uxthne	r7, r3
    dad0:	4692      	mov	sl, r2
    dad2:	461c      	mov	r4, r3
    dad4:	f000 fa58 	bl	df88 <am_hal_interrupt_master_disable>
    dad8:	f8df 805c 	ldr.w	r8, [pc, #92]	; db38 <am_hal_ctimer_compare_set+0x7c>
    dadc:	f8df 905c 	ldr.w	r9, [pc, #92]	; db3c <am_hal_ctimer_compare_set+0x80>
    dae0:	9001      	str	r0, [sp, #4]
    dae2:	f1ba 0f01 	cmp.w	sl, #1
    dae6:	f855 3008 	ldr.w	r3, [r5, r8]
    daea:	f855 1009 	ldr.w	r1, [r5, r9]
    daee:	d01a      	beq.n	db26 <am_hal_ctimer_compare_set+0x6a>
    daf0:	4a10      	ldr	r2, [pc, #64]	; (db34 <am_hal_ctimer_compare_set+0x78>)
    daf2:	b2a4      	uxth	r4, r4
    daf4:	4013      	ands	r3, r2
    daf6:	4011      	ands	r1, r2
    daf8:	431c      	orrs	r4, r3
    dafa:	4339      	orrs	r1, r7
    dafc:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
    db00:	d009      	beq.n	db16 <am_hal_ctimer_compare_set+0x5a>
    db02:	3601      	adds	r6, #1
    db04:	f845 4008 	str.w	r4, [r5, r8]
    db08:	d005      	beq.n	db16 <am_hal_ctimer_compare_set+0x5a>
    db0a:	9801      	ldr	r0, [sp, #4]
    db0c:	b002      	add	sp, #8
    db0e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    db12:	f000 ba3d 	b.w	df90 <am_hal_interrupt_master_set>
    db16:	f845 1009 	str.w	r1, [r5, r9]
    db1a:	9801      	ldr	r0, [sp, #4]
    db1c:	b002      	add	sp, #8
    db1e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    db22:	f000 ba35 	b.w	df90 <am_hal_interrupt_master_set>
    db26:	b29b      	uxth	r3, r3
    db28:	b289      	uxth	r1, r1
    db2a:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
    db2e:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
    db32:	e7e3      	b.n	dafc <am_hal_ctimer_compare_set+0x40>
    db34:	ffff0000 	.word	0xffff0000
    db38:	40008004 	.word	0x40008004
    db3c:	40008008 	.word	0x40008008

0000db40 <am_hal_ctimer_period_set>:
    db40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    db44:	b082      	sub	sp, #8
    db46:	0145      	lsls	r5, r0, #5
    db48:	460e      	mov	r6, r1
    db4a:	4614      	mov	r4, r2
    db4c:	461f      	mov	r7, r3
    db4e:	f000 fa1b 	bl	df88 <am_hal_interrupt_master_disable>
    db52:	f8df 809c 	ldr.w	r8, [pc, #156]	; dbf0 <am_hal_ctimer_period_set+0xb0>
    db56:	9001      	str	r0, [sp, #4]
    db58:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
    db5c:	f855 2008 	ldr.w	r2, [r5, r8]
    db60:	4821      	ldr	r0, [pc, #132]	; (dbe8 <am_hal_ctimer_period_set+0xa8>)
    db62:	d02f      	beq.n	dbc4 <am_hal_ctimer_period_set+0x84>
    db64:	f402 72c0 	and.w	r2, r2, #384	; 0x180
    db68:	2a80      	cmp	r2, #128	; 0x80
    db6a:	d019      	beq.n	dba0 <am_hal_ctimer_period_set+0x60>
    db6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
    db70:	2100      	movs	r1, #0
    db72:	4296      	cmp	r6, r2
    db74:	460b      	mov	r3, r1
    db76:	d01c      	beq.n	dbb2 <am_hal_ctimer_period_set+0x72>
    db78:	4a1c      	ldr	r2, [pc, #112]	; (dbec <am_hal_ctimer_period_set+0xac>)
    db7a:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
    db7e:	eb05 0702 	add.w	r7, r5, r2
    db82:	d027      	beq.n	dbd4 <am_hal_ctimer_period_set+0x94>
    db84:	0c1b      	lsrs	r3, r3, #16
    db86:	041b      	lsls	r3, r3, #16
    db88:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
    db8c:	b2a4      	uxth	r4, r4
    db8e:	4321      	orrs	r1, r4
    db90:	5029      	str	r1, [r5, r0]
    db92:	50ab      	str	r3, [r5, r2]
    db94:	9801      	ldr	r0, [sp, #4]
    db96:	b002      	add	sp, #8
    db98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    db9c:	f000 b9f8 	b.w	df90 <am_hal_interrupt_master_set>
    dba0:	f64f 72ff 	movw	r2, #65535	; 0xffff
    dba4:	4296      	cmp	r6, r2
    dba6:	ea4f 4104 	mov.w	r1, r4, lsl #16
    dbaa:	4623      	mov	r3, r4
    dbac:	eba4 0407 	sub.w	r4, r4, r7
    dbb0:	d1e2      	bne.n	db78 <am_hal_ctimer_period_set+0x38>
    dbb2:	b2a4      	uxth	r4, r4
    dbb4:	4321      	orrs	r1, r4
    dbb6:	5029      	str	r1, [r5, r0]
    dbb8:	9801      	ldr	r0, [sp, #4]
    dbba:	b002      	add	sp, #8
    dbbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    dbc0:	f000 b9e6 	b.w	df90 <am_hal_interrupt_master_set>
    dbc4:	0c12      	lsrs	r2, r2, #16
    dbc6:	f402 72c0 	and.w	r2, r2, #384	; 0x180
    dbca:	2a80      	cmp	r2, #128	; 0x80
    dbcc:	d0e8      	beq.n	dba0 <am_hal_ctimer_period_set+0x60>
    dbce:	4f07      	ldr	r7, [pc, #28]	; (dbec <am_hal_ctimer_period_set+0xac>)
    dbd0:	2100      	movs	r1, #0
    dbd2:	442f      	add	r7, r5
    dbd4:	b2a4      	uxth	r4, r4
    dbd6:	4321      	orrs	r1, r4
    dbd8:	6039      	str	r1, [r7, #0]
    dbda:	9801      	ldr	r0, [sp, #4]
    dbdc:	b002      	add	sp, #8
    dbde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    dbe2:	f000 b9d5 	b.w	df90 <am_hal_interrupt_master_set>
    dbe6:	bf00      	nop
    dbe8:	40008004 	.word	0x40008004
    dbec:	40008008 	.word	0x40008008
    dbf0:	4000800c 	.word	0x4000800c

0000dbf4 <am_hal_flash_delay>:
    dbf4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    dbf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    dbfa:	075b      	lsls	r3, r3, #29
    dbfc:	bf46      	itte	mi
    dbfe:	0040      	lslmi	r0, r0, #1
    dc00:	230e      	movmi	r3, #14
    dc02:	230b      	movpl	r3, #11
    dc04:	4298      	cmp	r0, r3
    dc06:	d902      	bls.n	dc0e <am_hal_flash_delay+0x1a>
    dc08:	4a01      	ldr	r2, [pc, #4]	; (dc10 <am_hal_flash_delay+0x1c>)
    dc0a:	1ac0      	subs	r0, r0, r3
    dc0c:	4710      	bx	r2
    dc0e:	4770      	bx	lr
    dc10:	0800009d 	.word	0x0800009d

0000dc14 <am_hal_flash_delay_status_check>:
    dc14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dc18:	f89d c020 	ldrb.w	ip, [sp, #32]
    dc1c:	f8df 805c 	ldr.w	r8, [pc, #92]	; dc7c <am_hal_flash_delay_status_check+0x68>
    dc20:	4604      	mov	r4, r0
    dc22:	460d      	mov	r5, r1
    dc24:	4616      	mov	r6, r2
    dc26:	461f      	mov	r7, r3
    dc28:	f04f 2940 	mov.w	r9, #1073758208	; 0x40004000
    dc2c:	f1bc 0f00 	cmp.w	ip, #0
    dc30:	d00a      	beq.n	dc48 <am_hal_flash_delay_status_check+0x34>
    dc32:	e01a      	b.n	dc6a <am_hal_flash_delay_status_check+0x56>
    dc34:	b1f4      	cbz	r4, dc74 <am_hal_flash_delay_status_check+0x60>
    dc36:	f8d9 3034 	ldr.w	r3, [r9, #52]	; 0x34
    dc3a:	f013 0f04 	tst.w	r3, #4
    dc3e:	bf0c      	ite	eq
    dc40:	2005      	moveq	r0, #5
    dc42:	2012      	movne	r0, #18
    dc44:	3c01      	subs	r4, #1
    dc46:	47c0      	blx	r8
    dc48:	6828      	ldr	r0, [r5, #0]
    dc4a:	4030      	ands	r0, r6
    dc4c:	42b8      	cmp	r0, r7
    dc4e:	d0f1      	beq.n	dc34 <am_hal_flash_delay_status_check+0x20>
    dc50:	2000      	movs	r0, #0
    dc52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    dc56:	b16c      	cbz	r4, dc74 <am_hal_flash_delay_status_check+0x60>
    dc58:	f8d9 3034 	ldr.w	r3, [r9, #52]	; 0x34
    dc5c:	f013 0f04 	tst.w	r3, #4
    dc60:	bf0c      	ite	eq
    dc62:	2005      	moveq	r0, #5
    dc64:	2012      	movne	r0, #18
    dc66:	3c01      	subs	r4, #1
    dc68:	47c0      	blx	r8
    dc6a:	6828      	ldr	r0, [r5, #0]
    dc6c:	4030      	ands	r0, r6
    dc6e:	42b8      	cmp	r0, r7
    dc70:	d1f1      	bne.n	dc56 <am_hal_flash_delay_status_check+0x42>
    dc72:	e7ed      	b.n	dc50 <am_hal_flash_delay_status_check+0x3c>
    dc74:	2004      	movs	r0, #4
    dc76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    dc7a:	bf00      	nop
    dc7c:	0800009d 	.word	0x0800009d

0000dc80 <am_hal_flash_load_ui32>:
    dc80:	4b00      	ldr	r3, [pc, #0]	; (dc84 <am_hal_flash_load_ui32+0x4>)
    dc82:	4718      	bx	r3
    dc84:	08000075 	.word	0x08000075

0000dc88 <am_hal_flash_store_ui32>:
    dc88:	4b01      	ldr	r3, [pc, #4]	; (dc90 <am_hal_flash_store_ui32+0x8>)
    dc8a:	f043 0301 	orr.w	r3, r3, #1
    dc8e:	4718      	bx	r3
    dc90:	10001010 	.word	0x10001010

0000dc94 <am_hal_gpio_pinconfig>:
    dc94:	2831      	cmp	r0, #49	; 0x31
    dc96:	f200 80c3 	bhi.w	de20 <am_hal_gpio_pinconfig+0x18c>
    dc9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dc9e:	4604      	mov	r4, r0
    dca0:	f011 07e0 	ands.w	r7, r1, #224	; 0xe0
    dca4:	f001 0007 	and.w	r0, r1, #7
    dca8:	b085      	sub	sp, #20
    dcaa:	f3c1 03c1 	ubfx	r3, r1, #3, #2
    dcae:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    dcb2:	d00f      	beq.n	dcd4 <am_hal_gpio_pinconfig+0x40>
    dcb4:	f3c1 1642 	ubfx	r6, r1, #5, #3
    dcb8:	1db5      	adds	r5, r6, #6
    dcba:	f005 0507 	and.w	r5, r5, #7
    dcbe:	2d03      	cmp	r5, #3
    dcc0:	f042 0201 	orr.w	r2, r2, #1
    dcc4:	f240 80ae 	bls.w	de24 <am_hal_gpio_pinconfig+0x190>
    dcc8:	2fc0      	cmp	r7, #192	; 0xc0
    dcca:	f000 80e1 	beq.w	de90 <am_hal_gpio_pinconfig+0x1fc>
    dcce:	2f20      	cmp	r7, #32
    dcd0:	f000 80e3 	beq.w	de9a <am_hal_gpio_pinconfig+0x206>
    dcd4:	b163      	cbz	r3, dcf0 <am_hal_gpio_pinconfig+0x5c>
    dcd6:	2b01      	cmp	r3, #1
    dcd8:	f000 80d3 	beq.w	de82 <am_hal_gpio_pinconfig+0x1ee>
    dcdc:	2b02      	cmp	r3, #2
    dcde:	f040 80c9 	bne.w	de74 <am_hal_gpio_pinconfig+0x1e0>
    dce2:	4b79      	ldr	r3, [pc, #484]	; (dec8 <am_hal_gpio_pinconfig+0x234>)
    dce4:	5d1b      	ldrb	r3, [r3, r4]
    dce6:	075b      	lsls	r3, r3, #29
    dce8:	f140 80c4 	bpl.w	de74 <am_hal_gpio_pinconfig+0x1e0>
    dcec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    dcf0:	4b76      	ldr	r3, [pc, #472]	; (decc <am_hal_gpio_pinconfig+0x238>)
    dcf2:	5d1b      	ldrb	r3, [r3, r4]
    dcf4:	4103      	asrs	r3, r0
    dcf6:	005b      	lsls	r3, r3, #1
    dcf8:	f003 0302 	and.w	r3, r3, #2
    dcfc:	4313      	orrs	r3, r2
    dcfe:	4a74      	ldr	r2, [pc, #464]	; (ded0 <am_hal_gpio_pinconfig+0x23c>)
    dd00:	5d12      	ldrb	r2, [r2, r4]
    dd02:	4282      	cmp	r2, r0
    dd04:	f000 8099 	beq.w	de3a <am_hal_gpio_pinconfig+0x1a6>
    dd08:	f3c1 3000 	ubfx	r0, r1, #12, #1
    dd0c:	f3c1 2581 	ubfx	r5, r1, #10, #2
    dd10:	f3c1 3280 	ubfx	r2, r1, #14, #1
    dd14:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
    dd18:	0a88      	lsrs	r0, r1, #10
    dd1a:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    dd1e:	f000 0008 	and.w	r0, r0, #8
    dd22:	4302      	orrs	r2, r0
    dd24:	f3c1 2007 	ubfx	r0, r1, #8, #8
    dd28:	f000 050c 	and.w	r5, r0, #12
    dd2c:	2d04      	cmp	r5, #4
    dd2e:	f000 80a5 	beq.w	de7c <am_hal_gpio_pinconfig+0x1e8>
    dd32:	4d68      	ldr	r5, [pc, #416]	; (ded4 <am_hal_gpio_pinconfig+0x240>)
    dd34:	682d      	ldr	r5, [r5, #0]
    dd36:	eba1 0805 	sub.w	r8, r1, r5
    dd3a:	fab8 f888 	clz	r8, r8
    dd3e:	ea4f 1858 	mov.w	r8, r8, lsr #5
    dd42:	f010 0f60 	tst.w	r0, #96	; 0x60
    dd46:	bf04      	itt	eq
    dd48:	f3c1 30c0 	ubfxeq	r0, r1, #15, #1
    dd4c:	f360 0200 	bfieq	r2, r0, #0, #1
    dd50:	00a0      	lsls	r0, r4, #2
    dd52:	f3c1 2101 	ubfx	r1, r1, #8, #2
    dd56:	2902      	cmp	r1, #2
    dd58:	d05c      	beq.n	de14 <am_hal_gpio_pinconfig+0x180>
    dd5a:	2903      	cmp	r1, #3
    dd5c:	d058      	beq.n	de10 <am_hal_gpio_pinconfig+0x17c>
    dd5e:	2901      	cmp	r1, #1
    dd60:	ea4f 01c4 	mov.w	r1, r4, lsl #3
    dd64:	bf08      	it	eq
    dd66:	f043 0304 	orreq.w	r3, r3, #4
    dd6a:	f001 0118 	and.w	r1, r1, #24
    dd6e:	2700      	movs	r7, #0
    dd70:	f000 001c 	and.w	r0, r0, #28
    dd74:	fa02 f600 	lsl.w	r6, r2, r0
    dd78:	220f      	movs	r2, #15
    dd7a:	4082      	lsls	r2, r0
    dd7c:	43d2      	mvns	r2, r2
    dd7e:	f04f 09ff 	mov.w	r9, #255	; 0xff
    dd82:	fa03 f501 	lsl.w	r5, r3, r1
    dd86:	fa09 f901 	lsl.w	r9, r9, r1
    dd8a:	9201      	str	r2, [sp, #4]
    dd8c:	f000 f8fc 	bl	df88 <am_hal_interrupt_master_disable>
    dd90:	f024 0a03 	bic.w	sl, r4, #3
    dd94:	ea4f 0b54 	mov.w	fp, r4, lsr #1
    dd98:	f10a 4c80 	add.w	ip, sl, #1073741824	; 0x40000000
    dd9c:	4b4e      	ldr	r3, [pc, #312]	; (ded8 <am_hal_gpio_pinconfig+0x244>)
    dd9e:	494f      	ldr	r1, [pc, #316]	; (dedc <am_hal_gpio_pinconfig+0x248>)
    dda0:	9a01      	ldr	r2, [sp, #4]
    dda2:	9003      	str	r0, [sp, #12]
    dda4:	ea6f 0909 	mvn.w	r9, r9
    dda8:	f02b 0b03 	bic.w	fp, fp, #3
    ddac:	f50c 3c80 	add.w	ip, ip, #65536	; 0x10000
    ddb0:	f1b8 0f00 	cmp.w	r8, #0
    ddb4:	d00b      	beq.n	ddce <am_hal_gpio_pinconfig+0x13a>
    ddb6:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    ddba:	f004 081f 	and.w	r8, r4, #31
    ddbe:	4848      	ldr	r0, [pc, #288]	; (dee0 <am_hal_gpio_pinconfig+0x24c>)
    ddc0:	f00e 0e04 	and.w	lr, lr, #4
    ddc4:	2401      	movs	r4, #1
    ddc6:	fa04 f408 	lsl.w	r4, r4, r8
    ddca:	f84e 4000 	str.w	r4, [lr, r0]
    ddce:	4845      	ldr	r0, [pc, #276]	; (dee4 <am_hal_gpio_pinconfig+0x250>)
    ddd0:	2473      	movs	r4, #115	; 0x73
    ddd2:	6604      	str	r4, [r0, #96]	; 0x60
    ddd4:	f8dc 4000 	ldr.w	r4, [ip]
    ddd8:	ea04 0409 	and.w	r4, r4, r9
    dddc:	4325      	orrs	r5, r4
    ddde:	f8cc 5000 	str.w	r5, [ip]
    dde2:	f85b 4003 	ldr.w	r4, [fp, r3]
    dde6:	4022      	ands	r2, r4
    dde8:	4332      	orrs	r2, r6
    ddea:	f84b 2003 	str.w	r2, [fp, r3]
    ddee:	f85a 3001 	ldr.w	r3, [sl, r1]
    ddf2:	ea03 0909 	and.w	r9, r3, r9
    ddf6:	2400      	movs	r4, #0
    ddf8:	ea49 0707 	orr.w	r7, r9, r7
    ddfc:	f84a 7001 	str.w	r7, [sl, r1]
    de00:	6604      	str	r4, [r0, #96]	; 0x60
    de02:	9803      	ldr	r0, [sp, #12]
    de04:	f000 f8c4 	bl	df90 <am_hal_interrupt_master_set>
    de08:	4620      	mov	r0, r4
    de0a:	b005      	add	sp, #20
    de0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de10:	f043 0304 	orr.w	r3, r3, #4
    de14:	00e1      	lsls	r1, r4, #3
    de16:	f001 0118 	and.w	r1, r1, #24
    de1a:	2701      	movs	r7, #1
    de1c:	408f      	lsls	r7, r1
    de1e:	e7a7      	b.n	dd70 <am_hal_gpio_pinconfig+0xdc>
    de20:	2006      	movs	r0, #6
    de22:	4770      	bx	lr
    de24:	4d28      	ldr	r5, [pc, #160]	; (dec8 <am_hal_gpio_pinconfig+0x234>)
    de26:	5d2d      	ldrb	r5, [r5, r4]
    de28:	3e02      	subs	r6, #2
    de2a:	ea42 1286 	orr.w	r2, r2, r6, lsl #6
    de2e:	07ee      	lsls	r6, r5, #31
    de30:	d536      	bpl.n	dea0 <am_hal_gpio_pinconfig+0x20c>
    de32:	2b00      	cmp	r3, #0
    de34:	f43f af5c 	beq.w	dcf0 <am_hal_gpio_pinconfig+0x5c>
    de38:	e74d      	b.n	dcd6 <am_hal_gpio_pinconfig+0x42>
    de3a:	f3c1 4202 	ubfx	r2, r1, #16, #3
    de3e:	2a07      	cmp	r2, #7
    de40:	d030      	beq.n	dea4 <am_hal_gpio_pinconfig+0x210>
    de42:	4d29      	ldr	r5, [pc, #164]	; (dee8 <am_hal_gpio_pinconfig+0x254>)
    de44:	f3c1 40c1 	ubfx	r0, r1, #19, #2
    de48:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
    de4c:	f815 0024 	ldrb.w	r0, [r5, r4, lsl #2]
    de50:	4290      	cmp	r0, r2
    de52:	d029      	beq.n	dea8 <am_hal_gpio_pinconfig+0x214>
    de54:	eb05 0584 	add.w	r5, r5, r4, lsl #2
    de58:	00a0      	lsls	r0, r4, #2
    de5a:	786e      	ldrb	r6, [r5, #1]
    de5c:	4296      	cmp	r6, r2
    de5e:	d02d      	beq.n	debc <am_hal_gpio_pinconfig+0x228>
    de60:	78ae      	ldrb	r6, [r5, #2]
    de62:	4296      	cmp	r6, r2
    de64:	d02c      	beq.n	dec0 <am_hal_gpio_pinconfig+0x22c>
    de66:	78ed      	ldrb	r5, [r5, #3]
    de68:	4295      	cmp	r5, r2
    de6a:	d02b      	beq.n	dec4 <am_hal_gpio_pinconfig+0x230>
    de6c:	481f      	ldr	r0, [pc, #124]	; (deec <am_hal_gpio_pinconfig+0x258>)
    de6e:	b005      	add	sp, #20
    de70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de74:	481e      	ldr	r0, [pc, #120]	; (def0 <am_hal_gpio_pinconfig+0x25c>)
    de76:	b005      	add	sp, #20
    de78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de7c:	f04f 0801 	mov.w	r8, #1
    de80:	e75f      	b.n	dd42 <am_hal_gpio_pinconfig+0xae>
    de82:	4b11      	ldr	r3, [pc, #68]	; (dec8 <am_hal_gpio_pinconfig+0x234>)
    de84:	5d1b      	ldrb	r3, [r3, r4]
    de86:	079d      	lsls	r5, r3, #30
    de88:	d5f4      	bpl.n	de74 <am_hal_gpio_pinconfig+0x1e0>
    de8a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    de8e:	e72f      	b.n	dcf0 <am_hal_gpio_pinconfig+0x5c>
    de90:	2c14      	cmp	r4, #20
    de92:	f43f af1f 	beq.w	dcd4 <am_hal_gpio_pinconfig+0x40>
    de96:	4817      	ldr	r0, [pc, #92]	; (def4 <am_hal_gpio_pinconfig+0x260>)
    de98:	e7b7      	b.n	de0a <am_hal_gpio_pinconfig+0x176>
    de9a:	2c14      	cmp	r4, #20
    de9c:	f47f af1a 	bne.w	dcd4 <am_hal_gpio_pinconfig+0x40>
    dea0:	4815      	ldr	r0, [pc, #84]	; (def8 <am_hal_gpio_pinconfig+0x264>)
    dea2:	e7b2      	b.n	de0a <am_hal_gpio_pinconfig+0x176>
    dea4:	4815      	ldr	r0, [pc, #84]	; (defc <am_hal_gpio_pinconfig+0x268>)
    dea6:	e7b0      	b.n	de0a <am_hal_gpio_pinconfig+0x176>
    dea8:	2200      	movs	r2, #0
    deaa:	00a0      	lsls	r0, r4, #2
    deac:	0052      	lsls	r2, r2, #1
    deae:	f3c1 5540 	ubfx	r5, r1, #21, #1
    deb2:	ea42 02c5 	orr.w	r2, r2, r5, lsl #3
    deb6:	f04f 0800 	mov.w	r8, #0
    deba:	e74a      	b.n	dd52 <am_hal_gpio_pinconfig+0xbe>
    debc:	2201      	movs	r2, #1
    debe:	e7f5      	b.n	deac <am_hal_gpio_pinconfig+0x218>
    dec0:	2202      	movs	r2, #2
    dec2:	e7f3      	b.n	deac <am_hal_gpio_pinconfig+0x218>
    dec4:	2203      	movs	r2, #3
    dec6:	e7f1      	b.n	deac <am_hal_gpio_pinconfig+0x218>
    dec8:	0000e8dc 	.word	0x0000e8dc
    decc:	0000e910 	.word	0x0000e910
    ded0:	0000ea0c 	.word	0x0000ea0c
    ded4:	0000e8d4 	.word	0x0000e8d4
    ded8:	40010040 	.word	0x40010040
    dedc:	400100e0 	.word	0x400100e0
    dee0:	400100b4 	.word	0x400100b4
    dee4:	40010000 	.word	0x40010000
    dee8:	0000e944 	.word	0x0000e944
    deec:	08000104 	.word	0x08000104
    def0:	08000102 	.word	0x08000102
    def4:	08000101 	.word	0x08000101
    def8:	08000100 	.word	0x08000100
    defc:	08000103 	.word	0x08000103

0000df00 <am_hal_gpio_state_write>:
    df00:	2831      	cmp	r0, #49	; 0x31
    df02:	d81a      	bhi.n	df3a <am_hal_gpio_state_write+0x3a>
    df04:	b570      	push	{r4, r5, r6, lr}
    df06:	2905      	cmp	r1, #5
    df08:	b082      	sub	sp, #8
    df0a:	460d      	mov	r5, r1
    df0c:	d812      	bhi.n	df34 <am_hal_gpio_state_write+0x34>
    df0e:	f000 031f 	and.w	r3, r0, #31
    df12:	2201      	movs	r2, #1
    df14:	08c0      	lsrs	r0, r0, #3
    df16:	fa02 f603 	lsl.w	r6, r2, r3
    df1a:	f000 0404 	and.w	r4, r0, #4
    df1e:	f000 f833 	bl	df88 <am_hal_interrupt_master_disable>
    df22:	3d01      	subs	r5, #1
    df24:	9001      	str	r0, [sp, #4]
    df26:	2d04      	cmp	r5, #4
    df28:	d821      	bhi.n	df6e <am_hal_gpio_state_write+0x6e>
    df2a:	e8df f005 	tbb	[pc, r5]
    df2e:	1512      	.short	0x1512
    df30:	1d1a      	.short	0x1d1a
    df32:	08          	.byte	0x08
    df33:	00          	.byte	0x00
    df34:	2006      	movs	r0, #6
    df36:	b002      	add	sp, #8
    df38:	bd70      	pop	{r4, r5, r6, pc}
    df3a:	2005      	movs	r0, #5
    df3c:	4770      	bx	lr
    df3e:	4a0d      	ldr	r2, [pc, #52]	; (df74 <am_hal_gpio_state_write+0x74>)
    df40:	58a3      	ldr	r3, [r4, r2]
    df42:	4073      	eors	r3, r6
    df44:	50a3      	str	r3, [r4, r2]
    df46:	9801      	ldr	r0, [sp, #4]
    df48:	f000 f822 	bl	df90 <am_hal_interrupt_master_set>
    df4c:	2000      	movs	r0, #0
    df4e:	b002      	add	sp, #8
    df50:	bd70      	pop	{r4, r5, r6, pc}
    df52:	4b09      	ldr	r3, [pc, #36]	; (df78 <am_hal_gpio_state_write+0x78>)
    df54:	50e6      	str	r6, [r4, r3]
    df56:	e7f6      	b.n	df46 <am_hal_gpio_state_write+0x46>
    df58:	4a08      	ldr	r2, [pc, #32]	; (df7c <am_hal_gpio_state_write+0x7c>)
    df5a:	58a3      	ldr	r3, [r4, r2]
    df5c:	4073      	eors	r3, r6
    df5e:	50a3      	str	r3, [r4, r2]
    df60:	e7f1      	b.n	df46 <am_hal_gpio_state_write+0x46>
    df62:	4b04      	ldr	r3, [pc, #16]	; (df74 <am_hal_gpio_state_write+0x74>)
    df64:	50e6      	str	r6, [r4, r3]
    df66:	e7ee      	b.n	df46 <am_hal_gpio_state_write+0x46>
    df68:	4b05      	ldr	r3, [pc, #20]	; (df80 <am_hal_gpio_state_write+0x80>)
    df6a:	50e6      	str	r6, [r4, r3]
    df6c:	e7eb      	b.n	df46 <am_hal_gpio_state_write+0x46>
    df6e:	4b05      	ldr	r3, [pc, #20]	; (df84 <am_hal_gpio_state_write+0x84>)
    df70:	50e6      	str	r6, [r4, r3]
    df72:	e7e8      	b.n	df46 <am_hal_gpio_state_write+0x46>
    df74:	400100b4 	.word	0x400100b4
    df78:	40010090 	.word	0x40010090
    df7c:	40010088 	.word	0x40010088
    df80:	400100a8 	.word	0x400100a8
    df84:	40010098 	.word	0x40010098

0000df88 <am_hal_interrupt_master_disable>:
    df88:	f3ef 8010 	mrs	r0, PRIMASK
    df8c:	b672      	cpsid	i
    df8e:	4770      	bx	lr

0000df90 <am_hal_interrupt_master_set>:
    df90:	f380 8810 	msr	PRIMASK, r0
    df94:	4770      	bx	lr
    df96:	bf00      	nop

0000df98 <am_hal_mcuctrl_info_get>:
    df98:	2900      	cmp	r1, #0
    df9a:	f000 808f 	beq.w	e0bc <am_hal_mcuctrl_info_get+0x124>
    df9e:	2801      	cmp	r0, #1
    dfa0:	b430      	push	{r4, r5}
    dfa2:	d006      	beq.n	dfb2 <am_hal_mcuctrl_info_get+0x1a>
    dfa4:	2802      	cmp	r0, #2
    dfa6:	d06d      	beq.n	e084 <am_hal_mcuctrl_info_get+0xec>
    dfa8:	2800      	cmp	r0, #0
    dfaa:	d055      	beq.n	e058 <am_hal_mcuctrl_info_get+0xc0>
    dfac:	2006      	movs	r0, #6
    dfae:	bc30      	pop	{r4, r5}
    dfb0:	4770      	bx	lr
    dfb2:	4a43      	ldr	r2, [pc, #268]	; (e0c0 <am_hal_mcuctrl_info_get+0x128>)
    dfb4:	4843      	ldr	r0, [pc, #268]	; (e0c4 <am_hal_mcuctrl_info_get+0x12c>)
    dfb6:	6813      	ldr	r3, [r2, #0]
    dfb8:	600b      	str	r3, [r1, #0]
    dfba:	6854      	ldr	r4, [r2, #4]
    dfbc:	604c      	str	r4, [r1, #4]
    dfbe:	6894      	ldr	r4, [r2, #8]
    dfc0:	608c      	str	r4, [r1, #8]
    dfc2:	68d4      	ldr	r4, [r2, #12]
    dfc4:	60cc      	str	r4, [r1, #12]
    dfc6:	f3c3 5503 	ubfx	r5, r3, #20, #4
    dfca:	6914      	ldr	r4, [r2, #16]
    dfcc:	610c      	str	r4, [r1, #16]
    dfce:	f850 5025 	ldr.w	r5, [r0, r5, lsl #2]
    dfd2:	4c3d      	ldr	r4, [pc, #244]	; (e0c8 <am_hal_mcuctrl_info_get+0x130>)
    dfd4:	6950      	ldr	r0, [r2, #20]
    dfd6:	6148      	str	r0, [r1, #20]
    dfd8:	f003 0201 	and.w	r2, r3, #1
    dfdc:	f3c3 4303 	ubfx	r3, r3, #16, #4
    dfe0:	e9c1 2506 	strd	r2, r5, [r1, #24]
    dfe4:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    dfe8:	4a38      	ldr	r2, [pc, #224]	; (e0cc <am_hal_mcuctrl_info_get+0x134>)
    dfea:	620b      	str	r3, [r1, #32]
    dfec:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
    dff0:	f8d2 00e4 	ldr.w	r0, [r2, #228]	; 0xe4
    dff4:	b2db      	uxtb	r3, r3
    dff6:	f000 000f 	and.w	r0, r0, #15
    dffa:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    dffe:	624b      	str	r3, [r1, #36]	; 0x24
    e000:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    e004:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
    e008:	f3c3 1303 	ubfx	r3, r3, #4, #4
    e00c:	f000 000f 	and.w	r0, r0, #15
    e010:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
    e014:	628b      	str	r3, [r1, #40]	; 0x28
    e016:	f8d2 30e8 	ldr.w	r3, [r2, #232]	; 0xe8
    e01a:	f8d2 00ec 	ldr.w	r0, [r2, #236]	; 0xec
    e01e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    e022:	f3c0 1003 	ubfx	r0, r0, #4, #4
    e026:	4303      	orrs	r3, r0
    e028:	62cb      	str	r3, [r1, #44]	; 0x2c
    e02a:	f8d2 40fc 	ldr.w	r4, [r2, #252]	; 0xfc
    e02e:	f8d2 30f8 	ldr.w	r3, [r2, #248]	; 0xf8
    e032:	f8d2 00f4 	ldr.w	r0, [r2, #244]	; 0xf4
    e036:	f8d2 20f0 	ldr.w	r2, [r2, #240]	; 0xf0
    e03a:	b2db      	uxtb	r3, r3
    e03c:	041b      	lsls	r3, r3, #16
    e03e:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
    e042:	fa5f fc82 	uxtb.w	ip, r2
    e046:	ea43 030c 	orr.w	r3, r3, ip
    e04a:	b2c2      	uxtb	r2, r0
    e04c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    e050:	630b      	str	r3, [r1, #48]	; 0x30
    e052:	2000      	movs	r0, #0
    e054:	bc30      	pop	{r4, r5}
    e056:	4770      	bx	lr
    e058:	4a19      	ldr	r2, [pc, #100]	; (e0c0 <am_hal_mcuctrl_info_get+0x128>)
    e05a:	6993      	ldr	r3, [r2, #24]
    e05c:	f3c3 1480 	ubfx	r4, r3, #6, #1
    e060:	700c      	strb	r4, [r1, #0]
    e062:	f8d2 41a0 	ldr.w	r4, [r2, #416]	; 0x1a0
    e066:	f3c3 0380 	ubfx	r3, r3, #2, #1
    e06a:	704b      	strb	r3, [r1, #1]
    e06c:	f3c4 6381 	ubfx	r3, r4, #26, #2
    e070:	710b      	strb	r3, [r1, #4]
    e072:	6953      	ldr	r3, [r2, #20]
    e074:	f3c3 0240 	ubfx	r2, r3, #1, #1
    e078:	f003 0301 	and.w	r3, r3, #1
    e07c:	bc30      	pop	{r4, r5}
    e07e:	708a      	strb	r2, [r1, #2]
    e080:	70cb      	strb	r3, [r1, #3]
    e082:	4770      	bx	lr
    e084:	4a0e      	ldr	r2, [pc, #56]	; (e0c0 <am_hal_mcuctrl_info_get+0x128>)
    e086:	6848      	ldr	r0, [r1, #4]
    e088:	f8d2 31cc 	ldr.w	r3, [r2, #460]	; 0x1cc
    e08c:	f003 0401 	and.w	r4, r3, #1
    e090:	700c      	strb	r4, [r1, #0]
    e092:	f3c3 0440 	ubfx	r4, r3, #1, #1
    e096:	720c      	strb	r4, [r1, #8]
    e098:	f8d2 41c4 	ldr.w	r4, [r2, #452]	; 0x1c4
    e09c:	60cc      	str	r4, [r1, #12]
    e09e:	f8d2 41c0 	ldr.w	r4, [r2, #448]	; 0x1c0
    e0a2:	4320      	orrs	r0, r4
    e0a4:	f3c3 0380 	ubfx	r3, r3, #2, #1
    e0a8:	6048      	str	r0, [r1, #4]
    e0aa:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
    e0ae:	740b      	strb	r3, [r1, #16]
    e0b0:	694b      	ldr	r3, [r1, #20]
    e0b2:	4313      	orrs	r3, r2
    e0b4:	2000      	movs	r0, #0
    e0b6:	bc30      	pop	{r4, r5}
    e0b8:	614b      	str	r3, [r1, #20]
    e0ba:	4770      	bx	lr
    e0bc:	2006      	movs	r0, #6
    e0be:	4770      	bx	lr
    e0c0:	40020000 	.word	0x40020000
    e0c4:	0000ea40 	.word	0x0000ea40
    e0c8:	0000ea80 	.word	0x0000ea80
    e0cc:	f0000f00 	.word	0xf0000f00

0000e0d0 <am_hal_sysctrl_sleep>:
    e0d0:	b510      	push	{r4, lr}
    e0d2:	b082      	sub	sp, #8
    e0d4:	4604      	mov	r4, r0
    e0d6:	f7ff ff57 	bl	df88 <am_hal_interrupt_master_disable>
    e0da:	9001      	str	r0, [sp, #4]
    e0dc:	b124      	cbz	r4, e0e8 <am_hal_sysctrl_sleep+0x18>
    e0de:	4b12      	ldr	r3, [pc, #72]	; (e128 <am_hal_sysctrl_sleep+0x58>)
    e0e0:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
    e0e4:	07db      	lsls	r3, r3, #31
    e0e6:	d513      	bpl.n	e110 <am_hal_sysctrl_sleep+0x40>
    e0e8:	4a10      	ldr	r2, [pc, #64]	; (e12c <am_hal_sysctrl_sleep+0x5c>)
    e0ea:	6913      	ldr	r3, [r2, #16]
    e0ec:	f023 0304 	bic.w	r3, r3, #4
    e0f0:	6113      	str	r3, [r2, #16]
    e0f2:	f3bf 8f4f 	dsb	sy
    e0f6:	4a0e      	ldr	r2, [pc, #56]	; (e130 <am_hal_sysctrl_sleep+0x60>)
    e0f8:	4b0e      	ldr	r3, [pc, #56]	; (e134 <am_hal_sysctrl_sleep+0x64>)
    e0fa:	6812      	ldr	r2, [r2, #0]
    e0fc:	601a      	str	r2, [r3, #0]
    e0fe:	bf30      	wfi
    e100:	f3bf 8f6f 	isb	sy
    e104:	9801      	ldr	r0, [sp, #4]
    e106:	b002      	add	sp, #8
    e108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    e10c:	f7ff bf40 	b.w	df90 <am_hal_interrupt_master_set>
    e110:	4b09      	ldr	r3, [pc, #36]	; (e138 <am_hal_sysctrl_sleep+0x68>)
    e112:	681a      	ldr	r2, [r3, #0]
    e114:	b912      	cbnz	r2, e11c <am_hal_sysctrl_sleep+0x4c>
    e116:	4a09      	ldr	r2, [pc, #36]	; (e13c <am_hal_sysctrl_sleep+0x6c>)
    e118:	6812      	ldr	r2, [r2, #0]
    e11a:	601a      	str	r2, [r3, #0]
    e11c:	4a03      	ldr	r2, [pc, #12]	; (e12c <am_hal_sysctrl_sleep+0x5c>)
    e11e:	6913      	ldr	r3, [r2, #16]
    e120:	f043 0304 	orr.w	r3, r3, #4
    e124:	6113      	str	r3, [r2, #16]
    e126:	e7e4      	b.n	e0f2 <am_hal_sysctrl_sleep+0x22>
    e128:	40020000 	.word	0x40020000
    e12c:	e000ed00 	.word	0xe000ed00
    e130:	5fff0000 	.word	0x5fff0000
    e134:	10001150 	.word	0x10001150
    e138:	1000114c 	.word	0x1000114c
    e13c:	4ffff000 	.word	0x4ffff000

0000e140 <am_bsp_low_power_init>:
    e140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e142:	f000 f95f 	bl	e404 <am_hal_pwrctrl_low_power_init>
    e146:	f000 fa3b 	bl	e5c0 <am_hal_rtc_osc_disable>
    e14a:	4b0b      	ldr	r3, [pc, #44]	; (e178 <am_bsp_low_power_init+0x38>)
    e14c:	4f0b      	ldr	r7, [pc, #44]	; (e17c <am_bsp_low_power_init+0x3c>)
    e14e:	681e      	ldr	r6, [r3, #0]
    e150:	2400      	movs	r4, #0
    e152:	f857 5034 	ldr.w	r5, [r7, r4, lsl #3]
    e156:	4631      	mov	r1, r6
    e158:	4628      	mov	r0, r5
    e15a:	f7ff fd9b 	bl	dc94 <am_hal_gpio_pinconfig>
    e15e:	2103      	movs	r1, #3
    e160:	4628      	mov	r0, r5
    e162:	f7ff fecd 	bl	df00 <am_hal_gpio_state_write>
    e166:	3401      	adds	r4, #1
    e168:	2100      	movs	r1, #0
    e16a:	4628      	mov	r0, r5
    e16c:	f7ff fec8 	bl	df00 <am_hal_gpio_state_write>
    e170:	2c05      	cmp	r4, #5
    e172:	d1ee      	bne.n	e152 <am_bsp_low_power_init+0x12>
    e174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e176:	bf00      	nop
    e178:	0000e8d8 	.word	0x0000e8d8
    e17c:	1000101c 	.word	0x1000101c

0000e180 <am_bsp_debug_printf_disable>:
    e180:	b538      	push	{r3, r4, r5, lr}
    e182:	4b17      	ldr	r3, [pc, #92]	; (e1e0 <am_bsp_debug_printf_disable+0x60>)
    e184:	681c      	ldr	r4, [r3, #0]
    e186:	2c01      	cmp	r4, #1
    e188:	d002      	beq.n	e190 <am_bsp_debug_printf_disable+0x10>
    e18a:	2c02      	cmp	r4, #2
    e18c:	d00c      	beq.n	e1a8 <am_bsp_debug_printf_disable+0x28>
    e18e:	bd38      	pop	{r3, r4, r5, pc}
    e190:	f000 f870 	bl	e274 <am_hal_itm_disable>
    e194:	2000      	movs	r0, #0
    e196:	f7fe f961 	bl	c45c <am_util_stdio_printf_init>
    e19a:	4b12      	ldr	r3, [pc, #72]	; (e1e4 <am_bsp_debug_printf_disable+0x64>)
    e19c:	2029      	movs	r0, #41	; 0x29
    e19e:	6819      	ldr	r1, [r3, #0]
    e1a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    e1a4:	f7ff bd76 	b.w	dc94 <am_hal_gpio_pinconfig>
    e1a8:	4d0f      	ldr	r5, [pc, #60]	; (e1e8 <am_bsp_debug_printf_disable+0x68>)
    e1aa:	6828      	ldr	r0, [r5, #0]
    e1ac:	f000 faee 	bl	e78c <am_hal_uart_tx_flush>
    e1b0:	2000      	movs	r0, #0
    e1b2:	f7fe f953 	bl	c45c <am_util_stdio_printf_init>
    e1b6:	4621      	mov	r1, r4
    e1b8:	2200      	movs	r2, #0
    e1ba:	6828      	ldr	r0, [r5, #0]
    e1bc:	f000 fa6e 	bl	e69c <am_hal_uart_power_control>
    e1c0:	6828      	ldr	r0, [r5, #0]
    e1c2:	f000 fa57 	bl	e674 <am_hal_uart_deinitialize>
    e1c6:	4b07      	ldr	r3, [pc, #28]	; (e1e4 <am_bsp_debug_printf_disable+0x64>)
    e1c8:	681c      	ldr	r4, [r3, #0]
    e1ca:	2016      	movs	r0, #22
    e1cc:	4621      	mov	r1, r4
    e1ce:	f7ff fd61 	bl	dc94 <am_hal_gpio_pinconfig>
    e1d2:	4621      	mov	r1, r4
    e1d4:	2017      	movs	r0, #23
    e1d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    e1da:	f7ff bd5b 	b.w	dc94 <am_hal_gpio_pinconfig>
    e1de:	bf00      	nop
    e1e0:	10001158 	.word	0x10001158
    e1e4:	0000e8d4 	.word	0x0000e8d4
    e1e8:	10001154 	.word	0x10001154

0000e1ec <am_bsp_itm_printf_enable>:
    e1ec:	b500      	push	{lr}
    e1ee:	4b0b      	ldr	r3, [pc, #44]	; (e21c <am_bsp_itm_printf_enable+0x30>)
    e1f0:	b087      	sub	sp, #28
    e1f2:	2201      	movs	r2, #1
    e1f4:	601a      	str	r2, [r3, #0]
    e1f6:	f000 f819 	bl	e22c <am_hal_itm_enable>
    e1fa:	4b09      	ldr	r3, [pc, #36]	; (e220 <am_bsp_itm_printf_enable+0x34>)
    e1fc:	9301      	str	r3, [sp, #4]
    e1fe:	a801      	add	r0, sp, #4
    e200:	f000 f9e8 	bl	e5d4 <am_hal_tpiu_enable>
    e204:	4b07      	ldr	r3, [pc, #28]	; (e224 <am_bsp_itm_printf_enable+0x38>)
    e206:	2029      	movs	r0, #41	; 0x29
    e208:	6819      	ldr	r1, [r3, #0]
    e20a:	f7ff fd43 	bl	dc94 <am_hal_gpio_pinconfig>
    e20e:	4806      	ldr	r0, [pc, #24]	; (e228 <am_bsp_itm_printf_enable+0x3c>)
    e210:	f7fe f924 	bl	c45c <am_util_stdio_printf_init>
    e214:	b007      	add	sp, #28
    e216:	f85d fb04 	ldr.w	pc, [sp], #4
    e21a:	bf00      	nop
    e21c:	10001158 	.word	0x10001158
    e220:	000f4240 	.word	0x000f4240
    e224:	0000eac0 	.word	0x0000eac0
    e228:	0000e329 	.word	0x0000e329

0000e22c <am_hal_itm_enable>:
    e22c:	4a0e      	ldr	r2, [pc, #56]	; (e268 <am_hal_itm_enable+0x3c>)
    e22e:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    e232:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    e236:	b410      	push	{r4}
    e238:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    e23c:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    e240:	01db      	lsls	r3, r3, #7
    e242:	d5fb      	bpl.n	e23c <am_hal_itm_enable+0x10>
    e244:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
    e248:	4c08      	ldr	r4, [pc, #32]	; (e26c <am_hal_itm_enable+0x40>)
    e24a:	4a09      	ldr	r2, [pc, #36]	; (e270 <am_hal_itm_enable+0x44>)
    e24c:	f8c3 4fb0 	str.w	r4, [r3, #4016]	; 0xfb0
    e250:	200f      	movs	r0, #15
    e252:	f04f 31ff 	mov.w	r1, #4294967295
    e256:	f8c3 0e40 	str.w	r0, [r3, #3648]	; 0xe40
    e25a:	f85d 4b04 	ldr.w	r4, [sp], #4
    e25e:	f8c3 1e00 	str.w	r1, [r3, #3584]	; 0xe00
    e262:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
    e266:	4770      	bx	lr
    e268:	e000ed00 	.word	0xe000ed00
    e26c:	c5acce55 	.word	0xc5acce55
    e270:	00150511 	.word	0x00150511

0000e274 <am_hal_itm_disable>:
    e274:	4b27      	ldr	r3, [pc, #156]	; (e314 <am_hal_itm_disable+0xa0>)
    e276:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
    e27a:	b510      	push	{r4, lr}
    e27c:	b9cb      	cbnz	r3, e2b2 <am_hal_itm_disable+0x3e>
    e27e:	4a26      	ldr	r2, [pc, #152]	; (e318 <am_hal_itm_disable+0xa4>)
    e280:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    e284:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    e288:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    e28c:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    e290:	01d9      	lsls	r1, r3, #7
    e292:	d5fb      	bpl.n	e28c <am_hal_itm_disable+0x18>
    e294:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
    e298:	4c20      	ldr	r4, [pc, #128]	; (e31c <am_hal_itm_disable+0xa8>)
    e29a:	4a21      	ldr	r2, [pc, #132]	; (e320 <am_hal_itm_disable+0xac>)
    e29c:	f8c3 4fb0 	str.w	r4, [r3, #4016]	; 0xfb0
    e2a0:	200f      	movs	r0, #15
    e2a2:	f04f 31ff 	mov.w	r1, #4294967295
    e2a6:	f8c3 0e40 	str.w	r0, [r3, #3648]	; 0xe40
    e2aa:	f8c3 1e00 	str.w	r1, [r3, #3584]	; 0xe00
    e2ae:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
    e2b2:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
    e2b6:	f8d4 3e80 	ldr.w	r3, [r4, #3712]	; 0xe80
    e2ba:	021b      	lsls	r3, r3, #8
    e2bc:	d4fb      	bmi.n	e2b6 <am_hal_itm_disable+0x42>
    e2be:	f44f 7048 	mov.w	r0, #800	; 0x320
    e2c2:	f7ff fc97 	bl	dbf4 <am_hal_flash_delay>
    e2c6:	4b15      	ldr	r3, [pc, #84]	; (e31c <am_hal_itm_disable+0xa8>)
    e2c8:	4916      	ldr	r1, [pc, #88]	; (e324 <am_hal_itm_disable+0xb0>)
    e2ca:	f8c4 3fb0 	str.w	r3, [r4, #4016]	; 0xfb0
    e2ce:	2064      	movs	r0, #100	; 0x64
    e2d0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
    e2d4:	f8d2 3e80 	ldr.w	r3, [r2, #3712]	; 0xe80
    e2d8:	f023 0301 	bic.w	r3, r3, #1
    e2dc:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80
    e2e0:	f8d2 3e80 	ldr.w	r3, [r2, #3712]	; 0xe80
    e2e4:	420b      	tst	r3, r1
    e2e6:	d1fb      	bne.n	e2e0 <am_hal_itm_disable+0x6c>
    e2e8:	3801      	subs	r0, #1
    e2ea:	d1f3      	bne.n	e2d4 <am_hal_itm_disable+0x60>
    e2ec:	4a0a      	ldr	r2, [pc, #40]	; (e318 <am_hal_itm_disable+0xa4>)
    e2ee:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    e2f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    e2f6:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    e2fa:	f8d2 30fc 	ldr.w	r3, [r2, #252]	; 0xfc
    e2fe:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
    e302:	d1fa      	bne.n	e2fa <am_hal_itm_disable+0x86>
    e304:	4a03      	ldr	r2, [pc, #12]	; (e314 <am_hal_itm_disable+0xa0>)
    e306:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
    e30a:	f8d2 3250 	ldr.w	r3, [r2, #592]	; 0x250
    e30e:	2b00      	cmp	r3, #0
    e310:	d1fb      	bne.n	e30a <am_hal_itm_disable+0x96>
    e312:	bd10      	pop	{r4, pc}
    e314:	40020000 	.word	0x40020000
    e318:	e000ed00 	.word	0xe000ed00
    e31c:	c5acce55 	.word	0xc5acce55
    e320:	00150511 	.word	0x00150511
    e324:	00800001 	.word	0x00800001

0000e328 <am_hal_itm_print>:
    e328:	7803      	ldrb	r3, [r0, #0]
    e32a:	b1a3      	cbz	r3, e356 <am_hal_itm_print+0x2e>
    e32c:	4603      	mov	r3, r0
    e32e:	f1c0 0c01 	rsb	ip, r0, #1
    e332:	eb0c 0103 	add.w	r1, ip, r3
    e336:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    e33a:	2a00      	cmp	r2, #0
    e33c:	d1f9      	bne.n	e332 <am_hal_itm_print+0xa>
    e33e:	4401      	add	r1, r0
    e340:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
    e344:	f810 cb01 	ldrb.w	ip, [r0], #1
    e348:	6813      	ldr	r3, [r2, #0]
    e34a:	2b00      	cmp	r3, #0
    e34c:	d0fc      	beq.n	e348 <am_hal_itm_print+0x20>
    e34e:	4288      	cmp	r0, r1
    e350:	f882 c000 	strb.w	ip, [r2]
    e354:	d1f6      	bne.n	e344 <am_hal_itm_print+0x1c>
    e356:	4770      	bx	lr

0000e358 <am_hal_pwrctrl_periph_enable>:
    e358:	b570      	push	{r4, r5, r6, lr}
    e35a:	b082      	sub	sp, #8
    e35c:	4604      	mov	r4, r0
    e35e:	f7ff fe13 	bl	df88 <am_hal_interrupt_master_disable>
    e362:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    e366:	4e0f      	ldr	r6, [pc, #60]	; (e3a4 <am_hal_pwrctrl_periph_enable+0x4c>)
    e368:	4d0f      	ldr	r5, [pc, #60]	; (e3a8 <am_hal_pwrctrl_periph_enable+0x50>)
    e36a:	9001      	str	r0, [sp, #4]
    e36c:	00a4      	lsls	r4, r4, #2
    e36e:	68b3      	ldr	r3, [r6, #8]
    e370:	592a      	ldr	r2, [r5, r4]
    e372:	4313      	orrs	r3, r2
    e374:	60b3      	str	r3, [r6, #8]
    e376:	9801      	ldr	r0, [sp, #4]
    e378:	442c      	add	r4, r5
    e37a:	f7ff fe09 	bl	df90 <am_hal_interrupt_master_set>
    e37e:	20a0      	movs	r0, #160	; 0xa0
    e380:	f7ff fc38 	bl	dbf4 <am_hal_flash_delay>
    e384:	69b3      	ldr	r3, [r6, #24]
    e386:	6864      	ldr	r4, [r4, #4]
    e388:	4223      	tst	r3, r4
    e38a:	d103      	bne.n	e394 <am_hal_pwrctrl_periph_enable+0x3c>
    e38c:	20a0      	movs	r0, #160	; 0xa0
    e38e:	f7ff fc31 	bl	dbf4 <am_hal_flash_delay>
    e392:	69b3      	ldr	r3, [r6, #24]
    e394:	4b03      	ldr	r3, [pc, #12]	; (e3a4 <am_hal_pwrctrl_periph_enable+0x4c>)
    e396:	699b      	ldr	r3, [r3, #24]
    e398:	4223      	tst	r3, r4
    e39a:	bf0c      	ite	eq
    e39c:	2001      	moveq	r0, #1
    e39e:	2000      	movne	r0, #0
    e3a0:	b002      	add	sp, #8
    e3a2:	bd70      	pop	{r4, r5, r6, pc}
    e3a4:	40021000 	.word	0x40021000
    e3a8:	0000eac4 	.word	0x0000eac4

0000e3ac <am_hal_pwrctrl_periph_disable>:
    e3ac:	b570      	push	{r4, r5, r6, lr}
    e3ae:	b082      	sub	sp, #8
    e3b0:	4604      	mov	r4, r0
    e3b2:	f7ff fde9 	bl	df88 <am_hal_interrupt_master_disable>
    e3b6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    e3ba:	4e10      	ldr	r6, [pc, #64]	; (e3fc <am_hal_pwrctrl_periph_disable+0x50>)
    e3bc:	4d10      	ldr	r5, [pc, #64]	; (e400 <am_hal_pwrctrl_periph_disable+0x54>)
    e3be:	9001      	str	r0, [sp, #4]
    e3c0:	00a4      	lsls	r4, r4, #2
    e3c2:	68b3      	ldr	r3, [r6, #8]
    e3c4:	592a      	ldr	r2, [r5, r4]
    e3c6:	ea23 0302 	bic.w	r3, r3, r2
    e3ca:	60b3      	str	r3, [r6, #8]
    e3cc:	9801      	ldr	r0, [sp, #4]
    e3ce:	442c      	add	r4, r5
    e3d0:	f7ff fdde 	bl	df90 <am_hal_interrupt_master_set>
    e3d4:	20a0      	movs	r0, #160	; 0xa0
    e3d6:	f7ff fc0d 	bl	dbf4 <am_hal_flash_delay>
    e3da:	69b3      	ldr	r3, [r6, #24]
    e3dc:	6864      	ldr	r4, [r4, #4]
    e3de:	4223      	tst	r3, r4
    e3e0:	d003      	beq.n	e3ea <am_hal_pwrctrl_periph_disable+0x3e>
    e3e2:	20a0      	movs	r0, #160	; 0xa0
    e3e4:	f7ff fc06 	bl	dbf4 <am_hal_flash_delay>
    e3e8:	69b3      	ldr	r3, [r6, #24]
    e3ea:	4b04      	ldr	r3, [pc, #16]	; (e3fc <am_hal_pwrctrl_periph_disable+0x50>)
    e3ec:	699b      	ldr	r3, [r3, #24]
    e3ee:	4223      	tst	r3, r4
    e3f0:	bf14      	ite	ne
    e3f2:	2001      	movne	r0, #1
    e3f4:	2000      	moveq	r0, #0
    e3f6:	b002      	add	sp, #8
    e3f8:	bd70      	pop	{r4, r5, r6, pc}
    e3fa:	bf00      	nop
    e3fc:	40021000 	.word	0x40021000
    e400:	0000eac4 	.word	0x0000eac4

0000e404 <am_hal_pwrctrl_low_power_init>:
    e404:	b530      	push	{r4, r5, lr}
    e406:	4b69      	ldr	r3, [pc, #420]	; (e5ac <am_hal_pwrctrl_low_power_init+0x1a8>)
    e408:	681a      	ldr	r2, [r3, #0]
    e40a:	b085      	sub	sp, #20
    e40c:	b912      	cbnz	r2, e414 <am_hal_pwrctrl_low_power_init+0x10>
    e40e:	4a68      	ldr	r2, [pc, #416]	; (e5b0 <am_hal_pwrctrl_low_power_init+0x1ac>)
    e410:	6812      	ldr	r2, [r2, #0]
    e412:	601a      	str	r2, [r3, #0]
    e414:	4b67      	ldr	r3, [pc, #412]	; (e5b4 <am_hal_pwrctrl_low_power_init+0x1b0>)
    e416:	68db      	ldr	r3, [r3, #12]
    e418:	b2db      	uxtb	r3, r3
    e41a:	2b12      	cmp	r3, #18
    e41c:	d104      	bne.n	e428 <am_hal_pwrctrl_low_power_init+0x24>
    e41e:	4c66      	ldr	r4, [pc, #408]	; (e5b8 <am_hal_pwrctrl_low_power_init+0x1b4>)
    e420:	6863      	ldr	r3, [r4, #4]
    e422:	07d8      	lsls	r0, r3, #31
    e424:	f100 8088 	bmi.w	e538 <am_hal_pwrctrl_low_power_init+0x134>
    e428:	4b62      	ldr	r3, [pc, #392]	; (e5b4 <am_hal_pwrctrl_low_power_init+0x1b0>)
    e42a:	68da      	ldr	r2, [r3, #12]
    e42c:	b2d2      	uxtb	r2, r2
    e42e:	2a20      	cmp	r2, #32
    e430:	d934      	bls.n	e49c <am_hal_pwrctrl_low_power_init+0x98>
    e432:	f8d3 2354 	ldr.w	r2, [r3, #852]	; 0x354
    e436:	2002      	movs	r0, #2
    e438:	f360 4213 	bfi	r2, r0, #16, #4
    e43c:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    e440:	f8d3 1354 	ldr.w	r1, [r3, #852]	; 0x354
    e444:	2203      	movs	r2, #3
    e446:	f362 5117 	bfi	r1, r2, #20, #4
    e44a:	f8c3 1354 	str.w	r1, [r3, #852]	; 0x354
    e44e:	f8d3 1358 	ldr.w	r1, [r3, #856]	; 0x358
    e452:	2405      	movs	r4, #5
    e454:	f364 0103 	bfi	r1, r4, #0, #4
    e458:	f8c3 1358 	str.w	r1, [r3, #856]	; 0x358
    e45c:	f8d3 1358 	ldr.w	r1, [r3, #856]	; 0x358
    e460:	f360 1107 	bfi	r1, r0, #4, #4
    e464:	f8c3 1358 	str.w	r1, [r3, #856]	; 0x358
    e468:	f8d3 1358 	ldr.w	r1, [r3, #856]	; 0x358
    e46c:	2406      	movs	r4, #6
    e46e:	f364 210b 	bfi	r1, r4, #8, #4
    e472:	f8c3 1358 	str.w	r1, [r3, #856]	; 0x358
    e476:	f8d3 1358 	ldr.w	r1, [r3, #856]	; 0x358
    e47a:	2001      	movs	r0, #1
    e47c:	f360 310f 	bfi	r1, r0, #12, #4
    e480:	f8c3 1358 	str.w	r1, [r3, #856]	; 0x358
    e484:	f8d3 1358 	ldr.w	r1, [r3, #856]	; 0x358
    e488:	f362 61de 	bfi	r1, r2, #27, #4
    e48c:	f8c3 1358 	str.w	r1, [r3, #856]	; 0x358
    e490:	f8d3 135c 	ldr.w	r1, [r3, #860]	; 0x35c
    e494:	f362 0103 	bfi	r1, r2, #0, #4
    e498:	f8c3 135c 	str.w	r1, [r3, #860]	; 0x35c
    e49c:	4a45      	ldr	r2, [pc, #276]	; (e5b4 <am_hal_pwrctrl_low_power_init+0x1b0>)
    e49e:	68d3      	ldr	r3, [r2, #12]
    e4a0:	b2db      	uxtb	r3, r3
    e4a2:	2b11      	cmp	r3, #17
    e4a4:	d905      	bls.n	e4b2 <am_hal_pwrctrl_low_power_init+0xae>
    e4a6:	f8d2 335c 	ldr.w	r3, [r2, #860]	; 0x35c
    e4aa:	f36f 6318 	bfc	r3, #24, #1
    e4ae:	f8c2 335c 	str.w	r3, [r2, #860]	; 0x35c
    e4b2:	2100      	movs	r1, #0
    e4b4:	200c      	movs	r0, #12
    e4b6:	f7fe fee7 	bl	d288 <am_hal_cachectrl_control>
    e4ba:	4b3f      	ldr	r3, [pc, #252]	; (e5b8 <am_hal_pwrctrl_low_power_init+0x1b4>)
    e4bc:	699b      	ldr	r3, [r3, #24]
    e4be:	f3c3 2500 	ubfx	r5, r3, #8, #1
    e4c2:	05db      	lsls	r3, r3, #23
    e4c4:	d420      	bmi.n	e508 <am_hal_pwrctrl_low_power_init+0x104>
    e4c6:	4c3b      	ldr	r4, [pc, #236]	; (e5b4 <am_hal_pwrctrl_low_power_init+0x1b0>)
    e4c8:	68e3      	ldr	r3, [r4, #12]
    e4ca:	b2db      	uxtb	r3, r3
    e4cc:	2b11      	cmp	r3, #17
    e4ce:	d84e      	bhi.n	e56e <am_hal_pwrctrl_low_power_init+0x16a>
    e4d0:	4c38      	ldr	r4, [pc, #224]	; (e5b4 <am_hal_pwrctrl_low_power_init+0x1b0>)
    e4d2:	493a      	ldr	r1, [pc, #232]	; (e5bc <am_hal_pwrctrl_low_power_init+0x1b8>)
    e4d4:	7e22      	ldrb	r2, [r4, #24]
    e4d6:	2001      	movs	r0, #1
    e4d8:	4302      	orrs	r2, r0
    e4da:	2307      	movs	r3, #7
    e4dc:	7622      	strb	r2, [r4, #24]
    e4de:	9000      	str	r0, [sp, #0]
    e4e0:	461a      	mov	r2, r3
    e4e2:	f242 7010 	movw	r0, #10000	; 0x2710
    e4e6:	f7ff fb95 	bl	dc14 <am_hal_flash_delay_status_check>
    e4ea:	2800      	cmp	r0, #0
    e4ec:	d15a      	bne.n	e5a4 <am_hal_pwrctrl_low_power_init+0x1a0>
    e4ee:	4b32      	ldr	r3, [pc, #200]	; (e5b8 <am_hal_pwrctrl_low_power_init+0x1b4>)
    e4f0:	681a      	ldr	r2, [r3, #0]
    e4f2:	f042 0201 	orr.w	r2, r2, #1
    e4f6:	601a      	str	r2, [r3, #0]
    e4f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    e4fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    e4fe:	625a      	str	r2, [r3, #36]	; 0x24
    e500:	68e3      	ldr	r3, [r4, #12]
    e502:	b2db      	uxtb	r3, r3
    e504:	2b11      	cmp	r3, #17
    e506:	d002      	beq.n	e50e <am_hal_pwrctrl_low_power_init+0x10a>
    e508:	2000      	movs	r0, #0
    e50a:	b005      	add	sp, #20
    e50c:	bd30      	pop	{r4, r5, pc}
    e50e:	f8d4 335c 	ldr.w	r3, [r4, #860]	; 0x35c
    e512:	f360 5356 	bfi	r3, r0, #21, #2
    e516:	f8c4 335c 	str.w	r3, [r4, #860]	; 0x35c
    e51a:	f8d4 3368 	ldr.w	r3, [r4, #872]	; 0x368
    e51e:	220f      	movs	r2, #15
    e520:	f362 138b 	bfi	r3, r2, #6, #6
    e524:	f8c4 3368 	str.w	r3, [r4, #872]	; 0x368
    e528:	f8d4 3368 	ldr.w	r3, [r4, #872]	; 0x368
    e52c:	f362 0305 	bfi	r3, r2, #0, #6
    e530:	f8c4 3368 	str.w	r3, [r4, #872]	; 0x368
    e534:	b005      	add	sp, #20
    e536:	bd30      	pop	{r4, r5, pc}
    e538:	f7ff fd26 	bl	df88 <am_hal_interrupt_master_disable>
    e53c:	9002      	str	r0, [sp, #8]
    e53e:	68a3      	ldr	r3, [r4, #8]
    e540:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    e544:	60a3      	str	r3, [r4, #8]
    e546:	9802      	ldr	r0, [sp, #8]
    e548:	f7ff fd22 	bl	df90 <am_hal_interrupt_master_set>
    e54c:	20a0      	movs	r0, #160	; 0xa0
    e54e:	f7ff fb51 	bl	dbf4 <am_hal_flash_delay>
    e552:	69a3      	ldr	r3, [r4, #24]
    e554:	0619      	lsls	r1, r3, #24
    e556:	d403      	bmi.n	e560 <am_hal_pwrctrl_low_power_init+0x15c>
    e558:	20a0      	movs	r0, #160	; 0xa0
    e55a:	f7ff fb4b 	bl	dbf4 <am_hal_flash_delay>
    e55e:	69a3      	ldr	r3, [r4, #24]
    e560:	4b15      	ldr	r3, [pc, #84]	; (e5b8 <am_hal_pwrctrl_low_power_init+0x1b4>)
    e562:	699b      	ldr	r3, [r3, #24]
    e564:	061a      	lsls	r2, r3, #24
    e566:	f53f af5f 	bmi.w	e428 <am_hal_pwrctrl_low_power_init+0x24>
    e56a:	2001      	movs	r0, #1
    e56c:	e7cd      	b.n	e50a <am_hal_pwrctrl_low_power_init+0x106>
    e56e:	f7ff fd0b 	bl	df88 <am_hal_interrupt_master_disable>
    e572:	9003      	str	r0, [sp, #12]
    e574:	f8d4 3368 	ldr.w	r3, [r4, #872]	; 0x368
    e578:	2219      	movs	r2, #25
    e57a:	f362 138b 	bfi	r3, r2, #6, #6
    e57e:	f8c4 3368 	str.w	r3, [r4, #872]	; 0x368
    e582:	f8d4 2368 	ldr.w	r2, [r4, #872]	; 0x368
    e586:	210c      	movs	r1, #12
    e588:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    e58c:	f361 0205 	bfi	r2, r1, #0, #6
    e590:	f8c4 2368 	str.w	r2, [r4, #872]	; 0x368
    e594:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    e596:	f365 5296 	bfi	r2, r5, #22, #1
    e59a:	63da      	str	r2, [r3, #60]	; 0x3c
    e59c:	9803      	ldr	r0, [sp, #12]
    e59e:	f7ff fcf7 	bl	df90 <am_hal_interrupt_master_set>
    e5a2:	e795      	b.n	e4d0 <am_hal_pwrctrl_low_power_init+0xcc>
    e5a4:	2004      	movs	r0, #4
    e5a6:	b005      	add	sp, #20
    e5a8:	bd30      	pop	{r4, r5, pc}
    e5aa:	bf00      	nop
    e5ac:	1000114c 	.word	0x1000114c
    e5b0:	4ffff000 	.word	0x4ffff000
    e5b4:	40020000 	.word	0x40020000
    e5b8:	40021000 	.word	0x40021000
    e5bc:	40020018 	.word	0x40020018

0000e5c0 <am_hal_rtc_osc_disable>:
    e5c0:	4a03      	ldr	r2, [pc, #12]	; (e5d0 <am_hal_rtc_osc_disable+0x10>)
    e5c2:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
    e5c6:	f043 0310 	orr.w	r3, r3, #16
    e5ca:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
    e5ce:	4770      	bx	lr
    e5d0:	40004200 	.word	0x40004200

0000e5d4 <am_hal_tpiu_enable>:
    e5d4:	b510      	push	{r4, lr}
    e5d6:	4b23      	ldr	r3, [pc, #140]	; (e664 <am_hal_tpiu_enable+0x90>)
    e5d8:	6804      	ldr	r4, [r0, #0]
    e5da:	2200      	movs	r2, #0
    e5dc:	b084      	sub	sp, #16
    e5de:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    e5e2:	b334      	cbz	r4, e632 <am_hal_tpiu_enable+0x5e>
    e5e4:	4a20      	ldr	r2, [pc, #128]	; (e668 <am_hal_tpiu_enable+0x94>)
    e5e6:	4921      	ldr	r1, [pc, #132]	; (e66c <am_hal_tpiu_enable+0x98>)
    e5e8:	2001      	movs	r0, #1
    e5ea:	6058      	str	r0, [r3, #4]
    e5ec:	f5a4 4361 	sub.w	r3, r4, #57600	; 0xe100
    e5f0:	a801      	add	r0, sp, #4
    e5f2:	428b      	cmp	r3, r1
    e5f4:	bf88      	it	hi
    e5f6:	4614      	movhi	r4, r2
    e5f8:	f7ff f85c 	bl	d6b4 <am_hal_clkgen_status_get>
    e5fc:	9b01      	ldr	r3, [sp, #4]
    e5fe:	1c5a      	adds	r2, r3, #1
    e600:	d02d      	beq.n	e65e <am_hal_tpiu_enable+0x8a>
    e602:	08db      	lsrs	r3, r3, #3
    e604:	fbb3 f4f4 	udiv	r4, r3, r4
    e608:	3c01      	subs	r4, #1
    e60a:	b2a4      	uxth	r4, r4
    e60c:	4b15      	ldr	r3, [pc, #84]	; (e664 <am_hal_tpiu_enable+0x90>)
    e60e:	4a18      	ldr	r2, [pc, #96]	; (e670 <am_hal_tpiu_enable+0x9c>)
    e610:	611c      	str	r4, [r3, #16]
    e612:	2102      	movs	r1, #2
    e614:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    e618:	2000      	movs	r0, #0
    e61a:	f240 2101 	movw	r1, #513	; 0x201
    e61e:	f8c3 0f00 	str.w	r0, [r3, #3840]	; 0xf00
    e622:	f8c2 1250 	str.w	r1, [r2, #592]	; 0x250
    e626:	f44f 7048 	mov.w	r0, #800	; 0x320
    e62a:	f7ff fae3 	bl	dbf4 <am_hal_flash_delay>
    e62e:	b004      	add	sp, #16
    e630:	bd10      	pop	{r4, pc}
    e632:	6902      	ldr	r2, [r0, #16]
    e634:	611a      	str	r2, [r3, #16]
    e636:	6882      	ldr	r2, [r0, #8]
    e638:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    e63c:	68c1      	ldr	r1, [r0, #12]
    e63e:	2201      	movs	r2, #1
    e640:	3901      	subs	r1, #1
    e642:	408a      	lsls	r2, r1
    e644:	605a      	str	r2, [r3, #4]
    e646:	f8c3 4f00 	str.w	r4, [r3, #3840]	; 0xf00
    e64a:	4a09      	ldr	r2, [pc, #36]	; (e670 <am_hal_tpiu_enable+0x9c>)
    e64c:	6843      	ldr	r3, [r0, #4]
    e64e:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
    e652:	f44f 7048 	mov.w	r0, #800	; 0x320
    e656:	f7ff facd 	bl	dbf4 <am_hal_flash_delay>
    e65a:	b004      	add	sp, #16
    e65c:	bd10      	pop	{r4, pc}
    e65e:	2405      	movs	r4, #5
    e660:	e7d4      	b.n	e60c <am_hal_tpiu_enable+0x38>
    e662:	bf00      	nop
    e664:	e0040000 	.word	0xe0040000
    e668:	000f4240 	.word	0x000f4240
    e66c:	001da380 	.word	0x001da380
    e670:	40020000 	.word	0x40020000

0000e674 <am_hal_uart_deinitialize>:
    e674:	b170      	cbz	r0, e694 <am_hal_uart_deinitialize+0x20>
    e676:	6803      	ldr	r3, [r0, #0]
    e678:	4a07      	ldr	r2, [pc, #28]	; (e698 <am_hal_uart_deinitialize+0x24>)
    e67a:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    e67e:	4293      	cmp	r3, r2
    e680:	d108      	bne.n	e694 <am_hal_uart_deinitialize+0x20>
    e682:	78c2      	ldrb	r2, [r0, #3]
    e684:	2300      	movs	r3, #0
    e686:	f36f 0200 	bfc	r2, #0, #1
    e68a:	70c2      	strb	r2, [r0, #3]
    e68c:	6243      	str	r3, [r0, #36]	; 0x24
    e68e:	7103      	strb	r3, [r0, #4]
    e690:	4618      	mov	r0, r3
    e692:	4770      	bx	lr
    e694:	2002      	movs	r0, #2
    e696:	4770      	bx	lr
    e698:	01ea9e06 	.word	0x01ea9e06

0000e69c <am_hal_uart_power_control>:
    e69c:	b5f0      	push	{r4, r5, r6, r7, lr}
    e69e:	4604      	mov	r4, r0
    e6a0:	6800      	ldr	r0, [r0, #0]
    e6a2:	4b39      	ldr	r3, [pc, #228]	; (e788 <am_hal_uart_power_control+0xec>)
    e6a4:	f020 467e 	bic.w	r6, r0, #4261412864	; 0xfe000000
    e6a8:	429e      	cmp	r6, r3
    e6aa:	b085      	sub	sp, #20
    e6ac:	d13f      	bne.n	e72e <am_hal_uart_power_control+0x92>
    e6ae:	6a65      	ldr	r5, [r4, #36]	; 0x24
    e6b0:	f105 0008 	add.w	r0, r5, #8
    e6b4:	b2c7      	uxtb	r7, r0
    e6b6:	b189      	cbz	r1, e6dc <am_hal_uart_power_control+0x40>
    e6b8:	3901      	subs	r1, #1
    e6ba:	2901      	cmp	r1, #1
    e6bc:	d834      	bhi.n	e728 <am_hal_uart_power_control+0x8c>
    e6be:	2a00      	cmp	r2, #0
    e6c0:	d138      	bne.n	e734 <am_hal_uart_power_control+0x98>
    e6c2:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    e6c6:	351c      	adds	r5, #28
    e6c8:	032d      	lsls	r5, r5, #12
    e6ca:	f04f 33ff 	mov.w	r3, #4294967295
    e6ce:	646b      	str	r3, [r5, #68]	; 0x44
    e6d0:	4638      	mov	r0, r7
    e6d2:	f7ff fe6b 	bl	e3ac <am_hal_pwrctrl_periph_disable>
    e6d6:	2000      	movs	r0, #0
    e6d8:	b005      	add	sp, #20
    e6da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e6dc:	2a00      	cmp	r2, #0
    e6de:	d04a      	beq.n	e776 <am_hal_uart_power_control+0xda>
    e6e0:	7923      	ldrb	r3, [r4, #4]
    e6e2:	2b00      	cmp	r3, #0
    e6e4:	d04e      	beq.n	e784 <am_hal_uart_power_control+0xe8>
    e6e6:	4638      	mov	r0, r7
    e6e8:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    e6ec:	9101      	str	r1, [sp, #4]
    e6ee:	351c      	adds	r5, #28
    e6f0:	f7ff fe32 	bl	e358 <am_hal_pwrctrl_periph_enable>
    e6f4:	f7ff fc48 	bl	df88 <am_hal_interrupt_master_disable>
    e6f8:	032d      	lsls	r5, r5, #12
    e6fa:	68a3      	ldr	r3, [r4, #8]
    e6fc:	9002      	str	r0, [sp, #8]
    e6fe:	622b      	str	r3, [r5, #32]
    e700:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
    e704:	626a      	str	r2, [r5, #36]	; 0x24
    e706:	62ab      	str	r3, [r5, #40]	; 0x28
    e708:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
    e70c:	62ea      	str	r2, [r5, #44]	; 0x2c
    e70e:	632b      	str	r3, [r5, #48]	; 0x30
    e710:	e9d4 2307 	ldrd	r2, r3, [r4, #28]
    e714:	9901      	ldr	r1, [sp, #4]
    e716:	636a      	str	r2, [r5, #52]	; 0x34
    e718:	63ab      	str	r3, [r5, #56]	; 0x38
    e71a:	9802      	ldr	r0, [sp, #8]
    e71c:	7121      	strb	r1, [r4, #4]
    e71e:	f7ff fc37 	bl	df90 <am_hal_interrupt_master_set>
    e722:	9901      	ldr	r1, [sp, #4]
    e724:	4608      	mov	r0, r1
    e726:	e000      	b.n	e72a <am_hal_uart_power_control+0x8e>
    e728:	2006      	movs	r0, #6
    e72a:	b005      	add	sp, #20
    e72c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e72e:	2002      	movs	r0, #2
    e730:	b005      	add	sp, #20
    e732:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e734:	f7ff fc28 	bl	df88 <am_hal_interrupt_master_disable>
    e738:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    e73c:	351c      	adds	r5, #28
    e73e:	032d      	lsls	r5, r5, #12
    e740:	9003      	str	r0, [sp, #12]
    e742:	6a2b      	ldr	r3, [r5, #32]
    e744:	60a3      	str	r3, [r4, #8]
    e746:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    e748:	60e3      	str	r3, [r4, #12]
    e74a:	6aab      	ldr	r3, [r5, #40]	; 0x28
    e74c:	6123      	str	r3, [r4, #16]
    e74e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    e750:	6163      	str	r3, [r4, #20]
    e752:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    e754:	6b6a      	ldr	r2, [r5, #52]	; 0x34
    e756:	61a3      	str	r3, [r4, #24]
    e758:	6bab      	ldr	r3, [r5, #56]	; 0x38
    e75a:	61e2      	str	r2, [r4, #28]
    e75c:	2201      	movs	r2, #1
    e75e:	6223      	str	r3, [r4, #32]
    e760:	9803      	ldr	r0, [sp, #12]
    e762:	7122      	strb	r2, [r4, #4]
    e764:	f7ff fc14 	bl	df90 <am_hal_interrupt_master_set>
    e768:	6823      	ldr	r3, [r4, #0]
    e76a:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    e76e:	42b3      	cmp	r3, r6
    e770:	d1ae      	bne.n	e6d0 <am_hal_uart_power_control+0x34>
    e772:	6a65      	ldr	r5, [r4, #36]	; 0x24
    e774:	e7a5      	b.n	e6c2 <am_hal_uart_power_control+0x26>
    e776:	4638      	mov	r0, r7
    e778:	9201      	str	r2, [sp, #4]
    e77a:	f7ff fded 	bl	e358 <am_hal_pwrctrl_periph_enable>
    e77e:	9a01      	ldr	r2, [sp, #4]
    e780:	4610      	mov	r0, r2
    e782:	e7d2      	b.n	e72a <am_hal_uart_power_control+0x8e>
    e784:	2007      	movs	r0, #7
    e786:	e7d0      	b.n	e72a <am_hal_uart_power_control+0x8e>
    e788:	01ea9e06 	.word	0x01ea9e06

0000e78c <am_hal_uart_tx_flush>:
    e78c:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
    e790:	b570      	push	{r4, r5, r6, lr}
    e792:	6a45      	ldr	r5, [r0, #36]	; 0x24
    e794:	4604      	mov	r4, r0
    e796:	b15b      	cbz	r3, e7b0 <am_hal_uart_tx_flush+0x24>
    e798:	6b43      	ldr	r3, [r0, #52]	; 0x34
    e79a:	b14b      	cbz	r3, e7b0 <am_hal_uart_tx_flush+0x24>
    e79c:	4e0e      	ldr	r6, [pc, #56]	; (e7d8 <am_hal_uart_tx_flush+0x4c>)
    e79e:	6e20      	ldr	r0, [r4, #96]	; 0x60
    e7a0:	fbb6 f0f0 	udiv	r0, r6, r0
    e7a4:	0100      	lsls	r0, r0, #4
    e7a6:	f7ff fa25 	bl	dbf4 <am_hal_flash_delay>
    e7aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
    e7ac:	2b00      	cmp	r3, #0
    e7ae:	d1f6      	bne.n	e79e <am_hal_uart_tx_flush+0x12>
    e7b0:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    e7b4:	351c      	adds	r5, #28
    e7b6:	032d      	lsls	r5, r5, #12
    e7b8:	69ab      	ldr	r3, [r5, #24]
    e7ba:	071a      	lsls	r2, r3, #28
    e7bc:	d509      	bpl.n	e7d2 <am_hal_uart_tx_flush+0x46>
    e7be:	4e06      	ldr	r6, [pc, #24]	; (e7d8 <am_hal_uart_tx_flush+0x4c>)
    e7c0:	6e23      	ldr	r3, [r4, #96]	; 0x60
    e7c2:	fbb6 f3f3 	udiv	r3, r6, r3
    e7c6:	0118      	lsls	r0, r3, #4
    e7c8:	f7ff fa14 	bl	dbf4 <am_hal_flash_delay>
    e7cc:	69ab      	ldr	r3, [r5, #24]
    e7ce:	071b      	lsls	r3, r3, #28
    e7d0:	d4f6      	bmi.n	e7c0 <am_hal_uart_tx_flush+0x34>
    e7d2:	2000      	movs	r0, #0
    e7d4:	bd70      	pop	{r4, r5, r6, pc}
    e7d6:	bf00      	nop
    e7d8:	00b71b00 	.word	0x00b71b00
    e7dc:	6d695443 	.word	0x6d695443
    e7e0:	33207265 	.word	0x33207265
    e7e4:	69622032 	.word	0x69622032
    e7e8:	70207374 	.word	0x70207374
    e7ec:	65747461 	.word	0x65747461
    e7f0:	65206e72 	.word	0x65206e72
    e7f4:	706d6178 	.word	0x706d6178
    e7f8:	000a656c 	.word	0x000a656c
    e7fc:	0a0a0a0a 	.word	0x0a0a0a0a
    e800:	0a0a0a0a 	.word	0x0a0a0a0a
    e804:	0a0a0a0a 	.word	0x0a0a0a0a
    e808:	0a0a0a0a 	.word	0x0a0a0a0a
    e80c:	00000a0a 	.word	0x00000a0a

0000e810 <am_hal_cachectrl_defaults>:
    e810:	00000308                                ....

0000e814 <CTx_tbl>:
    e814:	0219020c 021a020d 021b0212 021c0213     ................
    e824:	021d0705 021e0506 021f0216 02200217     .............. .
    e834:	0604022a 0707022b 0518022c 0621022d     *...+...,...-.!.
    e844:	0227022e 0523022f 07250230 020b0231     ..'./.#.0.%.1...

0000e854 <outcfg_tbl>:
    e854:	06151a00 1f050010 071e1908 06010818     ................
    e864:	0d151201 070e0111 0f1d0109 070d0919     ................
    e874:	0e141302 08040212 061c1b0a 1d0c0a1a     ................
    e884:	1e180903 1c060313 071f090b 14070b1b     ................
    e894:	1b100004 11040f14 1300080c 190c021c     ................
    e8a4:	1a110105 100d0115 1201060d 1805071d     ................
    e8b4:	19010206 12060a1c 11050a0e 1a0e011e     ................
    e8c4:	18150307 1307011d 10140b0f 1b0f061f     ................

0000e8d4 <g_AM_HAL_GPIO_DISABLE>:
    e8d4:	00000003                                ....

0000e8d8 <g_AM_HAL_GPIO_OUTPUT>:
    e8d8:	00000403                                ....

0000e8dc <g_ui8Bit76Capabilities>:
    e8dc:	02800101 80010180 80800101 80808080     ................
    e8ec:	80808080 80808008 01800180 80808080     ................
    e8fc:	80808080 01800402 01010401 80808080     ................
    e90c:	00000101                                ....

0000e910 <g_ui8Inpen>:
    e910:	62272323 108703a1 e1005303 55418151     ##'b.....S..Q.AU
    e920:	4080c405 4140b101 31a03114 1180f100     ...@..@A.1.1....
    e930:	11c12191 304511e5 31300037 40007100     .!....E07.01.q.@
    e940:	00003130                                01..

0000e944 <g_ui8NCEtable>:
    e944:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
    e954:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
    e964:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
    e974:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
    e984:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
    e994:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
    e9a4:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
    e9b4:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
    e9c4:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
    e9d4:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
    e9e4:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
    e9f4:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
    ea04:	32221202 43231303                       .."2..#C

0000ea0c <g_ui8nCEpins>:
    ea0c:	02070707 00080802 01020202 01010101     ................
    ea1c:	01010101 01010101 01010101 01010101     ................
    ea2c:	01010101 08010101 01010008 01010101     ................
    ea3c:	00000101                                ....

0000ea40 <g_am_hal_mcuctrl_flash_size>:
    ea40:	00004000 00008000 00010000 00020000     .@..............
    ea50:	00040000 00080000 00100000 00200000     .............. .
    ea60:	00180000 00000000 00000000 00000000     ................
	...

0000ea80 <g_am_hal_mcuctrl_sram_size>:
    ea80:	00004000 00008000 00010000 00020000     .@..............
    ea90:	00040000 00080000 00100000 00060000     ................
    eaa0:	000c0000 00000000 00000000 00000000     ................
	...

0000eac0 <g_AM_BSP_GPIO_ITM_SWO>:
    eac0:	00000002                                ....

0000eac4 <am_hal_pwrctrl_peripheral_control>:
	...
    ead0:	00000001 00000004 00000004 00000002     ................
    eae0:	00000008 00000008 00000004 00000008     ................
    eaf0:	00000008 00000008 00000008 00000008     ................
    eb00:	00000010 00000010 00000010 00000020     ............ ...
    eb10:	00000010 00000010 00000040 00000010     ........@.......
    eb20:	00000010 00000080 00000004 00000004     ................
    eb30:	00000100 00000004 00000004 00000200     ................
    eb40:	00000020 00000020 00000400 00000004      ... ...........
    eb50:	00000004 00000800 00000040 00000040     ........@...@...
    eb60:	00001000 00000080 00000080 00002000     ............. ..
    eb70:	00000100 00000100                       ........
