// Seed: 3488100188
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  type_4(
      id_2, 1, 1, 1, id_3
  );
  logic id_3;
  assign id_3 = 1;
  type_6(
      id_2, id_1 < id_1
  );
  assign id_2 = id_2;
endmodule
