{"version":"1.1.0","info":[["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/control_unit.sv",[[[[[["control_unit",[[0,0],[7,2]],[[0,7],[0,19]],[],["module"]],[130,9]],[[["opcode",[[3,4],[3,38]],[[3,32],[3,38]],["control_unit"],["port","logic"]],["funct3",[[4,4],[4,38]],[[4,32],[4,38]],["control_unit"],["port","logic"]],["funct7",[[5,4],[5,38]],[[5,32],[5,38]],["control_unit"],["port","logic"]],["ctrl_out",[[6,4],[6,40]],[[6,32],[6,40]],["control_unit"],["port","ctrl_signals_t"]]],[["riscv_pkg",["*"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/data_memory.sv",[[[[[["data_memory",[[1,0],[9,2]],[[1,7],[1,18]],[],["module"]],[33,9]],[[["clk",[[2,4],[2,27]],[[2,24],[2,27]],["data_memory"],["port","logic"]],["rst_n",[[3,4],[3,29]],[[3,24],[3,29]],["data_memory"],["port","logic"]],["addr",[[4,4],[4,28]],[[4,24],[4,28]],["data_memory"],["port","logic"]],["wdata",[[5,4],[5,29]],[[5,24],[5,29]],["data_memory"],["port","logic"]],["we",[[6,4],[6,26]],[[6,24],[6,26]],["data_memory"],["port","logic"]],["be",[[7,4],[7,26]],[[7,24],[7,26]],["data_memory"],["port","logic"]],["rdata",[[8,4],[8,29]],[[8,24],[8,29]],["data_memory"],["port","logic"]],["mem",[[11,2],[11,23]],[[11,14],[11,17]],["data_memory"],["variable","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/forwarding_unit.sv",[[[[[["forwarding_unit",[[1,0],[10,2]],[[1,7],[1,22]],[],["module"]],[34,9]],[[["ex_mem_reg_write",[[2,4],[2,39]],[[2,23],[2,39]],["forwarding_unit"],["port","logic"]],["ex_mem_rd_addr",[[3,4],[3,37]],[[3,23],[3,37]],["forwarding_unit"],["port","logic"]],["mem_wb_reg_write",[[4,4],[4,39]],[[4,23],[4,39]],["forwarding_unit"],["port","logic"]],["mem_wb_rd_addr",[[5,4],[5,37]],[[5,23],[5,37]],["forwarding_unit"],["port","logic"]],["id_ex_rs1_addr",[[6,4],[6,37]],[[6,23],[6,37]],["forwarding_unit"],["port","logic"]],["id_ex_rs2_addr",[[7,4],[7,37]],[[7,23],[7,37]],["forwarding_unit"],["port","logic"]],["forward_a",[[8,4],[8,32]],[[8,23],[8,32]],["forwarding_unit"],["port","logic"]],["forward_b",[[9,4],[9,32]],[[9,23],[9,32]],["forwarding_unit"],["port","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/hazard_detection_unit.sv",[[[[[["hazard_detection_unit",[[1,0],[12,2]],[[1,7],[1,28]],[],["module"]],[38,9]],[[["id_ex_mem_read",[[2,4],[2,37]],[[2,23],[2,37]],["hazard_detection_unit"],["port","logic"]],["id_ex_rd_addr",[[3,4],[3,36]],[[3,23],[3,36]],["hazard_detection_unit"],["port","logic"]],["if_id_rs1_addr",[[4,4],[4,37]],[[4,23],[4,37]],["hazard_detection_unit"],["port","logic"]],["if_id_rs2_addr",[[5,4],[5,37]],[[5,23],[5,37]],["hazard_detection_unit"],["port","logic"]],["branch_taken",[[6,4],[6,35]],[[6,23],[6,35]],["hazard_detection_unit"],["port","logic"]],["stall_if",[[7,4],[7,31]],[[7,23],[7,31]],["hazard_detection_unit"],["port","logic"]],["stall_id",[[8,4],[8,31]],[[8,23],[8,31]],["hazard_detection_unit"],["port","logic"]],["flush_if",[[9,4],[9,31]],[[9,23],[9,31]],["hazard_detection_unit"],["port","logic"]],["flush_id",[[10,4],[10,31]],[[10,23],[10,31]],["hazard_detection_unit"],["port","logic"]],["flush_ex",[[11,4],[11,31]],[[11,23],[11,31]],["hazard_detection_unit"],["port","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/instr_memory.sv",[[[[[["instr_memory",[[1,0],[4,2]],[[1,7],[1,19]],[],["module"]],[43,9]],[[["addr",[[2,4],[2,28]],[[2,24],[2,28]],["instr_memory"],["port","logic"]],["data",[[3,4],[3,28]],[[3,24],[3,28]],["instr_memory"],["port","logic"]],["mem",[[6,2],[6,24]],[[6,15],[6,18]],["instr_memory"],["variable","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/mem_access_control.sv",[[[[[["mem_access_control",[[0,0],[6,2]],[[0,7],[0,25]],[],["module"]],[58,9]],[[["mem_size",[[1,4],[1,32]],[[1,24],[1,32]],["mem_access_control"],["port","logic"]],["addr",[[2,4],[2,28]],[[2,24],[2,28]],["mem_access_control"],["port","logic"]],["byte_enable",[[3,4],[3,35]],[[3,24],[3,35]],["mem_access_control"],["port","logic"]],["read_data",[[4,4],[4,33]],[[4,24],[4,33]],["mem_access_control"],["port","logic"]],["formatted_read_data",[[5,4],[5,43]],[[5,24],[5,43]],["mem_access_control"],["port","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/reg_file.sv",[[[[[["reg_file",[[1,0],[11,2]],[[1,7],[1,15]],[],["module"]],[30,0]],[[["clk",[[2,4],[2,27]],[[2,24],[2,27]],["reg_file"],["port","logic"]],["rst_n",[[3,4],[3,29]],[[3,24],[3,29]],["reg_file"],["port","logic"]],["rs1_addr",[[4,4],[4,32]],[[4,24],[4,32]],["reg_file"],["port","logic"]],["rs2_addr",[[5,4],[5,32]],[[5,24],[5,32]],["reg_file"],["port","logic"]],["rd_addr",[[6,4],[6,31]],[[6,24],[6,31]],["reg_file"],["port","logic"]],["rd_data",[[7,4],[7,31]],[[7,24],[7,31]],["reg_file"],["port","logic"]],["rd_we",[[8,4],[8,29]],[[8,24],[8,29]],["reg_file"],["port","logic"]],["rs1_data",[[9,4],[9,32]],[[9,24],[9,32]],["reg_file"],["port","logic"]],["rs2_data",[[10,4],[10,32]],[[10,24],[10,32]],["reg_file"],["port","logic"]],["registers",[[13,2],[13,28]],[[13,15],[13,24]],["reg_file"],["variable","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/riscv_core.sv",[[[[[["riscv_core",[[1,0],[17,2]],[[1,7],[1,17]],[],["module"]],[386,0]],[[["clk",[[4,4],[4,19]],[[4,16],[4,19]],["riscv_core"],["port","logic"]],["rst_n",[[5,4],[5,21]],[[5,16],[5,21]],["riscv_core"],["port","logic"]],["instr_addr",[[8,4],[8,34]],[[8,24],[8,34]],["riscv_core"],["port","logic"]],["instruction",[[9,4],[9,35]],[[9,24],[9,35]],["riscv_core"],["port","logic"]],["data_addr",[[12,4],[12,33]],[[12,24],[12,33]],["riscv_core"],["port","logic"]],["data_wdata",[[13,4],[13,34]],[[13,24],[13,34]],["riscv_core"],["port","logic"]],["data_rdata",[[14,4],[14,34]],[[14,24],[14,34]],["riscv_core"],["port","logic"]],["data_we",[[15,4],[15,31]],[[15,24],[15,31]],["riscv_core"],["port","logic"]],["mem_size",[[16,4],[16,32]],[[16,24],[16,32]],["riscv_core"],["port","logic"]],["ALU_ADD",[[20,4],[20,11]],[[20,4],[20,11]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_SUB",[[21,4],[21,11]],[[21,4],[21,11]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_SLL",[[22,4],[22,11]],[[22,4],[22,11]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_SLT",[[23,4],[23,11]],[[23,4],[23,11]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_SLTU",[[24,4],[24,12]],[[24,4],[24,12]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_XOR",[[25,4],[25,11]],[[25,4],[25,11]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_SRL",[[26,4],[26,11]],[[26,4],[26,11]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_SRA",[[27,4],[27,11]],[[27,4],[27,11]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_OR",[[28,4],[28,10]],[[28,4],[28,10]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["ALU_AND",[[29,4],[29,11]],[[29,4],[29,11]],["riscv_core"],["enum_member","#AnonymousEnum0"]],["alu_op_t",[[19,2],[30,13]],[[30,4],[30,12]],["riscv_core"],["typedef","#AnonymousEnum0"]],["pc_current",[[33,2],[33,25]],[[33,15],[33,25]],["riscv_core"],["variable","logic"]],["pc_next",[[34,2],[34,22]],[[34,15],[34,22]],["riscv_core"],["variable","logic"]],["opcode",[[37,2],[37,21]],[[37,15],[37,21]],["riscv_core"],["variable","logic"]],["rd",[[38,2],[38,16]],[[38,14],[38,16]],["riscv_core"],["variable","logic"]],["rs1",[[38,2],[38,21]],[[38,18],[38,21]],["riscv_core"],["variable","rd"]],["rs2",[[38,2],[38,26]],[[38,23],[38,26]],["riscv_core"],["variable","rs1"]],["funct3",[[39,2],[39,21]],[[39,15],[39,21]],["riscv_core"],["variable","logic"]],["funct7",[[40,2],[40,21]],[[40,15],[40,21]],["riscv_core"],["variable","logic"]],["imm",[[41,2],[41,18]],[[41,15],[41,18]],["riscv_core"],["variable","logic"]],["reg_rdata1",[[44,2],[44,25]],[[44,15],[44,25]],["riscv_core"],["variable","logic"]],["reg_rdata2",[[44,2],[44,37]],[[44,27],[44,37]],["riscv_core"],["variable","reg_rdata1"]],["reg_wdata",[[45,2],[45,24]],[[45,15],[45,24]],["riscv_core"],["variable","logic"]],["reg_addr",[[46,2],[46,23]],[[46,15],[46,23]],["riscv_core"],["variable","logic"]],["reg_write",[[48,2],[48,17]],[[48,8],[48,17]],["riscv_core"],["variable","logic"]],["alu_operand_a",[[51,2],[51,28]],[[51,15],[51,28]],["riscv_core"],["variable","logic"]],["alu_operand_b",[[52,2],[52,28]],[[52,15],[52,28]],["riscv_core"],["variable","logic"]],["alu_result",[[53,2],[53,25]],[[53,15],[53,25]],["riscv_core"],["variable","logic"]],["ctrl",[[56,2],[56,21]],[[56,17],[56,21]],["riscv_core"],["variable","ctrl_signals_t"]],["if_id_reg",[[59,2],[59,23]],[[59,14],[59,23]],["riscv_core"],["variable","if_id_reg_t"]],["if_id_next",[[59,2],[59,35]],[[59,25],[59,35]],["riscv_core"],["variable","if_id_reg"]],["id_ex_reg",[[60,2],[60,23]],[[60,14],[60,23]],["riscv_core"],["variable","id_ex_reg_t"]],["id_ex_next",[[60,2],[60,35]],[[60,25],[60,35]],["riscv_core"],["variable","id_ex_reg"]],["ex_mem_reg",[[61,2],[61,25]],[[61,15],[61,25]],["riscv_core"],["variable","ex_mem_reg_t"]],["ex_mem_next",[[61,2],[61,38]],[[61,27],[61,38]],["riscv_core"],["variable","ex_mem_reg"]],["mem_wb_reg",[[62,2],[62,25]],[[62,15],[62,25]],["riscv_core"],["variable","mem_wb_reg_t"]],["mem_wb_next",[[62,2],[62,38]],[[62,27],[62,38]],["riscv_core"],["variable","mem_wb_reg"]],["stall_if",[[65,2],[65,16]],[[65,8],[65,16]],["riscv_core"],["variable","logic"]],["stall_id",[[65,2],[65,26]],[[65,18],[65,26]],["riscv_core"],["variable","stall_if"]],["flush_if",[[66,2],[66,16]],[[66,8],[66,16]],["riscv_core"],["variable","logic"]],["flush_id",[[66,2],[66,26]],[[66,18],[66,26]],["riscv_core"],["variable","flush_if"]],["flush_ex",[[66,2],[66,36]],[[66,28],[66,36]],["riscv_core"],["variable","flush_id"]],["forward_a",[[69,2],[69,23]],[[69,14],[69,23]],["riscv_core"],["variable","logic"]],["forward_b",[[69,2],[69,34]],[[69,25],[69,34]],["riscv_core"],["variable","forward_a"]],["branch_taken",[[88,2],[88,20]],[[88,8],[88,20]],["riscv_core"],["variable","logic"]],["ctrl_unit",[[187,2],[192,3]],[[187,15],[187,24]],["riscv_core"],["instance","control_unit"]],["reg_file_inst",[[195,2],[205,3]],[[195,11],[195,24]],["riscv_core"],["instance","reg_file"]],["forwarded_rs1",[[234,2],[234,28]],[[234,15],[234,28]],["riscv_core"],["variable","logic"]],["forwarded_rs2",[[235,2],[235,28]],[[235,15],[235,28]],["riscv_core"],["variable","logic"]],["hazard_unit",[[356,2],[367,3]],[[356,24],[356,35]],["riscv_core"],["instance","hazard_detection_unit"]],["forward_unit",[[373,2],[382,3]],[[373,18],[373,30]],["riscv_core"],["instance","forwarding_unit"]]],[["riscv_pkg",["*"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/riscv_pkg.sv",[[[[[["riscv_pkg",[[0,0],[0,18]],[[0,8],[0,17]],[],["package"]],[78,21]],[[["R_TYPE",[[4,4],[4,23]],[[4,4],[4,10]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["I_TYPE",[[5,4],[5,23]],[[5,4],[5,10]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["LOAD",[[6,4],[6,23]],[[6,4],[6,8]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["STORE",[[7,4],[7,23]],[[7,4],[7,9]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["BRANCH",[[8,4],[8,23]],[[8,4],[8,10]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["JAL",[[9,4],[9,23]],[[9,4],[9,7]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["JALR",[[10,4],[10,23]],[[10,4],[10,8]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["LUI",[[11,4],[11,23]],[[11,4],[11,7]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["AUIPC",[[12,4],[12,23]],[[12,4],[12,9]],["riscv_pkg"],["enum_member","#AnonymousEnum1"]],["opcode_t",[[3,2],[13,13]],[[13,4],[13,12]],["riscv_pkg"],["typedef","#AnonymousEnum1"]],["ALU_ADD",[[16,4],[16,11]],[[16,4],[16,11]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_SUB",[[17,4],[17,11]],[[17,4],[17,11]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_SLL",[[18,4],[18,11]],[[18,4],[18,11]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_SLT",[[19,4],[19,11]],[[19,4],[19,11]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_SLTU",[[20,4],[20,12]],[[20,4],[20,12]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_XOR",[[21,4],[21,11]],[[21,4],[21,11]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_SRL",[[22,4],[22,11]],[[22,4],[22,11]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_SRA",[[23,4],[23,11]],[[23,4],[23,11]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_OR",[[24,4],[24,10]],[[24,4],[24,10]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["ALU_AND",[[25,4],[25,11]],[[25,4],[25,11]],["riscv_pkg"],["enum_member","#AnonymousEnum2"]],["alu_op_t",[[15,2],[26,13]],[[26,4],[26,12]],["riscv_pkg"],["typedef","#AnonymousEnum2"]],["ctrl_signals_t",[[28,2],[37,19]],[[37,4],[37,18]],["riscv_pkg"],["typedef","#AnonymousStructUnion0"]],["if_id_reg_t",[[43,2],[46,16]],[[46,4],[46,15]],["riscv_pkg"],["typedef","#AnonymousStructUnion1"]],["id_ex_reg_t",[[49,2],[59,16]],[[59,4],[59,15]],["riscv_pkg"],["typedef","#AnonymousStructUnion2"]],["ex_mem_reg_t",[[61,2],[67,17]],[[67,4],[67,16]],["riscv_pkg"],["typedef","#AnonymousStructUnion3"]],["mem_wb_reg_t",[[69,2],[75,17]],[[75,4],[75,16]],["riscv_pkg"],["typedef","#AnonymousStructUnion4"]]],[],[[[["#AnonymousStructUnion0",[[28,10],[37,3]],[[28,10],[28,16]],["riscv_pkg"],["struct"]],[37,2]],[[["reg_write",[[29,4],[29,25]],[[29,16],[29,25]],["riscv_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["mem_write",[[30,4],[30,25]],[[30,16],[30,25]],["riscv_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["mem_read",[[31,4],[31,24]],[[31,16],[31,24]],["riscv_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["next_pc_sel",[[32,4],[32,27]],[[32,16],[32,27]],["riscv_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["op_a_sel",[[33,4],[33,24]],[[33,16],[33,24]],["riscv_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["op_b_sel",[[34,4],[34,24]],[[34,16],[34,24]],["riscv_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["alu_op",[[35,4],[35,22]],[[35,16],[35,22]],["riscv_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["mem_size",[[36,4],[36,24]],[[36,16],[36,24]],["riscv_pkg","#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["#AnonymousStructUnion1",[[43,10],[46,3]],[[43,10],[43,16]],["riscv_pkg"],["struct"]],[46,2]],[[["pc",[[44,4],[44,19]],[[44,17],[44,19]],["riscv_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["instruction",[[45,4],[45,28]],[[45,17],[45,28]],["riscv_pkg","#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["#AnonymousStructUnion2",[[49,10],[59,3]],[[49,10],[49,16]],["riscv_pkg"],["struct"]],[59,2]],[[["instruction",[[50,4],[50,28]],[[50,17],[50,28]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["pc",[[51,4],[51,19]],[[51,17],[51,19]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["rs1_data",[[52,4],[52,25]],[[52,17],[52,25]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["rs2_data",[[53,4],[53,25]],[[53,17],[53,25]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["imm",[[54,4],[54,20]],[[54,17],[54,20]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["rd_addr",[[55,4],[55,23]],[[55,16],[55,23]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["rs1_addr",[[56,4],[56,24]],[[56,16],[56,24]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["rs2_addr",[[57,4],[57,24]],[[57,16],[57,24]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["ctrl",[[58,4],[58,23]],[[58,19],[58,23]],["riscv_pkg","#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["#AnonymousStructUnion3",[[61,10],[67,3]],[[61,10],[61,16]],["riscv_pkg"],["struct"]],[67,2]],[[["pc",[[62,4],[62,19]],[[62,17],[62,19]],["riscv_pkg","#AnonymousStructUnion3"],["struct_union_member"]],["alu_result",[[63,4],[63,27]],[[63,17],[63,27]],["riscv_pkg","#AnonymousStructUnion3"],["struct_union_member"]],["rs2_data",[[64,4],[64,25]],[[64,17],[64,25]],["riscv_pkg","#AnonymousStructUnion3"],["struct_union_member"]],["rd_addr",[[65,4],[65,23]],[[65,16],[65,23]],["riscv_pkg","#AnonymousStructUnion3"],["struct_union_member"]],["ctrl",[[66,4],[66,23]],[[66,19],[66,23]],["riscv_pkg","#AnonymousStructUnion3"],["struct_union_member"]]]]],[[["#AnonymousStructUnion4",[[69,10],[75,3]],[[69,10],[69,16]],["riscv_pkg"],["struct"]],[75,2]],[[["pc",[[70,4],[70,19]],[[70,17],[70,19]],["riscv_pkg","#AnonymousStructUnion4"],["struct_union_member"]],["mem_data",[[71,4],[71,25]],[[71,17],[71,25]],["riscv_pkg","#AnonymousStructUnion4"],["struct_union_member"]],["alu_result",[[72,4],[72,27]],[[72,17],[72,27]],["riscv_pkg","#AnonymousStructUnion4"],["struct_union_member"]],["rd_addr",[[73,4],[73,23]],[[73,16],[73,23]],["riscv_pkg","#AnonymousStructUnion4"],["struct_union_member"]],["ctrl",[[74,4],[74,23]],[[74,19],[74,23]],["riscv_pkg","#AnonymousStructUnion4"],["struct_union_member"]]]]]]]]]],[],0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/riscv_top_tb.sv",[[[[[["riscv_top_tb",[[0,0],[0,23]],[[0,7],[0,19]],[],["module"]],[25,0]],[[["clk",[[2,2],[2,11]],[[2,8],[2,11]],["riscv_top_tb"],["variable","logic"]],["rst_n",[[3,2],[3,13]],[[3,8],[3,13]],["riscv_top_tb"],["variable","logic"]],["dut",[[5,2],[8,3]],[[5,12],[5,15]],["riscv_top_tb"],["instance","riscv_top"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Multi_Cycle/riscv_top.sv",[[[[[["riscv_top",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[64,0]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["riscv_top"],["port","logic"]],["rst_n",[[4,4],[4,21]],[[4,16],[4,21]],["riscv_top"],["port","logic"]],["instr_addr",[[8,2],[8,25]],[[8,15],[8,25]],["riscv_top"],["variable","logic"]],["instruction",[[9,2],[9,26]],[[9,15],[9,26]],["riscv_top"],["variable","logic"]],["data_addr",[[12,2],[12,24]],[[12,15],[12,24]],["riscv_top"],["variable","logic"]],["data_wdata",[[13,2],[13,25]],[[13,15],[13,25]],["riscv_top"],["variable","logic"]],["data_rdata",[[14,2],[14,25]],[[14,15],[14,25]],["riscv_top"],["variable","logic"]],["formatted_data_rdata",[[15,2],[15,35]],[[15,15],[15,35]],["riscv_top"],["variable","logic"]],["data_we",[[16,2],[16,22]],[[16,15],[16,22]],["riscv_top"],["variable","logic"]],["data_be",[[17,2],[17,22]],[[17,15],[17,22]],["riscv_top"],["variable","logic"]],["mem_size",[[18,2],[18,23]],[[18,15],[18,23]],["riscv_top"],["variable","logic"]],["core",[[21,2],[35,3]],[[21,13],[21,17]],["riscv_top"],["instance","riscv_core"]],["imem",[[38,2],[41,3]],[[38,15],[38,19]],["riscv_top"],["instance","instr_memory"]],["dmem",[[44,2],[52,3]],[[44,14],[44,18]],["riscv_top"],["instance","data_memory"]],["mem_ctrl",[[55,2],[61,3]],[[55,21],[55,29]],["riscv_top"],["instance","mem_access_control"]]],[["riscv_pkg",["*"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/control_unit.sv",[[[[[["control_unit",[[0,0],[7,2]],[[0,7],[0,19]],[],["module"]],[130,9]],[[["opcode",[[3,4],[3,38]],[[3,32],[3,38]],["control_unit"],["port","logic"]],["funct3",[[4,4],[4,38]],[[4,32],[4,38]],["control_unit"],["port","logic"]],["funct7",[[5,4],[5,38]],[[5,32],[5,38]],["control_unit"],["port","logic"]],["ctrl_out",[[6,4],[6,40]],[[6,32],[6,40]],["control_unit"],["port","ctrl_signals_t"]]],[["riscv_pkg",["*"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/data_memory.sv",[[[[[["data_memory",[[1,0],[9,2]],[[1,7],[1,18]],[],["module"]],[33,9]],[[["clk",[[2,4],[2,27]],[[2,24],[2,27]],["data_memory"],["port","logic"]],["rst_n",[[3,4],[3,29]],[[3,24],[3,29]],["data_memory"],["port","logic"]],["addr",[[4,4],[4,28]],[[4,24],[4,28]],["data_memory"],["port","logic"]],["wdata",[[5,4],[5,29]],[[5,24],[5,29]],["data_memory"],["port","logic"]],["we",[[6,4],[6,26]],[[6,24],[6,26]],["data_memory"],["port","logic"]],["be",[[7,4],[7,26]],[[7,24],[7,26]],["data_memory"],["port","logic"]],["rdata",[[8,4],[8,29]],[[8,24],[8,29]],["data_memory"],["port","logic"]],["mem",[[11,2],[11,23]],[[11,14],[11,17]],["data_memory"],["variable","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/instr_memory.sv",[[[[[["instr_memory",[[1,0],[4,2]],[[1,7],[1,19]],[],["module"]],[63,9]],[[["addr",[[2,4],[2,28]],[[2,24],[2,28]],["instr_memory"],["port","logic"]],["data",[[3,4],[3,28]],[[3,24],[3,28]],["instr_memory"],["port","logic"]],["mem",[[6,2],[6,24]],[[6,15],[6,18]],["instr_memory"],["variable","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/mem_access_control.sv",[[[[[["mem_access_control",[[0,0],[6,2]],[[0,7],[0,25]],[],["module"]],[58,9]],[[["mem_size",[[1,4],[1,32]],[[1,24],[1,32]],["mem_access_control"],["port","logic"]],["addr",[[2,4],[2,28]],[[2,24],[2,28]],["mem_access_control"],["port","logic"]],["byte_enable",[[3,4],[3,35]],[[3,24],[3,35]],["mem_access_control"],["port","logic"]],["read_data",[[4,4],[4,33]],[[4,24],[4,33]],["mem_access_control"],["port","logic"]],["formatted_read_data",[[5,4],[5,43]],[[5,24],[5,43]],["mem_access_control"],["port","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/reg_file.sv",[[[[[["reg_file",[[1,0],[11,2]],[[1,7],[1,15]],[],["module"]],[30,0]],[[["clk",[[2,4],[2,27]],[[2,24],[2,27]],["reg_file"],["port","logic"]],["rst_n",[[3,4],[3,29]],[[3,24],[3,29]],["reg_file"],["port","logic"]],["rs1_addr",[[4,4],[4,32]],[[4,24],[4,32]],["reg_file"],["port","logic"]],["rs2_addr",[[5,4],[5,32]],[[5,24],[5,32]],["reg_file"],["port","logic"]],["rd_addr",[[6,4],[6,31]],[[6,24],[6,31]],["reg_file"],["port","logic"]],["rd_data",[[7,4],[7,31]],[[7,24],[7,31]],["reg_file"],["port","logic"]],["rd_we",[[8,4],[8,29]],[[8,24],[8,29]],["reg_file"],["port","logic"]],["rs1_data",[[9,4],[9,32]],[[9,24],[9,32]],["reg_file"],["port","logic"]],["rs2_data",[[10,4],[10,32]],[[10,24],[10,32]],["reg_file"],["port","logic"]],["registers",[[13,2],[13,28]],[[13,15],[13,24]],["reg_file"],["variable","logic"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/riscv_core.sv",[[[[[["riscv_core",[[1,0],[18,2]],[[1,7],[1,17]],[],["module"]],[183,9]],[[["clk",[[4,4],[4,19]],[[4,16],[4,19]],["riscv_core"],["port","logic"]],["rst_n",[[5,4],[5,21]],[[5,16],[5,21]],["riscv_core"],["port","logic"]],["instr_addr",[[8,4],[8,34]],[[8,24],[8,34]],["riscv_core"],["port","logic"]],["instruction",[[9,4],[9,35]],[[9,24],[9,35]],["riscv_core"],["port","logic"]],["data_addr",[[12,4],[12,33]],[[12,24],[12,33]],["riscv_core"],["port","logic"]],["data_wdata",[[13,4],[13,34]],[[13,24],[13,34]],["riscv_core"],["port","logic"]],["data_rdata",[[14,4],[14,34]],[[14,24],[14,34]],["riscv_core"],["port","logic"]],["data_we",[[15,4],[15,31]],[[15,24],[15,31]],["riscv_core"],["port","logic"]],["mem_size",[[16,4],[16,32]],[[16,24],[16,32]],["riscv_core"],["port","logic"]],["pc_current",[[21,2],[21,25]],[[21,15],[21,25]],["riscv_core"],["variable","logic"]],["pc_next",[[22,2],[22,22]],[[22,15],[22,22]],["riscv_core"],["variable","logic"]],["opcode",[[25,2],[25,21]],[[25,15],[25,21]],["riscv_core"],["variable","logic"]],["rd",[[26,2],[26,16]],[[26,14],[26,16]],["riscv_core"],["variable","logic"]],["rs1",[[26,2],[26,21]],[[26,18],[26,21]],["riscv_core"],["variable","rd"]],["rs2",[[26,2],[26,26]],[[26,23],[26,26]],["riscv_core"],["variable","rs1"]],["funct3",[[27,2],[27,21]],[[27,15],[27,21]],["riscv_core"],["variable","logic"]],["funct7",[[28,2],[28,21]],[[28,15],[28,21]],["riscv_core"],["variable","logic"]],["imm",[[29,2],[29,18]],[[29,15],[29,18]],["riscv_core"],["variable","logic"]],["reg_rdata1",[[32,2],[32,25]],[[32,15],[32,25]],["riscv_core"],["variable","logic"]],["reg_rdata2",[[32,2],[32,37]],[[32,27],[32,37]],["riscv_core"],["variable","reg_rdata1"]],["reg_wdata",[[33,2],[33,24]],[[33,15],[33,24]],["riscv_core"],["variable","logic"]],["alu_operand_a",[[36,2],[36,28]],[[36,15],[36,28]],["riscv_core"],["variable","logic"]],["alu_operand_b",[[37,2],[37,28]],[[37,15],[37,28]],["riscv_core"],["variable","logic"]],["alu_result",[[38,2],[38,25]],[[38,15],[38,25]],["riscv_core"],["variable","logic"]],["ctrl",[[41,2],[41,21]],[[41,17],[41,21]],["riscv_core"],["variable","ctrl_signals_t"]],["branch_taken",[[53,2],[53,20]],[[53,8],[53,20]],["riscv_core"],["variable","logic"]],["reg_file_inst",[[114,2],[124,3]],[[114,11],[114,24]],["riscv_core"],["instance","reg_file"]],["ctrl_unit",[[162,2],[167,3]],[[162,15],[162,24]],["riscv_core"],["instance","control_unit"]]],[["riscv_pkg",["*"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/riscv_pkg.sv",[[[[[["riscv_pkg",[[0,0],[0,18]],[[0,8],[0,17]],[],["package"]],[39,21]],[[["R_TYPE",[[4,4],[4,23]],[[4,4],[4,10]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["I_TYPE",[[5,4],[5,23]],[[5,4],[5,10]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["LOAD",[[6,4],[6,23]],[[6,4],[6,8]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["STORE",[[7,4],[7,23]],[[7,4],[7,9]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["BRANCH",[[8,4],[8,23]],[[8,4],[8,10]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["JAL",[[9,4],[9,23]],[[9,4],[9,7]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["JALR",[[10,4],[10,23]],[[10,4],[10,8]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["LUI",[[11,4],[11,23]],[[11,4],[11,7]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["AUIPC",[[12,4],[12,23]],[[12,4],[12,9]],["riscv_pkg"],["enum_member","#AnonymousEnum4"]],["opcode_t",[[3,2],[13,13]],[[13,4],[13,12]],["riscv_pkg"],["typedef","#AnonymousEnum4"]],["ALU_ADD",[[16,4],[16,11]],[[16,4],[16,11]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SUB",[[17,4],[17,11]],[[17,4],[17,11]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SLL",[[18,4],[18,11]],[[18,4],[18,11]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SLT",[[19,4],[19,11]],[[19,4],[19,11]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SLTU",[[20,4],[20,12]],[[20,4],[20,12]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_XOR",[[21,4],[21,11]],[[21,4],[21,11]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SRL",[[22,4],[22,11]],[[22,4],[22,11]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_SRA",[[23,4],[23,11]],[[23,4],[23,11]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_OR",[[24,4],[24,10]],[[24,4],[24,10]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["ALU_AND",[[25,4],[25,11]],[[25,4],[25,11]],["riscv_pkg"],["enum_member","#AnonymousEnum5"]],["alu_op_t",[[15,2],[26,13]],[[26,4],[26,12]],["riscv_pkg"],["typedef","#AnonymousEnum5"]],["ctrl_signals_t",[[28,2],[37,19]],[[37,4],[37,18]],["riscv_pkg"],["typedef","#AnonymousStructUnion5"]]],[],[[[["#AnonymousStructUnion5",[[28,10],[37,3]],[[28,10],[28,16]],["riscv_pkg"],["struct"]],[37,2]],[[["reg_write",[[29,4],[29,25]],[[29,16],[29,25]],["riscv_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["mem_write",[[30,4],[30,25]],[[30,16],[30,25]],["riscv_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["mem_read",[[31,4],[31,24]],[[31,16],[31,24]],["riscv_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["next_pc_sel",[[32,4],[32,27]],[[32,16],[32,27]],["riscv_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["op_a_sel",[[33,4],[33,24]],[[33,16],[33,24]],["riscv_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["op_b_sel",[[34,4],[34,24]],[[34,16],[34,24]],["riscv_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["alu_op",[[35,4],[35,22]],[[35,16],[35,22]],["riscv_pkg","#AnonymousStructUnion5"],["struct_union_member"]],["mem_size",[[36,4],[36,24]],[[36,16],[36,24]],["riscv_pkg","#AnonymousStructUnion5"],["struct_union_member"]]]]]]]]]],[],0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/riscv_top_tb.sv",[[[[[["riscv_top_tb",[[0,0],[0,23]],[[0,7],[0,19]],[],["module"]],[25,0]],[[["clk",[[2,2],[2,11]],[[2,8],[2,11]],["riscv_top_tb"],["variable","logic"]],["rst_n",[[3,2],[3,13]],[[3,8],[3,13]],["riscv_top_tb"],["variable","logic"]],["dut",[[5,2],[8,3]],[[5,12],[5,15]],["riscv_top_tb"],["instance","riscv_top"]]]]]]],null,0]],["/home/raja/Desktop/MAVEN/PROJECTS/RISC_V/Single_Cycle/riscv_top.sv",[[[[[["riscv_top",[[0,0],[5,2]],[[0,7],[0,16]],[],["module"]],[64,0]],[[["clk",[[3,4],[3,19]],[[3,16],[3,19]],["riscv_top"],["port","logic"]],["rst_n",[[4,4],[4,21]],[[4,16],[4,21]],["riscv_top"],["port","logic"]],["instr_addr",[[8,2],[8,25]],[[8,15],[8,25]],["riscv_top"],["variable","logic"]],["instruction",[[9,2],[9,26]],[[9,15],[9,26]],["riscv_top"],["variable","logic"]],["data_addr",[[12,2],[12,24]],[[12,15],[12,24]],["riscv_top"],["variable","logic"]],["data_wdata",[[13,2],[13,25]],[[13,15],[13,25]],["riscv_top"],["variable","logic"]],["data_rdata",[[14,2],[14,25]],[[14,15],[14,25]],["riscv_top"],["variable","logic"]],["formatted_data_rdata",[[15,2],[15,35]],[[15,15],[15,35]],["riscv_top"],["variable","logic"]],["data_we",[[16,2],[16,22]],[[16,15],[16,22]],["riscv_top"],["variable","logic"]],["data_be",[[17,2],[17,22]],[[17,15],[17,22]],["riscv_top"],["variable","logic"]],["mem_size",[[18,2],[18,23]],[[18,15],[18,23]],["riscv_top"],["variable","logic"]],["core",[[21,2],[35,3]],[[21,13],[21,17]],["riscv_top"],["instance","riscv_core"]],["imem",[[38,2],[41,3]],[[38,15],[38,19]],["riscv_top"],["instance","instr_memory"]],["dmem",[[44,2],[52,3]],[[44,14],[44,18]],["riscv_top"],["instance","data_memory"]],["mem_ctrl",[[55,2],[61,3]],[[55,21],[55,29]],["riscv_top"],["instance","mem_access_control"]]],[["riscv_pkg",["*"]]]]]]],null,0]]]}